Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 26 11:20:55 2025
| Host         : donaufeld running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GateKeeper_BD_wrapper_timing_summary_routed.rpt -pb GateKeeper_BD_wrapper_timing_summary_routed.pb -rpx GateKeeper_BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : GateKeeper_BD_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.336        0.000                      0                  402        0.151        0.000                      0                  402        3.000        0.000                       0                   206  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                   ------------       ----------      --------------
GCLK                                    {0.000 5.000}      10.000          100.000         
  clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_GateKeeper_BD_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_100MHz_GateKeeper_BD_clk_wiz_0_0        5.154        0.000                      0                  228        0.151        0.000                      0                  228        4.500        0.000                       0                   122  
  clk_400MHz_GateKeeper_BD_clk_wiz_0_0        4.721        0.000                      0                  174        0.155        0.000                      0                  174        4.500        0.000                       0                    80  
  clkfbout_GateKeeper_BD_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100MHz_GateKeeper_BD_clk_wiz_0_0  clk_400MHz_GateKeeper_BD_clk_wiz_0_0        3.336        0.000                      0                  150        0.189        0.000                      0                  150  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                clk_400MHz_GateKeeper_BD_clk_wiz_0_0                                        
(none)                                clkfbout_GateKeeper_BD_clk_wiz_0_0                                          
(none)                                                                      clk_100MHz_GateKeeper_BD_clk_wiz_0_0  
(none)                                                                      clk_400MHz_GateKeeper_BD_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.828ns (19.175%)  route 3.490ns (80.825%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.986     0.697    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X109Y54        LUT4 (Prop_lut4_I0_O)        0.124     0.821 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.820     1.641    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X111Y56        LUT6 (Prop_lut6_I2_O)        0.124     1.765 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[15]_i_2/O
                         net (fo=4, routed)           0.771     2.536    GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl_reg[15]
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.124     2.660 r  GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl[15]_i_1/O
                         net (fo=8, routed)           0.912     3.572    GateKeeper_BD_i/control_parametros_0/inst/o1_n_0
    SLICE_X109Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[13]/C
                         clock pessimism              0.617     9.229    
                         clock uncertainty           -0.074     9.155    
    SLICE_X109Y56        FDRE (Setup_fdre_C_R)       -0.429     8.726    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[13]
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.828ns (19.175%)  route 3.490ns (80.825%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.986     0.697    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X109Y54        LUT4 (Prop_lut4_I0_O)        0.124     0.821 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.820     1.641    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X111Y56        LUT6 (Prop_lut6_I2_O)        0.124     1.765 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[15]_i_2/O
                         net (fo=4, routed)           0.771     2.536    GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl_reg[15]
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.124     2.660 r  GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl[15]_i_1/O
                         net (fo=8, routed)           0.912     3.572    GateKeeper_BD_i/control_parametros_0/inst/o1_n_0
    SLICE_X109Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[14]/C
                         clock pessimism              0.617     9.229    
                         clock uncertainty           -0.074     9.155    
    SLICE_X109Y56        FDRE (Setup_fdre_C_R)       -0.429     8.726    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[14]
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.828ns (19.175%)  route 3.490ns (80.825%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.986     0.697    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X109Y54        LUT4 (Prop_lut4_I0_O)        0.124     0.821 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.820     1.641    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X111Y56        LUT6 (Prop_lut6_I2_O)        0.124     1.765 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[15]_i_2/O
                         net (fo=4, routed)           0.771     2.536    GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl_reg[15]
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.124     2.660 r  GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl[15]_i_1/O
                         net (fo=8, routed)           0.912     3.572    GateKeeper_BD_i/control_parametros_0/inst/o1_n_0
    SLICE_X109Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[9]/C
                         clock pessimism              0.617     9.229    
                         clock uncertainty           -0.074     9.155    
    SLICE_X109Y56        FDRE (Setup_fdre_C_R)       -0.429     8.726    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[9]
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.828ns (19.810%)  route 3.352ns (80.190%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.986     0.697    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X109Y54        LUT4 (Prop_lut4_I0_O)        0.124     0.821 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.820     1.641    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X111Y56        LUT6 (Prop_lut6_I2_O)        0.124     1.765 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[15]_i_2/O
                         net (fo=4, routed)           0.771     2.536    GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl_reg[15]
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.124     2.660 r  GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl[15]_i_1/O
                         net (fo=8, routed)           0.774     3.434    GateKeeper_BD_i/control_parametros_0/inst/o1_n_0
    SLICE_X109Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[11]/C
                         clock pessimism              0.642     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X109Y55        FDRE (Setup_fdre_C_R)       -0.429     8.751    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[11]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.828ns (19.810%)  route 3.352ns (80.190%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.986     0.697    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X109Y54        LUT4 (Prop_lut4_I0_O)        0.124     0.821 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.820     1.641    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X111Y56        LUT6 (Prop_lut6_I2_O)        0.124     1.765 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[15]_i_2/O
                         net (fo=4, routed)           0.771     2.536    GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl_reg[15]
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.124     2.660 r  GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl[15]_i_1/O
                         net (fo=8, routed)           0.774     3.434    GateKeeper_BD_i/control_parametros_0/inst/o1_n_0
    SLICE_X109Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                         clock pessimism              0.642     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X109Y55        FDRE (Setup_fdre_C_R)       -0.429     8.751    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.828ns (19.810%)  route 3.352ns (80.190%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.986     0.697    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X109Y54        LUT4 (Prop_lut4_I0_O)        0.124     0.821 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.820     1.641    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X111Y56        LUT6 (Prop_lut6_I2_O)        0.124     1.765 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[15]_i_2/O
                         net (fo=4, routed)           0.771     2.536    GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl_reg[15]
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.124     2.660 r  GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl[15]_i_1/O
                         net (fo=8, routed)           0.774     3.434    GateKeeper_BD_i/control_parametros_0/inst/o1_n_0
    SLICE_X109Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[15]/C
                         clock pessimism              0.642     9.254    
                         clock uncertainty           -0.074     9.180    
    SLICE_X109Y55        FDRE (Setup_fdre_C_R)       -0.429     8.751    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[15]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.824ns (19.864%)  route 3.324ns (80.136%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.986     0.697    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X109Y54        LUT4 (Prop_lut4_I0_O)        0.124     0.821 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.971     1.792    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X111Y56        LUT6 (Prop_lut6_I1_O)        0.124     1.916 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.416     2.332    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X111Y55        LUT5 (Prop_lut5_I4_O)        0.120     2.452 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1/O
                         net (fo=8, routed)           0.951     3.403    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1_n_0
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                         clock pessimism              0.617     9.229    
                         clock uncertainty           -0.074     9.155    
    SLICE_X106Y56        FDRE (Setup_fdre_C_CE)      -0.408     8.747    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]
  -------------------------------------------------------------------
                         required time                          8.747    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.824ns (19.864%)  route 3.324ns (80.136%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.986     0.697    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X109Y54        LUT4 (Prop_lut4_I0_O)        0.124     0.821 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.971     1.792    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X111Y56        LUT6 (Prop_lut6_I1_O)        0.124     1.916 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.416     2.332    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X111Y55        LUT5 (Prop_lut5_I4_O)        0.120     2.452 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1/O
                         net (fo=8, routed)           0.951     3.403    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1_n_0
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C
                         clock pessimism              0.617     9.229    
                         clock uncertainty           -0.074     9.155    
    SLICE_X106Y56        FDRE (Setup_fdre_C_CE)      -0.408     8.747    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]
  -------------------------------------------------------------------
                         required time                          8.747    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.824ns (19.864%)  route 3.324ns (80.136%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.986     0.697    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X109Y54        LUT4 (Prop_lut4_I0_O)        0.124     0.821 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.971     1.792    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X111Y56        LUT6 (Prop_lut6_I1_O)        0.124     1.916 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.416     2.332    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X111Y55        LUT5 (Prop_lut5_I4_O)        0.120     2.452 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1/O
                         net (fo=8, routed)           0.951     3.403    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1_n_0
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[4]/C
                         clock pessimism              0.617     9.229    
                         clock uncertainty           -0.074     9.155    
    SLICE_X106Y56        FDRE (Setup_fdre_C_CE)      -0.408     8.747    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[4]
  -------------------------------------------------------------------
                         required time                          8.747    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.824ns (19.864%)  route 3.324ns (80.136%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.986     0.697    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X109Y54        LUT4 (Prop_lut4_I0_O)        0.124     0.821 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.971     1.792    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X111Y56        LUT6 (Prop_lut6_I1_O)        0.124     1.916 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.416     2.332    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X111Y55        LUT5 (Prop_lut5_I4_O)        0.120     2.452 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1/O
                         net (fo=8, routed)           0.951     3.403    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1_n_0
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[6]/C
                         clock pessimism              0.617     9.229    
                         clock uncertainty           -0.074     9.155    
    SLICE_X106Y56        FDRE (Setup_fdre_C_CE)      -0.408     8.747    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[6]
  -------------------------------------------------------------------
                         required time                          8.747    
                         arrival time                          -3.403    
  -------------------------------------------------------------------
                         slack                                  5.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/readyRx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.187ns (35.509%)  route 0.340ns (64.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.641    -0.538    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/Q
                         net (fo=4, routed)           0.340    -0.057    GateKeeper_BD_i/UART_Rx_0/inst/o1/Q[4]
    SLICE_X111Y50        LUT4 (Prop_lut4_I0_O)        0.046    -0.011 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/readyRx_i_1/O
                         net (fo=1, routed)           0.000    -0.011    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_6
    SLICE_X111Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/readyRx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.911    -0.774    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X111Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/readyRx_reg/C
                         clock pessimism              0.507    -0.267    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.105    -0.162    GateKeeper_BD_i/UART_Rx_0/inst/readyRx_reg
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.446%)  route 0.128ns (47.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.272    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt[6]
    SLICE_X110Y52        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.911    -0.774    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X110Y52        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[6]/C
                         clock pessimism              0.272    -0.502    
    SLICE_X110Y52        FDRE (Hold_fdre_C_D)         0.070    -0.432    GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.879%)  route 0.131ns (48.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[7]/Q
                         net (fo=2, routed)           0.131    -0.269    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt[7]
    SLICE_X110Y52        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.911    -0.774    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X110Y52        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[7]/C
                         clock pessimism              0.272    -0.502    
    SLICE_X110Y52        FDRE (Hold_fdre_C_D)         0.072    -0.430    GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.446%)  route 0.128ns (47.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X109Y52        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[5]/Q
                         net (fo=2, routed)           0.128    -0.272    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt[5]
    SLICE_X110Y52        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.911    -0.774    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X110Y52        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[5]/C
                         clock pessimism              0.272    -0.502    
    SLICE_X110Y52        FDRE (Hold_fdre_C_D)         0.066    -0.436    GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/d2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.637    -0.542    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper_BD_i/control_parametros_0/inst/d2_reg[7]/Q
                         net (fo=1, routed)           0.113    -0.288    GateKeeper_BD_i/control_parametros_0/inst/p_1_in[15]
    SLICE_X107Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.907    -0.778    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[15]/C
                         clock pessimism              0.252    -0.526    
    SLICE_X107Y56        FDRE (Hold_fdre_C_D)         0.066    -0.460    GateKeeper_BD_i/control_parametros_0/inst/window_reg[15]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/orden_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.122%)  route 0.118ns (38.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.637    -0.542    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.282    GateKeeper_BD_i/control_parametros_0/inst/orden[2]
    SLICE_X110Y53        LUT5 (Prop_lut5_I0_O)        0.045    -0.237 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    GateKeeper_BD_i/control_parametros_0/inst/ctrl[2]_i_1_n_0
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.910    -0.775    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[2]/C
                         clock pessimism              0.272    -0.503    
    SLICE_X110Y53        FDRE (Hold_fdre_C_D)         0.092    -0.411    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/orden_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[7]/Q
                         net (fo=1, routed)           0.103    -0.296    GateKeeper_BD_i/control_parametros_0/inst/orden[7]
    SLICE_X113Y55        LUT5 (Prop_lut5_I0_O)        0.045    -0.251 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.251    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_2_n_0
    SLICE_X113Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.910    -0.775    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X113Y55        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[7]/C
                         clock pessimism              0.250    -0.525    
    SLICE_X113Y55        FDRE (Hold_fdre_C_D)         0.092    -0.433    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.018%)  route 0.130ns (47.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.641    -0.538    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/Q
                         net (fo=4, routed)           0.130    -0.267    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg_n_0_[5]
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.912    -0.773    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
                         clock pessimism              0.248    -0.525    
    SLICE_X110Y49        FDRE (Hold_fdre_C_D)         0.070    -0.455    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.993%)  route 0.130ns (48.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.641    -0.538    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/Q
                         net (fo=3, routed)           0.130    -0.266    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg_n_0_[1]
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.912    -0.773    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
                         clock pessimism              0.248    -0.525    
    SLICE_X111Y49        FDRE (Hold_fdre_C_D)         0.070    -0.455    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.911%)  route 0.136ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.639    -0.540    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X110Y51        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y51        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[4]/Q
                         net (fo=2, routed)           0.136    -0.263    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt[4]
    SLICE_X110Y52        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.911    -0.774    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X110Y52        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[4]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X110Y52        FDRE (Hold_fdre_C_D)         0.070    -0.454    GateKeeper_BD_i/UART_Rx_0/inst/bufferRx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_GateKeeper_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y52    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y51    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X111Y49    GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.826ns (40.823%)  route 2.647ns (59.177%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.863    -0.749    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.478    -0.271 f  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/Q
                         net (fo=7, routed)           1.225     0.954    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.295     1.249 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry_i_3/O
                         net (fo=1, routed)           0.332     1.581    GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry_i_3_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.088 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.088    GateKeeper_BD_i/GateKeeper_2/inst/det_out1
    SLICE_X110Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.310 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.597     2.907    GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry__0_n_7
    SLICE_X110Y63        LUT3 (Prop_lut3_I1_O)        0.324     3.231 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.493     3.724    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
                         clock pessimism              0.641     9.251    
                         clock uncertainty           -0.074     9.177    
    SLICE_X112Y64        FDRE (Setup_fdre_C_R)       -0.732     8.445    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.724    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.826ns (40.823%)  route 2.647ns (59.177%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.863    -0.749    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.478    -0.271 f  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/Q
                         net (fo=7, routed)           1.225     0.954    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.295     1.249 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry_i_3/O
                         net (fo=1, routed)           0.332     1.581    GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry_i_3_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.088 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.088    GateKeeper_BD_i/GateKeeper_2/inst/det_out1
    SLICE_X110Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.310 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.597     2.907    GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry__0_n_7
    SLICE_X110Y63        LUT3 (Prop_lut3_I1_O)        0.324     3.231 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.493     3.724    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/C
                         clock pessimism              0.641     9.251    
                         clock uncertainty           -0.074     9.177    
    SLICE_X112Y64        FDRE (Setup_fdre_C_R)       -0.732     8.445    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.724    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.826ns (40.823%)  route 2.647ns (59.177%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.863    -0.749    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.478    -0.271 f  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/Q
                         net (fo=7, routed)           1.225     0.954    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.295     1.249 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry_i_3/O
                         net (fo=1, routed)           0.332     1.581    GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry_i_3_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.088 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.088    GateKeeper_BD_i/GateKeeper_2/inst/det_out1
    SLICE_X110Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.310 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.597     2.907    GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry__0_n_7
    SLICE_X110Y63        LUT3 (Prop_lut3_I1_O)        0.324     3.231 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.493     3.724    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                         clock pessimism              0.641     9.251    
                         clock uncertainty           -0.074     9.177    
    SLICE_X112Y64        FDRE (Setup_fdre_C_R)       -0.732     8.445    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.724    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.826ns (40.823%)  route 2.647ns (59.177%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.863    -0.749    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.478    -0.271 f  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/Q
                         net (fo=7, routed)           1.225     0.954    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.295     1.249 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry_i_3/O
                         net (fo=1, routed)           0.332     1.581    GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry_i_3_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.088 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.088    GateKeeper_BD_i/GateKeeper_2/inst/det_out1
    SLICE_X110Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.310 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.597     2.907    GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry__0_n_7
    SLICE_X110Y63        LUT3 (Prop_lut3_I1_O)        0.324     3.231 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.493     3.724    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/C
                         clock pessimism              0.641     9.251    
                         clock uncertainty           -0.074     9.177    
    SLICE_X112Y64        FDRE (Setup_fdre_C_R)       -0.732     8.445    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.724    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.826ns (40.823%)  route 2.647ns (59.177%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.863    -0.749    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.478    -0.271 f  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/Q
                         net (fo=7, routed)           1.225     0.954    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.295     1.249 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry_i_3/O
                         net (fo=1, routed)           0.332     1.581    GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry_i_3_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.088 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.088    GateKeeper_BD_i/GateKeeper_2/inst/det_out1
    SLICE_X110Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.310 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.597     2.907    GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry__0_n_7
    SLICE_X110Y63        LUT3 (Prop_lut3_I1_O)        0.324     3.231 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.493     3.724    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/C
                         clock pessimism              0.641     9.251    
                         clock uncertainty           -0.074     9.177    
    SLICE_X112Y64        FDRE (Setup_fdre_C_R)       -0.732     8.445    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          8.445    
                         arrival time                          -3.724    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.826ns (40.363%)  route 2.698ns (59.637%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.863    -0.749    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.478    -0.271 f  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/Q
                         net (fo=7, routed)           1.225     0.954    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.295     1.249 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry_i_3/O
                         net (fo=1, routed)           0.332     1.581    GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry_i_3_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.088 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.088    GateKeeper_BD_i/GateKeeper_2/inst/det_out1
    SLICE_X110Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.310 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.597     2.907    GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry__0_n_7
    SLICE_X110Y63        LUT3 (Prop_lut3_I1_O)        0.324     3.231 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.544     3.775    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X111Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X111Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/C
                         clock pessimism              0.616     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X111Y64        FDRE (Setup_fdre_C_R)       -0.637     8.515    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.826ns (40.363%)  route 2.698ns (59.637%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.863    -0.749    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.478    -0.271 f  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/Q
                         net (fo=7, routed)           1.225     0.954    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.295     1.249 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry_i_3/O
                         net (fo=1, routed)           0.332     1.581    GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry_i_3_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.088 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.088    GateKeeper_BD_i/GateKeeper_2/inst/det_out1
    SLICE_X110Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.310 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.597     2.907    GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry__0_n_7
    SLICE_X110Y63        LUT3 (Prop_lut3_I1_O)        0.324     3.231 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.544     3.775    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X111Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X111Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/C
                         clock pessimism              0.616     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X111Y64        FDRE (Setup_fdre_C_R)       -0.637     8.515    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.826ns (40.363%)  route 2.698ns (59.637%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.863    -0.749    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.478    -0.271 f  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/Q
                         net (fo=7, routed)           1.225     0.954    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.295     1.249 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry_i_3/O
                         net (fo=1, routed)           0.332     1.581    GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry_i_3_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.088 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.088    GateKeeper_BD_i/GateKeeper_2/inst/det_out1
    SLICE_X110Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.310 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.597     2.907    GateKeeper_BD_i/GateKeeper_2/inst/det_out1_carry__0_n_7
    SLICE_X110Y63        LUT3 (Prop_lut3_I1_O)        0.324     3.231 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.544     3.775    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X111Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X111Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/C
                         clock pessimism              0.616     9.226    
                         clock uncertainty           -0.074     9.152    
    SLICE_X111Y64        FDRE (Setup_fdre_C_R)       -0.637     8.515    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.837ns (42.785%)  route 2.457ns (57.215%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.864    -0.748    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y60        FDRE (Prop_fdre_C_Q)         0.478    -0.270 r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/Q
                         net (fo=7, routed)           1.200     0.931    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]
    SLICE_X106Y60        LUT6 (Prop_lut6_I0_O)        0.295     1.226 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.226    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_7_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.776 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.776    GateKeeper_BD_i/GateKeeper_1/inst/det_out1
    SLICE_X106Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.998 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.434     2.431    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0_n_7
    SLICE_X108Y61        LUT3 (Prop_lut3_I1_O)        0.292     2.723 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.823     3.546    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/C
                         clock pessimism              0.617     9.227    
                         clock uncertainty           -0.074     9.153    
    SLICE_X107Y60        FDRE (Setup_fdre_C_R)       -0.636     8.517    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.837ns (42.785%)  route 2.457ns (57.215%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.864    -0.748    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y60        FDRE (Prop_fdre_C_Q)         0.478    -0.270 r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/Q
                         net (fo=7, routed)           1.200     0.931    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]
    SLICE_X106Y60        LUT6 (Prop_lut6_I0_O)        0.295     1.226 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     1.226    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_7_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.776 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.776    GateKeeper_BD_i/GateKeeper_1/inst/det_out1
    SLICE_X106Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.998 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.434     2.431    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0_n_7
    SLICE_X108Y61        LUT3 (Prop_lut3_I1_O)        0.292     2.723 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.823     3.546    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]/C
                         clock pessimism              0.617     9.227    
                         clock uncertainty           -0.074     9.153    
    SLICE_X107Y60        FDRE (Setup_fdre_C_R)       -0.636     8.517    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]
  -------------------------------------------------------------------
                         required time                          8.517    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                  4.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.632    -0.547    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y66        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/Q
                         net (fo=9, routed)           0.110    -0.295    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]
    SLICE_X108Y66        LUT3 (Prop_lut3_I0_O)        0.048    -0.247 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    GateKeeper_BD_i/GateKeeper_0/inst/p_0_in[2]
    SLICE_X108Y66        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.900    -0.785    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X108Y66        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
                         clock pessimism              0.251    -0.534    
    SLICE_X108Y66        FDRE (Hold_fdre_C_D)         0.131    -0.403    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.632    -0.547    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y66        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/Q
                         net (fo=9, routed)           0.110    -0.295    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]
    SLICE_X108Y66        LUT2 (Prop_lut2_I0_O)        0.045    -0.250 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    GateKeeper_BD_i/GateKeeper_0/inst/p_0_in[1]
    SLICE_X108Y66        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.900    -0.785    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X108Y66        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
                         clock pessimism              0.251    -0.534    
    SLICE_X108Y66        FDRE (Hold_fdre_C_D)         0.120    -0.414    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.072%)  route 0.133ns (38.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.635    -0.544    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y60        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/Q
                         net (fo=6, routed)           0.133    -0.246    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]
    SLICE_X107Y60        LUT6 (Prop_lut6_I0_O)        0.045    -0.201 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    GateKeeper_BD_i/GateKeeper_1/inst/p_0_in[5]
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.905    -0.780    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/C
                         clock pessimism              0.252    -0.528    
    SLICE_X107Y60        FDRE (Hold_fdre_C_D)         0.092    -0.436    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.634    -0.545    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X111Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.236    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]
    SLICE_X111Y64        LUT3 (Prop_lut3_I1_O)        0.042    -0.194 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.194    GateKeeper_BD_i/GateKeeper_2/inst/p_0_in[7]
    SLICE_X111Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.905    -0.780    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X111Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X111Y64        FDRE (Hold_fdre_C_D)         0.107    -0.438    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.349%)  route 0.186ns (49.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.632    -0.547    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y66        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.219    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]
    SLICE_X109Y65        LUT5 (Prop_lut5_I1_O)        0.048    -0.171 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    GateKeeper_BD_i/GateKeeper_0/inst/p_0_in[4]
    SLICE_X109Y65        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.901    -0.784    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y65        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C
                         clock pessimism              0.252    -0.532    
    SLICE_X109Y65        FDRE (Hold_fdre_C_D)         0.107    -0.425    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.784%)  route 0.166ns (47.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.633    -0.546    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y65        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/Q
                         net (fo=6, routed)           0.166    -0.238    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]
    SLICE_X109Y65        LUT6 (Prop_lut6_I0_O)        0.045    -0.193 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    GateKeeper_BD_i/GateKeeper_0/inst/p_0_in[5]
    SLICE_X109Y65        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.901    -0.784    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y65        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]/C
                         clock pessimism              0.238    -0.546    
    SLICE_X109Y65        FDRE (Hold_fdre_C_D)         0.092    -0.454    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.724%)  route 0.159ns (43.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.634    -0.545    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/Q
                         net (fo=6, routed)           0.159    -0.221    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]
    SLICE_X111Y64        LUT6 (Prop_lut6_I0_O)        0.045    -0.176 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    GateKeeper_BD_i/GateKeeper_2/inst/p_0_in[5]
    SLICE_X111Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.905    -0.780    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X111Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/C
                         clock pessimism              0.250    -0.530    
    SLICE_X111Y64        FDRE (Hold_fdre_C_D)         0.092    -0.438    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.634    -0.545    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X111Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.236    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]
    SLICE_X111Y64        LUT2 (Prop_lut2_I1_O)        0.045    -0.191 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    GateKeeper_BD_i/GateKeeper_2/inst/p_0_in[6]
    SLICE_X111Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.905    -0.780    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X111Y64        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/C
                         clock pessimism              0.235    -0.545    
    SLICE_X111Y64        FDRE (Hold_fdre_C_D)         0.091    -0.454    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.949%)  route 0.186ns (50.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.632    -0.547    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y66        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/Q
                         net (fo=9, routed)           0.186    -0.219    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]
    SLICE_X109Y65        LUT4 (Prop_lut4_I1_O)        0.045    -0.174 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    GateKeeper_BD_i/GateKeeper_0/inst/p_0_in[3]
    SLICE_X109Y65        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.901    -0.784    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y65        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
                         clock pessimism              0.252    -0.532    
    SLICE_X109Y65        FDRE (Hold_fdre_C_D)         0.091    -0.441    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.635    -0.544    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y61        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg/Q
                         net (fo=2, routed)           0.177    -0.202    GateKeeper_BD_i/GateKeeper_1/inst/det_out
    SLICE_X108Y61        LUT6 (Prop_lut6_I0_O)        0.045    -0.157 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_i_1/O
                         net (fo=1, routed)           0.000    -0.157    GateKeeper_BD_i/GateKeeper_1/inst/det_out_i_1_n_0
    SLICE_X108Y61        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.905    -0.780    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y61        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg/C
                         clock pessimism              0.236    -0.544    
    SLICE_X108Y61        FDRE (Hold_fdre_C_D)         0.120    -0.424    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_400MHz_GateKeeper_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y66    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y66    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y66    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y65    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y65    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y65    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y65    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y65    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y66    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y66    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y66    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y66    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y66    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y66    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y65    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y65    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y65    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y65    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y66    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y66    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y66    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y66    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y66    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y66    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y65    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y65    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y65    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y65    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clkfbout_GateKeeper_BD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_GateKeeper_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    GateKeeper_BD_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 1.616ns (29.502%)  route 3.862ns (70.498%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          1.815     1.525    GateKeeper_BD_i/GateKeeper_1/inst/pulseShaper_width[2]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124     1.649 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_10/O
                         net (fo=2, routed)           0.791     2.440    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_10_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.124     2.564 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.564    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.962 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.962    GateKeeper_BD_i/GateKeeper_1/inst/det_out1
    SLICE_X106Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.184 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.434     3.617    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0_n_7
    SLICE_X108Y61        LUT3 (Prop_lut3_I1_O)        0.292     3.909 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.823     4.732    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/C
                         clock pessimism              0.288     8.898    
                         clock uncertainty           -0.194     8.704    
    SLICE_X107Y60        FDRE (Setup_fdre_C_R)       -0.636     8.068    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 1.616ns (29.502%)  route 3.862ns (70.498%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          1.815     1.525    GateKeeper_BD_i/GateKeeper_1/inst/pulseShaper_width[2]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124     1.649 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_10/O
                         net (fo=2, routed)           0.791     2.440    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_10_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.124     2.564 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.564    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.962 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.962    GateKeeper_BD_i/GateKeeper_1/inst/det_out1
    SLICE_X106Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.184 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.434     3.617    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0_n_7
    SLICE_X108Y61        LUT3 (Prop_lut3_I1_O)        0.292     3.909 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.823     4.732    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]/C
                         clock pessimism              0.288     8.898    
                         clock uncertainty           -0.194     8.704    
    SLICE_X107Y60        FDRE (Setup_fdre_C_R)       -0.636     8.068    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[6]
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.478ns  (logic 1.616ns (29.502%)  route 3.862ns (70.498%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          1.815     1.525    GateKeeper_BD_i/GateKeeper_1/inst/pulseShaper_width[2]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124     1.649 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_10/O
                         net (fo=2, routed)           0.791     2.440    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_10_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.124     2.564 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.564    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.962 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.962    GateKeeper_BD_i/GateKeeper_1/inst/det_out1
    SLICE_X106Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.184 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.434     3.617    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0_n_7
    SLICE_X108Y61        LUT3 (Prop_lut3_I1_O)        0.292     3.909 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.823     4.732    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[7]/C
                         clock pessimism              0.288     8.898    
                         clock uncertainty           -0.194     8.704    
    SLICE_X107Y60        FDRE (Setup_fdre_C_R)       -0.636     8.068    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[7]
  -------------------------------------------------------------------
                         required time                          8.068    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.616ns (30.248%)  route 3.726ns (69.752%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          1.815     1.525    GateKeeper_BD_i/GateKeeper_1/inst/pulseShaper_width[2]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124     1.649 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_10/O
                         net (fo=2, routed)           0.791     2.440    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_10_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.124     2.564 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.564    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.962 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.962    GateKeeper_BD_i/GateKeeper_1/inst/det_out1
    SLICE_X106Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.184 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.434     3.617    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0_n_7
    SLICE_X108Y61        LUT3 (Prop_lut3_I1_O)        0.292     3.909 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.688     4.597    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/C
                         clock pessimism              0.288     8.898    
                         clock uncertainty           -0.194     8.704    
    SLICE_X108Y60        FDRE (Setup_fdre_C_R)       -0.731     7.973    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.616ns (30.248%)  route 3.726ns (69.752%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          1.815     1.525    GateKeeper_BD_i/GateKeeper_1/inst/pulseShaper_width[2]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124     1.649 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_10/O
                         net (fo=2, routed)           0.791     2.440    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_10_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.124     2.564 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.564    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.962 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.962    GateKeeper_BD_i/GateKeeper_1/inst/det_out1
    SLICE_X106Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.184 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.434     3.617    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0_n_7
    SLICE_X108Y61        LUT3 (Prop_lut3_I1_O)        0.292     3.909 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.688     4.597    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[1]/C
                         clock pessimism              0.288     8.898    
                         clock uncertainty           -0.194     8.704    
    SLICE_X108Y60        FDRE (Setup_fdre_C_R)       -0.731     7.973    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.616ns (30.248%)  route 3.726ns (69.752%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          1.815     1.525    GateKeeper_BD_i/GateKeeper_1/inst/pulseShaper_width[2]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124     1.649 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_10/O
                         net (fo=2, routed)           0.791     2.440    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_10_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.124     2.564 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.564    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.962 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.962    GateKeeper_BD_i/GateKeeper_1/inst/det_out1
    SLICE_X106Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.184 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.434     3.617    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0_n_7
    SLICE_X108Y61        LUT3 (Prop_lut3_I1_O)        0.292     3.909 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.688     4.597    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
                         clock pessimism              0.288     8.898    
                         clock uncertainty           -0.194     8.704    
    SLICE_X108Y60        FDRE (Setup_fdre_C_R)       -0.731     7.973    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.616ns (30.248%)  route 3.726ns (69.752%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          1.815     1.525    GateKeeper_BD_i/GateKeeper_1/inst/pulseShaper_width[2]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124     1.649 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_10/O
                         net (fo=2, routed)           0.791     2.440    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_10_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.124     2.564 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.564    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.962 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.962    GateKeeper_BD_i/GateKeeper_1/inst/det_out1
    SLICE_X106Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.184 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.434     3.617    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0_n_7
    SLICE_X108Y61        LUT3 (Prop_lut3_I1_O)        0.292     3.909 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.688     4.597    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/C
                         clock pessimism              0.288     8.898    
                         clock uncertainty           -0.194     8.704    
    SLICE_X108Y60        FDRE (Setup_fdre_C_R)       -0.731     7.973    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.616ns (30.248%)  route 3.726ns (69.752%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          1.815     1.525    GateKeeper_BD_i/GateKeeper_1/inst/pulseShaper_width[2]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.124     1.649 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_10/O
                         net (fo=2, routed)           0.791     2.440    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_10_n_0
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.124     2.564 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.564    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry_i_6_n_0
    SLICE_X106Y60        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.962 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.962    GateKeeper_BD_i/GateKeeper_1/inst/det_out1
    SLICE_X106Y61        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.184 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.434     3.617    GateKeeper_BD_i/GateKeeper_1/inst/det_out1_carry__0_n_7
    SLICE_X108Y61        LUT3 (Prop_lut3_I1_O)        0.292     3.909 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.688     4.597    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.684     8.610    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]/C
                         clock pessimism              0.288     8.898    
                         clock uncertainty           -0.194     8.704    
    SLICE_X108Y60        FDRE (Setup_fdre_C_R)       -0.731     7.973    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          7.973    
                         arrival time                          -4.597    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 1.831ns (34.017%)  route 3.552ns (65.983%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          1.815     1.525    GateKeeper_BD_i/GateKeeper_0/inst/pulseShaper_width[2]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.154     1.679 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out1_carry_i_10/O
                         net (fo=2, routed)           0.428     2.107    GateKeeper_BD_i/GateKeeper_0/inst/det_out1_carry_i_10_n_0
    SLICE_X108Y64        LUT5 (Prop_lut5_I2_O)        0.327     2.434 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.434    GateKeeper_BD_i/GateKeeper_0/inst/det_out1_carry_i_6_n_0
    SLICE_X108Y64        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.814 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.814    GateKeeper_BD_i/GateKeeper_0/inst/det_out1
    SLICE_X108Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.033 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.618     3.651    GateKeeper_BD_i/GateKeeper_0/inst/det_out1_carry__0_n_7
    SLICE_X109Y63        LUT3 (Prop_lut3_I1_O)        0.295     3.946 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.691     4.637    GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1_n_0
    SLICE_X108Y66        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.679     8.605    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X108Y66        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
                         clock pessimism              0.288     8.893    
                         clock uncertainty           -0.194     8.699    
    SLICE_X108Y66        FDRE (Setup_fdre_C_R)       -0.524     8.175    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]
  -------------------------------------------------------------------
                         required time                          8.175    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  3.538    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 1.831ns (34.017%)  route 3.552ns (65.983%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=15, routed)          1.815     1.525    GateKeeper_BD_i/GateKeeper_0/inst/pulseShaper_width[2]
    SLICE_X109Y63        LUT4 (Prop_lut4_I0_O)        0.154     1.679 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out1_carry_i_10/O
                         net (fo=2, routed)           0.428     2.107    GateKeeper_BD_i/GateKeeper_0/inst/det_out1_carry_i_10_n_0
    SLICE_X108Y64        LUT5 (Prop_lut5_I2_O)        0.327     2.434 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.434    GateKeeper_BD_i/GateKeeper_0/inst/det_out1_carry_i_6_n_0
    SLICE_X108Y64        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.814 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.814    GateKeeper_BD_i/GateKeeper_0/inst/det_out1
    SLICE_X108Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.033 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out1_carry__0/O[0]
                         net (fo=3, routed)           0.618     3.651    GateKeeper_BD_i/GateKeeper_0/inst/det_out1_carry__0_n_7
    SLICE_X109Y63        LUT3 (Prop_lut3_I1_O)        0.295     3.946 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.691     4.637    GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1_n_0
    SLICE_X108Y66        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.679     8.605    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X108Y66        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
                         clock pessimism              0.288     8.893    
                         clock uncertainty           -0.194     8.699    
    SLICE_X108Y66        FDRE (Setup_fdre_C_R)       -0.524     8.175    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]
  -------------------------------------------------------------------
                         required time                          8.175    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                  3.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.256ns (31.641%)  route 0.553ns (68.359%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/Q
                         net (fo=24, routed)          0.553     0.154    GateKeeper_BD_i/GateKeeper_0/inst/pulseShaper_width[0]
    SLICE_X110Y57        LUT3 (Prop_lut3_I1_O)        0.045     0.199 r  GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_7/O
                         net (fo=1, routed)           0.000     0.199    GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_7_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.269 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.269    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2_n_7
    SLICE_X110Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.909    -0.776    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/C
                         clock pessimism              0.556    -0.220    
                         clock uncertainty            0.194    -0.026    
    SLICE_X110Y57        FDRE (Hold_fdre_C_D)         0.105     0.079    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.249ns (29.913%)  route 0.583ns (70.087%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[7]/Q
                         net (fo=9, routed)           0.583     0.184    GateKeeper_BD_i/GateKeeper_0/inst/pulseShaper_width[7]
    SLICE_X110Y58        LUT3 (Prop_lut3_I0_O)        0.045     0.229 r  GateKeeper_BD_i/GateKeeper_0/inst/c[4]_i_2/O
                         net (fo=1, routed)           0.000     0.229    GateKeeper_BD_i/GateKeeper_0/inst/c[4]_i_2_n_0
    SLICE_X110Y58        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.292 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.292    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]_i_1_n_4
    SLICE_X110Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.909    -0.776    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y58        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[7]/C
                         clock pessimism              0.556    -0.220    
                         clock uncertainty            0.194    -0.026    
    SLICE_X110Y58        FDRE (Hold_fdre_C_D)         0.105     0.079    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.183%)  route 0.524ns (73.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.405     0.005    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X108Y61        LUT2 (Prop_lut2_I1_O)        0.045     0.050 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.120     0.170    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2_n_0
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.905    -0.780    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/C
                         clock pessimism              0.556    -0.224    
                         clock uncertainty            0.194    -0.030    
    SLICE_X108Y60        FDRE (Hold_fdre_C_CE)       -0.016    -0.046    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.183%)  route 0.524ns (73.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.405     0.005    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X108Y61        LUT2 (Prop_lut2_I1_O)        0.045     0.050 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.120     0.170    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2_n_0
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.905    -0.780    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[1]/C
                         clock pessimism              0.556    -0.224    
                         clock uncertainty            0.194    -0.030    
    SLICE_X108Y60        FDRE (Hold_fdre_C_CE)       -0.016    -0.046    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.183%)  route 0.524ns (73.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.405     0.005    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X108Y61        LUT2 (Prop_lut2_I1_O)        0.045     0.050 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.120     0.170    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2_n_0
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.905    -0.780    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
                         clock pessimism              0.556    -0.224    
                         clock uncertainty            0.194    -0.030    
    SLICE_X108Y60        FDRE (Hold_fdre_C_CE)       -0.016    -0.046    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.183%)  route 0.524ns (73.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.405     0.005    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X108Y61        LUT2 (Prop_lut2_I1_O)        0.045     0.050 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.120     0.170    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2_n_0
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.905    -0.780    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/C
                         clock pessimism              0.556    -0.224    
                         clock uncertainty            0.194    -0.030    
    SLICE_X108Y60        FDRE (Hold_fdre_C_CE)       -0.016    -0.046    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.183%)  route 0.524ns (73.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.405     0.005    GateKeeper_BD_i/GateKeeper_1/inst/enable
    SLICE_X108Y61        LUT2 (Prop_lut2_I1_O)        0.045     0.050 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.120     0.170    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_2_n_0
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.905    -0.780    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]/C
                         clock pessimism              0.556    -0.224    
                         clock uncertainty            0.194    -0.030    
    SLICE_X108Y60        FDRE (Hold_fdre_C_CE)       -0.016    -0.046    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.286ns (34.085%)  route 0.553ns (65.915%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/Q
                         net (fo=24, routed)          0.553     0.154    GateKeeper_BD_i/GateKeeper_0/inst/pulseShaper_width[0]
    SLICE_X110Y57        LUT3 (Prop_lut3_I0_O)        0.048     0.202 r  GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_3/O
                         net (fo=1, routed)           0.000     0.202    GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_3_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     0.299 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.299    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2_n_6
    SLICE_X110Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.909    -0.776    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[1]/C
                         clock pessimism              0.556    -0.220    
                         clock uncertainty            0.194    -0.026    
    SLICE_X110Y57        FDRE (Hold_fdre_C_D)         0.105     0.079    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.250ns (28.455%)  route 0.629ns (71.545%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.637    -0.542    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/Q
                         net (fo=15, routed)          0.629     0.228    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[3]
    SLICE_X108Y54        LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     0.273    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.337 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.337    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_4
    SLICE_X108Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.907    -0.778    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/C
                         clock pessimism              0.556    -0.222    
                         clock uncertainty            0.194    -0.028    
    SLICE_X108Y54        FDRE (Hold_fdre_C_D)         0.134     0.106    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.314ns (36.214%)  route 0.553ns (63.786%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/Q
                         net (fo=24, routed)          0.553     0.154    GateKeeper_BD_i/GateKeeper_0/inst/pulseShaper_width[0]
    SLICE_X110Y57        LUT3 (Prop_lut3_I0_O)        0.048     0.202 r  GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_3/O
                         net (fo=1, routed)           0.000     0.202    GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_3_n_0
    SLICE_X110Y57        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     0.327 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.327    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2_n_5
    SLICE_X110Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.909    -0.776    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[2]/C
                         clock pessimism              0.556    -0.220    
                         clock uncertainty            0.194    -0.026    
    SLICE_X110Y57        FDRE (Hold_fdre_C_D)         0.105     0.079    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.247    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.979ns  (logic 3.082ns (44.161%)  route 3.897ns (55.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.863    -0.749    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y63        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDRE (Prop_fdre_C_Q)         0.456    -0.293 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg/Q
                         net (fo=2, routed)           3.897     3.605    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.626     6.231 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     6.231    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.174ns  (logic 3.109ns (60.104%)  route 2.064ns (39.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.863    -0.749    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y61        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.231 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg/Q
                         net (fo=2, routed)           2.064     1.833    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         2.591     4.425 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     4.425    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.140ns  (logic 3.070ns (59.733%)  route 2.070ns (40.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.863    -0.749    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y63        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDRE (Prop_fdre_C_Q)         0.456    -0.293 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg/Q
                         net (fo=2, routed)           2.070     1.777    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         2.614     4.391 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.391    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.272ns (72.041%)  route 0.494ns (27.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.634    -0.545    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y63        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg/Q
                         net (fo=2, routed)           0.494     0.090    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         1.131     1.221 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.221    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.273ns (71.631%)  route 0.504ns (28.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.635    -0.544    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y61        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg/Q
                         net (fo=2, routed)           0.504     0.124    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         1.109     1.233 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.233    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.284ns (49.533%)  route 1.308ns (50.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.634    -0.545    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X110Y63        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg/Q
                         net (fo=2, routed)           1.308     0.905    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.143     2.048 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     2.048    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_GateKeeper_BD_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_GateKeeper_BD_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_GateKeeper_BD_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  GCLK (IN)
                         net (fo=0)                   0.000     5.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204     2.722 f  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564     3.286    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.315 f  GateKeeper_BD_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.844     4.159    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_buf_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_GateKeeper_BD_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.506    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_buf_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.698ns  (logic 1.766ns (22.939%)  route 5.932ns (77.061%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.318     5.836    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X111Y50        LUT4 (Prop_lut4_I2_O)        0.124     5.960 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.983     6.943    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X109Y50        LUT6 (Prop_lut6_I2_O)        0.124     7.067 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.631     7.698    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.700    -1.373    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.698ns  (logic 1.766ns (22.939%)  route 5.932ns (77.061%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.318     5.836    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X111Y50        LUT4 (Prop_lut4_I2_O)        0.124     5.960 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.983     6.943    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X109Y50        LUT6 (Prop_lut6_I2_O)        0.124     7.067 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.631     7.698    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.700    -1.373    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.432ns  (logic 1.766ns (23.760%)  route 5.666ns (76.240%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.318     5.836    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X111Y50        LUT4 (Prop_lut4_I2_O)        0.124     5.960 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.983     6.943    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X109Y50        LUT6 (Prop_lut6_I2_O)        0.124     7.067 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.365     7.432    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.700    -1.373    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.432ns  (logic 1.766ns (23.760%)  route 5.666ns (76.240%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.318     5.836    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X111Y50        LUT4 (Prop_lut4_I2_O)        0.124     5.960 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.983     6.943    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X109Y50        LUT6 (Prop_lut6_I2_O)        0.124     7.067 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.365     7.432    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.700    -1.373    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.432ns  (logic 1.766ns (23.760%)  route 5.666ns (76.240%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.318     5.836    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X111Y50        LUT4 (Prop_lut4_I2_O)        0.124     5.960 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.983     6.943    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X109Y50        LUT6 (Prop_lut6_I2_O)        0.124     7.067 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.365     7.432    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.700    -1.373    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.432ns  (logic 1.766ns (23.760%)  route 5.666ns (76.240%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.318     5.836    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X111Y50        LUT4 (Prop_lut4_I2_O)        0.124     5.960 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.983     6.943    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X109Y50        LUT6 (Prop_lut6_I2_O)        0.124     7.067 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.365     7.432    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.700    -1.373    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.609ns  (logic 1.766ns (26.721%)  route 4.843ns (73.279%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.200     5.718    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X107Y50        LUT4 (Prop_lut4_I1_O)        0.124     5.842 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_3/O
                         net (fo=1, routed)           0.263     6.105    GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_3_n_0
    SLICE_X107Y50        LUT4 (Prop_lut4_I1_O)        0.124     6.229 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_2/O
                         net (fo=1, routed)           0.379     6.609    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[4]
    SLICE_X107Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.687    -1.387    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X107Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.102ns  (logic 1.670ns (27.365%)  route 4.432ns (72.635%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.432     5.950    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X107Y50        LUT5 (Prop_lut5_I2_O)        0.152     6.102 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[2]_i_1/O
                         net (fo=1, routed)           0.000     6.102    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[2]
    SLICE_X107Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.687    -1.387    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X107Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.076ns  (logic 1.642ns (27.022%)  route 4.434ns (72.978%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.434     5.952    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X107Y50        LUT6 (Prop_lut6_I1_O)        0.124     6.076 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[3]_i_1/O
                         net (fo=1, routed)           0.000     6.076    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[3]
    SLICE_X107Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.687    -1.387    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X107Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.074ns  (logic 1.642ns (27.031%)  route 4.432ns (72.969%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.432     5.950    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X107Y50        LUT4 (Prop_lut4_I2_O)        0.124     6.074 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[1]_i_1/O
                         net (fo=1, routed)           0.000     6.074    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[1]
    SLICE_X107Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         1.687    -1.387    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X107Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.216ns  (logic 0.330ns (14.911%)  route 1.885ns (85.089%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           1.885     2.171    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X108Y50        LUT6 (Prop_lut6_I5_O)        0.045     2.216 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[0]_i_1/O
                         net (fo=1, routed)           0.000     2.216    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[0]
    SLICE_X108Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.908    -0.777    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X108Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.326ns  (logic 0.329ns (14.162%)  route 1.996ns (85.838%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           1.996     2.282    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X107Y50        LUT5 (Prop_lut5_I2_O)        0.044     2.326 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[2]_i_1/O
                         net (fo=1, routed)           0.000     2.326    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[2]
    SLICE_X107Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.908    -0.777    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X107Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.326ns  (logic 0.330ns (14.205%)  route 1.995ns (85.795%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           1.995     2.281    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X107Y50        LUT6 (Prop_lut6_I1_O)        0.045     2.326 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[3]_i_1/O
                         net (fo=1, routed)           0.000     2.326    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[3]
    SLICE_X107Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.908    -0.777    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X107Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.327ns  (logic 0.330ns (14.199%)  route 1.996ns (85.801%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           1.996     2.282    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X107Y50        LUT4 (Prop_lut4_I2_O)        0.045     2.327 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[1]_i_1/O
                         net (fo=1, routed)           0.000     2.327    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[1]
    SLICE_X107Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.908    -0.777    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X107Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.486ns  (logic 0.375ns (15.099%)  route 2.111ns (84.901%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           1.912     2.198    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X107Y50        LUT4 (Prop_lut4_I1_O)        0.045     2.243 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_3/O
                         net (fo=1, routed)           0.082     2.325    GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_3_n_0
    SLICE_X107Y50        LUT4 (Prop_lut4_I1_O)        0.045     2.370 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_2/O
                         net (fo=1, routed)           0.116     2.486    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[4]
    SLICE_X107Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.908    -0.777    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X107Y50        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.811ns  (logic 0.375ns (13.354%)  route 2.435ns (86.646%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           1.971     2.256    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X111Y50        LUT4 (Prop_lut4_I2_O)        0.045     2.301 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.338     2.640    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X109Y50        LUT6 (Prop_lut6_I2_O)        0.045     2.685 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.126     2.811    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.912    -0.773    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.811ns  (logic 0.375ns (13.354%)  route 2.435ns (86.646%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           1.971     2.256    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X111Y50        LUT4 (Prop_lut4_I2_O)        0.045     2.301 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.338     2.640    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X109Y50        LUT6 (Prop_lut6_I2_O)        0.045     2.685 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.126     2.811    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.912    -0.773    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.811ns  (logic 0.375ns (13.354%)  route 2.435ns (86.646%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           1.971     2.256    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X111Y50        LUT4 (Prop_lut4_I2_O)        0.045     2.301 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.338     2.640    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X109Y50        LUT6 (Prop_lut6_I2_O)        0.045     2.685 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.126     2.811    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.912    -0.773    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.811ns  (logic 0.375ns (13.354%)  route 2.435ns (86.646%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           1.971     2.256    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X111Y50        LUT4 (Prop_lut4_I2_O)        0.045     2.301 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.338     2.640    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X109Y50        LUT6 (Prop_lut6_I2_O)        0.045     2.685 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.126     2.811    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.912    -0.773    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.903ns  (logic 0.375ns (12.932%)  route 2.527ns (87.068%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           1.971     2.256    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X111Y50        LUT4 (Prop_lut4_I2_O)        0.045     2.301 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.338     2.640    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X109Y50        LUT6 (Prop_lut6_I2_O)        0.045     2.685 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.218     2.903    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=120, routed)         0.912    -0.773    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.427ns  (logic 2.018ns (31.407%)  route 4.408ns (68.593%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=19, routed)          4.408     5.370    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X108Y54        LUT3 (Prop_lut3_I1_O)        0.124     5.494 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     5.494    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.870 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.870    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.104 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.104    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.427 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.427    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1_n_6
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685    -1.389    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.419ns  (logic 2.010ns (31.321%)  route 4.408ns (68.679%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=19, routed)          4.408     5.370    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X108Y54        LUT3 (Prop_lut3_I1_O)        0.124     5.494 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     5.494    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.870 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.870    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.104 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.104    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.419 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.419    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1_n_4
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685    -1.389    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[15]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 1.934ns (30.499%)  route 4.408ns (69.501%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=19, routed)          4.408     5.370    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X108Y54        LUT3 (Prop_lut3_I1_O)        0.124     5.494 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     5.494    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.870 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.870    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.104 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.104    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.343 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.343    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1_n_5
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685    -1.389    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.323ns  (logic 1.914ns (30.279%)  route 4.408ns (69.721%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=19, routed)          4.408     5.370    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X108Y54        LUT3 (Prop_lut3_I1_O)        0.124     5.494 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     5.494    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.870 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.870    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.104 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.104    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.323 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.323    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1_n_7
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.685    -1.389    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.310ns  (logic 1.901ns (30.135%)  route 4.408ns (69.865%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=19, routed)          4.408     5.370    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X108Y54        LUT3 (Prop_lut3_I1_O)        0.124     5.494 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     5.494    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.870 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.870    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.310 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.310    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_6
    SLICE_X108Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.686    -1.388    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.302ns  (logic 1.893ns (30.046%)  route 4.408ns (69.954%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=19, routed)          4.408     5.370    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X108Y54        LUT3 (Prop_lut3_I1_O)        0.124     5.494 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     5.494    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.870 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.870    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.302 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.302    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_4
    SLICE_X108Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.686    -1.388    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.226ns  (logic 1.817ns (29.192%)  route 4.408ns (70.808%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=19, routed)          4.408     5.370    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X108Y54        LUT3 (Prop_lut3_I1_O)        0.124     5.494 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     5.494    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.870 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.870    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.226 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.226    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_5
    SLICE_X108Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.686    -1.388    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.206ns  (logic 1.797ns (28.964%)  route 4.408ns (71.036%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=19, routed)          4.408     5.370    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X108Y54        LUT3 (Prop_lut3_I1_O)        0.124     5.494 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     5.494    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.870 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.870    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.987 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.987    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.206 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.206    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_7
    SLICE_X108Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.686    -1.388    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y56        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.193ns  (logic 1.784ns (28.815%)  route 4.408ns (71.185%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=19, routed)          4.408     5.370    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X108Y54        LUT3 (Prop_lut3_I1_O)        0.124     5.494 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     5.494    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.870 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.870    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.193 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.193    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_6
    SLICE_X108Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.686    -1.388    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.185ns  (logic 1.776ns (28.723%)  route 4.408ns (71.277%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=19, routed)          4.408     5.370    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X108Y54        LUT3 (Prop_lut3_I1_O)        0.124     5.494 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000     5.494    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.870 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.870    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.185 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.185    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_4
    SLICE_X108Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.686    -1.388    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.196ns (23.752%)  route 0.628ns (76.248%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=19, routed)          0.628     0.779    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X109Y63        LUT5 (Prop_lut5_I2_O)        0.045     0.824 r  GateKeeper_BD_i/GateKeeper_0/inst/state_i_1/O
                         net (fo=1, routed)           0.000     0.824    GateKeeper_BD_i/GateKeeper_0/inst/state_i_1_n_0
    SLICE_X109Y63        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.902    -0.783    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X109Y63        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/state_reg/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.196ns (23.437%)  route 0.639ns (76.563%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=19, routed)          0.639     0.790    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X110Y63        LUT6 (Prop_lut6_I4_O)        0.045     0.835 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_i_1/O
                         net (fo=1, routed)           0.000     0.835    GateKeeper_BD_i/GateKeeper_0/inst/det_out_i_1_n_0
    SLICE_X110Y63        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.905    -0.780    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y63        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.201ns (23.828%)  route 0.642ns (76.172%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=19, routed)          0.642     0.798    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X108Y61        LUT6 (Prop_lut6_I4_O)        0.045     0.843 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_i_1/O
                         net (fo=1, routed)           0.000     0.843    GateKeeper_BD_i/GateKeeper_1/inst/det_out_i_1_n_0
    SLICE_X108Y61        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.905    -0.780    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y61        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.201ns (23.398%)  route 0.658ns (76.602%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.780ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=19, routed)          0.658     0.814    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X108Y61        LUT5 (Prop_lut5_I2_O)        0.045     0.859 r  GateKeeper_BD_i/GateKeeper_1/inst/state_i_1/O
                         net (fo=1, routed)           0.000     0.859    GateKeeper_BD_i/GateKeeper_1/inst/state_i_1_n_0
    SLICE_X108Y61        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.905    -0.780    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X108Y61        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/state_reg/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.259ns (29.596%)  route 0.615ns (70.404%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 f  det_in_0_IBUF_inst/O
                         net (fo=19, routed)          0.615     0.766    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X110Y60        LUT2 (Prop_lut2_I1_O)        0.045     0.811 r  GateKeeper_BD_i/GateKeeper_0/inst/c[12]_i_2/O
                         net (fo=1, routed)           0.000     0.811    GateKeeper_BD_i/GateKeeper_0/inst/c[12]_i_2_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.874 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.874    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]_i_1_n_4
    SLICE_X110Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.908    -0.777    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[15]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.261ns (29.825%)  route 0.613ns (70.175%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 f  det_in_0_IBUF_inst/O
                         net (fo=19, routed)          0.613     0.764    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X110Y60        LUT2 (Prop_lut2_I1_O)        0.045     0.809 r  GateKeeper_BD_i/GateKeeper_0/inst/c[12]_i_4/O
                         net (fo=1, routed)           0.000     0.809    GateKeeper_BD_i/GateKeeper_0/inst/c[12]_i_4_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.874 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.874    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]_i_1_n_6
    SLICE_X110Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.908    -0.777    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[13]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.262ns (29.876%)  route 0.614ns (70.124%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 f  det_in_0_IBUF_inst/O
                         net (fo=19, routed)          0.614     0.765    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X110Y60        LUT2 (Prop_lut2_I1_O)        0.045     0.810 r  GateKeeper_BD_i/GateKeeper_0/inst/c[12]_i_3/O
                         net (fo=1, routed)           0.000     0.810    GateKeeper_BD_i/GateKeeper_0/inst/c[12]_i_3_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.876 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.876    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]_i_1_n_5
    SLICE_X110Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.908    -0.777    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[14]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.259ns (26.832%)  route 0.705ns (73.168%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 f  det_in_0_IBUF_inst/O
                         net (fo=19, routed)          0.705     0.856    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X110Y59        LUT2 (Prop_lut2_I1_O)        0.045     0.901 r  GateKeeper_BD_i/GateKeeper_0/inst/c[8]_i_2/O
                         net (fo=1, routed)           0.000     0.901    GateKeeper_BD_i/GateKeeper_0/inst/c[8]_i_2_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.964 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.964    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[8]_i_1_n_4
    SLICE_X110Y59        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.909    -0.776    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y59        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[11]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.262ns (27.091%)  route 0.704ns (72.909%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 f  det_in_0_IBUF_inst/O
                         net (fo=19, routed)          0.704     0.855    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X110Y59        LUT2 (Prop_lut2_I1_O)        0.045     0.900 r  GateKeeper_BD_i/GateKeeper_0/inst/c[8]_i_3/O
                         net (fo=1, routed)           0.000     0.900    GateKeeper_BD_i/GateKeeper_0/inst/c[8]_i_3_n_0
    SLICE_X110Y59        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.966 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.966    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[8]_i_1_n_5
    SLICE_X110Y59        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.909    -0.776    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y59        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[10]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.266ns (27.454%)  route 0.702ns (72.546%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 f  det_in_0_IBUF_inst/O
                         net (fo=19, routed)          0.702     0.853    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X110Y60        LUT2 (Prop_lut2_I1_O)        0.045     0.898 r  GateKeeper_BD_i/GateKeeper_0/inst/c[12]_i_5/O
                         net (fo=1, routed)           0.000     0.898    GateKeeper_BD_i/GateKeeper_0/inst/c[12]_i_5_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.968 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.968    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]_i_1_n_7
    SLICE_X110Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.908    -0.777    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y60        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]/C





