-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod29_layer1_weights_26 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "10111111000010011101001010010000", 
    1 => "10111101101001110101101101110010", 
    2 => "00111111110010111000110010011100", 
    3 => "10111110001011010001011011101100", 
    4 => "00111100111111111111001100011000", 
    5 => "00111110101110001011010011110011", 
    6 => "00111111010001001101000011010011", 
    7 => "00111111100101010011100100010011", 
    8 => "00111111000000111110000001111011", 
    9 => "10111110111011100010101100100010", 
    10 => "10111111001100000110100001100100", 
    11 => "00111110010011110011101101111010", 
    12 => "00111111100001011101100110111110", 
    13 => "00111110101001011010000000110010", 
    14 => "00111111100011000101011110110110", 
    15 => "00111111010001100010111101110011", 
    16 => "00111110110001110000010000010110", 
    17 => "00111110100000100011100011110001", 
    18 => "10111111000100000011011001111000", 
    19 => "10111111100111101100100000100100", 
    20 => "11000000000111010001111101011101", 
    21 => "10111111000101101101111011111111", 
    22 => "10111101101110100011101101010011", 
    23 => "10111111011001001111000101000001", 
    24 => "00111101100001000000100001010110", 
    25 => "00111111010110100000111001110100", 
    26 => "00111111100100000001101001011000", 
    27 => "00111110110110011010100001011100", 
    28 => "00111110001000101100111101100001", 
    29 => "00111101101001100011011110111000", 
    30 => "10111101110010001000011110101010", 
    31 => "10111110010111110001100111010111", 
    32 => "10111101011011101000111110101110", 
    33 => "10111110011101010111010001111001", 
    34 => "10111110111001010011000001100001", 
    35 => "00111110011000101010100010111111", 
    36 => "00111100101101110001000000010000", 
    37 => "00111110100101100101100000100110", 
    38 => "00111110011011100011110111101111", 
    39 => "10111111110100100100100110100101", 
    40 => "10111111101100010000011111101001", 
    41 => "10111110111010011011111110110111", 
    42 => "10111110111001000100001110100001", 
    43 => "10111110000110001110101100110010", 
    44 => "10111110000011100110011010010001", 
    45 => "10111110101101001111110001001001", 
    46 => "00111110011111111110111000111110", 
    47 => "00111110110111001111010110101111", 
    48 => "10111101101110110011001000111111", 
    49 => "11000000010000010001000100001000", 
    50 => "10111111100110010110001101010110", 
    51 => "10111110010010011101010111111010", 
    52 => "10111101110111110010011101110001", 
    53 => "00111101101101110000001001001010", 
    54 => "10111110000011011111101111101111", 
    55 => "10111110111011101010100100011100", 
    56 => "10111110010000011100010010000010", 
    57 => "00111101010101010100000101110000", 
    58 => "10111110011101000000010001010100", 
    59 => "10111111101001000011000001001010", 
    60 => "11000000000111011111010110111001", 
    61 => "10111111001111100110010010110111", 
    62 => "00111110101101101000100010000110", 
    63 => "00111110000101100001001011100110", 
    64 => "10111110000111011111010100000001", 
    65 => "10111110110111100100100010101100", 
    66 => "00111110100000010011011100011111", 
    67 => "10111110111100000010110111110000", 
    68 => "00111110010010111011101001001101", 
    69 => "00111111111000111011000101110000", 
    70 => "10111111101111011101010111011001", 
    71 => "10111110000110100100000100000110", 
    72 => "00111110101101110011101100111101", 
    73 => "00111110101011000000101101001111", 
    74 => "00111111000011011000110010001000", 
    75 => "00111110101000011000001101110101", 
    76 => "00111100010001010010001001110001", 
    77 => "10111111000101111000011001010001", 
    78 => "00111101111000011000111011110100", 
    79 => "00111111010101000100101010111010", 
    80 => "11000000001010001101100010010011", 
    81 => "00111110010110010011011111010010", 
    82 => "10111110001000110100101111000011", 
    83 => "00111101110111110100010100010010", 
    84 => "00111110011110011001111001101100", 
    85 => "00111101110010110110000101101110", 
    86 => "10111101110110100010101110010010", 
    87 => "10111100110110010110100111011011", 
    88 => "00111101111010100001110010000100", 
    89 => "10111110110000011011011101001101", 
    90 => "11000000000010100110100010100000", 
    91 => "11000000001111000000011100010101", 
    92 => "10111111011011010100000010001000", 
    93 => "00111111010010100010011000111010", 
    94 => "00111110111011001110011010010011", 
    95 => "00111101100000001001100000011000", 
    96 => "00111101000110111001011101111001", 
    97 => "00111110111101011011100110110100", 
    98 => "11000000000011000010001000101000", 
    99 => "00111011111101001010010000111010" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

