# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Digital_Logic_Labs.srcs/sources_1/new/FIFO_8_to_3.v" \

sv xil_defaultlib  \
"../../../../Digital_Logic_Labs.srcs/sim_1/new/FIFO_8_to_3_final_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
