Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/152/Desktop/Alfred_Maya_Lab3/LAB3/test_stopwatch_isim_beh.exe -prj C:/Users/152/Desktop/Alfred_Maya_Lab3/LAB3/test_stopwatch_beh.prj work.test_stopwatch work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/152/Desktop/Alfred_Maya_Lab3/LAB3/display7.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/Alfred_Maya_Lab3/LAB3/clock_2hz.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/Alfred_Maya_Lab3/LAB3/clock_1hz.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/Alfred_Maya_Lab3/LAB3/clock_10hz.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/Alfred_Maya_Lab3/LAB3/clock_100hz.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/Alfred_Maya_Lab3/LAB3/clk_500hz.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/Alfred_Maya_Lab3/LAB3/stopwatch.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/Alfred_Maya_Lab3/LAB3/test_stopwatch.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clock_10hz
Compiling module clock_2hz
Compiling module clock_1hz
Compiling module clock_100hz
Compiling module clk_500hz
Compiling module display7
Compiling module stopwatch
Compiling module test_stopwatch
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable C:/Users/152/Desktop/Alfred_Maya_Lab3/LAB3/test_stopwatch_isim_beh.exe
Fuse Memory Usage: 27140 KB
Fuse CPU Usage: 514 ms
