

================================================================
== Vitis HLS Report for 'lab3_z2'
================================================================
* Date:           Tue Nov 22 19:15:24 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab3_z2
* Solution:       ex_sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  8.00 ns|  6.514 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16387|    16387|  0.131 ms|  0.131 ms|  16388|  16388|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |    16385|    16385|         4|          2|          1|  8192|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|   109|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    76|    -|
|Register         |        -|   -|    130|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|    130|   185|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     2|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_159_p2      |         +|   0|  0|  23|          16|           1|
    |add_ln7_fu_114_p2       |         +|   0|  0|  21|          14|           1|
    |ap_condition_120        |       and|   0|  0|   2|           1|           1|
    |ap_condition_212        |       and|   0|  0|   2|           1|           1|
    |ap_condition_91         |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_138_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln7_fu_108_p2      |      icmp|   0|  0|  12|          14|          15|
    |reuse_select_fu_152_p3  |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 109|         113|         102|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   14|         28|
    |i_fu_56                  |   9|          2|   14|         28|
    |reuse_addr_reg_fu_48     |   9|          2|   64|        128|
    |reuse_reg_fu_52          |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  76|         17|  112|        225|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln10_reg_210             |  16|   0|   16|          0|
    |addr_cmp_reg_205             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_56                      |  14|   0|   14|          0|
    |icmp_ln7_reg_190             |   1|   0|    1|          0|
    |out_ar_addr_reg_199          |  13|   0|   13|          0|
    |reuse_addr_reg_fu_48         |  64|   0|   64|          0|
    |reuse_reg_fu_52              |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 130|   0|  130|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab3_z2|  return value|
|inA_ar_address0    |  out|   13|   ap_memory|        inA_ar|         array|
|inA_ar_ce0         |  out|    1|   ap_memory|        inA_ar|         array|
|inA_ar_q0          |   in|   16|   ap_memory|        inA_ar|         array|
|out_ar_address0    |  out|   13|   ap_memory|        out_ar|         array|
|out_ar_ce0         |  out|    1|   ap_memory|        out_ar|         array|
|out_ar_we0         |  out|    1|   ap_memory|        out_ar|         array|
|out_ar_d0          |  out|   16|   ap_memory|        out_ar|         array|
|out_ar_address1    |  out|   13|   ap_memory|        out_ar|         array|
|out_ar_ce1         |  out|    1|   ap_memory|        out_ar|         array|
|out_ar_q1          |   in|   16|   ap_memory|        out_ar|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 8 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %inA_ar, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %inA_ar"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_ar, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_ar"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.61ns)   --->   "%store_ln7 = store i14 0, i14 %i" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 15 'store' 'store_ln7' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln7 = br void" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 18 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.15ns)   --->   "%icmp_ln7 = icmp_eq  i14 %i_1, i14 8192" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 21 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 2.15> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%add_ln7 = add i14 %i_1, i14 1" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 23 'add' 'add_ln7' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %.split, void" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 24 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_cast = zext i14 %i_1" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 25 'zext' 'i_cast' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inA_ar_addr = getelementptr i16 %inA_ar, i64 0, i64 %i_cast" [./lab3_z2/source/lab3_z2.c:9]   --->   Operation 26 'getelementptr' 'inA_ar_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%temp = load i13 %inA_ar_addr" [./lab3_z2/source/lab3_z2.c:9]   --->   Operation 27 'load' 'temp' <Predicate = (!icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln7 = store i14 %add_ln7, i14 %i" [./lab3_z2/source/lab3_z2.c:7]   --->   Operation 28 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.51>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%temp = load i13 %inA_ar_addr" [./lab3_z2/source/lab3_z2.c:9]   --->   Operation 29 'load' 'temp' <Predicate = (!icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i16 %temp" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 30 'zext' 'zext_ln10' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%out_ar_addr = getelementptr i16 %out_ar, i64 0, i64 %zext_ln10" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 31 'getelementptr' 'out_ar_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 32 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%out_ar_load = load i13 %out_ar_addr" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 33 'load' 'out_ar_load' <Predicate = (!icmp_ln7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 34 [1/1] (2.83ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln10" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 34 'icmp' 'addr_cmp' <Predicate = (!icmp_ln7)> <Delay = 2.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%store_ln10 = store i64 %zext_ln10, i64 %reuse_addr_reg" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 35 'store' 'store_ln10' <Predicate = (!icmp_ln7)> <Delay = 1.61>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln12 = ret" [./lab3_z2/source/lab3_z2.c:12]   --->   Operation 44 'ret' 'ret_ln12' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 36 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%out_ar_load = load i13 %out_ar_addr" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 37 'load' 'out_ar_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln10)   --->   "%reuse_select = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %out_ar_load" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 38 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.14ns) (out node of the LUT)   --->   "%add_ln10 = add i16 %reuse_select, i16 1" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 39 'add' 'add_ln10' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./lab3_z2/source/lab3_z2.c:5]   --->   Operation 40 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln10 = store i16 %add_ln10, i13 %out_ar_addr" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 41 'store' 'store_ln10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_4 : Operation 42 [1/1] (1.61ns)   --->   "%store_ln10 = store i16 %add_ln10, i16 %reuse_reg" [./lab3_z2/source/lab3_z2.c:10]   --->   Operation 42 'store' 'store_ln10' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inA_ar]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_ar]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca           ) [ 01100]
reuse_reg           (alloca           ) [ 01111]
i                   (alloca           ) [ 01000]
spectopmodule_ln0   (spectopmodule    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specbitsmap_ln0     (specbitsmap      ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specbitsmap_ln0     (specbitsmap      ) [ 00000]
store_ln7           (store            ) [ 00000]
store_ln0           (store            ) [ 00000]
store_ln0           (store            ) [ 00000]
br_ln7              (br               ) [ 00000]
i_1                 (load             ) [ 00000]
specpipeline_ln0    (specpipeline     ) [ 00000]
icmp_ln7            (icmp             ) [ 01100]
empty               (speclooptripcount) [ 00000]
add_ln7             (add              ) [ 00000]
br_ln7              (br               ) [ 00000]
i_cast              (zext             ) [ 00000]
inA_ar_addr         (getelementptr    ) [ 00100]
store_ln7           (store            ) [ 00000]
temp                (load             ) [ 00000]
zext_ln10           (zext             ) [ 00000]
out_ar_addr         (getelementptr    ) [ 01111]
reuse_addr_reg_load (load             ) [ 00000]
addr_cmp            (icmp             ) [ 01010]
store_ln10          (store            ) [ 00000]
reuse_reg_load      (load             ) [ 00000]
out_ar_load         (load             ) [ 00000]
reuse_select        (select           ) [ 00000]
add_ln10            (add              ) [ 00101]
specloopname_ln5    (specloopname     ) [ 00000]
store_ln10          (store            ) [ 00000]
store_ln10          (store            ) [ 00000]
br_ln0              (br               ) [ 00000]
ret_ln12            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inA_ar">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inA_ar"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_ar">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_ar"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="reuse_addr_reg_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="reuse_reg_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="inA_ar_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="14" slack="0"/>
<pin id="64" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inA_ar_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="13" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="out_ar_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="16" slack="0"/>
<pin id="77" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_ar_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="13" slack="2"/>
<pin id="82" dir="0" index="1" bw="16" slack="1"/>
<pin id="83" dir="0" index="2" bw="0" slack="0"/>
<pin id="85" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="86" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="87" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="88" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="out_ar_load/2 store_ln10/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln7_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="14" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_1_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="14" slack="0"/>
<pin id="107" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln7_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="0"/>
<pin id="110" dir="0" index="1" bw="14" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add_ln7_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="14" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_cast_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="14" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln7_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="14" slack="0"/>
<pin id="127" dir="0" index="1" bw="14" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln10_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="reuse_addr_reg_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="1"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="addr_cmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln10_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="1"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="reuse_reg_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="2"/>
<pin id="151" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="reuse_select_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="16" slack="0"/>
<pin id="156" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln10_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln10_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="1"/>
<pin id="167" dir="0" index="1" bw="16" slack="3"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="reuse_addr_reg_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="176" class="1005" name="reuse_reg_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="14" slack="0"/>
<pin id="185" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="190" class="1005" name="icmp_ln7_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="194" class="1005" name="inA_ar_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="13" slack="1"/>
<pin id="196" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="inA_ar_addr "/>
</bind>
</comp>

<comp id="199" class="1005" name="out_ar_addr_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="13" slack="1"/>
<pin id="201" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="out_ar_addr "/>
</bind>
</comp>

<comp id="205" class="1005" name="addr_cmp_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="210" class="1005" name="add_ln10_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="1"/>
<pin id="212" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="40" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="40" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="89"><net_src comp="73" pin="3"/><net_sink comp="80" pin=2"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="105" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="105" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="129"><net_src comp="114" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="67" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="130" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="80" pin="7"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="172"><net_src comp="48" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="175"><net_src comp="169" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="179"><net_src comp="52" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="186"><net_src comp="56" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="193"><net_src comp="108" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="60" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="202"><net_src comp="73" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="208"><net_src comp="138" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="213"><net_src comp="159" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="165" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_ar | {4 }
 - Input state : 
	Port: lab3_z2 : inA_ar | {1 2 }
	Port: lab3_z2 : out_ar | {2 3 }
  - Chain level:
	State 1
		store_ln7 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln7 : 2
		add_ln7 : 2
		br_ln7 : 3
		i_cast : 2
		inA_ar_addr : 3
		temp : 4
		store_ln7 : 3
	State 2
		zext_ln10 : 1
		out_ar_addr : 2
		out_ar_load : 3
		addr_cmp : 2
		store_ln10 : 2
	State 3
		reuse_select : 1
		add_ln10 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |    add_ln7_fu_114   |    0    |    21   |
|          |   add_ln10_fu_159   |    0    |    23   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln7_fu_108   |    0    |    12   |
|          |   addr_cmp_fu_138   |    0    |    29   |
|----------|---------------------|---------|---------|
|  select  | reuse_select_fu_152 |    0    |    16   |
|----------|---------------------|---------|---------|
|   zext   |    i_cast_fu_120    |    0    |    0    |
|          |   zext_ln10_fu_130  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   101   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln10_reg_210   |   16   |
|   addr_cmp_reg_205   |    1   |
|       i_reg_183      |   14   |
|   icmp_ln7_reg_190   |    1   |
|  inA_ar_addr_reg_194 |   13   |
|  out_ar_addr_reg_199 |   13   |
|reuse_addr_reg_reg_169|   64   |
|   reuse_reg_reg_176  |   16   |
+----------------------+--------+
|         Total        |   138  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_80 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||   3.22  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   101  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   138  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   138  |   119  |
+-----------+--------+--------+--------+
