/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta64x128m4sw (user specify : ts1n16ffcllsvta64x128m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/23, 08:34:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta64x128m4sw_ssgnp0p9v0c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/23, 08:34:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.900000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 0.000000 ;
    nom_voltage : 0.900000 ;
    operating_conditions ( "ssgnp0p9v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 0.900000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p9v0c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_5_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from : 5 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_127_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA64X128M4SW ) {
    memory () {
        type : ram ;
        address_width : 6 ;
        word_width : 128 ;
    }
    functional_peak_current : 90611.300000;
    area : 4741.290000 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001351 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.596798, 0.600578, 0.635984, 0.687172, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.596798, 0.600578, 0.635984, 0.687172, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.537118, 0.540520, 0.572386, 0.618454, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.537118, 0.540520, 0.572386, 0.618454, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.022055" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.024850" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001351 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.596798, 0.600578, 0.635984, 0.687172, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.596798, 0.600578, 0.635984, 0.687172, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.537118, 0.540520, 0.572386, 0.618454, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.537118, 0.540520, 0.572386, 0.618454, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.022055" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.024850" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_127_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.005643, 0.005643, 0.005643, 0.005643, 0.005643" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.005643, 0.005643, 0.005643, 0.005643, 0.005643" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.328231, 0.342821, 0.358011, 0.388211, 0.448211",\
              "0.337781, 0.352371, 0.367561, 0.397761, 0.457761",\
              "0.347591, 0.362181, 0.377371, 0.407571, 0.467571",\
              "0.359821, 0.374411, 0.389601, 0.419801, 0.479801",\
              "0.374141, 0.388731, 0.403921, 0.434121, 0.494121"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.328231, 0.342821, 0.358011, 0.388211, 0.448211",\
              "0.337781, 0.352371, 0.367561, 0.397761, 0.457761",\
              "0.347591, 0.362181, 0.377371, 0.407571, 0.467571",\
              "0.359821, 0.374411, 0.389601, 0.419801, 0.479801",\
              "0.374141, 0.388731, 0.403921, 0.434121, 0.494121"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.008858, 0.033276, 0.063205, 0.123654, 0.244953",\
              "0.008858, 0.033276, 0.063205, 0.123654, 0.244953",\
              "0.008858, 0.033276, 0.063205, 0.123654, 0.244953",\
              "0.008858, 0.033276, 0.063205, 0.123654, 0.244953",\
              "0.008858, 0.033276, 0.063205, 0.123654, 0.244953"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.008858, 0.033276, 0.063205, 0.123654, 0.244953",\
              "0.008858, 0.033276, 0.063205, 0.123654, 0.244953",\
              "0.008858, 0.033276, 0.063205, 0.123654, 0.244953",\
              "0.008858, 0.033276, 0.063205, 0.123654, 0.244953",\
              "0.008858, 0.033276, 0.063205, 0.123654, 0.244953"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.421688, 0.437858, 0.455078, 0.489518, 0.557978",\
              "0.432818, 0.448988, 0.466208, 0.500648, 0.569108",\
              "0.444158, 0.460328, 0.477548, 0.511988, 0.580448",\
              "0.458333, 0.474503, 0.491723, 0.526163, 0.594623",\
              "0.474818, 0.490988, 0.508208, 0.542648, 0.611108"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.009271, 0.036661, 0.070549, 0.138844, 0.276385",\
              "0.009271, 0.036661, 0.070549, 0.138844, 0.276385",\
              "0.009271, 0.036661, 0.070549, 0.138844, 0.276385",\
              "0.009271, 0.036661, 0.070549, 0.138844, 0.276385",\
              "0.009271, 0.036661, 0.070549, 0.138844, 0.276385"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.421688, 0.437858, 0.455078, 0.489518, 0.557978",\
              "0.432818, 0.448988, 0.466208, 0.500648, 0.569108",\
              "0.444158, 0.460328, 0.477548, 0.511988, 0.580448",\
              "0.458333, 0.474503, 0.491723, 0.526163, 0.594623",\
              "0.474818, 0.490988, 0.508208, 0.542648, 0.611108"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.009271, 0.036661, 0.070549, 0.138844, 0.276385",\
              "0.009271, 0.036661, 0.070549, 0.138844, 0.276385",\
              "0.009271, 0.036661, 0.070549, 0.138844, 0.276385",\
              "0.009271, 0.036661, 0.070549, 0.138844, 0.276385",\
              "0.009271, 0.036661, 0.070549, 0.138844, 0.276385"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.039604 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.120369, 0.132024, 0.144309, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.224259, 0.239799, 0.254394, 0.274869, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.596798, 0.600578, 0.635984, 0.687172, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.596798, 0.600578, 0.635984, 0.687172, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "9.809640" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.091890" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[127] & !BWEB[126] & !BWEB[125] & !BWEB[124] & !BWEB[123] & !BWEB[122] & !BWEB[121] & !BWEB[120] & !BWEB[119] & !BWEB[118] & !BWEB[117] & !BWEB[116] & !BWEB[115] & !BWEB[114] & !BWEB[113] & !BWEB[112] & !BWEB[111] & !BWEB[110] & !BWEB[109] & !BWEB[108] & !BWEB[107] & !BWEB[106] & !BWEB[105] & !BWEB[104] & !BWEB[103] & !BWEB[102] & !BWEB[101] & !BWEB[100] & !BWEB[99] & !BWEB[98] & !BWEB[97] & !BWEB[96] & !BWEB[95] & !BWEB[94] & !BWEB[93] & !BWEB[92] & !BWEB[91] & !BWEB[90] & !BWEB[89] & !BWEB[88] & !BWEB[87] & !BWEB[86] & !BWEB[85] & !BWEB[84] & !BWEB[83] & !BWEB[82] & !BWEB[81] & !BWEB[80] & !BWEB[79] & !BWEB[78] & !BWEB[77] & !BWEB[76] & !BWEB[75] & !BWEB[74] & !BWEB[73] & !BWEB[72] & !BWEB[71] & !BWEB[70] & !BWEB[69] & !BWEB[68] & !BWEB[67] & !BWEB[66] & !BWEB[65] & !BWEB[64] & !BWEB[63] & !BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "9.216180" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.093523" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[127] & BWEB[126] & BWEB[125] & BWEB[124] & BWEB[123] & BWEB[122] & BWEB[121] & BWEB[120] & BWEB[119] & BWEB[118] & BWEB[117] & BWEB[116] & BWEB[115] & BWEB[114] & BWEB[113] & BWEB[112] & BWEB[111] & BWEB[110] & BWEB[109] & BWEB[108] & BWEB[107] & BWEB[106] & BWEB[105] & BWEB[104] & BWEB[103] & BWEB[102] & BWEB[101] & BWEB[100] & BWEB[99] & BWEB[98] & BWEB[97] & BWEB[96] & BWEB[95] & BWEB[94] & BWEB[93] & BWEB[92] & BWEB[91] & BWEB[90] & BWEB[89] & BWEB[88] & BWEB[87] & BWEB[86] & BWEB[85] & BWEB[84] & BWEB[83] & BWEB[82] & BWEB[81] & BWEB[80] & BWEB[79] & BWEB[78] & BWEB[77] & BWEB[76] & BWEB[75] & BWEB[74] & BWEB[73] & BWEB[72] & BWEB[71] & BWEB[70] & BWEB[69] & BWEB[68] & BWEB[67] & BWEB[66] & BWEB[65] & BWEB[64] & BWEB[63] & BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "9.256320" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.093648" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[127] & BWEB[126] & BWEB[125] & BWEB[124] & BWEB[123] & BWEB[122] & BWEB[121] & BWEB[120] & BWEB[119] & BWEB[118] & BWEB[117] & BWEB[116] & BWEB[115] & BWEB[114] & BWEB[113] & BWEB[112] & BWEB[111] & BWEB[110] & BWEB[109] & BWEB[108] & BWEB[107] & BWEB[106] & BWEB[105] & BWEB[104] & BWEB[103] & BWEB[102] & BWEB[101] & BWEB[100] & BWEB[99] & BWEB[98] & BWEB[97] & BWEB[96] & BWEB[95] & BWEB[94] & BWEB[93] & BWEB[92] & BWEB[91] & BWEB[90] & BWEB[89] & BWEB[88] & BWEB[87] & BWEB[86] & BWEB[85] & BWEB[84] & BWEB[83] & BWEB[82] & BWEB[81] & BWEB[80] & BWEB[79] & BWEB[78] & BWEB[77] & BWEB[76] & BWEB[75] & BWEB[74] & BWEB[73] & BWEB[72] & BWEB[71] & BWEB[70] & BWEB[69] & BWEB[68] & BWEB[67] & BWEB[66] & BWEB[65] & BWEB[64] & BWEB[63] & BWEB[62] & BWEB[61] & BWEB[60] & BWEB[59] & BWEB[58] & BWEB[57] & BWEB[56] & BWEB[55] & BWEB[54] & BWEB[53] & BWEB[52] & BWEB[51] & BWEB[50] & BWEB[49] & BWEB[48] & BWEB[47] & BWEB[46] & BWEB[45] & BWEB[44] & BWEB[43] & BWEB[42] & BWEB[41] & BWEB[40] & BWEB[39] & BWEB[38] & BWEB[37] & BWEB[36] & BWEB[35] & BWEB[34] & BWEB[33] & BWEB[32] & BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[127] & !BWEB[126] & !BWEB[125] & !BWEB[124] & !BWEB[123] & !BWEB[122] & !BWEB[121] & !BWEB[120] & !BWEB[119] & !BWEB[118] & !BWEB[117] & !BWEB[116] & !BWEB[115] & !BWEB[114] & !BWEB[113] & !BWEB[112] & !BWEB[111] & !BWEB[110] & !BWEB[109] & !BWEB[108] & !BWEB[107] & !BWEB[106] & !BWEB[105] & !BWEB[104] & !BWEB[103] & !BWEB[102] & !BWEB[101] & !BWEB[100] & !BWEB[99] & !BWEB[98] & !BWEB[97] & !BWEB[96] & !BWEB[95] & !BWEB[94] & !BWEB[93] & !BWEB[92] & !BWEB[91] & !BWEB[90] & !BWEB[89] & !BWEB[88] & !BWEB[87] & !BWEB[86] & !BWEB[85] & !BWEB[84] & !BWEB[83] & !BWEB[82] & !BWEB[81] & !BWEB[80] & !BWEB[79] & !BWEB[78] & !BWEB[77] & !BWEB[76] & !BWEB[75] & !BWEB[74] & !BWEB[73] & !BWEB[72] & !BWEB[71] & !BWEB[70] & !BWEB[69] & !BWEB[68] & !BWEB[67] & !BWEB[66] & !BWEB[65] & !BWEB[64] & !BWEB[63] & !BWEB[62] & !BWEB[61] & !BWEB[60] & !BWEB[59] & !BWEB[58] & !BWEB[57] & !BWEB[56] & !BWEB[55] & !BWEB[54] & !BWEB[53] & !BWEB[52] & !BWEB[51] & !BWEB[50] & !BWEB[49] & !BWEB[48] & !BWEB[47] & !BWEB[46] & !BWEB[45] & !BWEB[44] & !BWEB[43] & !BWEB[42] & !BWEB[41] & !BWEB[40] & !BWEB[39] & !BWEB[38] & !BWEB[37] & !BWEB[36] & !BWEB[35] & !BWEB[34] & !BWEB[33] & !BWEB[32] & !BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "9.236250" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.093586" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.054811" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001554 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.029724" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.031408" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.164244, 0.179220, 0.197108, 0.225084, 0.268452",\
              "0.164244, 0.179220, 0.197108, 0.225084, 0.268452",\
              "0.164140, 0.179116, 0.197004, 0.224980, 0.268348",\
              "0.163828, 0.178804, 0.196692, 0.224668, 0.268036",\
              "0.163100, 0.178076, 0.195964, 0.223940, 0.267308"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.164244, 0.179220, 0.197108, 0.225084, 0.268452",\
              "0.164244, 0.179220, 0.197108, 0.225084, 0.268452",\
              "0.164140, 0.179116, 0.197004, 0.224980, 0.268348",\
              "0.163828, 0.178804, 0.196692, 0.224668, 0.268036",\
              "0.163100, 0.178076, 0.195964, 0.223940, 0.267308"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.092679, 0.083079, 0.073479, 0.060479, 0.044179",\
              "0.106279, 0.096679, 0.087079, 0.074079, 0.057779",\
              "0.118779, 0.109179, 0.099579, 0.086579, 0.070279",\
              "0.136579, 0.126979, 0.117379, 0.104379, 0.088079",\
              "0.160579, 0.150979, 0.141379, 0.128379, 0.112079"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.092679, 0.083079, 0.073479, 0.060479, 0.044179",\
              "0.106279, 0.096679, 0.087079, 0.074079, 0.057779",\
              "0.118779, 0.109179, 0.099579, 0.086579, 0.070279",\
              "0.136579, 0.126979, 0.117379, 0.104379, 0.088079",\
              "0.160579, 0.150979, 0.141379, 0.128379, 0.112079"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001325 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.022055" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.024850" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.139413, 0.151165, 0.166349, 0.189333, 0.221781",\
              "0.139413, 0.151165, 0.166349, 0.189333, 0.221781",\
              "0.139205, 0.150957, 0.166141, 0.189125, 0.221573",\
              "0.138789, 0.150541, 0.165725, 0.188709, 0.221157",\
              "0.138477, 0.150229, 0.165413, 0.188397, 0.220845"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.139413, 0.151165, 0.166349, 0.189333, 0.221781",\
              "0.139413, 0.151165, 0.166349, 0.189333, 0.221781",\
              "0.139205, 0.150957, 0.166141, 0.189125, 0.221573",\
              "0.138789, 0.150541, 0.165725, 0.188709, 0.221157",\
              "0.138477, 0.150229, 0.165413, 0.188397, 0.220845"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.106414, 0.095314, 0.084414, 0.068814, 0.048014",\
              "0.120714, 0.109614, 0.098714, 0.083114, 0.062314",\
              "0.133414, 0.122314, 0.111414, 0.095814, 0.075014",\
              "0.150214, 0.139114, 0.128214, 0.112614, 0.091814",\
              "0.169714, 0.158614, 0.147714, 0.132114, 0.111314"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.106414, 0.095314, 0.084414, 0.068814, 0.048014",\
              "0.120714, 0.109614, 0.098714, 0.083114, 0.062314",\
              "0.133414, 0.122314, 0.111414, 0.095814, 0.075014",\
              "0.150214, 0.139114, 0.128214, 0.112614, 0.091814",\
              "0.169714, 0.158614, 0.147714, 0.132114, 0.111314"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_5_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001351 ;
        pin (A[5:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.008947" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.009099" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.124717, 0.138029, 0.154669, 0.180981, 0.221541",\
              "0.124613, 0.137925, 0.154565, 0.180877, 0.221437",\
              "0.124613, 0.137925, 0.154565, 0.180877, 0.221437",\
              "0.124197, 0.137509, 0.154149, 0.180461, 0.221021",\
              "0.123885, 0.137197, 0.153837, 0.180149, 0.220709"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.124717, 0.138029, 0.154669, 0.180981, 0.221541",\
              "0.124613, 0.137925, 0.154565, 0.180877, 0.221437",\
              "0.124613, 0.137925, 0.154565, 0.180877, 0.221437",\
              "0.124197, 0.137509, 0.154149, 0.180461, 0.221021",\
              "0.123885, 0.137197, 0.153837, 0.180149, 0.220709"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.115518, 0.106718, 0.097618, 0.084918, 0.068518",\
              "0.129718, 0.120918, 0.111818, 0.099118, 0.082718",\
              "0.142618, 0.133818, 0.124718, 0.112018, 0.095618",\
              "0.161318, 0.152518, 0.143418, 0.130718, 0.114318",\
              "0.179018, 0.170218, 0.161118, 0.148418, 0.132018"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.115518, 0.106718, 0.097618, 0.084918, 0.068518",\
              "0.129718, 0.120918, 0.111818, 0.099118, 0.082718",\
              "0.142618, 0.133818, 0.124718, 0.112018, 0.095618",\
              "0.161318, 0.152518, 0.143418, 0.130718, 0.114318",\
              "0.179018, 0.170218, 0.161118, 0.148418, 0.132018"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_127_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000810 ;
        pin ( BWEB[127:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004257" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004819" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.058116, 0.070908, 0.086508, 0.112300, 0.148908",\
              "0.052500, 0.065292, 0.080892, 0.106684, 0.143292",\
              "0.049900, 0.062692, 0.078292, 0.104084, 0.140692",\
              "0.054892, 0.067684, 0.083284, 0.109076, 0.145684",\
              "0.075068, 0.087860, 0.103460, 0.129252, 0.165860"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.058116, 0.070908, 0.086508, 0.112300, 0.148908",\
              "0.052500, 0.065292, 0.080892, 0.106684, 0.143292",\
              "0.049900, 0.062692, 0.078292, 0.104084, 0.140692",\
              "0.054892, 0.067684, 0.083284, 0.109076, 0.145684",\
              "0.075068, 0.087860, 0.103460, 0.129252, 0.165860"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.184167, 0.182767, 0.182467, 0.187267, 0.207767",\
              "0.201567, 0.200167, 0.199867, 0.204667, 0.225167",\
              "0.219667, 0.218267, 0.217967, 0.222767, 0.243267",\
              "0.245167, 0.243767, 0.243467, 0.248267, 0.268767",\
              "0.282967, 0.281567, 0.281267, 0.286067, 0.306567"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.184167, 0.182767, 0.182467, 0.187267, 0.207767",\
              "0.201567, 0.200167, 0.199867, 0.204667, 0.225167",\
              "0.219667, 0.218267, 0.217967, 0.222767, 0.243267",\
              "0.245167, 0.243767, 0.243467, 0.248267, 0.268767",\
              "0.282967, 0.281567, 0.281267, 0.286067, 0.306567"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_127_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000810 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[127:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004622" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005571" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.058116, 0.070908, 0.086508, 0.112300, 0.148908",\
              "0.052500, 0.065292, 0.080892, 0.106684, 0.143292",\
              "0.049900, 0.062692, 0.078292, 0.104084, 0.140692",\
              "0.054892, 0.067684, 0.083284, 0.109076, 0.145684",\
              "0.075068, 0.087860, 0.103460, 0.129252, 0.165860"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.058116, 0.070908, 0.086508, 0.112300, 0.148908",\
              "0.052500, 0.065292, 0.080892, 0.106684, 0.143292",\
              "0.049900, 0.062692, 0.078292, 0.104084, 0.140692",\
              "0.054892, 0.067684, 0.083284, 0.109076, 0.145684",\
              "0.075068, 0.087860, 0.103460, 0.129252, 0.165860"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.184470, 0.183070, 0.182770, 0.187570, 0.208070",\
              "0.201870, 0.200470, 0.200170, 0.204970, 0.225470",\
              "0.219970, 0.218570, 0.218270, 0.223070, 0.243570",\
              "0.245470, 0.244070, 0.243770, 0.248570, 0.269070",\
              "0.283270, 0.281870, 0.281570, 0.286370, 0.306870"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.184470, 0.183070, 0.182770, 0.187570, 0.208070",\
              "0.201870, 0.200470, 0.200170, 0.204970, 0.225470",\
              "0.219970, 0.218570, 0.218270, 0.223070, 0.243570",\
              "0.245470, 0.244070, 0.243770, 0.248570, 0.269070",\
              "0.283270, 0.281870, 0.281570, 0.286370, 0.306870"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.412549 ;
    }
}
}
