<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 16:41:59 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>VASY(1) CAO-VLSI Reference Manual VASY(1)</p>

<p style="margin-top: 1em">NAME <br>
VASY - VHDL Analyzer for Synthesis</p>

<p style="margin-top: 1em">SYNOPSIS <br>
vasy [-VpavsoipSHL] [-C num] [-E num] [-I format] [-P file]
filename [outname]</p>

<p style="margin-top: 1em">DESCRIPTION <br>
VASY is a hierarchical VHDL Analyzer for Synthesis. VASY
performs a semantic analysis of a VHDL RTL description
filename, with a VHDL subset much more extended than the
Alliance <br>
one (see vasy(5) for more details), and identifies with
precision all the memorizing elements and tristate buffers.
<br>
During its analysis, VASY expands generic parameters,
executes generic map and generate statements, and also
unrolls static FOR loops. <br>
At the end, VASY drives an equivalent description outname
(in Verilog or VHDL format) accepted by most of synthesis
tools.</p>

<p style="margin-top: 1em">ENVIRONMENT VARIABLES <br>
MBK_WORK_LIB(1) <br>
indicates the path to the read/write directory for the
session.</p>

<p style="margin-top: 1em">OPTIONS <br>
-V Verbose mode on. Each step of the analysis is displayed
on the standard output.</p>

<p style="margin-top: 1em">-v Drives an equivalent
description in Verilog format.</p>

<p style="margin-top: 1em">-a Drives an equivalent
description in Alliance VHDL format vbe(5) and/or vst(5). We
can note that with this option, all arithmetic operators are
expanded in an equiva&acirc; <br>
lent set of boolean expressions, because these operators
don&rsquo;t belong to the Alliance VHDL subset.</p>

<p style="margin-top: 1em">-s Drives an equivalent VHDL
description (with the extention .vhd) accepted by most of
industrial synthesis tools.</p>

<p style="margin-top: 1em">-S Uses Std_logic instead of Bit
(taken into account only with option -s).</p>

<p style="margin-top: 1em">-i Drives initial signal values
(taken into account only with option -s).</p>

<p style="margin-top: 1em">-I format Specifies the VHDL
input format such as Alliance VHDL format vbe(5), vst(5) or
industrial VHDL format vhd or vhdl.</p>

<p style="margin-top: 1em">-H In a structural description,
all model of instances are recursively analyzed. (By default
VASY analyzes only models with generic parameters) The
leaves cells are <br>
defined by a file called CATAL (see catal(5) for
details).</p>

<p style="margin-top: 1em">-o Authorizes to overwrite
existing files.</p>

<p style="margin-top: 1em">-p Adds power supply connectors
(vdd and vss). Usefull option to enter in Alliance.</p>

<p style="margin-top: 1em">-C num When the size of the
adder is greater or equal to num a Carry Look Ahead adder is
generated, instead of a Ripple Carry adder. (taken into
account only with option -a).</p>

<p style="margin-top: 1em">-E num Comparators are expanded
in an equivalent set of boolean expressions, when their size
is greater than num (taken into account only with option
-a).</p>

<p style="margin-top: 1em">-L A file .lax (see lax(5) for
details) is generated. This file contains the list of all
signals that must be kept during the synthesis step, using
boom (see boom(1) for <br>
details). (taken into account only with option -a).</p>

<p style="margin-top: 1em">-P file Specifies a
&rsquo;file.pkg&rsquo; containing a list of logical and
physical package name: <br>
# Example <br>
work.constants.all : pkg_constants <br>
work.components.all : pkg_components</p>

<p style="margin-top: 1em">SEE ALSO <br>
vasy(5), vbe(5), vhdl(5), catal(5). lax(5). asimut(1),
boom(1), MBK_WORK_LIB(1). MBK_CATA_LIB(1).
MBK_CATAL_NAME(1).</p>

<p style="margin-top: 1em">ASIM/LIP6 November 26, 1999
VASY(1)</p>
<hr>
</body>
</html>
