

================================================================
== Synthesis Summary Report of 'SpMV'
================================================================
+ General Information: 
    * Date:           Tue Jan  7 11:33:44 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        hls_component
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |                Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |        |           |           |     |
    |                & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ SpMV                                |     -|  0.39|     5211|  5.211e+04|         -|     5212|     -|        no|     -|  3 (1%)|  545 (~0%)|  431 (~0%)|    -|
    | o spmv_loop_external                 |     -|  7.30|     5210|  5.210e+04|       521|        -|    10|        no|     -|       -|          -|          -|    -|
    |  + SpMV_Pipeline_spmv_loop_internal  |     -|  0.39|      517|  5.170e+03|         -|      517|     -|        no|     -|  3 (1%)|  507 (~0%)|  310 (~0%)|    -|
    |   o spmv_loop_internal               |     -|  7.30|      515|  5.150e+03|         6|        1|   511|       yes|     -|       -|          -|          -|    -|
    +--------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------------+-----------+----------+
| Port                   | Direction | Bitwidth |
+------------------------+-----------+----------+
| columnIndexes_address0 | out       | 7        |
| columnIndexes_q0       | in        | 5        |
| output_r_address0      | out       | 4        |
| output_r_d0            | out       | 32       |
| rowPointers_address0   | out       | 4        |
| rowPointers_address1   | out       | 4        |
| rowPointers_q0         | in        | 9        |
| rowPointers_q1         | in        | 9        |
| values_address0        | out       | 7        |
| values_q0              | in        | 32       |
| vector_address0        | out       | 4        |
| vector_q0              | in        | 32       |
+------------------------+-----------+----------+

* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| numOfCols | ap_none | in        | 5        |
| numOfRows | ap_none | in        | 5        |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+-------------+
| Argument      | Direction | Datatype    |
+---------------+-----------+-------------+
| values        | in        | int*        |
| columnIndexes | in        | ap_uint<5>* |
| rowPointers   | in        | ap_uint<9>* |
| numOfRows     | in        | ap_uint<5>  |
| numOfCols     | in        | ap_uint<5>  |
| vector        | in        | int*        |
| output        | out       | int*        |
+---------------+-----------+-------------+

* SW-to-HW Mapping
+---------------+------------------------+---------+----------+
| Argument      | HW Interface           | HW Type | HW Usage |
+---------------+------------------------+---------+----------+
| values        | values_address0        | port    | offset   |
| values        | values_ce0             | port    |          |
| values        | values_q0              | port    |          |
| columnIndexes | columnIndexes_address0 | port    | offset   |
| columnIndexes | columnIndexes_ce0      | port    |          |
| columnIndexes | columnIndexes_q0       | port    |          |
| rowPointers   | rowPointers_address0   | port    | offset   |
| rowPointers   | rowPointers_ce0        | port    |          |
| rowPointers   | rowPointers_q0         | port    |          |
| rowPointers   | rowPointers_address1   | port    | offset   |
| rowPointers   | rowPointers_ce1        | port    |          |
| rowPointers   | rowPointers_q1         | port    |          |
| numOfRows     | numOfRows              | port    |          |
| numOfCols     | numOfCols              | port    |          |
| vector        | vector_address0        | port    | offset   |
| vector        | vector_ce0             | port    |          |
| vector        | vector_q0              | port    |          |
| output        | output_r_address0      | port    | offset   |
| output        | output_r_ce0           | port    |          |
| output        | output_r_we0           | port    |          |
| output        | output_r_d0            | port    |          |
+---------------+------------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-----------+-------+--------+---------+
| Name                                | DSP | Pragma | Variable  | Op    | Impl   | Latency |
+-------------------------------------+-----+--------+-----------+-------+--------+---------+
| + SpMV                              | 3   |        |           |       |        |         |
|   icmp_ln15_fu_132_p2               |     |        | icmp_ln15 | seteq | auto   | 0       |
|   add_ln15_fu_138_p2                |     |        | add_ln15  | add   | fabric | 0       |
|   icmp_ln16_fu_154_p2               |     |        | icmp_ln16 | setlt | auto   | 0       |
|   icmp_ln19_fu_164_p2               |     |        | icmp_ln19 | setlt | auto   | 0       |
|  + SpMV_Pipeline_spmv_loop_internal | 3   |        |           |       |        |         |
|    icmp_ln19_fu_136_p2              |     |        | icmp_ln19 | setlt | auto   | 0       |
|    mul_32s_32s_32_2_1_U1            | 3   |        | temp      | mul   | auto   | 1       |
|    add_ln26_fu_160_p2               |     |        | add_ln26  | add   | fabric | 0       |
|    add_ln19_fu_141_p2               |     |        | add_ln19  | add   | fabric | 0       |
+-------------------------------------+-----+--------+-----------+-------+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

