<stg><name>receiver_Pipeline_VITIS_LOOP_211_15</name>


<trans_list>

<trans id="118" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body548.0.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body548.0.split:0 %i_9 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body548.0.split:3 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_9, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="4">
<![CDATA[
for.body548.0.split:4 %zext_ln211 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:5 %arr_4_I_addr = getelementptr i27 %arr_4_I, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_4_I_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:6 %arr_4_I_load = load i4 %arr_4_I_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:8 %arr_4_I_1_addr = getelementptr i27 %arr_4_I_1, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_4_I_1_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:9 %arr_4_I_1_load = load i4 %arr_4_I_1_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_1_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:13 %arr_4_Q_addr = getelementptr i27 %arr_4_Q, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_4_Q_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:14 %arr_4_Q_1_addr = getelementptr i27 %arr_4_Q_1, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_4_Q_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:16 %arr_4_I_2_addr = getelementptr i27 %arr_4_I_2, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_4_I_2_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:17 %arr_4_I_3_addr = getelementptr i27 %arr_4_I_3, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_4_I_3_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:19 %arr_4_Q_2_addr = getelementptr i27 %arr_4_Q_2, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_4_Q_2_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:20 %arr_4_Q_3_addr = getelementptr i27 %arr_4_Q_3, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_4_Q_3_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:22 %arr_4_I_4_addr = getelementptr i27 %arr_4_I_4, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_4_I_4_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:23 %arr_4_I_5_addr = getelementptr i27 %arr_4_I_5, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_4_I_5_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:24 %arr_4_I_2_load = load i4 %arr_4_I_2_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_2_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:26 %arr_4_I_3_load = load i4 %arr_4_I_3_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_3_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:29 %arr_4_I_4_load = load i4 %arr_4_I_4_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_4_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:31 %arr_4_I_5_load = load i4 %arr_4_I_5_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_5_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:38 %arr_4_Q_4_addr = getelementptr i27 %arr_4_Q_4, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_4_Q_4_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:39 %arr_4_Q_5_addr = getelementptr i27 %arr_4_Q_5, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_4_Q_5_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:40 %arr_4_Q_load = load i4 %arr_4_Q_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:42 %arr_4_Q_1_load = load i4 %arr_4_Q_1_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_1_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:45 %arr_4_Q_2_load = load i4 %arr_4_Q_2_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_2_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:47 %arr_4_Q_3_load = load i4 %arr_4_Q_3_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_3_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:50 %arr_4_Q_4_load = load i4 %arr_4_Q_4_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_4_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:52 %arr_4_Q_5_load = load i4 %arr_4_Q_5_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_5_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body548.0.split:59 %or_ln211 = or i7 %i_9, i7 6

]]></Node>
<StgValue><ssdm name="or_ln211"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body548.0.split:60 %icmp_ln211 = icmp_ult  i7 %or_ln211, i7 70

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body548.0.split:62 %br_ln211 = br i1 %icmp_ln211, void %for.end569.exitStub, void %for.body548.3

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.3:0 %arr_4_I_6_addr = getelementptr i27 %arr_4_I_6, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_4_I_6_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="27" op_0_bw="4">
<![CDATA[
for.body548.3:1 %arr_4_I_6_load = load i4 %arr_4_I_6_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_6_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.3:3 %arr_4_I_7_addr = getelementptr i27 %arr_4_I_7, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_4_I_7_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="27" op_0_bw="4">
<![CDATA[
for.body548.3:4 %arr_4_I_7_load = load i4 %arr_4_I_7_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_7_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.3:9 %arr_4_Q_6_addr = getelementptr i27 %arr_4_Q_6, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_4_Q_6_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="27" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.3:10 %arr_4_Q_7_addr = getelementptr i27 %arr_4_Q_7, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_4_Q_7_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="27" op_0_bw="4">
<![CDATA[
for.body548.3:11 %arr_4_Q_6_load = load i4 %arr_4_Q_6_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_6_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="27" op_0_bw="4">
<![CDATA[
for.body548.3:13 %arr_4_Q_7_load = load i4 %arr_4_Q_7_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_7_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body548.3:18 %add_ln211 = add i7 %i_9, i7 8

]]></Node>
<StgValue><ssdm name="add_ln211"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body548.3:19 %store_ln211 = store i7 %add_ln211, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:6 %arr_4_I_load = load i4 %arr_4_I_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="28" op_0_bw="27">
<![CDATA[
for.body548.0.split:7 %sext_ln213 = sext i27 %arr_4_I_load

]]></Node>
<StgValue><ssdm name="sext_ln213"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:9 %arr_4_I_1_load = load i4 %arr_4_I_1_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_1_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="28" op_0_bw="27">
<![CDATA[
for.body548.0.split:10 %sext_ln213_1 = sext i27 %arr_4_I_1_load

]]></Node>
<StgValue><ssdm name="sext_ln213_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body548.0.split:11 %add_ln213 = add i28 %sext_ln213_1, i28 %sext_ln213

]]></Node>
<StgValue><ssdm name="add_ln213"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:24 %arr_4_I_2_load = load i4 %arr_4_I_2_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_2_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="28" op_0_bw="27">
<![CDATA[
for.body548.0.split:25 %sext_ln213_2 = sext i27 %arr_4_I_2_load

]]></Node>
<StgValue><ssdm name="sext_ln213_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:26 %arr_4_I_3_load = load i4 %arr_4_I_3_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_3_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="28" op_0_bw="27">
<![CDATA[
for.body548.0.split:27 %sext_ln213_3 = sext i27 %arr_4_I_3_load

]]></Node>
<StgValue><ssdm name="sext_ln213_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body548.0.split:28 %add_ln213_1 = add i28 %sext_ln213_3, i28 %sext_ln213_2

]]></Node>
<StgValue><ssdm name="add_ln213_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:29 %arr_4_I_4_load = load i4 %arr_4_I_4_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_4_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="28" op_0_bw="27">
<![CDATA[
for.body548.0.split:30 %sext_ln213_4 = sext i27 %arr_4_I_4_load

]]></Node>
<StgValue><ssdm name="sext_ln213_4"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:31 %arr_4_I_5_load = load i4 %arr_4_I_5_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_5_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="28" op_0_bw="27">
<![CDATA[
for.body548.0.split:32 %sext_ln213_5 = sext i27 %arr_4_I_5_load

]]></Node>
<StgValue><ssdm name="sext_ln213_5"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body548.0.split:33 %add_ln213_2 = add i28 %sext_ln213_5, i28 %sext_ln213_4

]]></Node>
<StgValue><ssdm name="add_ln213_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:40 %arr_4_Q_load = load i4 %arr_4_Q_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="28" op_0_bw="27">
<![CDATA[
for.body548.0.split:41 %sext_ln214 = sext i27 %arr_4_Q_load

]]></Node>
<StgValue><ssdm name="sext_ln214"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:42 %arr_4_Q_1_load = load i4 %arr_4_Q_1_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_1_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="28" op_0_bw="27">
<![CDATA[
for.body548.0.split:43 %sext_ln214_1 = sext i27 %arr_4_Q_1_load

]]></Node>
<StgValue><ssdm name="sext_ln214_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body548.0.split:44 %add_ln214 = add i28 %sext_ln214_1, i28 %sext_ln214

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:45 %arr_4_Q_2_load = load i4 %arr_4_Q_2_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_2_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="28" op_0_bw="27">
<![CDATA[
for.body548.0.split:46 %sext_ln214_2 = sext i27 %arr_4_Q_2_load

]]></Node>
<StgValue><ssdm name="sext_ln214_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:47 %arr_4_Q_3_load = load i4 %arr_4_Q_3_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_3_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="28" op_0_bw="27">
<![CDATA[
for.body548.0.split:48 %sext_ln214_3 = sext i27 %arr_4_Q_3_load

]]></Node>
<StgValue><ssdm name="sext_ln214_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body548.0.split:49 %add_ln214_1 = add i28 %sext_ln214_3, i28 %sext_ln214_2

]]></Node>
<StgValue><ssdm name="add_ln214_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:50 %arr_4_Q_4_load = load i4 %arr_4_Q_4_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_4_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="28" op_0_bw="27">
<![CDATA[
for.body548.0.split:51 %sext_ln214_4 = sext i27 %arr_4_Q_4_load

]]></Node>
<StgValue><ssdm name="sext_ln214_4"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="27" op_0_bw="4">
<![CDATA[
for.body548.0.split:52 %arr_4_Q_5_load = load i4 %arr_4_Q_5_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_5_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="28" op_0_bw="27">
<![CDATA[
for.body548.0.split:53 %sext_ln214_5 = sext i27 %arr_4_Q_5_load

]]></Node>
<StgValue><ssdm name="sext_ln214_5"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body548.0.split:54 %add_ln214_2 = add i28 %sext_ln214_5, i28 %sext_ln214_4

]]></Node>
<StgValue><ssdm name="add_ln214_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="27" op_0_bw="4">
<![CDATA[
for.body548.3:1 %arr_4_I_6_load = load i4 %arr_4_I_6_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_6_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="28" op_0_bw="27">
<![CDATA[
for.body548.3:2 %sext_ln213_6 = sext i27 %arr_4_I_6_load

]]></Node>
<StgValue><ssdm name="sext_ln213_6"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="27" op_0_bw="4">
<![CDATA[
for.body548.3:4 %arr_4_I_7_load = load i4 %arr_4_I_7_addr

]]></Node>
<StgValue><ssdm name="arr_4_I_7_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="28" op_0_bw="27">
<![CDATA[
for.body548.3:5 %sext_ln213_7 = sext i27 %arr_4_I_7_load

]]></Node>
<StgValue><ssdm name="sext_ln213_7"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body548.3:6 %add_ln213_3 = add i28 %sext_ln213_7, i28 %sext_ln213_6

]]></Node>
<StgValue><ssdm name="add_ln213_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="27" op_0_bw="4">
<![CDATA[
for.body548.3:11 %arr_4_Q_6_load = load i4 %arr_4_Q_6_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_6_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="28" op_0_bw="27">
<![CDATA[
for.body548.3:12 %sext_ln214_6 = sext i27 %arr_4_Q_6_load

]]></Node>
<StgValue><ssdm name="sext_ln214_6"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="27" op_0_bw="4">
<![CDATA[
for.body548.3:13 %arr_4_Q_7_load = load i4 %arr_4_Q_7_addr

]]></Node>
<StgValue><ssdm name="arr_4_Q_7_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="28" op_0_bw="27">
<![CDATA[
for.body548.3:14 %sext_ln214_7 = sext i27 %arr_4_Q_7_load

]]></Node>
<StgValue><ssdm name="sext_ln214_7"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body548.3:15 %add_ln214_3 = add i28 %sext_ln214_7, i28 %sext_ln214_6

]]></Node>
<StgValue><ssdm name="add_ln214_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body548.0.split:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body548.0.split:2 %specloopname_ln211 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln211"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:12 %arr_5_I_addr = getelementptr i28 %arr_5_I, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_5_I_addr"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:15 %arr_5_Q_addr = getelementptr i28 %arr_5_Q, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_5_Q_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:18 %arr_5_I_1_addr = getelementptr i28 %arr_5_I_1, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_5_I_1_addr"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:21 %arr_5_Q_1_addr = getelementptr i28 %arr_5_Q_1, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_5_Q_1_addr"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:34 %arr_5_I_2_addr = getelementptr i28 %arr_5_I_2, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_5_I_2_addr"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="28" op_1_bw="4">
<![CDATA[
for.body548.0.split:35 %store_ln213 = store i28 %add_ln213, i4 %arr_5_I_addr

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="28" op_1_bw="4">
<![CDATA[
for.body548.0.split:36 %store_ln213 = store i28 %add_ln213_1, i4 %arr_5_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="28" op_1_bw="4">
<![CDATA[
for.body548.0.split:37 %store_ln213 = store i28 %add_ln213_2, i4 %arr_5_I_2_addr

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.0.split:55 %arr_5_Q_2_addr = getelementptr i28 %arr_5_Q_2, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_5_Q_2_addr"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="28" op_1_bw="4">
<![CDATA[
for.body548.0.split:56 %store_ln214 = store i28 %add_ln214, i4 %arr_5_Q_addr

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="28" op_1_bw="4">
<![CDATA[
for.body548.0.split:57 %store_ln214 = store i28 %add_ln214_1, i4 %arr_5_Q_1_addr

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="28" op_1_bw="4">
<![CDATA[
for.body548.0.split:58 %store_ln214 = store i28 %add_ln214_2, i4 %arr_5_Q_2_addr

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body548.0.split:61 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.3:7 %arr_5_I_3_addr = getelementptr i28 %arr_5_I_3, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_5_I_3_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="28" op_1_bw="4">
<![CDATA[
for.body548.3:8 %store_ln213 = store i28 %add_ln213_3, i4 %arr_5_I_3_addr

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body548.3:16 %arr_5_Q_3_addr = getelementptr i28 %arr_5_Q_3, i64 0, i64 %zext_ln211

]]></Node>
<StgValue><ssdm name="arr_5_Q_3_addr"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="28" op_1_bw="4">
<![CDATA[
for.body548.3:17 %store_ln214 = store i28 %add_ln214_3, i4 %arr_5_Q_3_addr

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
for.body548.3:20 %br_ln211 = br void %for.body548.0.split

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0">
<![CDATA[
for.end569.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
