;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	SUB #58, @120
	SPL 0, <402
	SUB -1, <361
	SPL 300, 99
	ADD #110, <0
	JMN 0, <802
	JMN 0, <802
	SUB -207, <-130
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	MOV -607, <-20
	JMP @912, #200
	ADD 210, 60
	JMP @912, #200
	ADD #705, 700
	ADD #705, 700
	SUB @121, 106
	SPL 0, <402
	SPL 0, <402
	SUB @221, 100
	SUB #0, -80
	SUB #0, -80
	SLT 30, 9
	SUB 100, 10
	SPL 0, <402
	SPL 0, <402
	SUB 92, @-10
	SUB 0, @6
	SLT 30, 9
	SLT 30, 9
	ADD 30, 9
	ADD 30, 9
	SUB @127, 106
	JMN @12, #200
	SUB @-10, <10
	JMN 0, <402
	SUB @127, 106
	SUB #912, 200
	SUB @127, 106
	SUB @-10, <10
	MOV -607, <-20
	SPL 0, <402
	MOV 210, 0
	MOV 210, 0
	MOV -1, <-20
	SUB #58, @120
	SUB #58, @120
	ADD #185, 100
