Loading plugins phase: Elapsed time ==> 0s.128ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\a85495\Desktop\PSoC-Quadcopter\Sensors\Sensor Test\All_sensor_testv2.cydsn\All_sensor_testv2.cyprj -d CY8C5888LTI-LP097 -s C:\Users\a85495\Desktop\PSoC-Quadcopter\Sensors\Sensor Test\All_sensor_testv2.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.487ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.049ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  All_sensor_testv2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\a85495\Desktop\PSoC-Quadcopter\Sensors\Sensor Test\All_sensor_testv2.cydsn\All_sensor_testv2.cyprj -dcpsoc3 All_sensor_testv2.v -verilog
======================================================================

======================================================================
Compiling:  All_sensor_testv2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\a85495\Desktop\PSoC-Quadcopter\Sensors\Sensor Test\All_sensor_testv2.cydsn\All_sensor_testv2.cyprj -dcpsoc3 All_sensor_testv2.v -verilog
======================================================================

======================================================================
Compiling:  All_sensor_testv2.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\a85495\Desktop\PSoC-Quadcopter\Sensors\Sensor Test\All_sensor_testv2.cydsn\All_sensor_testv2.cyprj -dcpsoc3 -verilog All_sensor_testv2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jul 13 09:38:14 2017


======================================================================
Compiling:  All_sensor_testv2.v
Program  :   vpp
Options  :    -yv2 -q10 All_sensor_testv2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jul 13 09:38:14 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'All_sensor_testv2.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  All_sensor_testv2.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\a85495\Desktop\PSoC-Quadcopter\Sensors\Sensor Test\All_sensor_testv2.cydsn\All_sensor_testv2.cyprj -dcpsoc3 -verilog All_sensor_testv2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jul 13 09:38:14 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\a85495\Desktop\PSoC-Quadcopter\Sensors\Sensor Test\All_sensor_testv2.cydsn\codegentemp\All_sensor_testv2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\a85495\Desktop\PSoC-Quadcopter\Sensors\Sensor Test\All_sensor_testv2.cydsn\codegentemp\All_sensor_testv2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  All_sensor_testv2.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\a85495\Desktop\PSoC-Quadcopter\Sensors\Sensor Test\All_sensor_testv2.cydsn\All_sensor_testv2.cyprj -dcpsoc3 -verilog All_sensor_testv2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jul 13 09:38:14 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\a85495\Desktop\PSoC-Quadcopter\Sensors\Sensor Test\All_sensor_testv2.cydsn\codegentemp\All_sensor_testv2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\a85495\Desktop\PSoC-Quadcopter\Sensors\Sensor Test\All_sensor_testv2.cydsn\codegentemp\All_sensor_testv2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C:udb_clk\
	Net_5
	\I2C:Net_973\
	Net_6
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_11
	\I2C:Net_975\
	Net_9
	Net_10
	\xbeeSerial:BUART:reset_sr\
	Net_19
	Net_20
	\xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_14
	\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:xeq\
	\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:xlt\
	\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:xlte\
	\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:xgt\
	\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:xgte\
	\xbeeSerial:BUART:sRX:MODULE_5:lt\
	\xbeeSerial:BUART:sRX:MODULE_5:eq\
	\xbeeSerial:BUART:sRX:MODULE_5:gt\
	\xbeeSerial:BUART:sRX:MODULE_5:gte\
	\xbeeSerial:BUART:sRX:MODULE_5:lte\
	\debugSerial:BUART:reset_sr\
	Net_69
	Net_70
	\debugSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\debugSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_64
	\debugSerial:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\debugSerial:BUART:sRX:MODULE_10:g1:a0:xeq\
	\debugSerial:BUART:sRX:MODULE_10:g1:a0:xlt\
	\debugSerial:BUART:sRX:MODULE_10:g1:a0:xlte\
	\debugSerial:BUART:sRX:MODULE_10:g1:a0:xgt\
	\debugSerial:BUART:sRX:MODULE_10:g1:a0:xgte\
	\debugSerial:BUART:sRX:MODULE_10:lt\
	\debugSerial:BUART:sRX:MODULE_10:eq\
	\debugSerial:BUART:sRX:MODULE_10:gt\
	\debugSerial:BUART:sRX:MODULE_10:gte\
	\debugSerial:BUART:sRX:MODULE_10:lte\
	\gpsSerial:BUART:reset_sr\
	\gpsSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\gpsSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_52
	\gpsSerial:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\gpsSerial:BUART:sRX:MODULE_15:g1:a0:xeq\
	\gpsSerial:BUART:sRX:MODULE_15:g1:a0:xlt\
	\gpsSerial:BUART:sRX:MODULE_15:g1:a0:xlte\
	\gpsSerial:BUART:sRX:MODULE_15:g1:a0:xgt\
	\gpsSerial:BUART:sRX:MODULE_15:g1:a0:xgte\
	\gpsSerial:BUART:sRX:MODULE_15:lt\
	\gpsSerial:BUART:sRX:MODULE_15:eq\
	\gpsSerial:BUART:sRX:MODULE_15:gt\
	\gpsSerial:BUART:sRX:MODULE_15:gte\
	\gpsSerial:BUART:sRX:MODULE_15:lte\
	\deltaTimer:Net_260\
	Net_128
	\deltaTimer:Net_53\
	\deltaTimer:TimerUDB:ctrl_ten\
	\deltaTimer:TimerUDB:ctrl_cmode_0\
	\deltaTimer:TimerUDB:ctrl_tmode_1\
	\deltaTimer:TimerUDB:ctrl_tmode_0\
	\deltaTimer:TimerUDB:ctrl_ic_1\
	\deltaTimer:TimerUDB:ctrl_ic_0\
	Net_106
	\deltaTimer:Net_102\
	\deltaTimer:Net_266\


Deleted 101 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SDA_net_0
Aliasing tmpOE__SCL_net_0 to tmpOE__SDA_net_0
Aliasing \I2C:Net_969\ to tmpOE__SDA_net_0
Aliasing \I2C:Net_968\ to tmpOE__SDA_net_0
Aliasing \xbeeSerial:BUART:tx_hd_send_break\ to zero
Aliasing \xbeeSerial:BUART:HalfDuplexSend\ to zero
Aliasing \xbeeSerial:BUART:FinalParityType_1\ to zero
Aliasing \xbeeSerial:BUART:FinalParityType_0\ to zero
Aliasing \xbeeSerial:BUART:FinalAddrMode_2\ to zero
Aliasing \xbeeSerial:BUART:FinalAddrMode_1\ to zero
Aliasing \xbeeSerial:BUART:FinalAddrMode_0\ to zero
Aliasing \xbeeSerial:BUART:tx_ctrl_mark\ to zero
Aliasing \xbeeSerial:BUART:tx_status_6\ to zero
Aliasing \xbeeSerial:BUART:tx_status_5\ to zero
Aliasing \xbeeSerial:BUART:tx_status_4\ to zero
Aliasing \xbeeSerial:BUART:rx_count7_bit8_wire\ to zero
Aliasing \xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SDA_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__SDA_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__SDA_net_0
Aliasing \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \xbeeSerial:BUART:rx_status_1\ to zero
Aliasing \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__SDA_net_0
Aliasing \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__SDA_net_0
Aliasing \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_net_0
Aliasing tmpOE__to_xbee_tx_net_0 to tmpOE__SDA_net_0
Aliasing tmpOE__to_xbee_rx_net_0 to tmpOE__SDA_net_0
Aliasing tmpOE__right_arm_led_net_0 to tmpOE__SDA_net_0
Aliasing tmpOE__to_debug_rx_net_0 to tmpOE__SDA_net_0
Aliasing tmpOE__to_debug_tx_net_0 to tmpOE__SDA_net_0
Aliasing \debugSerial:BUART:tx_hd_send_break\ to zero
Aliasing \debugSerial:BUART:HalfDuplexSend\ to zero
Aliasing \debugSerial:BUART:FinalParityType_1\ to zero
Aliasing \debugSerial:BUART:FinalParityType_0\ to zero
Aliasing \debugSerial:BUART:FinalAddrMode_2\ to zero
Aliasing \debugSerial:BUART:FinalAddrMode_1\ to zero
Aliasing \debugSerial:BUART:FinalAddrMode_0\ to zero
Aliasing \debugSerial:BUART:tx_ctrl_mark\ to zero
Aliasing \debugSerial:BUART:tx_status_6\ to zero
Aliasing \debugSerial:BUART:tx_status_5\ to zero
Aliasing \debugSerial:BUART:tx_status_4\ to zero
Aliasing \debugSerial:BUART:rx_count7_bit8_wire\ to zero
Aliasing \debugSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SDA_net_0
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__SDA_net_0
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__SDA_net_0
Aliasing \debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \debugSerial:BUART:rx_status_1\ to zero
Aliasing \debugSerial:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \debugSerial:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \debugSerial:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \debugSerial:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \debugSerial:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \debugSerial:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \debugSerial:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \debugSerial:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__SDA_net_0
Aliasing \debugSerial:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__SDA_net_0
Aliasing \debugSerial:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_net_0
Aliasing \gpsSerial:BUART:tx_hd_send_break\ to zero
Aliasing \gpsSerial:BUART:HalfDuplexSend\ to zero
Aliasing \gpsSerial:BUART:FinalParityType_1\ to zero
Aliasing \gpsSerial:BUART:FinalParityType_0\ to zero
Aliasing \gpsSerial:BUART:FinalAddrMode_2\ to zero
Aliasing \gpsSerial:BUART:FinalAddrMode_1\ to zero
Aliasing \gpsSerial:BUART:FinalAddrMode_0\ to zero
Aliasing \gpsSerial:BUART:tx_ctrl_mark\ to zero
Aliasing \gpsSerial:BUART:tx_status_6\ to zero
Aliasing \gpsSerial:BUART:tx_status_5\ to zero
Aliasing \gpsSerial:BUART:tx_status_4\ to zero
Aliasing \gpsSerial:BUART:rx_count7_bit8_wire\ to zero
Aliasing \gpsSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SDA_net_0
Aliasing \gpsSerial:BUART:sRX:s23Poll:MODIN10_1\ to \gpsSerial:BUART:sRX:s23Poll:MODIN9_1\
Aliasing \gpsSerial:BUART:sRX:s23Poll:MODIN10_0\ to \gpsSerial:BUART:sRX:s23Poll:MODIN9_0\
Aliasing \gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to zero
Aliasing \gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to tmpOE__SDA_net_0
Aliasing \gpsSerial:BUART:sRX:s23Poll:MODIN11_1\ to \gpsSerial:BUART:sRX:s23Poll:MODIN9_1\
Aliasing \gpsSerial:BUART:sRX:s23Poll:MODIN11_0\ to \gpsSerial:BUART:sRX:s23Poll:MODIN9_0\
Aliasing \gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to tmpOE__SDA_net_0
Aliasing \gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to zero
Aliasing \gpsSerial:BUART:rx_status_1\ to zero
Aliasing \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newa_6\ to zero
Aliasing \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newa_5\ to zero
Aliasing \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newa_4\ to zero
Aliasing \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newb_6\ to zero
Aliasing \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newb_5\ to zero
Aliasing \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newb_4\ to zero
Aliasing \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newb_3\ to zero
Aliasing \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newb_2\ to tmpOE__SDA_net_0
Aliasing \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newb_1\ to tmpOE__SDA_net_0
Aliasing \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newb_0\ to zero
Aliasing \gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_net_0
Aliasing tmpOE__to_gps_tx_net_0 to tmpOE__SDA_net_0
Aliasing tmpOE__to_gps_rx_net_0 to tmpOE__SDA_net_0
Aliasing tmpOE__left_arm_led_net_0 to tmpOE__SDA_net_0
Aliasing Net_101 to zero
Aliasing \deltaTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \deltaTimer:TimerUDB:trigger_enable\ to tmpOE__SDA_net_0
Aliasing \deltaTimer:TimerUDB:status_6\ to zero
Aliasing \deltaTimer:TimerUDB:status_5\ to zero
Aliasing \deltaTimer:TimerUDB:status_4\ to zero
Aliasing \deltaTimer:TimerUDB:status_0\ to \deltaTimer:TimerUDB:tc_i\
Aliasing tmpOE__accel_mag_rst_net_0 to tmpOE__SDA_net_0
Aliasing \xbeeSerial:BUART:reset_reg\\D\ to zero
Aliasing \xbeeSerial:BUART:rx_break_status\\D\ to zero
Aliasing \debugSerial:BUART:reset_reg\\D\ to zero
Aliasing \debugSerial:BUART:rx_break_status\\D\ to zero
Aliasing \gpsSerial:BUART:reset_reg\\D\ to zero
Aliasing \gpsSerial:BUART:rx_break_status\\D\ to zero
Aliasing \deltaTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \deltaTimer:TimerUDB:hwEnable_reg\\D\ to \deltaTimer:TimerUDB:run_mode\
Aliasing \deltaTimer:TimerUDB:capture_out_reg_i\\D\ to \deltaTimer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[6] = tmpOE__SDA_net_0[1]
Removing Lhs of wire tmpOE__SCL_net_0[9] = tmpOE__SDA_net_0[1]
Removing Rhs of wire \I2C:sda_x_wire\[14] = \I2C:Net_643_1\[15]
Removing Rhs of wire \I2C:Net_697\[17] = \I2C:Net_643_2\[23]
Removing Rhs of wire \I2C:Net_1109_0\[20] = \I2C:scl_yfb\[33]
Removing Rhs of wire \I2C:Net_1109_1\[21] = \I2C:sda_yfb\[34]
Removing Lhs of wire \I2C:scl_x_wire\[24] = \I2C:Net_643_0\[22]
Removing Lhs of wire \I2C:Net_969\[25] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \I2C:Net_968\[26] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[36] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[38] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \xbeeSerial:Net_61\[46] = \xbeeSerial:Net_9\[45]
Removing Lhs of wire \xbeeSerial:BUART:tx_hd_send_break\[50] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:HalfDuplexSend\[51] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:FinalParityType_1\[52] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:FinalParityType_0\[53] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:FinalAddrMode_2\[54] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:FinalAddrMode_1\[55] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:FinalAddrMode_0\[56] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:tx_ctrl_mark\[57] = zero[2]
Removing Rhs of wire \xbeeSerial:BUART:tx_bitclk_enable_pre\[69] = \xbeeSerial:BUART:tx_bitclk_dp\[105]
Removing Lhs of wire \xbeeSerial:BUART:tx_counter_tc\[115] = \xbeeSerial:BUART:tx_counter_dp\[106]
Removing Lhs of wire \xbeeSerial:BUART:tx_status_6\[116] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:tx_status_5\[117] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:tx_status_4\[118] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:tx_status_1\[120] = \xbeeSerial:BUART:tx_fifo_empty\[83]
Removing Lhs of wire \xbeeSerial:BUART:tx_status_3\[122] = \xbeeSerial:BUART:tx_fifo_notfull\[82]
Removing Lhs of wire \xbeeSerial:BUART:rx_count7_bit8_wire\[182] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[190] = \xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[201]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[192] = \xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[202]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[193] = \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[218]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[194] = \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[232]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[195] = MODIN1_1[196]
Removing Rhs of wire MODIN1_1[196] = \xbeeSerial:BUART:pollcount_1\[188]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[197] = MODIN1_0[198]
Removing Rhs of wire MODIN1_0[198] = \xbeeSerial:BUART:pollcount_0\[191]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[204] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[205] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[206] = MODIN1_1[196]
Removing Lhs of wire MODIN2_1[207] = MODIN1_1[196]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[208] = MODIN1_0[198]
Removing Lhs of wire MODIN2_0[209] = MODIN1_0[198]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[210] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[211] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[212] = MODIN1_1[196]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[213] = MODIN1_0[198]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[214] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[215] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[220] = MODIN1_1[196]
Removing Lhs of wire MODIN3_1[221] = MODIN1_1[196]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[222] = MODIN1_0[198]
Removing Lhs of wire MODIN3_0[223] = MODIN1_0[198]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[224] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[225] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[226] = MODIN1_1[196]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[227] = MODIN1_0[198]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[228] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[229] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:rx_status_1\[236] = zero[2]
Removing Rhs of wire \xbeeSerial:BUART:rx_status_2\[237] = \xbeeSerial:BUART:rx_parity_error_status\[238]
Removing Rhs of wire \xbeeSerial:BUART:rx_status_3\[239] = \xbeeSerial:BUART:rx_stop_bit_error\[240]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[250] = \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_0\[299]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[254] = \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:xneq\[321]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_6\[255] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_5\[256] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_4\[257] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_3\[258] = MODIN4_6[259]
Removing Rhs of wire MODIN4_6[259] = \xbeeSerial:BUART:rx_count_6\[177]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_2\[260] = MODIN4_5[261]
Removing Rhs of wire MODIN4_5[261] = \xbeeSerial:BUART:rx_count_5\[178]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_1\[262] = MODIN4_4[263]
Removing Rhs of wire MODIN4_4[263] = \xbeeSerial:BUART:rx_count_4\[179]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newa_0\[264] = MODIN4_3[265]
Removing Rhs of wire MODIN4_3[265] = \xbeeSerial:BUART:rx_count_3\[180]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_6\[266] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_5\[267] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_4\[268] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_3\[269] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_2\[270] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_1\[271] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:newb_0\[272] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:dataa_6\[273] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:dataa_5\[274] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:dataa_4\[275] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:dataa_3\[276] = MODIN4_6[259]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:dataa_2\[277] = MODIN4_5[261]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:dataa_1\[278] = MODIN4_4[263]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:dataa_0\[279] = MODIN4_3[265]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:datab_6\[280] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:datab_5\[281] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:datab_4\[282] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:datab_3\[283] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:datab_2\[284] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:datab_1\[285] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_4:g2:a0:datab_0\[286] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:newa_0\[301] = \xbeeSerial:BUART:rx_postpoll\[136]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:newb_0\[302] = \xbeeSerial:BUART:rx_parity_bit\[253]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:dataa_0\[303] = \xbeeSerial:BUART:rx_postpoll\[136]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:datab_0\[304] = \xbeeSerial:BUART:rx_parity_bit\[253]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[305] = \xbeeSerial:BUART:rx_postpoll\[136]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[306] = \xbeeSerial:BUART:rx_parity_bit\[253]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[308] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[309] = \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[307]
Removing Lhs of wire \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[310] = \xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[307]
Removing Lhs of wire tmpOE__to_xbee_tx_net_0[332] = tmpOE__SDA_net_0[1]
Removing Lhs of wire tmpOE__to_xbee_rx_net_0[337] = tmpOE__SDA_net_0[1]
Removing Lhs of wire tmpOE__right_arm_led_net_0[343] = tmpOE__SDA_net_0[1]
Removing Lhs of wire tmpOE__to_debug_rx_net_0[350] = tmpOE__SDA_net_0[1]
Removing Lhs of wire tmpOE__to_debug_tx_net_0[357] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \debugSerial:Net_61\[364] = \debugSerial:Net_9\[363]
Removing Lhs of wire \debugSerial:BUART:tx_hd_send_break\[368] = zero[2]
Removing Lhs of wire \debugSerial:BUART:HalfDuplexSend\[369] = zero[2]
Removing Lhs of wire \debugSerial:BUART:FinalParityType_1\[370] = zero[2]
Removing Lhs of wire \debugSerial:BUART:FinalParityType_0\[371] = zero[2]
Removing Lhs of wire \debugSerial:BUART:FinalAddrMode_2\[372] = zero[2]
Removing Lhs of wire \debugSerial:BUART:FinalAddrMode_1\[373] = zero[2]
Removing Lhs of wire \debugSerial:BUART:FinalAddrMode_0\[374] = zero[2]
Removing Lhs of wire \debugSerial:BUART:tx_ctrl_mark\[375] = zero[2]
Removing Rhs of wire \debugSerial:BUART:tx_bitclk_enable_pre\[386] = \debugSerial:BUART:tx_bitclk_dp\[422]
Removing Lhs of wire \debugSerial:BUART:tx_counter_tc\[432] = \debugSerial:BUART:tx_counter_dp\[423]
Removing Lhs of wire \debugSerial:BUART:tx_status_6\[433] = zero[2]
Removing Lhs of wire \debugSerial:BUART:tx_status_5\[434] = zero[2]
Removing Lhs of wire \debugSerial:BUART:tx_status_4\[435] = zero[2]
Removing Lhs of wire \debugSerial:BUART:tx_status_1\[437] = \debugSerial:BUART:tx_fifo_empty\[400]
Removing Lhs of wire \debugSerial:BUART:tx_status_3\[439] = \debugSerial:BUART:tx_fifo_notfull\[399]
Removing Lhs of wire \debugSerial:BUART:rx_count7_bit8_wire\[499] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[506] = \debugSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[517]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[508] = \debugSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[518]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[509] = \debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[534]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[510] = \debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[548]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[511] = MODIN5_1[512]
Removing Rhs of wire MODIN5_1[512] = \debugSerial:BUART:pollcount_1\[505]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[513] = MODIN5_0[514]
Removing Rhs of wire MODIN5_0[514] = \debugSerial:BUART:pollcount_0\[507]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[520] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[521] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[522] = MODIN5_1[512]
Removing Lhs of wire MODIN6_1[523] = MODIN5_1[512]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[524] = MODIN5_0[514]
Removing Lhs of wire MODIN6_0[525] = MODIN5_0[514]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[526] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[527] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[528] = MODIN5_1[512]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[529] = MODIN5_0[514]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[530] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[531] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[536] = MODIN5_1[512]
Removing Lhs of wire MODIN7_1[537] = MODIN5_1[512]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[538] = MODIN5_0[514]
Removing Lhs of wire MODIN7_0[539] = MODIN5_0[514]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[540] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[541] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[542] = MODIN5_1[512]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[543] = MODIN5_0[514]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[544] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[545] = zero[2]
Removing Lhs of wire \debugSerial:BUART:rx_status_1\[552] = zero[2]
Removing Rhs of wire \debugSerial:BUART:rx_status_2\[553] = \debugSerial:BUART:rx_parity_error_status\[554]
Removing Rhs of wire \debugSerial:BUART:rx_status_3\[555] = \debugSerial:BUART:rx_stop_bit_error\[556]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[566] = \debugSerial:BUART:sRX:MODULE_9:g2:a0:lta_0\[615]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[570] = \debugSerial:BUART:sRX:MODULE_10:g1:a0:xneq\[637]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:newa_6\[571] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:newa_5\[572] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:newa_4\[573] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:newa_3\[574] = MODIN8_6[575]
Removing Rhs of wire MODIN8_6[575] = \debugSerial:BUART:rx_count_6\[494]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:newa_2\[576] = MODIN8_5[577]
Removing Rhs of wire MODIN8_5[577] = \debugSerial:BUART:rx_count_5\[495]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:newa_1\[578] = MODIN8_4[579]
Removing Rhs of wire MODIN8_4[579] = \debugSerial:BUART:rx_count_4\[496]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:newa_0\[580] = MODIN8_3[581]
Removing Rhs of wire MODIN8_3[581] = \debugSerial:BUART:rx_count_3\[497]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:newb_6\[582] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:newb_5\[583] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:newb_4\[584] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:newb_3\[585] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:newb_2\[586] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:newb_1\[587] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:newb_0\[588] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:dataa_6\[589] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:dataa_5\[590] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:dataa_4\[591] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:dataa_3\[592] = MODIN8_6[575]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:dataa_2\[593] = MODIN8_5[577]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:dataa_1\[594] = MODIN8_4[579]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:dataa_0\[595] = MODIN8_3[581]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:datab_6\[596] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:datab_5\[597] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:datab_4\[598] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:datab_3\[599] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:datab_2\[600] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:datab_1\[601] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_9:g2:a0:datab_0\[602] = zero[2]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_10:g1:a0:newa_0\[617] = \debugSerial:BUART:rx_postpoll\[453]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_10:g1:a0:newb_0\[618] = \debugSerial:BUART:rx_parity_bit\[569]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_10:g1:a0:dataa_0\[619] = \debugSerial:BUART:rx_postpoll\[453]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_10:g1:a0:datab_0\[620] = \debugSerial:BUART:rx_parity_bit\[569]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[621] = \debugSerial:BUART:rx_postpoll\[453]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[622] = \debugSerial:BUART:rx_parity_bit\[569]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[624] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[625] = \debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[623]
Removing Lhs of wire \debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[626] = \debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[623]
Removing Rhs of wire Net_56[648] = \gpsSerial:BUART:tx_interrupt_out\[669]
Removing Rhs of wire Net_57[652] = \gpsSerial:BUART:rx_interrupt_out\[670]
Removing Lhs of wire \gpsSerial:Net_61\[653] = \gpsSerial:Net_9\[650]
Removing Lhs of wire \gpsSerial:BUART:tx_hd_send_break\[657] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:HalfDuplexSend\[658] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:FinalParityType_1\[659] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:FinalParityType_0\[660] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:FinalAddrMode_2\[661] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:FinalAddrMode_1\[662] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:FinalAddrMode_0\[663] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:tx_ctrl_mark\[664] = zero[2]
Removing Rhs of wire \gpsSerial:BUART:tx_bitclk_enable_pre\[674] = \gpsSerial:BUART:tx_bitclk_dp\[710]
Removing Lhs of wire \gpsSerial:BUART:tx_counter_tc\[720] = \gpsSerial:BUART:tx_counter_dp\[711]
Removing Lhs of wire \gpsSerial:BUART:tx_status_6\[721] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:tx_status_5\[722] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:tx_status_4\[723] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:tx_status_1\[725] = \gpsSerial:BUART:tx_fifo_empty\[688]
Removing Lhs of wire \gpsSerial:BUART:tx_status_3\[727] = \gpsSerial:BUART:tx_fifo_notfull\[687]
Removing Lhs of wire \gpsSerial:BUART:rx_count7_bit8_wire\[787] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:add_vv_vv_MODGEN_11_1\[795] = \gpsSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[806]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:add_vv_vv_MODGEN_11_0\[797] = \gpsSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[807]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_12\[798] = \gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[823]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_13\[799] = \gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[837]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[800] = \gpsSerial:BUART:sRX:s23Poll:MODIN9_1\[801]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODIN9_1\[801] = \gpsSerial:BUART:pollcount_1\[793]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[802] = \gpsSerial:BUART:sRX:s23Poll:MODIN9_0\[803]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODIN9_0\[803] = \gpsSerial:BUART:pollcount_0\[796]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[809] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[810] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[811] = \gpsSerial:BUART:pollcount_1\[793]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODIN10_1\[812] = \gpsSerial:BUART:pollcount_1\[793]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[813] = \gpsSerial:BUART:pollcount_0\[796]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODIN10_0\[814] = \gpsSerial:BUART:pollcount_0\[796]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[815] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[816] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[817] = \gpsSerial:BUART:pollcount_1\[793]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[818] = \gpsSerial:BUART:pollcount_0\[796]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[819] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[820] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[825] = \gpsSerial:BUART:pollcount_1\[793]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODIN11_1\[826] = \gpsSerial:BUART:pollcount_1\[793]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[827] = \gpsSerial:BUART:pollcount_0\[796]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODIN11_0\[828] = \gpsSerial:BUART:pollcount_0\[796]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[829] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[830] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[831] = \gpsSerial:BUART:pollcount_1\[793]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[832] = \gpsSerial:BUART:pollcount_0\[796]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[833] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[834] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:rx_status_1\[841] = zero[2]
Removing Rhs of wire \gpsSerial:BUART:rx_status_2\[842] = \gpsSerial:BUART:rx_parity_error_status\[843]
Removing Rhs of wire \gpsSerial:BUART:rx_status_3\[844] = \gpsSerial:BUART:rx_stop_bit_error\[845]
Removing Lhs of wire \gpsSerial:BUART:sRX:cmp_vv_vv_MODGEN_14\[855] = \gpsSerial:BUART:sRX:MODULE_14:g2:a0:lta_0\[904]
Removing Lhs of wire \gpsSerial:BUART:sRX:cmp_vv_vv_MODGEN_15\[859] = \gpsSerial:BUART:sRX:MODULE_15:g1:a0:xneq\[926]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newa_6\[860] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newa_5\[861] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newa_4\[862] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newa_3\[863] = \gpsSerial:BUART:sRX:MODIN12_6\[864]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODIN12_6\[864] = \gpsSerial:BUART:rx_count_6\[782]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newa_2\[865] = \gpsSerial:BUART:sRX:MODIN12_5\[866]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODIN12_5\[866] = \gpsSerial:BUART:rx_count_5\[783]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newa_1\[867] = \gpsSerial:BUART:sRX:MODIN12_4\[868]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODIN12_4\[868] = \gpsSerial:BUART:rx_count_4\[784]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newa_0\[869] = \gpsSerial:BUART:sRX:MODIN12_3\[870]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODIN12_3\[870] = \gpsSerial:BUART:rx_count_3\[785]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newb_6\[871] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newb_5\[872] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newb_4\[873] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newb_3\[874] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newb_2\[875] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newb_1\[876] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:newb_0\[877] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:dataa_6\[878] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:dataa_5\[879] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:dataa_4\[880] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:dataa_3\[881] = \gpsSerial:BUART:rx_count_6\[782]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:dataa_2\[882] = \gpsSerial:BUART:rx_count_5\[783]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:dataa_1\[883] = \gpsSerial:BUART:rx_count_4\[784]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:dataa_0\[884] = \gpsSerial:BUART:rx_count_3\[785]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:datab_6\[885] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:datab_5\[886] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:datab_4\[887] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:datab_3\[888] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:datab_2\[889] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:datab_1\[890] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_14:g2:a0:datab_0\[891] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_15:g1:a0:newa_0\[906] = \gpsSerial:BUART:rx_postpoll\[741]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_15:g1:a0:newb_0\[907] = \gpsSerial:BUART:rx_parity_bit\[858]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_15:g1:a0:dataa_0\[908] = \gpsSerial:BUART:rx_postpoll\[741]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_15:g1:a0:datab_0\[909] = \gpsSerial:BUART:rx_parity_bit\[858]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[910] = \gpsSerial:BUART:rx_postpoll\[741]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[911] = \gpsSerial:BUART:rx_parity_bit\[858]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[913] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[914] = \gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[912]
Removing Lhs of wire \gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[915] = \gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[912]
Removing Lhs of wire tmpOE__to_gps_tx_net_0[937] = tmpOE__SDA_net_0[1]
Removing Lhs of wire tmpOE__to_gps_rx_net_0[942] = tmpOE__SDA_net_0[1]
Removing Lhs of wire tmpOE__left_arm_led_net_0[948] = tmpOE__SDA_net_0[1]
Removing Lhs of wire Net_101[964] = zero[2]
Removing Rhs of wire Net_113[966] = \deltaTimer:Net_55\[967]
Removing Lhs of wire \deltaTimer:TimerUDB:ctrl_enable\[983] = \deltaTimer:TimerUDB:control_7\[975]
Removing Lhs of wire \deltaTimer:TimerUDB:ctrl_cmode_1\[985] = zero[2]
Removing Rhs of wire \deltaTimer:TimerUDB:timer_enable\[994] = \deltaTimer:TimerUDB:runmode_enable\[1006]
Removing Rhs of wire \deltaTimer:TimerUDB:run_mode\[995] = \deltaTimer:TimerUDB:hwEnable\[996]
Removing Lhs of wire \deltaTimer:TimerUDB:run_mode\[995] = \deltaTimer:TimerUDB:control_7\[975]
Removing Lhs of wire \deltaTimer:TimerUDB:trigger_enable\[998] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \deltaTimer:TimerUDB:tc_i\[1000] = \deltaTimer:TimerUDB:status_tc\[997]
Removing Lhs of wire \deltaTimer:TimerUDB:capt_fifo_load_int\[1005] = \deltaTimer:TimerUDB:capt_fifo_load\[993]
Removing Lhs of wire \deltaTimer:TimerUDB:status_6\[1008] = zero[2]
Removing Lhs of wire \deltaTimer:TimerUDB:status_5\[1009] = zero[2]
Removing Lhs of wire \deltaTimer:TimerUDB:status_4\[1010] = zero[2]
Removing Lhs of wire \deltaTimer:TimerUDB:status_0\[1011] = \deltaTimer:TimerUDB:status_tc\[997]
Removing Lhs of wire \deltaTimer:TimerUDB:status_1\[1012] = \deltaTimer:TimerUDB:capt_fifo_load\[993]
Removing Rhs of wire \deltaTimer:TimerUDB:status_2\[1013] = \deltaTimer:TimerUDB:fifo_full\[1014]
Removing Rhs of wire \deltaTimer:TimerUDB:status_3\[1015] = \deltaTimer:TimerUDB:fifo_nempty\[1016]
Removing Lhs of wire \deltaTimer:TimerUDB:cs_addr_2\[1018] = zero[2]
Removing Lhs of wire \deltaTimer:TimerUDB:cs_addr_1\[1019] = \deltaTimer:TimerUDB:trig_reg\[1007]
Removing Lhs of wire \deltaTimer:TimerUDB:cs_addr_0\[1020] = \deltaTimer:TimerUDB:per_zero\[999]
Removing Lhs of wire tmpOE__accel_mag_rst_net_0[1199] = tmpOE__SDA_net_0[1]
Removing Lhs of wire \xbeeSerial:BUART:reset_reg\\D\[1204] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:rx_bitclk\\D\[1219] = \xbeeSerial:BUART:rx_bitclk_pre\[171]
Removing Lhs of wire \xbeeSerial:BUART:rx_parity_error_pre\\D\[1228] = \xbeeSerial:BUART:rx_parity_error_pre\[248]
Removing Lhs of wire \xbeeSerial:BUART:rx_break_status\\D\[1229] = zero[2]
Removing Lhs of wire \debugSerial:BUART:reset_reg\\D\[1233] = zero[2]
Removing Lhs of wire \debugSerial:BUART:rx_bitclk\\D\[1248] = \debugSerial:BUART:rx_bitclk_pre\[488]
Removing Lhs of wire \debugSerial:BUART:rx_parity_error_pre\\D\[1257] = \debugSerial:BUART:rx_parity_error_pre\[564]
Removing Lhs of wire \debugSerial:BUART:rx_break_status\\D\[1258] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:reset_reg\\D\[1262] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:rx_bitclk\\D\[1277] = \gpsSerial:BUART:rx_bitclk_pre\[776]
Removing Lhs of wire \gpsSerial:BUART:rx_parity_error_pre\\D\[1286] = \gpsSerial:BUART:rx_parity_error_pre\[853]
Removing Lhs of wire \gpsSerial:BUART:rx_break_status\\D\[1287] = zero[2]
Removing Lhs of wire \deltaTimer:TimerUDB:capture_last\\D\[1291] = zero[2]
Removing Lhs of wire \deltaTimer:TimerUDB:tc_reg_i\\D\[1292] = \deltaTimer:TimerUDB:status_tc\[997]
Removing Lhs of wire \deltaTimer:TimerUDB:hwEnable_reg\\D\[1293] = \deltaTimer:TimerUDB:control_7\[975]
Removing Lhs of wire \deltaTimer:TimerUDB:capture_out_reg_i\\D\[1294] = \deltaTimer:TimerUDB:capt_fifo_load\[993]

------------------------------------------------------
Aliased 0 equations, 337 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SDA_net_0' (cost = 0):
tmpOE__SDA_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\xbeeSerial:BUART:rx_addressmatch\' (cost = 0):
\xbeeSerial:BUART:rx_addressmatch\ <= (\xbeeSerial:BUART:rx_addressmatch2\
	OR \xbeeSerial:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\xbeeSerial:BUART:rx_bitclk_pre\' (cost = 1):
\xbeeSerial:BUART:rx_bitclk_pre\ <= ((not \xbeeSerial:BUART:rx_count_2\ and not \xbeeSerial:BUART:rx_count_1\ and not \xbeeSerial:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\xbeeSerial:BUART:rx_bitclk_pre16x\' (cost = 0):
\xbeeSerial:BUART:rx_bitclk_pre16x\ <= ((not \xbeeSerial:BUART:rx_count_2\ and \xbeeSerial:BUART:rx_count_1\ and \xbeeSerial:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\xbeeSerial:BUART:rx_poll_bit1\' (cost = 1):
\xbeeSerial:BUART:rx_poll_bit1\ <= ((not \xbeeSerial:BUART:rx_count_2\ and not \xbeeSerial:BUART:rx_count_1\ and \xbeeSerial:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\xbeeSerial:BUART:rx_poll_bit2\' (cost = 1):
\xbeeSerial:BUART:rx_poll_bit2\ <= ((not \xbeeSerial:BUART:rx_count_2\ and not \xbeeSerial:BUART:rx_count_1\ and not \xbeeSerial:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\xbeeSerial:BUART:pollingrange\' (cost = 4):
\xbeeSerial:BUART:pollingrange\ <= ((not \xbeeSerial:BUART:rx_count_2\ and not \xbeeSerial:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\xbeeSerial:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\xbeeSerial:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\debugSerial:BUART:rx_addressmatch\' (cost = 0):
\debugSerial:BUART:rx_addressmatch\ <= (\debugSerial:BUART:rx_addressmatch2\
	OR \debugSerial:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\debugSerial:BUART:rx_bitclk_pre\' (cost = 1):
\debugSerial:BUART:rx_bitclk_pre\ <= ((not \debugSerial:BUART:rx_count_2\ and not \debugSerial:BUART:rx_count_1\ and not \debugSerial:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\debugSerial:BUART:rx_bitclk_pre16x\' (cost = 0):
\debugSerial:BUART:rx_bitclk_pre16x\ <= ((not \debugSerial:BUART:rx_count_2\ and \debugSerial:BUART:rx_count_1\ and \debugSerial:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\debugSerial:BUART:rx_poll_bit1\' (cost = 1):
\debugSerial:BUART:rx_poll_bit1\ <= ((not \debugSerial:BUART:rx_count_2\ and not \debugSerial:BUART:rx_count_1\ and \debugSerial:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\debugSerial:BUART:rx_poll_bit2\' (cost = 1):
\debugSerial:BUART:rx_poll_bit2\ <= ((not \debugSerial:BUART:rx_count_2\ and not \debugSerial:BUART:rx_count_1\ and not \debugSerial:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\debugSerial:BUART:pollingrange\' (cost = 4):
\debugSerial:BUART:pollingrange\ <= ((not \debugSerial:BUART:rx_count_2\ and not \debugSerial:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\debugSerial:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\debugSerial:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\debugSerial:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\debugSerial:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\debugSerial:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\debugSerial:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\debugSerial:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\debugSerial:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\debugSerial:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\debugSerial:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\debugSerial:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\debugSerial:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\debugSerial:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\debugSerial:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\gpsSerial:BUART:rx_addressmatch\' (cost = 0):
\gpsSerial:BUART:rx_addressmatch\ <= (\gpsSerial:BUART:rx_addressmatch2\
	OR \gpsSerial:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\gpsSerial:BUART:rx_bitclk_pre\' (cost = 1):
\gpsSerial:BUART:rx_bitclk_pre\ <= ((not \gpsSerial:BUART:rx_count_2\ and not \gpsSerial:BUART:rx_count_1\ and not \gpsSerial:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\gpsSerial:BUART:rx_bitclk_pre16x\' (cost = 0):
\gpsSerial:BUART:rx_bitclk_pre16x\ <= ((not \gpsSerial:BUART:rx_count_2\ and \gpsSerial:BUART:rx_count_1\ and \gpsSerial:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\gpsSerial:BUART:rx_poll_bit1\' (cost = 1):
\gpsSerial:BUART:rx_poll_bit1\ <= ((not \gpsSerial:BUART:rx_count_2\ and not \gpsSerial:BUART:rx_count_1\ and \gpsSerial:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\gpsSerial:BUART:rx_poll_bit2\' (cost = 1):
\gpsSerial:BUART:rx_poll_bit2\ <= ((not \gpsSerial:BUART:rx_count_2\ and not \gpsSerial:BUART:rx_count_1\ and not \gpsSerial:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\gpsSerial:BUART:pollingrange\' (cost = 4):
\gpsSerial:BUART:pollingrange\ <= ((not \gpsSerial:BUART:rx_count_2\ and not \gpsSerial:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\gpsSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\gpsSerial:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\' (cost = 0):
\gpsSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\ <= (not \gpsSerial:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (\gpsSerial:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not \gpsSerial:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\gpsSerial:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\gpsSerial:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\gpsSerial:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\gpsSerial:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\gpsSerial:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\gpsSerial:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\gpsSerial:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\gpsSerial:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (\gpsSerial:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\gpsSerial:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not \gpsSerial:BUART:rx_count_6\ and not \gpsSerial:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\gpsSerial:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (\gpsSerial:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\gpsSerial:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not \gpsSerial:BUART:rx_count_6\ and not \gpsSerial:BUART:rx_count_4\)
	OR (not \gpsSerial:BUART:rx_count_6\ and not \gpsSerial:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\gpsSerial:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (\gpsSerial:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\gpsSerial:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not \gpsSerial:BUART:rx_count_6\ and not \gpsSerial:BUART:rx_count_4\)
	OR (not \gpsSerial:BUART:rx_count_6\ and not \gpsSerial:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\deltaTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\deltaTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\deltaTimer:TimerUDB:timer_enable\' (cost = 0):
\deltaTimer:TimerUDB:timer_enable\ <= (\deltaTimer:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\xbeeSerial:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\xbeeSerial:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\debugSerial:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\debugSerial:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\gpsSerial:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not \gpsSerial:BUART:pollcount_1\ and not \gpsSerial:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\gpsSerial:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not \gpsSerial:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\' (cost = 2):
\gpsSerial:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\ <= ((not \gpsSerial:BUART:pollcount_0\ and \gpsSerial:BUART:pollcount_1\)
	OR (not \gpsSerial:BUART:pollcount_1\ and \gpsSerial:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\xbeeSerial:BUART:rx_postpoll\' (cost = 72):
\xbeeSerial:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_18 and MODIN1_0));

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_18 and not MODIN1_1 and not \xbeeSerial:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \xbeeSerial:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \xbeeSerial:BUART:rx_parity_bit\)
	OR (Net_18 and MODIN1_0 and \xbeeSerial:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_18 and not MODIN1_1 and not \xbeeSerial:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \xbeeSerial:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \xbeeSerial:BUART:rx_parity_bit\)
	OR (Net_18 and MODIN1_0 and \xbeeSerial:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\debugSerial:BUART:rx_postpoll\' (cost = 72):
\debugSerial:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_68 and MODIN5_0));

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_68 and not MODIN5_1 and not \debugSerial:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \debugSerial:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \debugSerial:BUART:rx_parity_bit\)
	OR (Net_68 and MODIN5_0 and \debugSerial:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\debugSerial:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_68 and not MODIN5_1 and not \debugSerial:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \debugSerial:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \debugSerial:BUART:rx_parity_bit\)
	OR (Net_68 and MODIN5_0 and \debugSerial:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\gpsSerial:BUART:rx_postpoll\' (cost = 72):
\gpsSerial:BUART:rx_postpoll\ <= (\gpsSerial:BUART:pollcount_1\
	OR (Net_44 and \gpsSerial:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not \gpsSerial:BUART:pollcount_1\ and not Net_44 and not \gpsSerial:BUART:rx_parity_bit\)
	OR (not \gpsSerial:BUART:pollcount_1\ and not \gpsSerial:BUART:pollcount_0\ and not \gpsSerial:BUART:rx_parity_bit\)
	OR (\gpsSerial:BUART:pollcount_1\ and \gpsSerial:BUART:rx_parity_bit\)
	OR (Net_44 and \gpsSerial:BUART:pollcount_0\ and \gpsSerial:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\gpsSerial:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not \gpsSerial:BUART:pollcount_1\ and not Net_44 and not \gpsSerial:BUART:rx_parity_bit\)
	OR (not \gpsSerial:BUART:pollcount_1\ and not \gpsSerial:BUART:pollcount_0\ and not \gpsSerial:BUART:rx_parity_bit\)
	OR (\gpsSerial:BUART:pollcount_1\ and \gpsSerial:BUART:rx_parity_bit\)
	OR (Net_44 and \gpsSerial:BUART:pollcount_0\ and \gpsSerial:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 97 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \xbeeSerial:BUART:rx_status_0\ to zero
Aliasing \xbeeSerial:BUART:rx_status_6\ to zero
Aliasing \debugSerial:BUART:rx_status_0\ to zero
Aliasing \debugSerial:BUART:rx_status_6\ to zero
Aliasing \gpsSerial:BUART:rx_status_0\ to zero
Aliasing \gpsSerial:BUART:rx_status_6\ to zero
Aliasing \deltaTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \xbeeSerial:BUART:rx_markspace_status\\D\ to zero
Aliasing \xbeeSerial:BUART:rx_parity_error_status\\D\ to zero
Aliasing \xbeeSerial:BUART:rx_addr_match_status\\D\ to zero
Aliasing \debugSerial:BUART:rx_markspace_status\\D\ to zero
Aliasing \debugSerial:BUART:rx_parity_error_status\\D\ to zero
Aliasing \debugSerial:BUART:rx_addr_match_status\\D\ to zero
Aliasing \gpsSerial:BUART:rx_markspace_status\\D\ to zero
Aliasing \gpsSerial:BUART:rx_parity_error_status\\D\ to zero
Aliasing \gpsSerial:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \xbeeSerial:BUART:rx_bitclk_enable\[135] = \xbeeSerial:BUART:rx_bitclk\[183]
Removing Lhs of wire \xbeeSerial:BUART:rx_status_0\[234] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:rx_status_6\[243] = zero[2]
Removing Rhs of wire \debugSerial:BUART:rx_bitclk_enable\[452] = \debugSerial:BUART:rx_bitclk\[500]
Removing Lhs of wire \debugSerial:BUART:rx_status_0\[550] = zero[2]
Removing Lhs of wire \debugSerial:BUART:rx_status_6\[559] = zero[2]
Removing Rhs of wire \gpsSerial:BUART:rx_bitclk_enable\[740] = \gpsSerial:BUART:rx_bitclk\[788]
Removing Lhs of wire \gpsSerial:BUART:rx_status_0\[839] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:rx_status_6\[848] = zero[2]
Removing Lhs of wire \deltaTimer:TimerUDB:capt_fifo_load\[993] = zero[2]
Removing Lhs of wire \deltaTimer:TimerUDB:trig_reg\[1007] = \deltaTimer:TimerUDB:control_7\[975]
Removing Lhs of wire \xbeeSerial:BUART:tx_ctrl_mark_last\\D\[1211] = \xbeeSerial:BUART:tx_ctrl_mark_last\[126]
Removing Lhs of wire \xbeeSerial:BUART:rx_markspace_status\\D\[1223] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:rx_parity_error_status\\D\[1224] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:rx_addr_match_status\\D\[1226] = zero[2]
Removing Lhs of wire \xbeeSerial:BUART:rx_markspace_pre\\D\[1227] = \xbeeSerial:BUART:rx_markspace_pre\[247]
Removing Lhs of wire \xbeeSerial:BUART:rx_parity_bit\\D\[1232] = \xbeeSerial:BUART:rx_parity_bit\[253]
Removing Lhs of wire \debugSerial:BUART:tx_ctrl_mark_last\\D\[1240] = \debugSerial:BUART:tx_ctrl_mark_last\[443]
Removing Lhs of wire \debugSerial:BUART:rx_markspace_status\\D\[1252] = zero[2]
Removing Lhs of wire \debugSerial:BUART:rx_parity_error_status\\D\[1253] = zero[2]
Removing Lhs of wire \debugSerial:BUART:rx_addr_match_status\\D\[1255] = zero[2]
Removing Lhs of wire \debugSerial:BUART:rx_markspace_pre\\D\[1256] = \debugSerial:BUART:rx_markspace_pre\[563]
Removing Lhs of wire \debugSerial:BUART:rx_parity_bit\\D\[1261] = \debugSerial:BUART:rx_parity_bit\[569]
Removing Lhs of wire \gpsSerial:BUART:tx_ctrl_mark_last\\D\[1269] = \gpsSerial:BUART:tx_ctrl_mark_last\[731]
Removing Lhs of wire \gpsSerial:BUART:rx_markspace_status\\D\[1281] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:rx_parity_error_status\\D\[1282] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:rx_addr_match_status\\D\[1284] = zero[2]
Removing Lhs of wire \gpsSerial:BUART:rx_markspace_pre\\D\[1285] = \gpsSerial:BUART:rx_markspace_pre\[852]
Removing Lhs of wire \gpsSerial:BUART:rx_parity_bit\\D\[1290] = \gpsSerial:BUART:rx_parity_bit\[858]

------------------------------------------------------
Aliased 0 equations, 29 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\xbeeSerial:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \xbeeSerial:BUART:rx_parity_bit\ and Net_18 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \xbeeSerial:BUART:rx_parity_bit\)
	OR (not Net_18 and not MODIN1_1 and \xbeeSerial:BUART:rx_parity_bit\)
	OR (not \xbeeSerial:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\debugSerial:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \debugSerial:BUART:rx_parity_bit\ and Net_68 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \debugSerial:BUART:rx_parity_bit\)
	OR (not Net_68 and not MODIN5_1 and \debugSerial:BUART:rx_parity_bit\)
	OR (not \debugSerial:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\gpsSerial:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \gpsSerial:BUART:rx_parity_bit\ and Net_44 and \gpsSerial:BUART:pollcount_0\)
	OR (not \gpsSerial:BUART:pollcount_1\ and not \gpsSerial:BUART:pollcount_0\ and \gpsSerial:BUART:rx_parity_bit\)
	OR (not \gpsSerial:BUART:pollcount_1\ and not Net_44 and \gpsSerial:BUART:rx_parity_bit\)
	OR (not \gpsSerial:BUART:rx_parity_bit\ and \gpsSerial:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\a85495\Desktop\PSoC-Quadcopter\Sensors\Sensor Test\All_sensor_testv2.cydsn\All_sensor_testv2.cyprj" -dcpsoc3 All_sensor_testv2.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.393ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.2686, Family: PSoC3, Started at: Thursday, 13 July 2017 09:38:15
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\a85495\Desktop\PSoC-Quadcopter\Sensors\Sensor Test\All_sensor_testv2.cydsn\All_sensor_testv2.cyprj -d CY8C5888LTI-LP097 All_sensor_testv2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \xbeeSerial:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \xbeeSerial:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \xbeeSerial:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \xbeeSerial:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \xbeeSerial:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \debugSerial:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \debugSerial:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \debugSerial:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \debugSerial:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \debugSerial:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \gpsSerial:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \gpsSerial:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \gpsSerial:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \gpsSerial:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \gpsSerial:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \deltaTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \deltaTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock clk_1khz to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'xbeeSerial_IntClock'. Fanout=1, Signal=\xbeeSerial:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'debugSerial_IntClock'. Fanout=1, Signal=\debugSerial:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'gpsSerial_IntClock'. Fanout=1, Signal=\gpsSerial:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \xbeeSerial:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: xbeeSerial_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: xbeeSerial_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \debugSerial:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: debugSerial_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: debugSerial_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \gpsSerial:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: gpsSerial_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: gpsSerial_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \deltaTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \gpsSerial:BUART:rx_parity_bit\, Duplicate of \gpsSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\gpsSerial:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \gpsSerial:BUART:rx_parity_bit\ (fanout=0)

    Removing \gpsSerial:BUART:rx_address_detected\, Duplicate of \gpsSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\gpsSerial:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \gpsSerial:BUART:rx_address_detected\ (fanout=0)

    Removing \gpsSerial:BUART:rx_parity_error_pre\, Duplicate of \gpsSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\gpsSerial:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \gpsSerial:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \gpsSerial:BUART:rx_markspace_pre\, Duplicate of \gpsSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\gpsSerial:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \gpsSerial:BUART:rx_markspace_pre\ (fanout=0)

    Removing \gpsSerial:BUART:rx_state_1\, Duplicate of \gpsSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\gpsSerial:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \gpsSerial:BUART:rx_state_1\ (fanout=8)

    Removing \gpsSerial:BUART:tx_parity_bit\, Duplicate of \gpsSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\gpsSerial:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \gpsSerial:BUART:tx_parity_bit\ (fanout=0)

    Removing \gpsSerial:BUART:tx_mark\, Duplicate of \gpsSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\gpsSerial:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \gpsSerial:BUART:tx_mark\ (fanout=0)

    Removing \debugSerial:BUART:rx_parity_bit\, Duplicate of \debugSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\debugSerial:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \debugSerial:BUART:rx_parity_bit\ (fanout=0)

    Removing \debugSerial:BUART:rx_address_detected\, Duplicate of \debugSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\debugSerial:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \debugSerial:BUART:rx_address_detected\ (fanout=0)

    Removing \debugSerial:BUART:rx_parity_error_pre\, Duplicate of \debugSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\debugSerial:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \debugSerial:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \debugSerial:BUART:rx_markspace_pre\, Duplicate of \debugSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\debugSerial:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \debugSerial:BUART:rx_markspace_pre\ (fanout=0)

    Removing \debugSerial:BUART:rx_state_1\, Duplicate of \debugSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\debugSerial:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \debugSerial:BUART:rx_state_1\ (fanout=8)

    Removing \debugSerial:BUART:tx_parity_bit\, Duplicate of \debugSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\debugSerial:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \debugSerial:BUART:tx_parity_bit\ (fanout=0)

    Removing \debugSerial:BUART:tx_mark\, Duplicate of \debugSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\debugSerial:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \debugSerial:BUART:tx_mark\ (fanout=0)

    Removing \xbeeSerial:BUART:rx_parity_bit\, Duplicate of \xbeeSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\xbeeSerial:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \xbeeSerial:BUART:rx_parity_bit\ (fanout=0)

    Removing \xbeeSerial:BUART:rx_address_detected\, Duplicate of \xbeeSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\xbeeSerial:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \xbeeSerial:BUART:rx_address_detected\ (fanout=0)

    Removing \xbeeSerial:BUART:rx_parity_error_pre\, Duplicate of \xbeeSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\xbeeSerial:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \xbeeSerial:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \xbeeSerial:BUART:rx_markspace_pre\, Duplicate of \xbeeSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\xbeeSerial:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \xbeeSerial:BUART:rx_markspace_pre\ (fanout=0)

    Removing \xbeeSerial:BUART:rx_state_1\, Duplicate of \xbeeSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\xbeeSerial:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \xbeeSerial:BUART:rx_state_1\ (fanout=8)

    Removing \xbeeSerial:BUART:tx_parity_bit\, Duplicate of \xbeeSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\xbeeSerial:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \xbeeSerial:BUART:tx_parity_bit\ (fanout=0)

    Removing \xbeeSerial:BUART:tx_mark\, Duplicate of \xbeeSerial:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\xbeeSerial:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \xbeeSerial:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            pin_input => \I2C:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            pin_input => \I2C:Net_643_0\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = to_xbee_tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => to_xbee_tx(0)__PA ,
            fb => Net_18 ,
            pad => to_xbee_tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = to_xbee_rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => to_xbee_rx(0)__PA ,
            pin_input => Net_13 ,
            pad => to_xbee_rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = right_arm_led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => right_arm_led(0)__PA ,
            annotation => Net_87 ,
            pad => right_arm_led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = to_debug_rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => to_debug_rx(0)__PA ,
            pin_input => Net_63 ,
            pad => to_debug_rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = to_debug_tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => to_debug_tx(0)__PA ,
            fb => Net_68 ,
            pad => to_debug_tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = to_gps_tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => to_gps_tx(0)__PA ,
            fb => Net_44 ,
            pad => to_gps_tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = to_gps_rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => to_gps_rx(0)__PA ,
            pin_input => Net_39 ,
            pad => to_gps_rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = left_arm_led(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => left_arm_led(0)__PA ,
            annotation => Net_88 ,
            pad => left_arm_led(0)_PAD );
        Properties:
        {
        }

    Pin : Name = accel_mag_rst(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => accel_mag_rst(0)__PA ,
            pad => accel_mag_rst(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_13, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\xbeeSerial:BUART:txn\
        );
        Output = Net_13 (fanout=1)

    MacroCell: Name=\xbeeSerial:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_0\ * 
              \xbeeSerial:BUART:tx_bitclk_enable_pre\
            + !\xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_0\ * 
              !\xbeeSerial:BUART:tx_state_2\
        );
        Output = \xbeeSerial:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\xbeeSerial:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_0\ * 
              \xbeeSerial:BUART:tx_bitclk_enable_pre\ * 
              \xbeeSerial:BUART:tx_fifo_empty\ * 
              \xbeeSerial:BUART:tx_state_2\
        );
        Output = \xbeeSerial:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\xbeeSerial:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\xbeeSerial:BUART:tx_fifo_notfull\
        );
        Output = \xbeeSerial:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\xbeeSerial:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\
        );
        Output = \xbeeSerial:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\xbeeSerial:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_18 * MODIN1_0
            + MODIN1_1
        );
        Output = \xbeeSerial:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\xbeeSerial:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \xbeeSerial:BUART:rx_load_fifo\ * 
              \xbeeSerial:BUART:rx_fifofull\
        );
        Output = \xbeeSerial:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\xbeeSerial:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \xbeeSerial:BUART:rx_fifonotempty\ * 
              \xbeeSerial:BUART:rx_state_stop1_reg\
        );
        Output = \xbeeSerial:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_63, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\debugSerial:BUART:txn\
        );
        Output = Net_63 (fanout=1)

    MacroCell: Name=\debugSerial:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_0\ * 
              \debugSerial:BUART:tx_bitclk_enable_pre\
            + !\debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_0\ * 
              !\debugSerial:BUART:tx_state_2\
        );
        Output = \debugSerial:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\debugSerial:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_0\ * 
              \debugSerial:BUART:tx_bitclk_enable_pre\ * 
              \debugSerial:BUART:tx_fifo_empty\ * 
              \debugSerial:BUART:tx_state_2\
        );
        Output = \debugSerial:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\debugSerial:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\debugSerial:BUART:tx_fifo_notfull\
        );
        Output = \debugSerial:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\debugSerial:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\
        );
        Output = \debugSerial:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\debugSerial:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_68 * MODIN5_0
            + MODIN5_1
        );
        Output = \debugSerial:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\debugSerial:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \debugSerial:BUART:rx_load_fifo\ * 
              \debugSerial:BUART:rx_fifofull\
        );
        Output = \debugSerial:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\debugSerial:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \debugSerial:BUART:rx_fifonotempty\ * 
              \debugSerial:BUART:rx_state_stop1_reg\
        );
        Output = \debugSerial:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_39, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\gpsSerial:BUART:txn\
        );
        Output = Net_39 (fanout=1)

    MacroCell: Name=\gpsSerial:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_0\ * 
              \gpsSerial:BUART:tx_bitclk_enable_pre\
            + !\gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_0\ * 
              !\gpsSerial:BUART:tx_state_2\
        );
        Output = \gpsSerial:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\gpsSerial:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_0\ * 
              \gpsSerial:BUART:tx_bitclk_enable_pre\ * 
              \gpsSerial:BUART:tx_fifo_empty\ * \gpsSerial:BUART:tx_state_2\
        );
        Output = \gpsSerial:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\gpsSerial:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\gpsSerial:BUART:tx_fifo_notfull\
        );
        Output = \gpsSerial:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\gpsSerial:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\
        );
        Output = \gpsSerial:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\gpsSerial:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \gpsSerial:BUART:pollcount_1\
            + Net_44 * \gpsSerial:BUART:pollcount_0\
        );
        Output = \gpsSerial:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\gpsSerial:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \gpsSerial:BUART:rx_load_fifo\ * \gpsSerial:BUART:rx_fifofull\
        );
        Output = \gpsSerial:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\gpsSerial:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \gpsSerial:BUART:rx_fifonotempty\ * 
              \gpsSerial:BUART:rx_state_stop1_reg\
        );
        Output = \gpsSerial:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\deltaTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \deltaTimer:TimerUDB:control_7\ * 
              \deltaTimer:TimerUDB:per_zero\
        );
        Output = \deltaTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\xbeeSerial:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \xbeeSerial:BUART:txn\ * \xbeeSerial:BUART:tx_state_1\ * 
              !\xbeeSerial:BUART:tx_bitclk\
            + \xbeeSerial:BUART:txn\ * \xbeeSerial:BUART:tx_state_2\
            + !\xbeeSerial:BUART:tx_state_1\ * \xbeeSerial:BUART:tx_state_0\ * 
              !\xbeeSerial:BUART:tx_shift_out\ * 
              !\xbeeSerial:BUART:tx_state_2\
            + !\xbeeSerial:BUART:tx_state_1\ * \xbeeSerial:BUART:tx_state_0\ * 
              !\xbeeSerial:BUART:tx_state_2\ * !\xbeeSerial:BUART:tx_bitclk\
            + \xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_0\ * 
              !\xbeeSerial:BUART:tx_shift_out\ * 
              !\xbeeSerial:BUART:tx_state_2\ * 
              !\xbeeSerial:BUART:tx_counter_dp\ * 
              \xbeeSerial:BUART:tx_bitclk\
        );
        Output = \xbeeSerial:BUART:txn\ (fanout=2)

    MacroCell: Name=\xbeeSerial:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \xbeeSerial:BUART:tx_state_1\ * \xbeeSerial:BUART:tx_state_0\ * 
              \xbeeSerial:BUART:tx_bitclk_enable_pre\ * 
              \xbeeSerial:BUART:tx_state_2\
            + \xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_2\ * 
              \xbeeSerial:BUART:tx_counter_dp\ * \xbeeSerial:BUART:tx_bitclk\
            + \xbeeSerial:BUART:tx_state_0\ * !\xbeeSerial:BUART:tx_state_2\ * 
              \xbeeSerial:BUART:tx_bitclk\
        );
        Output = \xbeeSerial:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\xbeeSerial:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_0\ * 
              \xbeeSerial:BUART:tx_bitclk_enable_pre\ * 
              !\xbeeSerial:BUART:tx_fifo_empty\
            + !\xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_0\ * 
              !\xbeeSerial:BUART:tx_fifo_empty\ * 
              !\xbeeSerial:BUART:tx_state_2\
            + \xbeeSerial:BUART:tx_state_1\ * \xbeeSerial:BUART:tx_state_0\ * 
              \xbeeSerial:BUART:tx_bitclk_enable_pre\ * 
              \xbeeSerial:BUART:tx_fifo_empty\ * 
              \xbeeSerial:BUART:tx_state_2\
            + \xbeeSerial:BUART:tx_state_0\ * !\xbeeSerial:BUART:tx_state_2\ * 
              \xbeeSerial:BUART:tx_bitclk\
        );
        Output = \xbeeSerial:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\xbeeSerial:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_0\ * 
              \xbeeSerial:BUART:tx_bitclk_enable_pre\ * 
              \xbeeSerial:BUART:tx_state_2\
            + \xbeeSerial:BUART:tx_state_1\ * \xbeeSerial:BUART:tx_state_0\ * 
              \xbeeSerial:BUART:tx_bitclk_enable_pre\ * 
              \xbeeSerial:BUART:tx_state_2\
            + \xbeeSerial:BUART:tx_state_1\ * \xbeeSerial:BUART:tx_state_0\ * 
              !\xbeeSerial:BUART:tx_state_2\ * \xbeeSerial:BUART:tx_bitclk\
            + \xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_2\ * 
              \xbeeSerial:BUART:tx_counter_dp\ * \xbeeSerial:BUART:tx_bitclk\
        );
        Output = \xbeeSerial:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\xbeeSerial:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_0\ * 
              \xbeeSerial:BUART:tx_state_2\
            + !\xbeeSerial:BUART:tx_bitclk_enable_pre\
        );
        Output = \xbeeSerial:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\xbeeSerial:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \xbeeSerial:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\xbeeSerial:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * 
              \xbeeSerial:BUART:rx_bitclk_enable\ * 
              !\xbeeSerial:BUART:rx_state_3\ * \xbeeSerial:BUART:rx_state_2\ * 
              !Net_18 * !MODIN1_1
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * 
              \xbeeSerial:BUART:rx_bitclk_enable\ * 
              !\xbeeSerial:BUART:rx_state_3\ * \xbeeSerial:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              \xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              \xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \xbeeSerial:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\xbeeSerial:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * 
              \xbeeSerial:BUART:rx_bitclk_enable\ * 
              \xbeeSerial:BUART:rx_state_3\ * !\xbeeSerial:BUART:rx_state_2\
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              \xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              \xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \xbeeSerial:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\xbeeSerial:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * 
              \xbeeSerial:BUART:rx_bitclk_enable\ * 
              \xbeeSerial:BUART:rx_state_3\ * \xbeeSerial:BUART:rx_state_2\
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              \xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              \xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \xbeeSerial:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\xbeeSerial:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * 
              \xbeeSerial:BUART:rx_bitclk_enable\ * 
              \xbeeSerial:BUART:rx_state_3\
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * 
              \xbeeSerial:BUART:rx_bitclk_enable\ * 
              \xbeeSerial:BUART:rx_state_2\
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !Net_18 * 
              \xbeeSerial:BUART:rx_last\
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              \xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              \xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \xbeeSerial:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\xbeeSerial:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\xbeeSerial:BUART:rx_count_2\ * !\xbeeSerial:BUART:rx_count_1\ * 
              !\xbeeSerial:BUART:rx_count_0\
        );
        Output = \xbeeSerial:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\xbeeSerial:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * \xbeeSerial:BUART:rx_state_3\ * 
              \xbeeSerial:BUART:rx_state_2\
        );
        Output = \xbeeSerial:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\xbeeSerial:BUART:rx_count_2\ * !\xbeeSerial:BUART:rx_count_1\ * 
              !Net_18 * MODIN1_1
            + !\xbeeSerial:BUART:rx_count_2\ * !\xbeeSerial:BUART:rx_count_1\ * 
              Net_18 * !MODIN1_1 * MODIN1_0
            + !\xbeeSerial:BUART:rx_count_2\ * !\xbeeSerial:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\xbeeSerial:BUART:rx_count_2\ * !\xbeeSerial:BUART:rx_count_1\ * 
              !Net_18 * MODIN1_0
            + !\xbeeSerial:BUART:rx_count_2\ * !\xbeeSerial:BUART:rx_count_1\ * 
              Net_18 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\xbeeSerial:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * 
              \xbeeSerial:BUART:rx_bitclk_enable\ * 
              \xbeeSerial:BUART:rx_state_3\ * \xbeeSerial:BUART:rx_state_2\ * 
              !Net_18 * !MODIN1_1
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * 
              \xbeeSerial:BUART:rx_bitclk_enable\ * 
              \xbeeSerial:BUART:rx_state_3\ * \xbeeSerial:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \xbeeSerial:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\xbeeSerial:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_18
        );
        Output = \xbeeSerial:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\debugSerial:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \debugSerial:BUART:txn\ * \debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_bitclk\
            + \debugSerial:BUART:txn\ * \debugSerial:BUART:tx_state_2\
            + !\debugSerial:BUART:tx_state_1\ * 
              \debugSerial:BUART:tx_state_0\ * 
              !\debugSerial:BUART:tx_shift_out\ * 
              !\debugSerial:BUART:tx_state_2\
            + !\debugSerial:BUART:tx_state_1\ * 
              \debugSerial:BUART:tx_state_0\ * 
              !\debugSerial:BUART:tx_state_2\ * 
              !\debugSerial:BUART:tx_bitclk\
            + \debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_0\ * 
              !\debugSerial:BUART:tx_shift_out\ * 
              !\debugSerial:BUART:tx_state_2\ * 
              !\debugSerial:BUART:tx_counter_dp\ * 
              \debugSerial:BUART:tx_bitclk\
        );
        Output = \debugSerial:BUART:txn\ (fanout=2)

    MacroCell: Name=\debugSerial:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \debugSerial:BUART:tx_state_1\ * \debugSerial:BUART:tx_state_0\ * 
              \debugSerial:BUART:tx_bitclk_enable_pre\ * 
              \debugSerial:BUART:tx_state_2\
            + \debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_2\ * 
              \debugSerial:BUART:tx_counter_dp\ * 
              \debugSerial:BUART:tx_bitclk\
            + \debugSerial:BUART:tx_state_0\ * 
              !\debugSerial:BUART:tx_state_2\ * \debugSerial:BUART:tx_bitclk\
        );
        Output = \debugSerial:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\debugSerial:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_0\ * 
              \debugSerial:BUART:tx_bitclk_enable_pre\ * 
              !\debugSerial:BUART:tx_fifo_empty\
            + !\debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_0\ * 
              !\debugSerial:BUART:tx_fifo_empty\ * 
              !\debugSerial:BUART:tx_state_2\
            + \debugSerial:BUART:tx_state_1\ * \debugSerial:BUART:tx_state_0\ * 
              \debugSerial:BUART:tx_bitclk_enable_pre\ * 
              \debugSerial:BUART:tx_fifo_empty\ * 
              \debugSerial:BUART:tx_state_2\
            + \debugSerial:BUART:tx_state_0\ * 
              !\debugSerial:BUART:tx_state_2\ * \debugSerial:BUART:tx_bitclk\
        );
        Output = \debugSerial:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\debugSerial:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_0\ * 
              \debugSerial:BUART:tx_bitclk_enable_pre\ * 
              \debugSerial:BUART:tx_state_2\
            + \debugSerial:BUART:tx_state_1\ * \debugSerial:BUART:tx_state_0\ * 
              \debugSerial:BUART:tx_bitclk_enable_pre\ * 
              \debugSerial:BUART:tx_state_2\
            + \debugSerial:BUART:tx_state_1\ * \debugSerial:BUART:tx_state_0\ * 
              !\debugSerial:BUART:tx_state_2\ * \debugSerial:BUART:tx_bitclk\
            + \debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_2\ * 
              \debugSerial:BUART:tx_counter_dp\ * 
              \debugSerial:BUART:tx_bitclk\
        );
        Output = \debugSerial:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\debugSerial:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_0\ * 
              \debugSerial:BUART:tx_state_2\
            + !\debugSerial:BUART:tx_bitclk_enable_pre\
        );
        Output = \debugSerial:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\debugSerial:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \debugSerial:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\debugSerial:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_68 * !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_bitclk_enable\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              \debugSerial:BUART:rx_state_2\ * !MODIN5_1
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_bitclk_enable\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              \debugSerial:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              \debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              \debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \debugSerial:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\debugSerial:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_bitclk_enable\ * 
              \debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              \debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              \debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \debugSerial:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\debugSerial:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_bitclk_enable\ * 
              \debugSerial:BUART:rx_state_3\ * \debugSerial:BUART:rx_state_2\
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              \debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              \debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \debugSerial:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\debugSerial:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_68 * !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * \debugSerial:BUART:rx_last\
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_bitclk_enable\ * 
              \debugSerial:BUART:rx_state_3\
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_bitclk_enable\ * 
              \debugSerial:BUART:rx_state_2\
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              \debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              \debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \debugSerial:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\debugSerial:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\debugSerial:BUART:rx_count_2\ * 
              !\debugSerial:BUART:rx_count_1\ * 
              !\debugSerial:BUART:rx_count_0\
        );
        Output = \debugSerial:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\debugSerial:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_state_3\ * \debugSerial:BUART:rx_state_2\
        );
        Output = \debugSerial:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_68 * !\debugSerial:BUART:rx_count_2\ * 
              !\debugSerial:BUART:rx_count_1\ * MODIN5_1
            + Net_68 * !\debugSerial:BUART:rx_count_2\ * 
              !\debugSerial:BUART:rx_count_1\ * !MODIN5_1 * MODIN5_0
            + !\debugSerial:BUART:rx_count_2\ * 
              !\debugSerial:BUART:rx_count_1\ * MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * !\debugSerial:BUART:rx_count_2\ * 
              !\debugSerial:BUART:rx_count_1\ * MODIN5_0
            + Net_68 * !\debugSerial:BUART:rx_count_2\ * 
              !\debugSerial:BUART:rx_count_1\ * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\debugSerial:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_bitclk_enable\ * 
              \debugSerial:BUART:rx_state_3\ * \debugSerial:BUART:rx_state_2\ * 
              !MODIN5_1
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_bitclk_enable\ * 
              \debugSerial:BUART:rx_state_3\ * \debugSerial:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \debugSerial:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\debugSerial:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68
        );
        Output = \debugSerial:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\gpsSerial:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \gpsSerial:BUART:txn\ * \gpsSerial:BUART:tx_state_1\ * 
              !\gpsSerial:BUART:tx_bitclk\
            + \gpsSerial:BUART:txn\ * \gpsSerial:BUART:tx_state_2\
            + !\gpsSerial:BUART:tx_state_1\ * \gpsSerial:BUART:tx_state_0\ * 
              !\gpsSerial:BUART:tx_shift_out\ * !\gpsSerial:BUART:tx_state_2\
            + !\gpsSerial:BUART:tx_state_1\ * \gpsSerial:BUART:tx_state_0\ * 
              !\gpsSerial:BUART:tx_state_2\ * !\gpsSerial:BUART:tx_bitclk\
            + \gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_0\ * 
              !\gpsSerial:BUART:tx_shift_out\ * !\gpsSerial:BUART:tx_state_2\ * 
              !\gpsSerial:BUART:tx_counter_dp\ * \gpsSerial:BUART:tx_bitclk\
        );
        Output = \gpsSerial:BUART:txn\ (fanout=2)

    MacroCell: Name=\gpsSerial:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \gpsSerial:BUART:tx_state_1\ * \gpsSerial:BUART:tx_state_0\ * 
              \gpsSerial:BUART:tx_bitclk_enable_pre\ * 
              \gpsSerial:BUART:tx_state_2\
            + \gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_2\ * 
              \gpsSerial:BUART:tx_counter_dp\ * \gpsSerial:BUART:tx_bitclk\
            + \gpsSerial:BUART:tx_state_0\ * !\gpsSerial:BUART:tx_state_2\ * 
              \gpsSerial:BUART:tx_bitclk\
        );
        Output = \gpsSerial:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\gpsSerial:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_0\ * 
              \gpsSerial:BUART:tx_bitclk_enable_pre\ * 
              !\gpsSerial:BUART:tx_fifo_empty\
            + !\gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_0\ * 
              !\gpsSerial:BUART:tx_fifo_empty\ * 
              !\gpsSerial:BUART:tx_state_2\
            + \gpsSerial:BUART:tx_state_1\ * \gpsSerial:BUART:tx_state_0\ * 
              \gpsSerial:BUART:tx_bitclk_enable_pre\ * 
              \gpsSerial:BUART:tx_fifo_empty\ * \gpsSerial:BUART:tx_state_2\
            + \gpsSerial:BUART:tx_state_0\ * !\gpsSerial:BUART:tx_state_2\ * 
              \gpsSerial:BUART:tx_bitclk\
        );
        Output = \gpsSerial:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\gpsSerial:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_0\ * 
              \gpsSerial:BUART:tx_bitclk_enable_pre\ * 
              \gpsSerial:BUART:tx_state_2\
            + \gpsSerial:BUART:tx_state_1\ * \gpsSerial:BUART:tx_state_0\ * 
              \gpsSerial:BUART:tx_bitclk_enable_pre\ * 
              \gpsSerial:BUART:tx_state_2\
            + \gpsSerial:BUART:tx_state_1\ * \gpsSerial:BUART:tx_state_0\ * 
              !\gpsSerial:BUART:tx_state_2\ * \gpsSerial:BUART:tx_bitclk\
            + \gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_2\ * 
              \gpsSerial:BUART:tx_counter_dp\ * \gpsSerial:BUART:tx_bitclk\
        );
        Output = \gpsSerial:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\gpsSerial:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_0\ * 
              \gpsSerial:BUART:tx_state_2\
            + !\gpsSerial:BUART:tx_bitclk_enable_pre\
        );
        Output = \gpsSerial:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\gpsSerial:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \gpsSerial:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\gpsSerial:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * 
              \gpsSerial:BUART:rx_bitclk_enable\ * 
              !\gpsSerial:BUART:rx_state_3\ * \gpsSerial:BUART:rx_state_2\ * 
              !\gpsSerial:BUART:pollcount_1\ * !Net_44
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * 
              \gpsSerial:BUART:rx_bitclk_enable\ * 
              !\gpsSerial:BUART:rx_state_3\ * \gpsSerial:BUART:rx_state_2\ * 
              !\gpsSerial:BUART:pollcount_1\ * !\gpsSerial:BUART:pollcount_0\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              \gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !\gpsSerial:BUART:rx_count_6\ * 
              !\gpsSerial:BUART:rx_count_5\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              \gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !\gpsSerial:BUART:rx_count_6\ * 
              !\gpsSerial:BUART:rx_count_4\
        );
        Output = \gpsSerial:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\gpsSerial:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * 
              \gpsSerial:BUART:rx_bitclk_enable\ * 
              \gpsSerial:BUART:rx_state_3\ * !\gpsSerial:BUART:rx_state_2\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              \gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !\gpsSerial:BUART:rx_count_6\ * 
              !\gpsSerial:BUART:rx_count_5\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              \gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !\gpsSerial:BUART:rx_count_6\ * 
              !\gpsSerial:BUART:rx_count_4\
        );
        Output = \gpsSerial:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\gpsSerial:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * 
              \gpsSerial:BUART:rx_bitclk_enable\ * 
              \gpsSerial:BUART:rx_state_3\ * \gpsSerial:BUART:rx_state_2\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              \gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !\gpsSerial:BUART:rx_count_6\ * 
              !\gpsSerial:BUART:rx_count_5\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              \gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !\gpsSerial:BUART:rx_count_6\ * 
              !\gpsSerial:BUART:rx_count_4\
        );
        Output = \gpsSerial:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\gpsSerial:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * 
              \gpsSerial:BUART:rx_bitclk_enable\ * 
              \gpsSerial:BUART:rx_state_3\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * 
              \gpsSerial:BUART:rx_bitclk_enable\ * 
              \gpsSerial:BUART:rx_state_2\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !Net_44 * 
              \gpsSerial:BUART:rx_last\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              \gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !\gpsSerial:BUART:rx_count_6\ * 
              !\gpsSerial:BUART:rx_count_5\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              \gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !\gpsSerial:BUART:rx_count_6\ * 
              !\gpsSerial:BUART:rx_count_4\
        );
        Output = \gpsSerial:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\gpsSerial:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\gpsSerial:BUART:rx_count_2\ * !\gpsSerial:BUART:rx_count_1\ * 
              !\gpsSerial:BUART:rx_count_0\
        );
        Output = \gpsSerial:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\gpsSerial:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * \gpsSerial:BUART:rx_state_3\ * 
              \gpsSerial:BUART:rx_state_2\
        );
        Output = \gpsSerial:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\gpsSerial:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\gpsSerial:BUART:rx_count_2\ * !\gpsSerial:BUART:rx_count_1\ * 
              !\gpsSerial:BUART:pollcount_1\ * Net_44 * 
              \gpsSerial:BUART:pollcount_0\
            + !\gpsSerial:BUART:rx_count_2\ * !\gpsSerial:BUART:rx_count_1\ * 
              \gpsSerial:BUART:pollcount_1\ * !Net_44
            + !\gpsSerial:BUART:rx_count_2\ * !\gpsSerial:BUART:rx_count_1\ * 
              \gpsSerial:BUART:pollcount_1\ * !\gpsSerial:BUART:pollcount_0\
        );
        Output = \gpsSerial:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\gpsSerial:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\gpsSerial:BUART:rx_count_2\ * !\gpsSerial:BUART:rx_count_1\ * 
              !Net_44 * \gpsSerial:BUART:pollcount_0\
            + !\gpsSerial:BUART:rx_count_2\ * !\gpsSerial:BUART:rx_count_1\ * 
              Net_44 * !\gpsSerial:BUART:pollcount_0\
        );
        Output = \gpsSerial:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\gpsSerial:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * 
              \gpsSerial:BUART:rx_bitclk_enable\ * 
              \gpsSerial:BUART:rx_state_3\ * \gpsSerial:BUART:rx_state_2\ * 
              !\gpsSerial:BUART:pollcount_1\ * !Net_44
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * 
              \gpsSerial:BUART:rx_bitclk_enable\ * 
              \gpsSerial:BUART:rx_state_3\ * \gpsSerial:BUART:rx_state_2\ * 
              !\gpsSerial:BUART:pollcount_1\ * !\gpsSerial:BUART:pollcount_0\
        );
        Output = \gpsSerial:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\gpsSerial:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_44
        );
        Output = \gpsSerial:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\xbeeSerial:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \xbeeSerial:Net_9\ ,
            cs_addr_2 => \xbeeSerial:BUART:tx_state_1\ ,
            cs_addr_1 => \xbeeSerial:BUART:tx_state_0\ ,
            cs_addr_0 => \xbeeSerial:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \xbeeSerial:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \xbeeSerial:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \xbeeSerial:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \xbeeSerial:Net_9\ ,
            cs_addr_0 => \xbeeSerial:BUART:counter_load_not\ ,
            ce0_reg => \xbeeSerial:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \xbeeSerial:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\xbeeSerial:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \xbeeSerial:Net_9\ ,
            cs_addr_2 => \xbeeSerial:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \xbeeSerial:BUART:rx_state_0\ ,
            cs_addr_0 => \xbeeSerial:BUART:rx_bitclk_enable\ ,
            route_si => \xbeeSerial:BUART:rx_postpoll\ ,
            f0_load => \xbeeSerial:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \xbeeSerial:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \xbeeSerial:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\debugSerial:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \debugSerial:Net_9\ ,
            cs_addr_2 => \debugSerial:BUART:tx_state_1\ ,
            cs_addr_1 => \debugSerial:BUART:tx_state_0\ ,
            cs_addr_0 => \debugSerial:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \debugSerial:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \debugSerial:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \debugSerial:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \debugSerial:Net_9\ ,
            cs_addr_0 => \debugSerial:BUART:counter_load_not\ ,
            ce0_reg => \debugSerial:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \debugSerial:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\debugSerial:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \debugSerial:Net_9\ ,
            cs_addr_2 => \debugSerial:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \debugSerial:BUART:rx_state_0\ ,
            cs_addr_0 => \debugSerial:BUART:rx_bitclk_enable\ ,
            route_si => \debugSerial:BUART:rx_postpoll\ ,
            f0_load => \debugSerial:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \debugSerial:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \debugSerial:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\gpsSerial:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \gpsSerial:Net_9\ ,
            cs_addr_2 => \gpsSerial:BUART:tx_state_1\ ,
            cs_addr_1 => \gpsSerial:BUART:tx_state_0\ ,
            cs_addr_0 => \gpsSerial:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \gpsSerial:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \gpsSerial:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \gpsSerial:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \gpsSerial:Net_9\ ,
            cs_addr_0 => \gpsSerial:BUART:counter_load_not\ ,
            ce0_reg => \gpsSerial:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \gpsSerial:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\gpsSerial:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \gpsSerial:Net_9\ ,
            cs_addr_2 => \gpsSerial:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \gpsSerial:BUART:rx_state_0\ ,
            cs_addr_0 => \gpsSerial:BUART:rx_bitclk_enable\ ,
            route_si => \gpsSerial:BUART:rx_postpoll\ ,
            f0_load => \gpsSerial:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \gpsSerial:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \gpsSerial:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\deltaTimer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \deltaTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \deltaTimer:TimerUDB:per_zero\ ,
            chain_out => \deltaTimer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \deltaTimer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\deltaTimer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \deltaTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \deltaTimer:TimerUDB:per_zero\ ,
            chain_in => \deltaTimer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \deltaTimer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \deltaTimer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \deltaTimer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\deltaTimer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \deltaTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \deltaTimer:TimerUDB:per_zero\ ,
            chain_in => \deltaTimer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \deltaTimer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \deltaTimer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \deltaTimer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\deltaTimer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \deltaTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \deltaTimer:TimerUDB:per_zero\ ,
            z0_comb => \deltaTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \deltaTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \deltaTimer:TimerUDB:status_2\ ,
            chain_in => \deltaTimer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \deltaTimer:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\xbeeSerial:BUART:sTX:TxSts\
        PORT MAP (
            clock => \xbeeSerial:Net_9\ ,
            status_3 => \xbeeSerial:BUART:tx_fifo_notfull\ ,
            status_2 => \xbeeSerial:BUART:tx_status_2\ ,
            status_1 => \xbeeSerial:BUART:tx_fifo_empty\ ,
            status_0 => \xbeeSerial:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\xbeeSerial:BUART:sRX:RxSts\
        PORT MAP (
            clock => \xbeeSerial:Net_9\ ,
            status_5 => \xbeeSerial:BUART:rx_status_5\ ,
            status_4 => \xbeeSerial:BUART:rx_status_4\ ,
            status_3 => \xbeeSerial:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\debugSerial:BUART:sTX:TxSts\
        PORT MAP (
            clock => \debugSerial:Net_9\ ,
            status_3 => \debugSerial:BUART:tx_fifo_notfull\ ,
            status_2 => \debugSerial:BUART:tx_status_2\ ,
            status_1 => \debugSerial:BUART:tx_fifo_empty\ ,
            status_0 => \debugSerial:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\debugSerial:BUART:sRX:RxSts\
        PORT MAP (
            clock => \debugSerial:Net_9\ ,
            status_5 => \debugSerial:BUART:rx_status_5\ ,
            status_4 => \debugSerial:BUART:rx_status_4\ ,
            status_3 => \debugSerial:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\gpsSerial:BUART:sTX:TxSts\
        PORT MAP (
            clock => \gpsSerial:Net_9\ ,
            status_3 => \gpsSerial:BUART:tx_fifo_notfull\ ,
            status_2 => \gpsSerial:BUART:tx_status_2\ ,
            status_1 => \gpsSerial:BUART:tx_fifo_empty\ ,
            status_0 => \gpsSerial:BUART:tx_status_0\ ,
            interrupt => Net_56 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\gpsSerial:BUART:sRX:RxSts\
        PORT MAP (
            clock => \gpsSerial:Net_9\ ,
            status_5 => \gpsSerial:BUART:rx_status_5\ ,
            status_4 => \gpsSerial:BUART:rx_status_4\ ,
            status_3 => \gpsSerial:BUART:rx_status_3\ ,
            interrupt => Net_57 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\deltaTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \deltaTimer:TimerUDB:status_3\ ,
            status_2 => \deltaTimer:TimerUDB:status_2\ ,
            status_0 => \deltaTimer:TimerUDB:status_tc\ ,
            interrupt => Net_113 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \deltaTimer:TimerUDB:control_7\ ,
            control_6 => \deltaTimer:TimerUDB:control_6\ ,
            control_5 => \deltaTimer:TimerUDB:control_5\ ,
            control_4 => \deltaTimer:TimerUDB:control_4\ ,
            control_3 => \deltaTimer:TimerUDB:control_3\ ,
            control_2 => \deltaTimer:TimerUDB:control_2\ ,
            control_1 => \deltaTimer:TimerUDB:control_1\ ,
            control_0 => \deltaTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\xbeeSerial:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \xbeeSerial:Net_9\ ,
            load => \xbeeSerial:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \xbeeSerial:BUART:rx_count_2\ ,
            count_1 => \xbeeSerial:BUART:rx_count_1\ ,
            count_0 => \xbeeSerial:BUART:rx_count_0\ ,
            tc => \xbeeSerial:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\debugSerial:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \debugSerial:Net_9\ ,
            load => \debugSerial:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \debugSerial:BUART:rx_count_2\ ,
            count_1 => \debugSerial:BUART:rx_count_1\ ,
            count_0 => \debugSerial:BUART:rx_count_0\ ,
            tc => \debugSerial:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\gpsSerial:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \gpsSerial:Net_9\ ,
            load => \gpsSerial:BUART:rx_counter_load\ ,
            count_6 => \gpsSerial:BUART:rx_count_6\ ,
            count_5 => \gpsSerial:BUART:rx_count_5\ ,
            count_4 => \gpsSerial:BUART:rx_count_4\ ,
            count_3 => \gpsSerial:BUART:rx_count_3\ ,
            count_2 => \gpsSerial:BUART:rx_count_2\ ,
            count_1 => \gpsSerial:BUART:rx_count_1\ ,
            count_0 => \gpsSerial:BUART:rx_count_0\ ,
            tc => \gpsSerial:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\gpsSerial:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_56 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\gpsSerial:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_57 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =deltTime
        PORT MAP (
            interrupt => Net_113 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   14 :   34 :   48 : 29.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   73 :  119 :  192 : 38.02 %
  Unique P-terms              :  133 :  251 :  384 : 34.64 %
  Total P-terms               :  160 :      :      :        
  Datapath Cells              :   13 :   11 :   24 : 54.17 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    StatusI Registers         :    7 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.161ms
Tech Mapping phase: Elapsed time ==> 0s.245ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(12)][IoId=(0)] : SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : accel_mag_rst(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : left_arm_led(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : right_arm_led(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : to_debug_rx(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : to_debug_tx(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : to_gps_rx(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : to_gps_tx(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : to_xbee_rx(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : to_xbee_tx(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.272ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   37 :   11 :   48 :  77.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.95
                   Pterms :            4.22
               Macrocells :            1.97
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.091ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      11.80 :       3.65
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\xbeeSerial:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \xbeeSerial:BUART:rx_load_fifo\ * 
              \xbeeSerial:BUART:rx_fifofull\
        );
        Output = \xbeeSerial:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\xbeeSerial:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_18
        );
        Output = \xbeeSerial:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\xbeeSerial:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * 
              \xbeeSerial:BUART:rx_bitclk_enable\ * 
              \xbeeSerial:BUART:rx_state_3\ * \xbeeSerial:BUART:rx_state_2\ * 
              !Net_18 * !MODIN1_1
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * 
              \xbeeSerial:BUART:rx_bitclk_enable\ * 
              \xbeeSerial:BUART:rx_state_3\ * \xbeeSerial:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \xbeeSerial:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\xbeeSerial:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_18 * MODIN1_0
            + MODIN1_1
        );
        Output = \xbeeSerial:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\xbeeSerial:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * 
              \xbeeSerial:BUART:rx_bitclk_enable\ * 
              \xbeeSerial:BUART:rx_state_3\
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * 
              \xbeeSerial:BUART:rx_bitclk_enable\ * 
              \xbeeSerial:BUART:rx_state_2\
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !Net_18 * 
              \xbeeSerial:BUART:rx_last\
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              \xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              \xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \xbeeSerial:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\xbeeSerial:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \xbeeSerial:Net_9\ ,
        cs_addr_2 => \xbeeSerial:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \xbeeSerial:BUART:rx_state_0\ ,
        cs_addr_0 => \xbeeSerial:BUART:rx_bitclk_enable\ ,
        route_si => \xbeeSerial:BUART:rx_postpoll\ ,
        f0_load => \xbeeSerial:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \xbeeSerial:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \xbeeSerial:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\xbeeSerial:BUART:sRX:RxSts\
    PORT MAP (
        clock => \xbeeSerial:Net_9\ ,
        status_5 => \xbeeSerial:BUART:rx_status_5\ ,
        status_4 => \xbeeSerial:BUART:rx_status_4\ ,
        status_3 => \xbeeSerial:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\xbeeSerial:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * 
              \xbeeSerial:BUART:rx_bitclk_enable\ * 
              !\xbeeSerial:BUART:rx_state_3\ * \xbeeSerial:BUART:rx_state_2\ * 
              !Net_18 * !MODIN1_1
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * 
              \xbeeSerial:BUART:rx_bitclk_enable\ * 
              !\xbeeSerial:BUART:rx_state_3\ * \xbeeSerial:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              \xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              \xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \xbeeSerial:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\xbeeSerial:BUART:rx_count_2\ * !\xbeeSerial:BUART:rx_count_1\ * 
              !Net_18 * MODIN1_1
            + !\xbeeSerial:BUART:rx_count_2\ * !\xbeeSerial:BUART:rx_count_1\ * 
              Net_18 * !MODIN1_1 * MODIN1_0
            + !\xbeeSerial:BUART:rx_count_2\ * !\xbeeSerial:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\xbeeSerial:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \xbeeSerial:BUART:rx_fifonotempty\ * 
              \xbeeSerial:BUART:rx_state_stop1_reg\
        );
        Output = \xbeeSerial:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\xbeeSerial:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \xbeeSerial:Net_9\ ,
        load => \xbeeSerial:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \xbeeSerial:BUART:rx_count_2\ ,
        count_1 => \xbeeSerial:BUART:rx_count_1\ ,
        count_0 => \xbeeSerial:BUART:rx_count_0\ ,
        tc => \xbeeSerial:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\xbeeSerial:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * \xbeeSerial:BUART:rx_state_3\ * 
              \xbeeSerial:BUART:rx_state_2\
        );
        Output = \xbeeSerial:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\xbeeSerial:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_0\ * 
              \xbeeSerial:BUART:tx_bitclk_enable_pre\ * 
              !\xbeeSerial:BUART:tx_fifo_empty\
            + !\xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_0\ * 
              !\xbeeSerial:BUART:tx_fifo_empty\ * 
              !\xbeeSerial:BUART:tx_state_2\
            + \xbeeSerial:BUART:tx_state_1\ * \xbeeSerial:BUART:tx_state_0\ * 
              \xbeeSerial:BUART:tx_bitclk_enable_pre\ * 
              \xbeeSerial:BUART:tx_fifo_empty\ * 
              \xbeeSerial:BUART:tx_state_2\
            + \xbeeSerial:BUART:tx_state_0\ * !\xbeeSerial:BUART:tx_state_2\ * 
              \xbeeSerial:BUART:tx_bitclk\
        );
        Output = \xbeeSerial:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\xbeeSerial:BUART:rx_count_2\ * !\xbeeSerial:BUART:rx_count_1\ * 
              !Net_18 * MODIN1_0
            + !\xbeeSerial:BUART:rx_count_2\ * !\xbeeSerial:BUART:rx_count_1\ * 
              Net_18 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\xbeeSerial:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\
        );
        Output = \xbeeSerial:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\deltaTimer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \deltaTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \deltaTimer:TimerUDB:per_zero\ ,
        chain_in => \deltaTimer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \deltaTimer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \deltaTimer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \deltaTimer:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \deltaTimer:TimerUDB:control_7\ ,
        control_6 => \deltaTimer:TimerUDB:control_6\ ,
        control_5 => \deltaTimer:TimerUDB:control_5\ ,
        control_4 => \deltaTimer:TimerUDB:control_4\ ,
        control_3 => \deltaTimer:TimerUDB:control_3\ ,
        control_2 => \deltaTimer:TimerUDB:control_2\ ,
        control_1 => \deltaTimer:TimerUDB:control_1\ ,
        control_0 => \deltaTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\xbeeSerial:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_0\ * 
              \xbeeSerial:BUART:tx_state_2\
            + !\xbeeSerial:BUART:tx_bitclk_enable_pre\
        );
        Output = \xbeeSerial:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\xbeeSerial:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\xbeeSerial:BUART:rx_count_2\ * !\xbeeSerial:BUART:rx_count_1\ * 
              !\xbeeSerial:BUART:rx_count_0\
        );
        Output = \xbeeSerial:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\deltaTimer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \deltaTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \deltaTimer:TimerUDB:per_zero\ ,
        chain_in => \deltaTimer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \deltaTimer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \deltaTimer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \deltaTimer:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\xbeeSerial:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * 
              \xbeeSerial:BUART:rx_bitclk_enable\ * 
              \xbeeSerial:BUART:rx_state_3\ * !\xbeeSerial:BUART:rx_state_2\
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              \xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              \xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \xbeeSerial:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\xbeeSerial:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \xbeeSerial:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\xbeeSerial:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              !\xbeeSerial:BUART:rx_state_0\ * 
              \xbeeSerial:BUART:rx_bitclk_enable\ * 
              \xbeeSerial:BUART:rx_state_3\ * \xbeeSerial:BUART:rx_state_2\
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              \xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\xbeeSerial:BUART:tx_ctrl_mark_last\ * 
              \xbeeSerial:BUART:rx_state_0\ * !\xbeeSerial:BUART:rx_state_3\ * 
              !\xbeeSerial:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \xbeeSerial:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\debugSerial:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_0\ * 
              \debugSerial:BUART:tx_bitclk_enable_pre\
            + !\debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_0\ * 
              !\debugSerial:BUART:tx_state_2\
        );
        Output = \debugSerial:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_13, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\xbeeSerial:BUART:txn\
        );
        Output = Net_13 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \debugSerial:Net_9\ ,
        cs_addr_0 => \debugSerial:BUART:counter_load_not\ ,
        ce0_reg => \debugSerial:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \debugSerial:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\debugSerial:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_0\ * 
              \debugSerial:BUART:tx_state_2\
            + !\debugSerial:BUART:tx_bitclk_enable_pre\
        );
        Output = \debugSerial:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\debugSerial:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \debugSerial:BUART:rx_fifonotempty\ * 
              \debugSerial:BUART:rx_state_stop1_reg\
        );
        Output = \debugSerial:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\gpsSerial:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_0\ * 
              \gpsSerial:BUART:tx_state_2\
            + !\gpsSerial:BUART:tx_bitclk_enable_pre\
        );
        Output = \gpsSerial:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\debugSerial:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \debugSerial:BUART:rx_load_fifo\ * 
              \debugSerial:BUART:rx_fifofull\
        );
        Output = \debugSerial:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\deltaTimer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \deltaTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \deltaTimer:TimerUDB:per_zero\ ,
        chain_out => \deltaTimer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \deltaTimer:TimerUDB:sT32:timerdp:u1\

statusicell: Name =\debugSerial:BUART:sRX:RxSts\
    PORT MAP (
        clock => \debugSerial:Net_9\ ,
        status_5 => \debugSerial:BUART:rx_status_5\ ,
        status_4 => \debugSerial:BUART:rx_status_4\ ,
        status_3 => \debugSerial:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\gpsSerial:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \gpsSerial:BUART:tx_state_1\ * \gpsSerial:BUART:tx_state_0\ * 
              \gpsSerial:BUART:tx_bitclk_enable_pre\ * 
              \gpsSerial:BUART:tx_state_2\
            + \gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_2\ * 
              \gpsSerial:BUART:tx_counter_dp\ * \gpsSerial:BUART:tx_bitclk\
            + \gpsSerial:BUART:tx_state_0\ * !\gpsSerial:BUART:tx_state_2\ * 
              \gpsSerial:BUART:tx_bitclk\
        );
        Output = \gpsSerial:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\deltaTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \deltaTimer:TimerUDB:control_7\ * 
              \deltaTimer:TimerUDB:per_zero\
        );
        Output = \deltaTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\gpsSerial:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * \gpsSerial:BUART:rx_state_3\ * 
              \gpsSerial:BUART:rx_state_2\
        );
        Output = \gpsSerial:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\gpsSerial:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \gpsSerial:BUART:rx_fifonotempty\ * 
              \gpsSerial:BUART:rx_state_stop1_reg\
        );
        Output = \gpsSerial:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\gpsSerial:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_0\ * 
              \gpsSerial:BUART:tx_bitclk_enable_pre\ * 
              \gpsSerial:BUART:tx_state_2\
            + \gpsSerial:BUART:tx_state_1\ * \gpsSerial:BUART:tx_state_0\ * 
              \gpsSerial:BUART:tx_bitclk_enable_pre\ * 
              \gpsSerial:BUART:tx_state_2\
            + \gpsSerial:BUART:tx_state_1\ * \gpsSerial:BUART:tx_state_0\ * 
              !\gpsSerial:BUART:tx_state_2\ * \gpsSerial:BUART:tx_bitclk\
            + \gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_2\ * 
              \gpsSerial:BUART:tx_counter_dp\ * \gpsSerial:BUART:tx_bitclk\
        );
        Output = \gpsSerial:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\deltaTimer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \deltaTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \deltaTimer:TimerUDB:per_zero\ ,
        z0_comb => \deltaTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \deltaTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \deltaTimer:TimerUDB:status_2\ ,
        chain_in => \deltaTimer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \deltaTimer:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\deltaTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \deltaTimer:TimerUDB:status_3\ ,
        status_2 => \deltaTimer:TimerUDB:status_2\ ,
        status_0 => \deltaTimer:TimerUDB:status_tc\ ,
        interrupt => Net_113 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\debugSerial:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \debugSerial:BUART:tx_state_1\ * \debugSerial:BUART:tx_state_0\ * 
              \debugSerial:BUART:tx_bitclk_enable_pre\ * 
              \debugSerial:BUART:tx_state_2\
            + \debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_2\ * 
              \debugSerial:BUART:tx_counter_dp\ * 
              \debugSerial:BUART:tx_bitclk\
            + \debugSerial:BUART:tx_state_0\ * 
              !\debugSerial:BUART:tx_state_2\ * \debugSerial:BUART:tx_bitclk\
        );
        Output = \debugSerial:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\xbeeSerial:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_0\ * 
              \xbeeSerial:BUART:tx_bitclk_enable_pre\
            + !\xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_0\ * 
              !\xbeeSerial:BUART:tx_state_2\
        );
        Output = \xbeeSerial:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\xbeeSerial:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_0\ * 
              \xbeeSerial:BUART:tx_bitclk_enable_pre\ * 
              \xbeeSerial:BUART:tx_fifo_empty\ * 
              \xbeeSerial:BUART:tx_state_2\
        );
        Output = \xbeeSerial:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\xbeeSerial:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\xbeeSerial:BUART:tx_fifo_notfull\
        );
        Output = \xbeeSerial:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \xbeeSerial:Net_9\ ,
        cs_addr_0 => \xbeeSerial:BUART:counter_load_not\ ,
        ce0_reg => \xbeeSerial:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \xbeeSerial:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\xbeeSerial:BUART:sTX:TxSts\
    PORT MAP (
        clock => \xbeeSerial:Net_9\ ,
        status_3 => \xbeeSerial:BUART:tx_fifo_notfull\ ,
        status_2 => \xbeeSerial:BUART:tx_status_2\ ,
        status_1 => \xbeeSerial:BUART:tx_fifo_empty\ ,
        status_0 => \xbeeSerial:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\debugSerial:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_68 * !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * \debugSerial:BUART:rx_last\
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_bitclk_enable\ * 
              \debugSerial:BUART:rx_state_3\
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_bitclk_enable\ * 
              \debugSerial:BUART:rx_state_2\
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              \debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              \debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \debugSerial:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\debugSerial:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_bitclk_enable\ * 
              \debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              \debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              \debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \debugSerial:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\debugSerial:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_bitclk_enable\ * 
              \debugSerial:BUART:rx_state_3\ * \debugSerial:BUART:rx_state_2\ * 
              !MODIN5_1
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_bitclk_enable\ * 
              \debugSerial:BUART:rx_state_3\ * \debugSerial:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \debugSerial:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\debugSerial:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \debugSerial:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\xbeeSerial:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \xbeeSerial:BUART:txn\ * \xbeeSerial:BUART:tx_state_1\ * 
              !\xbeeSerial:BUART:tx_bitclk\
            + \xbeeSerial:BUART:txn\ * \xbeeSerial:BUART:tx_state_2\
            + !\xbeeSerial:BUART:tx_state_1\ * \xbeeSerial:BUART:tx_state_0\ * 
              !\xbeeSerial:BUART:tx_shift_out\ * 
              !\xbeeSerial:BUART:tx_state_2\
            + !\xbeeSerial:BUART:tx_state_1\ * \xbeeSerial:BUART:tx_state_0\ * 
              !\xbeeSerial:BUART:tx_state_2\ * !\xbeeSerial:BUART:tx_bitclk\
            + \xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_0\ * 
              !\xbeeSerial:BUART:tx_shift_out\ * 
              !\xbeeSerial:BUART:tx_state_2\ * 
              !\xbeeSerial:BUART:tx_counter_dp\ * 
              \xbeeSerial:BUART:tx_bitclk\
        );
        Output = \xbeeSerial:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\debugSerial:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_68 * MODIN5_0
            + MODIN5_1
        );
        Output = \debugSerial:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\debugSerial:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \debugSerial:Net_9\ ,
        cs_addr_2 => \debugSerial:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \debugSerial:BUART:rx_state_0\ ,
        cs_addr_0 => \debugSerial:BUART:rx_bitclk_enable\ ,
        route_si => \debugSerial:BUART:rx_postpoll\ ,
        f0_load => \debugSerial:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \debugSerial:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \debugSerial:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=11, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\debugSerial:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\
        );
        Output = \debugSerial:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\debugSerial:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_bitclk_enable\ * 
              \debugSerial:BUART:rx_state_3\ * \debugSerial:BUART:rx_state_2\
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              \debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              \debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \debugSerial:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\debugSerial:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\debugSerial:BUART:rx_count_2\ * 
              !\debugSerial:BUART:rx_count_1\ * 
              !\debugSerial:BUART:rx_count_0\
        );
        Output = \debugSerial:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\debugSerial:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_state_3\ * \debugSerial:BUART:rx_state_2\
        );
        Output = \debugSerial:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\debugSerial:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_68
        );
        Output = \debugSerial:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\debugSerial:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_68 * !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_bitclk_enable\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              \debugSerial:BUART:rx_state_2\ * !MODIN5_1
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              !\debugSerial:BUART:rx_state_0\ * 
              \debugSerial:BUART:rx_bitclk_enable\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              \debugSerial:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              \debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\debugSerial:BUART:tx_ctrl_mark_last\ * 
              \debugSerial:BUART:rx_state_0\ * 
              !\debugSerial:BUART:rx_state_3\ * 
              !\debugSerial:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \debugSerial:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

count7cell: Name =\debugSerial:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \debugSerial:Net_9\ ,
        load => \debugSerial:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \debugSerial:BUART:rx_count_2\ ,
        count_1 => \debugSerial:BUART:rx_count_1\ ,
        count_0 => \debugSerial:BUART:rx_count_0\ ,
        tc => \debugSerial:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_68 * !\debugSerial:BUART:rx_count_2\ * 
              !\debugSerial:BUART:rx_count_1\ * MODIN5_1
            + Net_68 * !\debugSerial:BUART:rx_count_2\ * 
              !\debugSerial:BUART:rx_count_1\ * !MODIN5_1 * MODIN5_0
            + !\debugSerial:BUART:rx_count_2\ * 
              !\debugSerial:BUART:rx_count_1\ * MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_68 * !\debugSerial:BUART:rx_count_2\ * 
              !\debugSerial:BUART:rx_count_1\ * MODIN5_0
            + Net_68 * !\debugSerial:BUART:rx_count_2\ * 
              !\debugSerial:BUART:rx_count_1\ * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\debugSerial:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_0\ * 
              \debugSerial:BUART:tx_bitclk_enable_pre\ * 
              \debugSerial:BUART:tx_state_2\
            + \debugSerial:BUART:tx_state_1\ * \debugSerial:BUART:tx_state_0\ * 
              \debugSerial:BUART:tx_bitclk_enable_pre\ * 
              \debugSerial:BUART:tx_state_2\
            + \debugSerial:BUART:tx_state_1\ * \debugSerial:BUART:tx_state_0\ * 
              !\debugSerial:BUART:tx_state_2\ * \debugSerial:BUART:tx_bitclk\
            + \debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_2\ * 
              \debugSerial:BUART:tx_counter_dp\ * 
              \debugSerial:BUART:tx_bitclk\
        );
        Output = \debugSerial:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\xbeeSerial:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \xbeeSerial:Net_9\ ,
        cs_addr_2 => \xbeeSerial:BUART:tx_state_1\ ,
        cs_addr_1 => \xbeeSerial:BUART:tx_state_0\ ,
        cs_addr_0 => \xbeeSerial:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \xbeeSerial:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \xbeeSerial:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \xbeeSerial:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\debugSerial:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_0\ * 
              \debugSerial:BUART:tx_bitclk_enable_pre\ * 
              !\debugSerial:BUART:tx_fifo_empty\
            + !\debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_0\ * 
              !\debugSerial:BUART:tx_fifo_empty\ * 
              !\debugSerial:BUART:tx_state_2\
            + \debugSerial:BUART:tx_state_1\ * \debugSerial:BUART:tx_state_0\ * 
              \debugSerial:BUART:tx_bitclk_enable_pre\ * 
              \debugSerial:BUART:tx_fifo_empty\ * 
              \debugSerial:BUART:tx_state_2\
            + \debugSerial:BUART:tx_state_0\ * 
              !\debugSerial:BUART:tx_state_2\ * \debugSerial:BUART:tx_bitclk\
        );
        Output = \debugSerial:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\gpsSerial:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_0\ * 
              \gpsSerial:BUART:tx_bitclk_enable_pre\
            + !\gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_0\ * 
              !\gpsSerial:BUART:tx_state_2\
        );
        Output = \gpsSerial:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \gpsSerial:Net_9\ ,
        cs_addr_0 => \gpsSerial:BUART:counter_load_not\ ,
        ce0_reg => \gpsSerial:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \gpsSerial:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\gpsSerial:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \gpsSerial:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\gpsSerial:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\gpsSerial:BUART:tx_fifo_notfull\
        );
        Output = \gpsSerial:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\gpsSerial:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_0\ * 
              \gpsSerial:BUART:tx_bitclk_enable_pre\ * 
              \gpsSerial:BUART:tx_fifo_empty\ * \gpsSerial:BUART:tx_state_2\
        );
        Output = \gpsSerial:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\gpsSerial:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_0\ * 
              \gpsSerial:BUART:tx_bitclk_enable_pre\ * 
              !\gpsSerial:BUART:tx_fifo_empty\
            + !\gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_0\ * 
              !\gpsSerial:BUART:tx_fifo_empty\ * 
              !\gpsSerial:BUART:tx_state_2\
            + \gpsSerial:BUART:tx_state_1\ * \gpsSerial:BUART:tx_state_0\ * 
              \gpsSerial:BUART:tx_bitclk_enable_pre\ * 
              \gpsSerial:BUART:tx_fifo_empty\ * \gpsSerial:BUART:tx_state_2\
            + \gpsSerial:BUART:tx_state_0\ * !\gpsSerial:BUART:tx_state_2\ * 
              \gpsSerial:BUART:tx_bitclk\
        );
        Output = \gpsSerial:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\gpsSerial:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \gpsSerial:Net_9\ ,
        cs_addr_2 => \gpsSerial:BUART:tx_state_1\ ,
        cs_addr_1 => \gpsSerial:BUART:tx_state_0\ ,
        cs_addr_0 => \gpsSerial:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \gpsSerial:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \gpsSerial:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \gpsSerial:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\gpsSerial:BUART:sTX:TxSts\
    PORT MAP (
        clock => \gpsSerial:Net_9\ ,
        status_3 => \gpsSerial:BUART:tx_fifo_notfull\ ,
        status_2 => \gpsSerial:BUART:tx_status_2\ ,
        status_1 => \gpsSerial:BUART:tx_fifo_empty\ ,
        status_0 => \gpsSerial:BUART:tx_status_0\ ,
        interrupt => Net_56 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\debugSerial:BUART:txn\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\debugSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \debugSerial:BUART:txn\ * \debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_bitclk\
            + \debugSerial:BUART:txn\ * \debugSerial:BUART:tx_state_2\
            + !\debugSerial:BUART:tx_state_1\ * 
              \debugSerial:BUART:tx_state_0\ * 
              !\debugSerial:BUART:tx_shift_out\ * 
              !\debugSerial:BUART:tx_state_2\
            + !\debugSerial:BUART:tx_state_1\ * 
              \debugSerial:BUART:tx_state_0\ * 
              !\debugSerial:BUART:tx_state_2\ * 
              !\debugSerial:BUART:tx_bitclk\
            + \debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_0\ * 
              !\debugSerial:BUART:tx_shift_out\ * 
              !\debugSerial:BUART:tx_state_2\ * 
              !\debugSerial:BUART:tx_counter_dp\ * 
              \debugSerial:BUART:tx_bitclk\
        );
        Output = \debugSerial:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_63, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\debugSerial:BUART:txn\
        );
        Output = Net_63 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\debugSerial:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \debugSerial:Net_9\ ,
        cs_addr_2 => \debugSerial:BUART:tx_state_1\ ,
        cs_addr_1 => \debugSerial:BUART:tx_state_0\ ,
        cs_addr_0 => \debugSerial:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \debugSerial:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \debugSerial:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \debugSerial:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\gpsSerial:BUART:sRX:RxSts\
    PORT MAP (
        clock => \gpsSerial:Net_9\ ,
        status_5 => \gpsSerial:BUART:rx_status_5\ ,
        status_4 => \gpsSerial:BUART:rx_status_4\ ,
        status_3 => \gpsSerial:BUART:rx_status_3\ ,
        interrupt => Net_57 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\xbeeSerial:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_0\ * 
              \xbeeSerial:BUART:tx_bitclk_enable_pre\ * 
              \xbeeSerial:BUART:tx_state_2\
            + \xbeeSerial:BUART:tx_state_1\ * \xbeeSerial:BUART:tx_state_0\ * 
              \xbeeSerial:BUART:tx_bitclk_enable_pre\ * 
              \xbeeSerial:BUART:tx_state_2\
            + \xbeeSerial:BUART:tx_state_1\ * \xbeeSerial:BUART:tx_state_0\ * 
              !\xbeeSerial:BUART:tx_state_2\ * \xbeeSerial:BUART:tx_bitclk\
            + \xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_2\ * 
              \xbeeSerial:BUART:tx_counter_dp\ * \xbeeSerial:BUART:tx_bitclk\
        );
        Output = \xbeeSerial:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\debugSerial:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\debugSerial:BUART:tx_state_1\ * 
              !\debugSerial:BUART:tx_state_0\ * 
              \debugSerial:BUART:tx_bitclk_enable_pre\ * 
              \debugSerial:BUART:tx_fifo_empty\ * 
              \debugSerial:BUART:tx_state_2\
        );
        Output = \debugSerial:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\xbeeSerial:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\xbeeSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \xbeeSerial:BUART:tx_state_1\ * \xbeeSerial:BUART:tx_state_0\ * 
              \xbeeSerial:BUART:tx_bitclk_enable_pre\ * 
              \xbeeSerial:BUART:tx_state_2\
            + \xbeeSerial:BUART:tx_state_1\ * !\xbeeSerial:BUART:tx_state_2\ * 
              \xbeeSerial:BUART:tx_counter_dp\ * \xbeeSerial:BUART:tx_bitclk\
            + \xbeeSerial:BUART:tx_state_0\ * !\xbeeSerial:BUART:tx_state_2\ * 
              \xbeeSerial:BUART:tx_bitclk\
        );
        Output = \xbeeSerial:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\gpsSerial:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \gpsSerial:BUART:txn\ * \gpsSerial:BUART:tx_state_1\ * 
              !\gpsSerial:BUART:tx_bitclk\
            + \gpsSerial:BUART:txn\ * \gpsSerial:BUART:tx_state_2\
            + !\gpsSerial:BUART:tx_state_1\ * \gpsSerial:BUART:tx_state_0\ * 
              !\gpsSerial:BUART:tx_shift_out\ * !\gpsSerial:BUART:tx_state_2\
            + !\gpsSerial:BUART:tx_state_1\ * \gpsSerial:BUART:tx_state_0\ * 
              !\gpsSerial:BUART:tx_state_2\ * !\gpsSerial:BUART:tx_bitclk\
            + \gpsSerial:BUART:tx_state_1\ * !\gpsSerial:BUART:tx_state_0\ * 
              !\gpsSerial:BUART:tx_shift_out\ * !\gpsSerial:BUART:tx_state_2\ * 
              !\gpsSerial:BUART:tx_counter_dp\ * \gpsSerial:BUART:tx_bitclk\
        );
        Output = \gpsSerial:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\gpsSerial:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * 
              \gpsSerial:BUART:rx_bitclk_enable\ * 
              \gpsSerial:BUART:rx_state_3\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * 
              \gpsSerial:BUART:rx_bitclk_enable\ * 
              \gpsSerial:BUART:rx_state_2\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !Net_44 * 
              \gpsSerial:BUART:rx_last\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              \gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !\gpsSerial:BUART:rx_count_6\ * 
              !\gpsSerial:BUART:rx_count_5\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              \gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !\gpsSerial:BUART:rx_count_6\ * 
              !\gpsSerial:BUART:rx_count_4\
        );
        Output = \gpsSerial:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\gpsSerial:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_44
        );
        Output = \gpsSerial:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\gpsSerial:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * 
              \gpsSerial:BUART:rx_bitclk_enable\ * 
              \gpsSerial:BUART:rx_state_3\ * \gpsSerial:BUART:rx_state_2\ * 
              !\gpsSerial:BUART:pollcount_1\ * !Net_44
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * 
              \gpsSerial:BUART:rx_bitclk_enable\ * 
              \gpsSerial:BUART:rx_state_3\ * \gpsSerial:BUART:rx_state_2\ * 
              !\gpsSerial:BUART:pollcount_1\ * !\gpsSerial:BUART:pollcount_0\
        );
        Output = \gpsSerial:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\gpsSerial:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\
        );
        Output = \gpsSerial:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_39, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\gpsSerial:BUART:txn\
        );
        Output = Net_39 (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\gpsSerial:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \gpsSerial:Net_9\ ,
        load => \gpsSerial:BUART:rx_counter_load\ ,
        count_6 => \gpsSerial:BUART:rx_count_6\ ,
        count_5 => \gpsSerial:BUART:rx_count_5\ ,
        count_4 => \gpsSerial:BUART:rx_count_4\ ,
        count_3 => \gpsSerial:BUART:rx_count_3\ ,
        count_2 => \gpsSerial:BUART:rx_count_2\ ,
        count_1 => \gpsSerial:BUART:rx_count_1\ ,
        count_0 => \gpsSerial:BUART:rx_count_0\ ,
        tc => \gpsSerial:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\gpsSerial:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * 
              \gpsSerial:BUART:rx_bitclk_enable\ * 
              !\gpsSerial:BUART:rx_state_3\ * \gpsSerial:BUART:rx_state_2\ * 
              !\gpsSerial:BUART:pollcount_1\ * !Net_44
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * 
              \gpsSerial:BUART:rx_bitclk_enable\ * 
              !\gpsSerial:BUART:rx_state_3\ * \gpsSerial:BUART:rx_state_2\ * 
              !\gpsSerial:BUART:pollcount_1\ * !\gpsSerial:BUART:pollcount_0\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              \gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !\gpsSerial:BUART:rx_count_6\ * 
              !\gpsSerial:BUART:rx_count_5\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              \gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !\gpsSerial:BUART:rx_count_6\ * 
              !\gpsSerial:BUART:rx_count_4\
        );
        Output = \gpsSerial:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\gpsSerial:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * 
              \gpsSerial:BUART:rx_bitclk_enable\ * 
              \gpsSerial:BUART:rx_state_3\ * !\gpsSerial:BUART:rx_state_2\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              \gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !\gpsSerial:BUART:rx_count_6\ * 
              !\gpsSerial:BUART:rx_count_5\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              \gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !\gpsSerial:BUART:rx_count_6\ * 
              !\gpsSerial:BUART:rx_count_4\
        );
        Output = \gpsSerial:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\debugSerial:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\debugSerial:BUART:tx_fifo_notfull\
        );
        Output = \debugSerial:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\gpsSerial:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              !\gpsSerial:BUART:rx_state_0\ * 
              \gpsSerial:BUART:rx_bitclk_enable\ * 
              \gpsSerial:BUART:rx_state_3\ * \gpsSerial:BUART:rx_state_2\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              \gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !\gpsSerial:BUART:rx_count_6\ * 
              !\gpsSerial:BUART:rx_count_5\
            + !\gpsSerial:BUART:tx_ctrl_mark_last\ * 
              \gpsSerial:BUART:rx_state_0\ * !\gpsSerial:BUART:rx_state_3\ * 
              !\gpsSerial:BUART:rx_state_2\ * !\gpsSerial:BUART:rx_count_6\ * 
              !\gpsSerial:BUART:rx_count_4\
        );
        Output = \gpsSerial:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\gpsSerial:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\gpsSerial:BUART:rx_count_2\ * !\gpsSerial:BUART:rx_count_1\ * 
              !Net_44 * \gpsSerial:BUART:pollcount_0\
            + !\gpsSerial:BUART:rx_count_2\ * !\gpsSerial:BUART:rx_count_1\ * 
              Net_44 * !\gpsSerial:BUART:pollcount_0\
        );
        Output = \gpsSerial:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\debugSerial:BUART:sTX:TxSts\
    PORT MAP (
        clock => \debugSerial:Net_9\ ,
        status_3 => \debugSerial:BUART:tx_fifo_notfull\ ,
        status_2 => \debugSerial:BUART:tx_status_2\ ,
        status_1 => \debugSerial:BUART:tx_fifo_empty\ ,
        status_0 => \debugSerial:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\gpsSerial:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\gpsSerial:BUART:rx_count_2\ * !\gpsSerial:BUART:rx_count_1\ * 
              !\gpsSerial:BUART:rx_count_0\
        );
        Output = \gpsSerial:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\gpsSerial:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\gpsSerial:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\gpsSerial:BUART:rx_count_2\ * !\gpsSerial:BUART:rx_count_1\ * 
              !\gpsSerial:BUART:pollcount_1\ * Net_44 * 
              \gpsSerial:BUART:pollcount_0\
            + !\gpsSerial:BUART:rx_count_2\ * !\gpsSerial:BUART:rx_count_1\ * 
              \gpsSerial:BUART:pollcount_1\ * !Net_44
            + !\gpsSerial:BUART:rx_count_2\ * !\gpsSerial:BUART:rx_count_1\ * 
              \gpsSerial:BUART:pollcount_1\ * !\gpsSerial:BUART:pollcount_0\
        );
        Output = \gpsSerial:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\gpsSerial:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \gpsSerial:BUART:pollcount_1\
            + Net_44 * \gpsSerial:BUART:pollcount_0\
        );
        Output = \gpsSerial:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\gpsSerial:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \gpsSerial:BUART:rx_load_fifo\ * \gpsSerial:BUART:rx_fifofull\
        );
        Output = \gpsSerial:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\gpsSerial:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \gpsSerial:Net_9\ ,
        cs_addr_2 => \gpsSerial:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \gpsSerial:BUART:rx_state_0\ ,
        cs_addr_0 => \gpsSerial:BUART:rx_bitclk_enable\ ,
        route_si => \gpsSerial:BUART:rx_postpoll\ ,
        f0_load => \gpsSerial:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \gpsSerial:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \gpsSerial:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\gpsSerial:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_57 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\gpsSerial:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_56 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =deltTime
        PORT MAP (
            interrupt => Net_113 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = to_gps_rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => to_gps_rx(0)__PA ,
        pin_input => Net_39 ,
        pad => to_gps_rx(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = to_gps_tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => to_gps_tx(0)__PA ,
        fb => Net_44 ,
        pad => to_gps_tx(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = right_arm_led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => right_arm_led(0)__PA ,
        annotation => Net_87 ,
        pad => right_arm_led(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = left_arm_led(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => left_arm_led(0)__PA ,
        annotation => Net_88 ,
        pad => left_arm_led(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        pin_input => \I2C:Net_643_0\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        pin_input => \I2C:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = accel_mag_rst(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => accel_mag_rst(0)__PA ,
        pad => accel_mag_rst(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = to_xbee_tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => to_xbee_tx(0)__PA ,
        fb => Net_18 ,
        pad => to_xbee_tx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = to_xbee_rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => to_xbee_rx(0)__PA ,
        pin_input => Net_13 ,
        pad => to_xbee_rx(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = to_debug_tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => to_debug_tx(0)__PA ,
        fb => Net_68 ,
        pad => to_debug_tx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = to_debug_rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => to_debug_rx(0)__PA ,
        pin_input => Net_63 ,
        pad => to_debug_rx(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \xbeeSerial:Net_9\ ,
            dclk_0 => \xbeeSerial:Net_9_local\ ,
            dclk_glb_1 => \debugSerial:Net_9\ ,
            dclk_1 => \debugSerial:Net_9_local\ ,
            dclk_glb_2 => \gpsSerial:Net_9\ ,
            dclk_2 => \gpsSerial:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
   0 |   2 |     * |      NONE |         CMOS_OUT |     to_gps_rx(0) | In(Net_39)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |     to_gps_tx(0) | FB(Net_44)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
   2 |   6 |     * |      NONE |         CMOS_OUT | right_arm_led(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |  left_arm_led(0) | 
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |           SCL(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |           SDA(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   2 |     * |      NONE |      RES_PULL_UP | accel_mag_rst(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |    to_xbee_tx(0) | FB(Net_18)
     |   7 |     * |      NONE |         CMOS_OUT |    to_xbee_rx(0) | In(Net_13)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
  15 |   0 |     * |      NONE |     HI_Z_DIGITAL |   to_debug_tx(0) | FB(Net_68)
     |   1 |     * |      NONE |         CMOS_OUT |   to_debug_rx(0) | In(Net_63)
-----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.074ms
Digital Placement phase: Elapsed time ==> 2s.154ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "All_sensor_testv2_r.vh2" --pcf-path "All_sensor_testv2.pco" --des-name "All_sensor_testv2" --dsf-path "All_sensor_testv2.dsf" --sdc-path "All_sensor_testv2.sdc" --lib-path "All_sensor_testv2_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.612ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.179ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in All_sensor_testv2_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.559ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.224ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.378ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.379ms
API generation phase: Elapsed time ==> 1s.217ms
Dependency generation phase: Elapsed time ==> 0s.012ms
Cleanup phase: Elapsed time ==> 0s.001ms
