<stg><name>rgb2yuv</name>


<trans_list>

<trans id="116" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="9" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %in_height_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)

]]></Node>
<StgValue><ssdm name="in_height_read_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %in_width_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)

]]></Node>
<StgValue><ssdm name="in_width_read_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %x_0 = phi i16 [ 0, %0 ], [ %x, %RGB2YUV_LOOP_X_end ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln45 = icmp eq i16 %x_0, %in_width_read_2

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %x = add i16 %x_0, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln45, label %3, label %RGB2YUV_LOOP_X_begin

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
RGB2YUV_LOOP_X_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
RGB2YUV_LOOP_X_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
RGB2YUV_LOOP_X_begin:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1920, i32 1060, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln46"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="16">
<![CDATA[
RGB2YUV_LOOP_X_begin:3  %trunc_ln50 = trunc i16 %x_0 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="23" op_0_bw="23" op_1_bw="13" op_2_bw="10">
<![CDATA[
RGB2YUV_LOOP_X_begin:4  %zext_ln50_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %trunc_ln50, i10 0)

]]></Node>
<StgValue><ssdm name="zext_ln50_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="15" op_0_bw="16">
<![CDATA[
RGB2YUV_LOOP_X_begin:5  %trunc_ln50_1 = trunc i16 %x_0 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln50_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="23" op_0_bw="23" op_1_bw="15" op_2_bw="8">
<![CDATA[
RGB2YUV_LOOP_X_begin:6  %zext_ln50_2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %trunc_ln50_1, i8 0)

]]></Node>
<StgValue><ssdm name="zext_ln50_2_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
RGB2YUV_LOOP_X_begin:7  %add_ln50 = add i23 %zext_ln50_cast, %zext_ln50_2_cast

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
RGB2YUV_LOOP_X_begin:8  br label %2

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
:0  %mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_2, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
:1  %mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_2, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32">
<![CDATA[
:2  ret { i16, i16 } %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln61"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %y_0 = phi i16 [ 0, %RGB2YUV_LOOP_X_begin ], [ %y, %RGB2YUV_LOOP_Y ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %icmp_ln48 = icmp eq i16 %y_0, %in_height_read_2

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %y = add i16 %y_0, 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln48, label %RGB2YUV_LOOP_X_end, label %RGB2YUV_LOOP_Y

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="23" op_0_bw="16">
<![CDATA[
RGB2YUV_LOOP_Y:3  %zext_ln50 = zext i16 %y_0 to i23

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
RGB2YUV_LOOP_Y:4  %add_ln50_1 = add i23 %zext_ln50, %add_ln50

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="23">
<![CDATA[
RGB2YUV_LOOP_Y:5  %zext_ln50_1 = zext i23 %add_ln50_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="22" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
RGB2YUV_LOOP_Y:6  %in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="in_channels_ch1_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="22" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
RGB2YUV_LOOP_Y:7  %in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="in_channels_ch2_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="22" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
RGB2YUV_LOOP_Y:8  %in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="in_channels_ch3_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:12  %R = load i8* %in_channels_ch1_addr, align 1

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:13  %G = load i8* %in_channels_ch2_addr, align 1

]]></Node>
<StgValue><ssdm name="G"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:14  %B = load i8* %in_channels_ch3_addr, align 1

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
RGB2YUV_LOOP_X_end:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
RGB2YUV_LOOP_X_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:12  %R = load i8* %in_channels_ch1_addr, align 1

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:13  %G = load i8* %in_channels_ch2_addr, align 1

]]></Node>
<StgValue><ssdm name="G"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:14  %B = load i8* %in_channels_ch3_addr, align 1

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:12  %R = load i8* %in_channels_ch1_addr, align 1

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:13  %G = load i8* %in_channels_ch2_addr, align 1

]]></Node>
<StgValue><ssdm name="G"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:14  %B = load i8* %in_channels_ch3_addr, align 1

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:12  %R = load i8* %in_channels_ch1_addr, align 1

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:13  %G = load i8* %in_channels_ch2_addr, align 1

]]></Node>
<StgValue><ssdm name="G"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:14  %B = load i8* %in_channels_ch3_addr, align 1

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="8">
<![CDATA[
RGB2YUV_LOOP_Y:15  %zext_ln53 = zext i8 %R to i16

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
RGB2YUV_LOOP_Y:51  %mul_ln55 = mul i16 %zext_ln53, 122

]]></Node>
<StgValue><ssdm name="mul_ln55"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="8">
<![CDATA[
RGB2YUV_LOOP_Y:16  %zext_ln53_1 = zext i8 %R to i15

]]></Node>
<StgValue><ssdm name="zext_ln53_1"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
RGB2YUV_LOOP_Y:17  %shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %R, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="14">
<![CDATA[
RGB2YUV_LOOP_Y:18  %zext_ln53_2 = zext i14 %shl_ln to i15

]]></Node>
<StgValue><ssdm name="zext_ln53_2"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
RGB2YUV_LOOP_Y:19  %shl_ln53_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %R, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln53_1"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="9">
<![CDATA[
RGB2YUV_LOOP_Y:20  %zext_ln53_3 = zext i9 %shl_ln53_1 to i15

]]></Node>
<StgValue><ssdm name="zext_ln53_3"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="8">
<![CDATA[
RGB2YUV_LOOP_Y:21  %zext_ln53_4 = zext i8 %G to i16

]]></Node>
<StgValue><ssdm name="zext_ln53_4"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="8">
<![CDATA[
RGB2YUV_LOOP_Y:22  %zext_ln53_5 = zext i8 %G to i9

]]></Node>
<StgValue><ssdm name="zext_ln53_5"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
RGB2YUV_LOOP_Y:23  %shl_ln53_2 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %G, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln53_2"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="15">
<![CDATA[
RGB2YUV_LOOP_Y:24  %zext_ln53_6 = zext i15 %shl_ln53_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln53_6"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="8">
<![CDATA[
RGB2YUV_LOOP_Y:25  %zext_ln53_7 = zext i8 %B to i13

]]></Node>
<StgValue><ssdm name="zext_ln53_7"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
RGB2YUV_LOOP_Y:26  %mul_ln53 = mul i13 %zext_ln53_7, 25

]]></Node>
<StgValue><ssdm name="mul_ln53"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
RGB2YUV_LOOP_Y:27  %add_ln53 = add i15 %zext_ln53_3, %zext_ln53_2

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="15">
<![CDATA[
RGB2YUV_LOOP_Y:28  %zext_ln53_8 = zext i15 %add_ln53 to i16

]]></Node>
<StgValue><ssdm name="zext_ln53_8"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
RGB2YUV_LOOP_Y:29  %add_ln53_1 = add i16 %zext_ln53_8, %zext_ln53_6

]]></Node>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
RGB2YUV_LOOP_Y:30  %add_ln53_3 = add i9 %zext_ln53_5, 128

]]></Node>
<StgValue><ssdm name="add_ln53_3"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="9">
<![CDATA[
RGB2YUV_LOOP_Y:31  %zext_ln53_9 = zext i9 %add_ln53_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln53_9"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
RGB2YUV_LOOP_Y:32  %add_ln53_4 = add i13 %zext_ln53_9, %mul_ln53

]]></Node>
<StgValue><ssdm name="add_ln53_4"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="13">
<![CDATA[
RGB2YUV_LOOP_Y:33  %zext_ln53_10 = zext i13 %add_ln53_4 to i16

]]></Node>
<StgValue><ssdm name="zext_ln53_10"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
RGB2YUV_LOOP_Y:34  %add_ln53_2 = add i16 %zext_ln53_10, %add_ln53_1

]]></Node>
<StgValue><ssdm name="add_ln53_2"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
RGB2YUV_LOOP_Y:35  %trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %add_ln53_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
RGB2YUV_LOOP_Y:37  %mul_ln54 = mul i15 %zext_ln53_1, -38

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="15">
<![CDATA[
RGB2YUV_LOOP_Y:38  %sext_ln54 = sext i15 %mul_ln54 to i16

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
RGB2YUV_LOOP_Y:39  %mul_ln54_1 = mul i16 %zext_ln53_4, -74

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
RGB2YUV_LOOP_Y:40  %shl_ln1 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %B, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="15">
<![CDATA[
RGB2YUV_LOOP_Y:41  %zext_ln54 = zext i15 %shl_ln1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
RGB2YUV_LOOP_Y:42  %shl_ln54_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %B, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln54_1"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="12">
<![CDATA[
RGB2YUV_LOOP_Y:43  %zext_ln54_1 = zext i12 %shl_ln54_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="12">
<![CDATA[
RGB2YUV_LOOP_Y:44  %zext_ln54_2 = zext i12 %shl_ln54_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
RGB2YUV_LOOP_Y:45  %sub_ln54 = sub i16 %zext_ln54, %zext_ln54_2

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
RGB2YUV_LOOP_Y:46  %add_ln54 = add i16 %sext_ln54, %mul_ln54_1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
RGB2YUV_LOOP_Y:52  %mul_ln55_1 = mul i16 %zext_ln53_4, -94

]]></Node>
<StgValue><ssdm name="mul_ln55_1"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
RGB2YUV_LOOP_Y:53  %sub_ln55 = sub i13 0, %zext_ln54_1

]]></Node>
<StgValue><ssdm name="sub_ln55"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="13">
<![CDATA[
RGB2YUV_LOOP_Y:54  %sext_ln55 = sext i13 %sub_ln55 to i14

]]></Node>
<StgValue><ssdm name="sext_ln55"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
RGB2YUV_LOOP_Y:55  %shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %B, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="9">
<![CDATA[
RGB2YUV_LOOP_Y:56  %zext_ln55 = zext i9 %shl_ln2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
RGB2YUV_LOOP_Y:57  %sub_ln55_1 = sub i14 %sext_ln55, %zext_ln55

]]></Node>
<StgValue><ssdm name="sub_ln55_1"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
RGB2YUV_LOOP_Y:58  %add_ln55 = add i16 %mul_ln55, %mul_ln55_1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
RGB2YUV_LOOP_Y:59  %add_ln55_1 = add i14 %sub_ln55_1, 128

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="14">
<![CDATA[
RGB2YUV_LOOP_Y:60  %sext_ln55_1 = sext i14 %add_ln55_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln55_1"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
RGB2YUV_LOOP_Y:61  %add_ln55_2 = add i16 %sext_ln55_1, %add_ln55

]]></Node>
<StgValue><ssdm name="add_ln55_2"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
RGB2YUV_LOOP_Y:62  %trunc_ln6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %add_ln55_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="22" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
RGB2YUV_LOOP_Y:9  %out_channels_ch1_add = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="out_channels_ch1_add"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="22" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
RGB2YUV_LOOP_Y:10  %out_channels_ch2_add = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="out_channels_ch2_add"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="22" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
RGB2YUV_LOOP_Y:11  %out_channels_ch3_add = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="out_channels_ch3_add"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
RGB2YUV_LOOP_Y:36  %Y = add i8 %trunc_ln, 16

]]></Node>
<StgValue><ssdm name="Y"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
RGB2YUV_LOOP_Y:47  %add_ln54_1 = add i16 %sub_ln54, 128

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
RGB2YUV_LOOP_Y:48  %add_ln54_2 = add i16 %add_ln54_1, %add_ln54

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
RGB2YUV_LOOP_Y:49  %trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %add_ln54_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
RGB2YUV_LOOP_Y:50  %U = xor i8 %trunc_ln5, -128

]]></Node>
<StgValue><ssdm name="U"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
RGB2YUV_LOOP_Y:63  %V = xor i8 %trunc_ln6, -128

]]></Node>
<StgValue><ssdm name="V"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:64  store i8 %Y, i8* %out_channels_ch1_add, align 1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:65  store i8 %U, i8* %out_channels_ch2_add, align 1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:66  store i8 %V, i8* %out_channels_ch3_add, align 1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
RGB2YUV_LOOP_Y:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
RGB2YUV_LOOP_Y:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
RGB2YUV_LOOP_Y:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1280, i32 740, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln49"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:64  store i8 %Y, i8* %out_channels_ch1_add, align 1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:65  store i8 %U, i8* %out_channels_ch2_add, align 1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="22">
<![CDATA[
RGB2YUV_LOOP_Y:66  store i8 %V, i8* %out_channels_ch3_add, align 1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
RGB2YUV_LOOP_Y:67  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
RGB2YUV_LOOP_Y:68  br label %2

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
