## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2018.2
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_seidel_2d_ap_ddiv_57_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_seidel_2d_ap_ddiv_57_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_seidel_2d_ap_ddiv_57_no_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_seidel_2d_ap_dadd_12_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_seidel_2d_ap_dadd_12_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_seidel_2d_ap_dadd_12_no_dsp_64'...
[Fri Aug 31 22:05:11 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 22:05:11 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log kernel_seidel_2d.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_seidel_2d.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_seidel_2d.tcl -notrace
Command: synth_design -top kernel_seidel_2d -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1737 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.809 ; gain = 82.895 ; free physical = 2339 ; free virtual = 9537
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:293]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:296]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:299]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:301]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:303]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:307]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:309]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:311]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:313]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:317]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:321]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:325]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:330]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:334]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:342]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:347]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:355]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:358]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:363]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:367]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:369]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:372]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:374]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:379]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:381]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:386]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:392]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:395]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:399]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:401]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:403]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:405]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:407]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:411]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:417]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:428]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:430]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:432]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:434]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:436]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:438]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:440]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:442]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:444]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:446]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:448]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:450]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:452]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:454]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:456]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:458]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:460]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:464]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:466]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:468]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:470]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:472]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:474]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:476]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:478]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:480]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_bkb.vhd:11' bound to instance 'kernel_seidel_2d_bkb_U1' of component 'kernel_seidel_2d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:546]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_bkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_ap_dadd_12_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_dadd_12_no_dsp_64/synth/kernel_seidel_2d_ap_dadd_12_no_dsp_64.vhd:59' bound to instance 'kernel_seidel_2d_ap_dadd_12_no_dsp_64_u' of component 'kernel_seidel_2d_ap_dadd_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_bkb.vhd:59]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_ap_dadd_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_dadd_12_no_dsp_64/synth/kernel_seidel_2d_ap_dadd_12_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 12 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_ddiv_57_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_dadd_12_no_dsp_64/synth/kernel_seidel_2d_ap_dadd_12_no_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_ap_dadd_12_no_dsp_64' (26#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_dadd_12_no_dsp_64/synth/kernel_seidel_2d_ap_dadd_12_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_bkb' (27#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_bkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_cud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_cud.vhd:11' bound to instance 'kernel_seidel_2d_cud_U2' of component 'kernel_seidel_2d_cud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:561]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_cud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_cud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_ap_ddiv_57_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_ddiv_57_no_dsp_64/synth/kernel_seidel_2d_ap_ddiv_57_no_dsp_64.vhd:59' bound to instance 'kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u' of component 'kernel_seidel_2d_ap_ddiv_57_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_cud.vhd:59]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_ap_ddiv_57_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_ddiv_57_no_dsp_64/synth/kernel_seidel_2d_ap_ddiv_57_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 57 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_ddiv_57_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_ddiv_57_no_dsp_64/synth/kernel_seidel_2d_ap_ddiv_57_no_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_ap_ddiv_57_no_dsp_64' (33#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_ap_ddiv_57_no_dsp_64/synth/kernel_seidel_2d_ap_ddiv_57_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_cud' (34#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_cud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_dEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:52' bound to instance 'kernel_seidel_2d_dEe_U3' of component 'kernel_seidel_2d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:576]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_dEe_DSP48_0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:6' bound to instance 'kernel_seidel_2d_dEe_DSP48_0_U' of component 'kernel_seidel_2d_dEe_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:82]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_dEe_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_dEe_DSP48_0' (35#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_dEe' (36#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_dEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:52' bound to instance 'kernel_seidel_2d_dEe_U4' of component 'kernel_seidel_2d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:591]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_dEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:52' bound to instance 'kernel_seidel_2d_dEe_U5' of component 'kernel_seidel_2d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:606]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d' (37#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:33]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized79 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port B[10]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized136 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized136 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized136 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized132 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized132 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized132 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized132 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized132 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized134 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized134 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized134 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized69 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized103 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized130 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized130 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized130 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized130 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized130 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized128 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized128 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized128 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized124 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized124 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized124 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized122 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized122 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized122 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized120 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized120 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized120 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized118 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized118 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized118 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized116 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized116 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized116 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1418.059 ; gain = 208.145 ; free physical = 2323 ; free virtual = 9524
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1418.059 ; gain = 208.145 ; free physical = 2333 ; free virtual = 9533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1418.059 ; gain = 208.145 ; free physical = 2333 ; free virtual = 9533
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6413 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.xdc]
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  FDE => FDRE: 34 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1794.512 ; gain = 6.000 ; free physical = 1958 ; free virtual = 9155
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1794.512 ; gain = 584.598 ; free physical = 2123 ; free virtual = 9319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1794.512 ; gain = 584.598 ; free physical = 2123 ; free virtual = 9319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1794.512 ; gain = 584.598 ; free physical = 2125 ; free virtual = 9321
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:37]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_174_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_214_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_174_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_214_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1794.512 ; gain = 584.598 ; free physical = 2118 ; free virtual = 9317
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized14) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized14) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'kernel_seidel_2d_cud_U2/ce_r_reg' into 'kernel_seidel_2d_bkb_U1/ce_r_reg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_cud.vhd:73]
INFO: [Synth 8-4471] merging register 'kernel_seidel_2d_dEe_U4/kernel_seidel_2d_dEe_DSP48_0_U/b_reg_reg[10:0]' into 'kernel_seidel_2d_dEe_U3/kernel_seidel_2d_dEe_DSP48_0_U/b_reg_reg[10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:37]
INFO: [Synth 8-4471] merging register 'kernel_seidel_2d_dEe_U5/kernel_seidel_2d_dEe_DSP48_0_U/b_reg_reg[10:0]' into 'kernel_seidel_2d_dEe_U3/kernel_seidel_2d_dEe_DSP48_0_U/b_reg_reg[10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_cud_U2/ce_r_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_cud.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_dEe_U4/kernel_seidel_2d_dEe_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_dEe_U5/kernel_seidel_2d_dEe_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:37]
INFO: [Synth 8-5546] ROM "exitcond_fu_214_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_186_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_dEe_U3/kernel_seidel_2d_dEe_DSP48_0_U/p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_dEe_U4/kernel_seidel_2d_dEe_DSP48_0_U/p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_dEe_U5/kernel_seidel_2d_dEe_DSP48_0_U/p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_dEe_U3/kernel_seidel_2d_dEe_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_dEe_U4/kernel_seidel_2d_dEe_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_346_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.vhd:701]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_dEe_U3/kernel_seidel_2d_dEe_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_dEe_U5/kernel_seidel_2d_dEe_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d_dEe.vhd:36]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[48] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_seidel_2d_bkb_U1/ce_r_reg )
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/ce_r_reg) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[63]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[62]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[61]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[60]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[59]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[58]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[57]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[56]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[55]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[54]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[53]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[52]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[51]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[50]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[49]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[48]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[47]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[46]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[45]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[44]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[43]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[42]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[41]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[40]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[39]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[38]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[37]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[36]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[35]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[34]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[33]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[32]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[31]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[30]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[29]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[28]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[27]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[26]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[25]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[24]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[23]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[22]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[21]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[20]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[19]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[18]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[17]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[16]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[15]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[14]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[13]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[12]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[11]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[10]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[9]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[8]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[7]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[6]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[5]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[4]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[3]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[2]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[1]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U1/dout_r_reg[0]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[159]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[63]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[62]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[61]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[60]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[59]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[58]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[57]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[56]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[55]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[54]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[53]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[52]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[51]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[50]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[49]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[48]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[47]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[46]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[45]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[44]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[43]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[42]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[41]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[40]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[39]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[38]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[37]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[36]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[35]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[34]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[33]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[32]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[31]) is unused and will be removed from module kernel_seidel_2d.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U2/din1_buf1_reg[30]) is unused and will be removed from module kernel_seidel_2d.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[55]' (FDE) to 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[54]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_bkb_U1/kernel_seidel_2d_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 1794.512 ; gain = 584.598 ; free physical = 2077 ; free virtual = 9281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 1794.512 ; gain = 584.598 ; free physical = 1944 ; free virtual = 9164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:11 . Memory (MB): peak = 1794.512 ; gain = 584.598 ; free physical = 1930 ; free virtual = 9149
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:01:16 . Memory (MB): peak = 1794.512 ; gain = 584.598 ; free physical = 1929 ; free virtual = 9145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1794.512 ; gain = 584.598 ; free physical = 1911 ; free virtual = 9141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:18 . Memory (MB): peak = 1794.512 ; gain = 584.598 ; free physical = 1911 ; free virtual = 9141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:20 . Memory (MB): peak = 1794.512 ; gain = 584.598 ; free physical = 1906 ; free virtual = 9129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:20 . Memory (MB): peak = 1794.512 ; gain = 584.598 ; free physical = 1906 ; free virtual = 9129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:20 . Memory (MB): peak = 1794.512 ; gain = 584.598 ; free physical = 1906 ; free virtual = 9129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:20 . Memory (MB): peak = 1794.512 ; gain = 584.598 ; free physical = 1911 ; free virtual = 9129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    65|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |    14|
|5     |LUT2      |   478|
|6     |LUT3      |  2896|
|7     |LUT4      |   151|
|8     |LUT5      |   251|
|9     |LUT6      |   584|
|10    |MUXCY     |  3198|
|11    |MUXF7     |    10|
|12    |MUXF8     |     5|
|13    |SRL16E    |    61|
|14    |SRLC32E   |    92|
|15    |XORCY     |  3156|
|16    |FDE       |    34|
|17    |FDRE      |  8064|
|18    |FDSE      |     3|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:20 . Memory (MB): peak = 1794.512 ; gain = 584.598 ; free physical = 1911 ; free virtual = 9129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 478 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 1794.512 ; gain = 208.145 ; free physical = 1982 ; free virtual = 9200
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:20 . Memory (MB): peak = 1794.520 ; gain = 584.598 ; free physical = 1982 ; free virtual = 9200
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6471 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 881 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 847 instances
  FDE => FDRE: 34 instances

INFO: [Common 17-83] Releasing license: Synthesis
271 Infos, 223 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:27 . Memory (MB): peak = 1800.512 ; gain = 602.156 ; free physical = 1971 ; free virtual = 9188
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/synth_1/kernel_seidel_2d.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1824.523 ; gain = 24.012 ; free physical = 1967 ; free virtual = 9191
INFO: [runtcl-4] Executing : report_utilization -file kernel_seidel_2d_utilization_synth.rpt -pb kernel_seidel_2d_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1824.523 ; gain = 0.000 ; free physical = 1967 ; free virtual = 9190
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 22:06:53 2018...
[Fri Aug 31 22:06:53 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 1281.871 ; gain = 0.000 ; free physical = 2664 ; free virtual = 9878
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 931 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/kernel_seidel_2d.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1611.215 ; gain = 329.344 ; free physical = 1237 ; free virtual = 8728
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1611.215 ; gain = 0.000 ; free physical = 1233 ; free virtual = 8724
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2105.797 ; gain = 494.582 ; free physical = 851 ; free virtual = 8343
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 22:07:56 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2157.188 ; gain = 51.391 ; free physical = 817 ; free virtual = 8328
[Fri Aug 31 22:07:56 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log kernel_seidel_2d.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source kernel_seidel_2d.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_seidel_2d.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_seidel_2d.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1183.340 ; gain = 0.000 ; free physical = 601 ; free virtual = 8103
INFO: [Netlist 29-17] Analyzing 931 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:55 . Memory (MB): peak = 1995.957 ; gain = 812.617 ; free physical = 167 ; free virtual = 7386
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2031.973 ; gain = 36.016 ; free physical = 156 ; free virtual = 7377

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f880e005

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2031.973 ; gain = 0.000 ; free physical = 157 ; free virtual = 7377

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b7e91294

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2031.973 ; gain = 0.000 ; free physical = 177 ; free virtual = 7398
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e2a58e67

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2031.973 ; gain = 0.000 ; free physical = 171 ; free virtual = 7393
INFO: [Opt 31-389] Phase Constant propagation created 2650 cells and removed 5593 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b9038697

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2031.973 ; gain = 0.000 ; free physical = 158 ; free virtual = 7386
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 85 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b9038697

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2031.973 ; gain = 0.000 ; free physical = 158 ; free virtual = 7386
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 72b5dcee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2031.973 ; gain = 0.000 ; free physical = 159 ; free virtual = 7386
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 72b5dcee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2031.973 ; gain = 0.000 ; free physical = 163 ; free virtual = 7384
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2031.973 ; gain = 0.000 ; free physical = 163 ; free virtual = 7384
Ending Logic Optimization Task | Checksum: 72b5dcee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2031.973 ; gain = 0.000 ; free physical = 163 ; free virtual = 7384

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 72b5dcee

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2031.973 ; gain = 0.000 ; free physical = 163 ; free virtual = 7384

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 72b5dcee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2031.973 ; gain = 0.000 ; free physical = 163 ; free virtual = 7384
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2031.973 ; gain = 36.016 ; free physical = 163 ; free virtual = 7384
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_seidel_2d_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2055.984 ; gain = 24.012 ; free physical = 159 ; free virtual = 7370
INFO: [runtcl-4] Executing : report_drc -file kernel_seidel_2d_drc_opted.rpt -pb kernel_seidel_2d_drc_opted.pb -rpx kernel_seidel_2d_drc_opted.rpx
Command: report_drc -file kernel_seidel_2d_drc_opted.rpt -pb kernel_seidel_2d_drc_opted.pb -rpx kernel_seidel_2d_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_seidel_2d_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2076.293 ; gain = 0.000 ; free physical = 174 ; free virtual = 7360
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 35e71643

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2076.293 ; gain = 0.000 ; free physical = 174 ; free virtual = 7360
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2076.293 ; gain = 0.000 ; free physical = 175 ; free virtual = 7359

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4da76473

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2076.293 ; gain = 0.000 ; free physical = 174 ; free virtual = 7357

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14572711b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2082.934 ; gain = 6.641 ; free physical = 164 ; free virtual = 7341

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14572711b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2082.934 ; gain = 6.641 ; free physical = 164 ; free virtual = 7341
Phase 1 Placer Initialization | Checksum: 14572711b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2082.934 ; gain = 6.641 ; free physical = 164 ; free virtual = 7341

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c27fb14a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2117.949 ; gain = 41.656 ; free physical = 160 ; free virtual = 7336

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2125.953 ; gain = 0.000 ; free physical = 145 ; free virtual = 7318

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 162876be1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 149 ; free virtual = 7319
Phase 2 Global Placement | Checksum: 1e791e7f2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 148 ; free virtual = 7319

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e791e7f2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 148 ; free virtual = 7319

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f739aedd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 137 ; free virtual = 7315

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d585e2ca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 136 ; free virtual = 7315

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 168e49031

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 136 ; free virtual = 7315

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 168e49031

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 136 ; free virtual = 7315

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13384ea9c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 135 ; free virtual = 7313

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 15ba50138

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 135 ; free virtual = 7309

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 166eb1549

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 136 ; free virtual = 7309

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 166eb1549

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 136 ; free virtual = 7309

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 166eb1549

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 132 ; free virtual = 7308
Phase 3 Detail Placement | Checksum: 166eb1549

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 132 ; free virtual = 7308

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b7394fed

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b7394fed

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 135 ; free virtual = 7311
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.396. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 21340ae22

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 138 ; free virtual = 7298
Phase 4.1 Post Commit Optimization | Checksum: 21340ae22

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 131 ; free virtual = 7298

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21340ae22

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 133 ; free virtual = 7300

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21340ae22

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 133 ; free virtual = 7300

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12545af9f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 134 ; free virtual = 7301
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12545af9f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 133 ; free virtual = 7300
Ending Placer Task | Checksum: 2def8451

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 152 ; free virtual = 7318
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2125.953 ; gain = 49.660 ; free physical = 152 ; free virtual = 7318
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2125.953 ; gain = 0.000 ; free physical = 136 ; free virtual = 7312
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_seidel_2d_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file kernel_seidel_2d_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2125.953 ; gain = 0.000 ; free physical = 139 ; free virtual = 7303
INFO: [runtcl-4] Executing : report_utilization -file kernel_seidel_2d_utilization_placed.rpt -pb kernel_seidel_2d_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2125.953 ; gain = 0.000 ; free physical = 151 ; free virtual = 7316
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kernel_seidel_2d_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2125.953 ; gain = 0.000 ; free physical = 151 ; free virtual = 7316
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2125.953 ; gain = 0.000 ; free physical = 152 ; free virtual = 7317

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.396 | TNS=-5.499 |
Phase 1 Physical Synthesis Initialization | Checksum: 189526244

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2125.953 ; gain = 0.000 ; free physical = 150 ; free virtual = 7310
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.396 | TNS=-5.499 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 27 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]. Replicated 1 times.
INFO: [Physopt 32-572] Net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[40].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]. Replicated 1 times.
INFO: [Physopt 32-572] Net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[34].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[28].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.396 | TNS=-6.047 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2148.105 ; gain = 0.000 ; free physical = 144 ; free virtual = 7305
Phase 2 Fanout Optimization | Checksum: 12105dedf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2148.105 ; gain = 22.152 ; free physical = 144 ; free virtual = 7305

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 14 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[54].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53].  Did not re-place instance kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[54].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
INFO: [Physopt 32-663] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/a_ip[2].  Re-placed instance kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/RND_BIT_GEN/p_2_out
INFO: [Physopt 32-662] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/first_q[24].  Did not re-place instance kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
INFO: [Physopt 32-662] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CARRY_IN.  Did not re-place instance kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/CARRYS_Q_DEL.FAST_DEL.CARRY_FD
INFO: [Physopt 32-662] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53].  Did not re-place instance kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
INFO: [Physopt 32-663] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]_repN.  Re-placed instance kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica
INFO: [Physopt 32-662] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[4].  Did not re-place instance kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__51
INFO: [Physopt 32-662] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[2].  Did not re-place instance kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__51
INFO: [Physopt 32-662] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/a_xor_b_sub[3].  Did not re-place instance kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__51
INFO: [Physopt 32-662] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/first_q[20].  Did not re-place instance kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]
INFO: [Physopt 32-662] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/first_q[25].  Did not re-place instance kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[25]
INFO: [Physopt 32-662] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/first_q[23].  Did not re-place instance kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
INFO: [Physopt 32-662] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[28].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53].  Did not re-place instance kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[28].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
INFO: [Physopt 32-662] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]_repN.  Did not re-place instance kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[29].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]_replica
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.363 | TNS=-4.805 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2148.105 ; gain = 0.000 ; free physical = 145 ; free virtual = 7306
Phase 3 Placement Based Optimization | Checksum: 1bbe773c9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2148.105 ; gain = 22.152 ; free physical = 145 ; free virtual = 7306

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2148.105 ; gain = 0.000 ; free physical = 145 ; free virtual = 7306
Phase 4 Rewire | Checksum: 1bbe773c9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2148.105 ; gain = 22.152 ; free physical = 145 ; free virtual = 7306

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[54].Q_DEL/i_pipe/mant_rnd[53]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.363 | TNS=-4.805 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2148.105 ; gain = 0.000 ; free physical = 144 ; free virtual = 7304
Phase 5 Critical Cell Optimization | Checksum: 27c7bbfc5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.105 ; gain = 22.152 ; free physical = 144 ; free virtual = 7304

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 27c7bbfc5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.105 ; gain = 22.152 ; free physical = 144 ; free virtual = 7304

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 27c7bbfc5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.105 ; gain = 22.152 ; free physical = 144 ; free virtual = 7304

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 27c7bbfc5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.105 ; gain = 22.152 ; free physical = 144 ; free virtual = 7304

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 27c7bbfc5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.105 ; gain = 22.152 ; free physical = 144 ; free virtual = 7304

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 6 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 6 nets.  Swapped 45 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 45 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.363 | TNS=-3.418 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2148.105 ; gain = 0.000 ; free physical = 144 ; free virtual = 7304
Phase 10 Critical Pin Optimization | Checksum: 27c7bbfc5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.105 ; gain = 22.152 ; free physical = 144 ; free virtual = 7304

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 27c7bbfc5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.105 ; gain = 22.152 ; free physical = 144 ; free virtual = 7304

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 27c7bbfc5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.105 ; gain = 22.152 ; free physical = 144 ; free virtual = 7304
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2148.105 ; gain = 0.000 ; free physical = 145 ; free virtual = 7305
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.363 | TNS=-3.418 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |         -0.548  |            2  |              0  |                     2  |           0  |           1  |  00:00:03  |
|  Placement Based    |          0.033  |          1.242  |            0  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          1.388  |            0  |              0  |                     6  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.033  |          2.082  |            3  |              0  |                    11  |           0  |          11  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 220e31b07

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2148.105 ; gain = 22.152 ; free physical = 145 ; free virtual = 7305
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2148.105 ; gain = 22.152 ; free physical = 153 ; free virtual = 7312
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2148.105 ; gain = 0.000 ; free physical = 136 ; free virtual = 7308
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_seidel_2d_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 81c92798 ConstDB: 0 ShapeSum: eb501e9d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: f16beaad

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2299.766 ; gain = 151.660 ; free physical = 130 ; free virtual = 7120
Post Restoration Checksum: NetGraph: 284b9598 NumContArr: c9205515 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f16beaad

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2299.766 ; gain = 151.660 ; free physical = 131 ; free virtual = 7121

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f16beaad

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2316.766 ; gain = 168.660 ; free physical = 122 ; free virtual = 7103

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f16beaad

Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2316.766 ; gain = 168.660 ; free physical = 122 ; free virtual = 7103
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1445a3ea6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2327.586 ; gain = 179.480 ; free physical = 129 ; free virtual = 7099
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.298 | TNS=-2.788 | WHS=0.022  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 187549bb6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2327.586 ; gain = 179.480 ; free physical = 135 ; free virtual = 7099

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 8aaadc97

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 2327.586 ; gain = 179.480 ; free physical = 131 ; free virtual = 7095

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.389 | TNS=-4.111 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 181fa83e9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:26 . Memory (MB): peak = 2327.586 ; gain = 179.480 ; free physical = 126 ; free virtual = 7091

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.382 | TNS=-3.894 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18f2aa518

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 2327.586 ; gain = 179.480 ; free physical = 127 ; free virtual = 7091
Phase 4 Rip-up And Reroute | Checksum: 18f2aa518

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 2327.586 ; gain = 179.480 ; free physical = 127 ; free virtual = 7091

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18f2aa518

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2327.586 ; gain = 179.480 ; free physical = 127 ; free virtual = 7091
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.382 | TNS=-3.894 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: c9ea9864

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2333.586 ; gain = 185.480 ; free physical = 122 ; free virtual = 7085

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c9ea9864

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2333.586 ; gain = 185.480 ; free physical = 122 ; free virtual = 7085
Phase 5 Delay and Skew Optimization | Checksum: c9ea9864

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 2333.586 ; gain = 185.480 ; free physical = 122 ; free virtual = 7085

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 110724675

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 2333.586 ; gain = 185.480 ; free physical = 122 ; free virtual = 7085
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.335 | TNS=-3.399 | WHS=0.080  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 110724675

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 2333.586 ; gain = 185.480 ; free physical = 122 ; free virtual = 7085
Phase 6 Post Hold Fix | Checksum: 110724675

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 2333.586 ; gain = 185.480 ; free physical = 122 ; free virtual = 7085

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.584071 %
  Global Horizontal Routing Utilization  = 0.711168 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1505bf60a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 2333.586 ; gain = 185.480 ; free physical = 121 ; free virtual = 7084

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1505bf60a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 2333.586 ; gain = 185.480 ; free physical = 127 ; free virtual = 7083

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f60f001c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2333.586 ; gain = 185.480 ; free physical = 137 ; free virtual = 7083

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.335 | TNS=-3.399 | WHS=0.080  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: f60f001c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2333.586 ; gain = 185.480 ; free physical = 138 ; free virtual = 7084
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2333.586 ; gain = 185.480 ; free physical = 166 ; free virtual = 7113

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 2333.586 ; gain = 185.480 ; free physical = 166 ; free virtual = 7113
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2333.586 ; gain = 0.000 ; free physical = 132 ; free virtual = 7108
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_seidel_2d_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2333.586 ; gain = 0.000 ; free physical = 152 ; free virtual = 7109
INFO: [runtcl-4] Executing : report_drc -file kernel_seidel_2d_drc_routed.rpt -pb kernel_seidel_2d_drc_routed.pb -rpx kernel_seidel_2d_drc_routed.rpx
Command: report_drc -file kernel_seidel_2d_drc_routed.rpt -pb kernel_seidel_2d_drc_routed.pb -rpx kernel_seidel_2d_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_seidel_2d_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file kernel_seidel_2d_methodology_drc_routed.rpt -pb kernel_seidel_2d_methodology_drc_routed.pb -rpx kernel_seidel_2d_methodology_drc_routed.rpx
Command: report_methodology -file kernel_seidel_2d_methodology_drc_routed.rpt -pb kernel_seidel_2d_methodology_drc_routed.pb -rpx kernel_seidel_2d_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/classic/impl/vhdl/project.runs/impl_1/kernel_seidel_2d_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file kernel_seidel_2d_power_routed.rpt -pb kernel_seidel_2d_power_summary_routed.pb -rpx kernel_seidel_2d_power_routed.rpx
Command: report_power -file kernel_seidel_2d_power_routed.rpt -pb kernel_seidel_2d_power_summary_routed.pb -rpx kernel_seidel_2d_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
155 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file kernel_seidel_2d_route_status.rpt -pb kernel_seidel_2d_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file kernel_seidel_2d_timing_summary_routed.rpt -pb kernel_seidel_2d_timing_summary_routed.pb -rpx kernel_seidel_2d_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file kernel_seidel_2d_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file kernel_seidel_2d_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kernel_seidel_2d_bus_skew_routed.rpt -pb kernel_seidel_2d_bus_skew_routed.pb -rpx kernel_seidel_2d_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 22:10:57 2018...
[Fri Aug 31 22:10:57 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:03:35 ; elapsed = 00:03:01 . Memory (MB): peak = 2161.188 ; gain = 4.000 ; free physical = 1536 ; free virtual = 8302
INFO: [Netlist 29-17] Analyzing 931 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2315.508 ; gain = 0.000 ; free physical = 1384 ; free virtual = 8138
Restored from archive | CPU: 0.410000 secs | Memory: 8.346115 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2315.508 ; gain = 0.000 ; free physical = 1384 ; free virtual = 8138
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  SRLC32E => SRL16E: 16 instances

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2315.508 ; gain = 154.320 ; free physical = 1387 ; free virtual = 8141
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2392.535 ; gain = 66.027 ; free physical = 1363 ; free virtual = 8117


Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            classic
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 22:11:04 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         1360
LUT:           4288
FF:            5218
DSP:              3
BRAM:             0
SRL:            134
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    3.014
CP achieved post-implementation:    2.835
Timing not met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 22:11:04 2018...
