#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Oct 16 15:48:00 2021
# Process ID: 20999
# Current directory: /home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.runs/synth_1
# Command line: vivado -log PCM_Transmitter_16.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PCM_Transmitter_16.tcl
# Log file: /home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.runs/synth_1/PCM_Transmitter_16.vds
# Journal file: /home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source PCM_Transmitter_16.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top PCM_Transmitter_16 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21022
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2512.793 ; gain = 0.000 ; free physical = 17137 ; free virtual = 24944
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PCM_Transmitter_16' [/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/PCM_Transmitter_16.v:24]
INFO: [Synth 8-6157] synthesizing module 'Serial_Clock_Divider' [/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/Serial_Clock_Divider.v:24]
INFO: [Synth 8-6157] synthesizing module 'SR_Clock_Div_4' [/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/SR_Clock_Div_4.v:24]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (1#1) [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961]
INFO: [Synth 8-6155] done synthesizing module 'SR_Clock_Div_4' (2#1) [/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/SR_Clock_Div_4.v:24]
INFO: [Synth 8-6157] synthesizing module 'SR_Clock_Div_256' [/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/SR_Clock_Div_256.v:24]
INFO: [Synth 8-6157] synthesizing module 'SRL16E__parameterized0' [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961]
	Parameter INIT bound to: 16'b1111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E__parameterized0' (2#1) [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961]
INFO: [Synth 8-6155] done synthesizing module 'SR_Clock_Div_256' (3#1) [/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/SR_Clock_Div_256.v:24]
INFO: [Synth 8-6157] synthesizing module 'FIFO_Latch_Clock' [/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/FIFO_Latch_Clock.v:24]
INFO: [Synth 8-6157] synthesizing module 'SRL16E__parameterized1' [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961]
	Parameter INIT bound to: 16'b1111000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E__parameterized1' (3#1) [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100961]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_Latch_Clock' (4#1) [/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/FIFO_Latch_Clock.v:24]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (5#1) [/opt/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'Serial_Clock_Divider' (6#1) [/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/Serial_Clock_Divider.v:24]
INFO: [Synth 8-6157] synthesizing module 'Serial_FIFO' [/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/Serial_FIFO.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Serial_FIFO' (7#1) [/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/Serial_FIFO.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCM_Transmitter_16' (8#1) [/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/PCM_Transmitter_16.v:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2512.793 ; gain = 0.000 ; free physical = 16478 ; free virtual = 24285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2512.793 ; gain = 0.000 ; free physical = 16475 ; free virtual = 24282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.562 ; gain = 7.770 ; free physical = 16474 ; free virtual = 24281
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.562 ; gain = 7.770 ; free physical = 16465 ; free virtual = 24273
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2520.562 ; gain = 7.770 ; free physical = 17071 ; free virtual = 24881
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2520.562 ; gain = 7.770 ; free physical = 17070 ; free virtual = 24879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2520.562 ; gain = 7.770 ; free physical = 17068 ; free virtual = 24878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2520.562 ; gain = 7.770 ; free physical = 17068 ; free virtual = 24878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2520.562 ; gain = 7.770 ; free physical = 17068 ; free virtual = 24878
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin CLK_MOD_Latch with 1st driver pin 'Clock_Divier/DIV_Latch/SRL16E_inst_7/Q' [/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/FIFO_Latch_Clock.v:112]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin CLK_MOD_Latch with 2nd driver pin 'Clock_Divier/LATCH_BUFF/O' [/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/Serial_Clock_Divider.v:47]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2520.562 ; gain = 7.770 ; free physical = 17069 ; free virtual = 24879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2520.562 ; gain = 7.770 ; free physical = 17069 ; free virtual = 24879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2520.562 ; gain = 7.770 ; free physical = 17069 ; free virtual = 24879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2520.562 ; gain = 7.770 ; free physical = 17069 ; free virtual = 24879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|PCM_Transmitter_16 | FIFO_A/Data_Out_reg[39] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PCM_Transmitter_16 | FIFO_B/Data_Out_reg[39] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PCM_Transmitter_16 | FIFO_C/Data_Out_reg[39] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PCM_Transmitter_16 | FIFO_D/Data_Out_reg[39] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PCM_Transmitter_16 | FIFO_E/Data_Out_reg[39] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PCM_Transmitter_16 | FIFO_F/Data_Out_reg[39] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PCM_Transmitter_16 | FIFO_G/Data_Out_reg[39] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PCM_Transmitter_16 | FIFO_H/Data_Out_reg[39] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |LUT1   |     4|
|3     |LUT2   |    17|
|4     |LUT3   |  1144|
|5     |SRL16E |    25|
|6     |FDCE   |   391|
|7     |FDPE   |   384|
|8     |FDRE   |     8|
|9     |LDC    |   384|
|10    |IBUF   |   387|
|11    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+---------------+---------------------+------+
|      |Instance       |Module               |Cells |
+------+---------------+---------------------+------+
|1     |top            |                     |  2758|
|2     |  Clock_Divier |Serial_Clock_Divider |    23|
|3     |    DIV_BCK    |SR_Clock_Div_4       |     2|
|4     |    DIV_LRCK   |SR_Clock_Div_256     |     9|
|5     |    DIV_Latch  |FIFO_Latch_Clock     |     9|
|6     |  FIFO_A       |Serial_FIFO          |   299|
|7     |  FIFO_B       |Serial_FIFO_0        |   291|
|8     |  FIFO_C       |Serial_FIFO_1        |   291|
|9     |  FIFO_D       |Serial_FIFO_2        |   291|
|10    |  FIFO_E       |Serial_FIFO_3        |   291|
|11    |  FIFO_F       |Serial_FIFO_4        |   291|
|12    |  FIFO_G       |Serial_FIFO_5        |   291|
|13    |  FIFO_H       |Serial_FIFO_6        |   291|
+------+---------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2520.562 ; gain = 7.770 ; free physical = 17069 ; free virtual = 24879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2520.562 ; gain = 7.770 ; free physical = 17071 ; free virtual = 24881
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2520.570 ; gain = 7.770 ; free physical = 17071 ; free virtual = 24881
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2520.570 ; gain = 0.000 ; free physical = 17156 ; free virtual = 24966
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.570 ; gain = 0.000 ; free physical = 17065 ; free virtual = 24875
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 384 instances were transformed.
  LDC => LDCE: 384 instances

Synth Design complete, checksum: c480eafb
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2520.570 ; gain = 8.012 ; free physical = 17216 ; free virtual = 25026
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/cameron/PhaseArraySpeaker/Firmware/PCM_Transmitter/PCM_Transmitter.runs/synth_1/PCM_Transmitter_16.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PCM_Transmitter_16_utilization_synth.rpt -pb PCM_Transmitter_16_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 16 15:48:18 2021...
