$date
	Mon Jun 12 20:45:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cpu_tb $end
$var wire 8 ! WRITEDATA [7:0] $end
$var wire 1 " WRITE $end
$var wire 8 # READDATA [7:0] $end
$var wire 1 $ READ $end
$var wire 32 % PC [31:0] $end
$var wire 1 & BUSYWAIT $end
$var wire 8 ' ADDRESS [7:0] $end
$var reg 1 ( CLK $end
$var reg 32 ) INSTRUCTION [31:0] $end
$var reg 1 * RESET $end
$scope module mycpu $end
$var wire 8 + ADDRESS [7:0] $end
$var wire 1 ( CLK $end
$var wire 32 , INSTRUCTION [31:0] $end
$var wire 1 - PCSELECT $end
$var wire 1 * RESET $end
$var wire 8 . WRITEDATA [7:0] $end
$var wire 1 / ZERO $end
$var wire 1 0 WRITEENABLE $end
$var wire 1 " WRITE $end
$var wire 1 1 WIRE1 $end
$var wire 1 2 REVERSE $end
$var wire 8 3 REGOUT2 [7:0] $end
$var wire 8 4 REGOUT1 [7:0] $end
$var wire 8 5 READDATA [7:0] $end
$var wire 1 $ READ $end
$var wire 32 6 PC_TARGET [31:0] $end
$var wire 32 7 PC_NEXT [31:0] $end
$var wire 32 8 PC_4 [31:0] $end
$var wire 32 9 PC [31:0] $end
$var wire 8 : OPCODE [7:0] $end
$var wire 1 ; MUXSELECT3 $end
$var wire 1 < MUXSELECT2 $end
$var wire 1 = MUXSELECT1 $end
$var wire 8 > MUXOUT2 [7:0] $end
$var wire 8 ? MUXOUT1 [7:0] $end
$var wire 1 @ JUMP $end
$var wire 8 A IN [7:0] $end
$var wire 8 B IMMEDIATE [7:0] $end
$var wire 1 C HOLD $end
$var wire 8 D COMPOUT [7:0] $end
$var wire 1 & BUSYWAIT $end
$var wire 2 E BRANCH [1:0] $end
$var wire 8 F ALURESULT [7:0] $end
$var wire 8 G ALUOUT [7:0] $end
$var wire 3 H ALUOP [2:0] $end
$var wire 8 I ALUIN1 [7:0] $end
$scope module Alu $end
$var wire 8 J sra_result [7:0] $end
$var wire 8 K sl_result [7:0] $end
$var wire 8 L ror_result [7:0] $end
$var wire 8 M or_result [7:0] $end
$var wire 8 N mult_result [7:0] $end
$var wire 8 O forward_result [7:0] $end
$var wire 8 P and_result [7:0] $end
$var wire 8 Q add_result [7:0] $end
$var wire 1 / ZERO $end
$var wire 3 R SELECT [0:2] $end
$var wire 8 S RESULT [7:0] $end
$var wire 8 T DATA2 [7:0] $end
$var wire 8 U DATA1 [7:0] $end
$upscope $end
$scope module Control_Unit $end
$var wire 1 C HOLD $end
$var wire 8 V OPCODE [7:0] $end
$var wire 1 & BUSYWAIT $end
$var reg 3 W ALUOP [2:0] $end
$var reg 2 X BRANCH [1:0] $end
$var reg 1 = COMP_SELECT $end
$var reg 1 < IMMEDIATE_SELECT $end
$var reg 1 @ JUMP $end
$var reg 1 ; MEM_SELECT $end
$var reg 1 $ READ $end
$var reg 1 2 REVERSE $end
$var reg 1 " WRITE $end
$var reg 1 0 WRITEENABLE $end
$upscope $end
$scope module MUX3 $end
$var wire 1 ; SELECT $end
$var wire 8 Y DATA2 [7:0] $end
$var wire 8 Z DATA1 [7:0] $end
$var reg 8 [ OUTPUT [7:0] $end
$upscope $end
$scope module Mux1 $end
$var wire 1 = SELECT $end
$var wire 8 \ DATA2 [7:0] $end
$var wire 8 ] DATA1 [7:0] $end
$var reg 8 ^ OUTPUT [7:0] $end
$upscope $end
$scope module Mux2 $end
$var wire 8 _ DATA1 [7:0] $end
$var wire 8 ` DATA2 [7:0] $end
$var wire 1 < SELECT $end
$var reg 8 a OUTPUT [7:0] $end
$upscope $end
$scope module Mux3 $end
$var wire 1 - SELECT $end
$var wire 32 b DATA2 [31:0] $end
$var wire 32 c DATA1 [31:0] $end
$var reg 32 d OUTPUT [31:0] $end
$upscope $end
$scope module MuxBranch $end
$var wire 1 / DATA1 $end
$var wire 2 e SELECT [1:0] $end
$var reg 1 1 OUTPUT $end
$upscope $end
$scope module Pc $end
$var wire 1 ( CLK $end
$var wire 1 C HOLD $end
$var wire 32 f PC_TO [31:0] $end
$var wire 1 * RESET $end
$var wire 32 g PC_NEXT [31:0] $end
$var reg 32 h PC [31:0] $end
$upscope $end
$scope module Pc_Adder $end
$var wire 32 i DATA1 [31:0] $end
$var wire 8 j DATA2 [7:0] $end
$var wire 32 k RESULT [31:0] $end
$upscope $end
$scope module Reg_File $end
$var wire 1 ( CLK $end
$var wire 8 l IN [7:0] $end
$var wire 3 m INADDRESS [2:0] $end
$var wire 8 n OUT1 [7:0] $end
$var wire 3 o OUT1ADDRESS [2:0] $end
$var wire 8 p OUT2 [7:0] $end
$var wire 3 q OUT2ADDRESS [2:0] $end
$var wire 1 * RESET $end
$var wire 1 0 WRITE $end
$upscope $end
$scope module Revers1 $end
$var wire 8 r DATA [7:0] $end
$var wire 1 2 SELECT $end
$var reg 8 s OUTPUT [7:0] $end
$upscope $end
$scope module Revers2 $end
$var wire 8 t DATA [7:0] $end
$var wire 1 2 SELECT $end
$var reg 8 u OUTPUT [7:0] $end
$upscope $end
$scope module Two_Com $end
$var wire 8 v DATA [7:0] $end
$var wire 8 w OUT [7:0] $end
$upscope $end
$upscope $end
$scope module mydata_memory $end
$var wire 8 x address [7:0] $end
$var wire 1 ( clock $end
$var wire 1 $ read $end
$var wire 1 * reset $end
$var wire 1 " write $end
$var wire 8 y writedata [7:0] $end
$var reg 1 & busywait $end
$var reg 1 z readaccess $end
$var reg 8 { readdata [7:0] $end
$var reg 1 | writeaccess $end
$var integer 32 } i [31:0] $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module Reg_File $end
$var reg 8 ~ \registers[0] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module Reg_File $end
$var reg 8 !" \registers[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module Reg_File $end
$var reg 8 "" \registers[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module Reg_File $end
$var reg 8 #" \registers[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module Reg_File $end
$var reg 8 $" \registers[4] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module Reg_File $end
$var reg 8 %" \registers[5] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module Reg_File $end
$var reg 8 &" \registers[6] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module mycpu $end
$scope module Reg_File $end
$var reg 8 '" \registers[7] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
b100000000 }
0|
bx {
0z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
0C
bx B
bx A
x@
bx ?
bx >
x=
x<
x;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
x2
x1
x0
x/
bx .
x-
bx ,
bx +
1*
bx )
0(
bx '
0&
bx %
x$
bx #
x"
bx !
$end
#4
1(
#5
b0 %
b0 9
b0 h
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
0*
#6
b100 7
b100 d
b100 f
b100 8
b100 c
b100 g
b100 i
#7
b1 B
b1 `
b1 q
b0 o
b0 m
b0 j
b0 :
b0 V
b1 )
b1 ,
#8
0-
01
b1 >
b1 T
b1 a
0;
0"
0$
02
b0 E
b0 X
b0 e
0@
b0 H
b0 R
b0 W
1<
0=
10
0(
#9
b1 A
b1 [
b1 l
b1 '
b1 +
b1 x
b1 F
b1 Z
b1 u
b1 G
b1 S
b1 t
b0 ?
b0 ^
b0 _
b0 I
b0 U
b0 s
bx1 M
b0x P
bx0 K
b1 O
b0 3
b0 ]
b0 p
b0 v
b0 !
b0 .
b0 y
b0 4
b0 n
b0 r
b100 6
b100 b
b100 k
#10
b1 M
b0 P
b0 J
b0 K
b0 L
b0 D
b0 \
b0 w
b0 N
#11
0/
b1 Q
#12
1(
#13
b1 ~
b100 %
b100 9
b100 h
#14
b1000 7
b1000 d
b1000 f
b1000 8
b1000 c
b1000 g
b1000 i
#15
b1000 >
b1000 T
b1000 a
b1000 B
b1000 `
b0 q
b1 m
b1 j
b1 I
b1 U
b1 s
b10000000000001000 )
b10000000000001000 ,
b1 !
b1 .
b1 y
b1 4
b1 n
b1 r
#16
b1000 A
b1000 [
b1000 l
b1000 '
b1000 +
b1000 x
b1000 F
b1000 Z
b1000 u
b1000 G
b1000 S
b1000 t
b1001 M
b1000 O
b1 L
b0 K
b0 J
0(
#17
b1 ?
b1 ^
b1 _
b1000 N
b1 3
b1 ]
b1 p
b1 v
b1100 6
b1100 b
b1100 k
b1001 Q
#18
b11111111 D
b11111111 \
b11111111 w
#20
1(
#21
b1000 %
b1000 9
b1000 h
b1000 !"
#22
b1100 7
b1100 d
b1100 f
b1100 8
b1100 c
b1100 g
b1100 i
#23
b0 >
b0 T
b0 a
b0 B
b0 `
b1 o
b0 m
b0 j
b1010 :
b1010 V
b1010000000000000000100000000 )
b1010000000000000000100000000 ,
#24
b0 A
b0 [
b0 l
b0 '
b0 +
b0 x
b0 F
b0 Z
b0 u
b0 G
b0 S
b0 t
1|
1C
1&
b1 >
b1 T
b1 a
b1 M
b1 J
b1 K
b0 O
1"
0<
00
0(
#25
b1 A
b1 [
b1 l
b1 '
b1 +
b1 x
b1 F
b1 Z
b1 u
b1 G
b1 S
b1 t
b1000 I
b1000 U
b1000 s
b1 P
b10000000 L
b10 K
b0 J
b1 O
b1 N
b1000 !
b1000 .
b1000 y
b1000 4
b1000 n
b1000 r
#26
b1001 M
b0 P
b100 J
b10000 K
b100 L
#27
b1000 N
#28
1(
#32
0(
#36
1(
#40
0(
#44
1(
#48
0(
#52
1(
#56
0(
#60
1(
#64
0(
#68
1(
0|
0C
0&
#69
b1100 %
b1100 9
b1100 h
#70
b10000 7
b10000 d
b10000 f
b10000 8
b10000 c
b10000 g
b10000 i
#71
b0 o
b10 m
b10 j
b1000 :
b1000 V
b1000000000100000000000000000 )
b1000000000100000000000000000 ,
#72
bx A
bx [
bx l
1z
1C
1&
1;
0"
1$
10
0(
#73
b1 I
b1 U
b1 s
b1 !
b1 .
b1 y
b1 4
b1 n
b1 r
b11000 6
b11000 b
b11000 k
#74
b1 M
b1 P
b10000000 L
b10 K
b0 J
#75
b1 N
b10 Q
#76
1(
#77
bx ""
#80
0(
#84
1(
#85
bx ""
#88
0(
#92
1(
#93
bx ""
#96
0(
#100
1(
#101
bx ""
#104
0(
#108
1(
#109
bx ""
#112
0(
#116
b1000 A
b1000 [
b1000 l
1(
0z
0C
0&
b1000 #
b1000 5
b1000 Y
b1000 {
#117
b10000 %
b10000 9
b10000 h
b1000 ""
#118
b10100 7
b10100 d
b10100 f
b10100 8
b10100 c
b10100 g
b10100 i
#119
b0 m
b0 j
b1011 :
b1011 V
b1011000000000000000000000000 )
b1011000000000000000000000000 ,
#120
b1 A
b1 [
b1 l
1|
1C
1&
b0 >
b0 T
b0 a
0;
1"
0$
1<
00
0(
#121
b0 A
b0 [
b0 l
b0 '
b0 +
b0 x
b0 F
b0 Z
b0 u
b0 G
b0 S
b0 t
b0 P
b1 J
b1 K
b1 L
b0 O
b10100 6
b10100 b
b10100 k
#122
b0 N
b1 Q
#124
1(
#128
0(
#132
1(
#136
0(
#140
1(
#144
0(
#148
1(
#152
0(
#156
1(
#160
0(
#164
1(
0|
0C
0&
#165
b10100 %
b10100 9
b10100 h
#166
b11000 7
b11000 d
b11000 f
b11000 8
b11000 c
b11000 g
b11000 i
#167
b11 m
b11 j
b1001 :
b1001 V
b1001000000110000000000000000 )
b1001000000110000000000000000 ,
#168
b1000 A
b1000 [
b1000 l
1z
1C
1&
1;
0"
1$
10
0(
#169
b100100 6
b100100 b
b100100 k
#172
1(
#173
b1000 #"
#176
0(
#180
1(
#181
b1000 #"
#184
0(
#188
1(
#189
b1000 #"
#192
0(
#196
1(
#197
b1000 #"
#200
0(
#204
1(
#205
b1000 #"
#208
0(
#212
b1 A
b1 [
b1 l
1(
0z
0C
0&
b1 #
b1 5
b1 Y
b1 {
#213
b11000 %
b11000 9
b11000 h
b1 #"
#214
b11100 7
b11100 d
b11100 f
b11100 8
b11100 c
b11100 g
b11100 i
#215
bx >
bx T
bx a
bx B
bx `
bx q
bx o
bx m
bx j
bx :
bx V
bx )
bx ,
#216
bx '
bx +
bx x
bx F
bx Z
bx u
bx G
bx S
bx t
bx1 M
b0x P
bx O
0(
#217
x/
bx ?
bx ^
bx _
bx I
bx U
bx s
b0xxxxxxx N
bx Q
bx 3
bx ]
bx p
bx v
bx !
bx .
bx y
bx 4
bx n
bx r
bx 6
bx b
bx k
#218
bx M
bx P
bx J
bx K
bx L
bx D
bx \
bx w
#220
1(
#221
b11100 %
b11100 9
b11100 h
#222
b100000 7
b100000 d
b100000 f
b100000 8
b100000 c
b100000 g
b100000 i
#224
0(
#228
1(
#229
b100000 %
b100000 9
b100000 h
#230
b100100 7
b100100 d
b100100 f
b100100 8
b100100 c
b100100 g
b100100 i
#232
0(
#236
1(
#237
b100100 %
b100100 9
b100100 h
#238
b101000 7
b101000 d
b101000 f
b101000 8
b101000 c
b101000 g
b101000 i
#240
0(
#244
1(
#245
b101000 %
b101000 9
b101000 h
#246
b101100 7
b101100 d
b101100 f
b101100 8
b101100 c
b101100 g
b101100 i
#248
0(
#252
1(
#253
b101100 %
b101100 9
b101100 h
#254
b110000 7
b110000 d
b110000 f
b110000 8
b110000 c
b110000 g
b110000 i
#256
0(
#260
1(
#261
b110000 %
b110000 9
b110000 h
#262
b110100 7
b110100 d
b110100 f
b110100 8
b110100 c
b110100 g
b110100 i
#264
0(
#268
1(
#269
b110100 %
b110100 9
b110100 h
#270
b111000 7
b111000 d
b111000 f
b111000 8
b111000 c
b111000 g
b111000 i
#272
0(
#276
1(
#277
b111000 %
b111000 9
b111000 h
#278
b111100 7
b111100 d
b111100 f
b111100 8
b111100 c
b111100 g
b111100 i
#280
0(
#284
1(
#285
b111100 %
b111100 9
b111100 h
#286
b1000000 7
b1000000 d
b1000000 f
b1000000 8
b1000000 c
b1000000 g
b1000000 i
#288
0(
#292
1(
#293
b1000000 %
b1000000 9
b1000000 h
#294
b1000100 7
b1000100 d
b1000100 f
b1000100 8
b1000100 c
b1000100 g
b1000100 i
#296
0(
#300
1(
#301
b1000100 %
b1000100 9
b1000100 h
#302
b1001000 7
b1001000 d
b1001000 f
b1001000 8
b1001000 c
b1001000 g
b1001000 i
#304
0(
#305
