$date
	Sun Oct 23 08:31:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#692140
b1011 !
1"
#692142
b1011 &
b1011 %
1$
#692143
0"
#692146
b100010 &
b100010 %
#692150
b10001 &
b10001 %
#692154
b110100 &
b110100 %
#692158
b11010 &
b11010 %
#692162
b1101 &
b1101 %
#692166
b101000 &
b101000 %
#692170
b10100 &
b10100 %
#692174
b1010 &
b1010 %
#692178
b101 &
b101 %
#692182
b10000 &
b10000 %
#692186
b1000 &
b1000 %
#692190
b100 &
b100 %
#692194
b10 &
b10 %
#692198
b1 &
1#
b1 %
#692202
b0 &
b0 %
0#
0$
#1668372
b10 !
1"
#1668374
b10 &
b10 %
1$
#1668375
0"
#1668378
b1 &
b1 %
1#
#1668382
b0 &
0#
b0 %
0$
#2703547
b110 !
1"
#2703550
b110 &
b110 %
1$
#2703551
0"
#2703554
b11 &
b11 %
#2703558
b1010 &
b1010 %
#2703562
b101 &
b101 %
#2703566
b10000 &
b10000 %
#2703570
b1000 &
b1000 %
#2703574
b100 &
b100 %
#2703578
b10 &
b10 %
#2703582
b1 &
1#
b1 %
#2703586
b0 &
b0 %
0#
0$
#4500012
