[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain comm_monitor_dma_devices0 comm_monitor_dma_devices1 comm_monitor_dma_devices2 comm_monitor_dma_devices3 cpu crossbars0 crossbars1 crossbars2 crossbars3 dma_devices0 dma_devices1 dma_devices2 dma_devices3 dvfs_handler l2bus l2cache l3bus l3cache mem_ctrls00 mem_ctrls01 mem_ctrls02 mem_ctrls03 mem_ctrls04 mem_ctrls05 mem_ctrls06 mem_ctrls07 mem_ctrls08 mem_ctrls09 mem_ctrls10 mem_ctrls11 membus voltage_domain workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
m5ops_base=0
mem_mode=timing
mem_ranges=2147483648:4294967296 36507222016:68719476736 584115552256:1099511627776
memories=system.mem_ctrls00.dram system.mem_ctrls01.dram system.mem_ctrls02.dram system.mem_ctrls03.dram system.mem_ctrls04.dram system.mem_ctrls05.dram system.mem_ctrls06.dram system.mem_ctrls07.dram system.mem_ctrls08.dram system.mem_ctrls09.dram system.mem_ctrls10.dram system.mem_ctrls11.dram
mmap_using_noreserve=true
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload

[system.clk_domain]
type=SrcClockDomain
clock=1111
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.comm_monitor_dma_devices0]
type=CommMonitor
bandwidth_bins=20
burst_length_bins=20
disable_addr_dists=true
disable_bandwidth_hists=false
disable_burst_length_hists=false
disable_itt_dists=false
disable_latency_hists=false
disable_outstanding_hists=false
disable_transaction_hists=false
eventq_index=0
itt_bins=20
itt_max_bin=100000
latency_bins=20
outstanding_bins=20
read_addr_mask=18446744073709551615
sample_period=1000000000
system=system
transaction_bins=20
write_addr_mask=18446744073709551615
cpu_side_port=system.dma_devices0.port
mem_side_port=system.membus.cpu_side_ports[1]

[system.comm_monitor_dma_devices1]
type=CommMonitor
bandwidth_bins=20
burst_length_bins=20
disable_addr_dists=true
disable_bandwidth_hists=false
disable_burst_length_hists=false
disable_itt_dists=false
disable_latency_hists=false
disable_outstanding_hists=false
disable_transaction_hists=false
eventq_index=0
itt_bins=20
itt_max_bin=100000
latency_bins=20
outstanding_bins=20
read_addr_mask=18446744073709551615
sample_period=1000000000
system=system
transaction_bins=20
write_addr_mask=18446744073709551615
cpu_side_port=system.dma_devices1.port
mem_side_port=system.membus.cpu_side_ports[2]

[system.comm_monitor_dma_devices2]
type=CommMonitor
bandwidth_bins=20
burst_length_bins=20
disable_addr_dists=true
disable_bandwidth_hists=false
disable_burst_length_hists=false
disable_itt_dists=false
disable_latency_hists=false
disable_outstanding_hists=false
disable_transaction_hists=false
eventq_index=0
itt_bins=20
itt_max_bin=100000
latency_bins=20
outstanding_bins=20
read_addr_mask=18446744073709551615
sample_period=1000000000
system=system
transaction_bins=20
write_addr_mask=18446744073709551615
cpu_side_port=system.dma_devices2.port
mem_side_port=system.membus.cpu_side_ports[3]

[system.comm_monitor_dma_devices3]
type=CommMonitor
bandwidth_bins=20
burst_length_bins=20
disable_addr_dists=true
disable_bandwidth_hists=false
disable_burst_length_hists=false
disable_itt_dists=false
disable_latency_hists=false
disable_outstanding_hists=false
disable_transaction_hists=false
eventq_index=0
itt_bins=20
itt_max_bin=100000
latency_bins=20
outstanding_bins=20
read_addr_mask=18446744073709551615
sample_period=1000000000
system=system
transaction_bins=20
write_addr_mask=18446744073709551615
cpu_side_port=system.dma_devices3.port
mem_side_port=system.membus.cpu_side_ports[4]

[system.cpu]
type=PyTrafficGen
children=l1bus l1cache power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.cpu.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.cpu.l1bus.cpu_side_ports[0]

[system.cpu.l1bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=1024
point_of_coherency=false
point_of_unification=false
power_model=
power_state=system.cpu.l1bus.power_state
response_latency=1
snoop_filter=system.cpu.l1bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
cpu_side_ports=system.cpu.port
mem_side_ports=system.cpu.l1cache.cpu_side

[system.cpu.l1bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.l1bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu.l1cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=system.cpu.l1cache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu.l1cache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.cpu.l1cache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu.l1bus.mem_side_ports[0]
mem_side=system.l2bus.cpu_side_ports[0]

[system.cpu.l1cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.l1cache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.l1cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu.l1cache.tags.indexing_policy
power_model=
power_state=system.cpu.l1cache.tags.power_state
replacement_policy=system.cpu.l1cache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.cpu.l1cache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[system.cpu.l1cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.crossbars0]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=system.crossbars0.power_state
response_latency=2
use_default_range=false
width=32
cpu_side_ports=system.membus.mem_side_ports[0]
mem_side_ports=system.mem_ctrls00.port system.mem_ctrls01.port system.mem_ctrls02.port

[system.crossbars0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.crossbars1]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=system.crossbars1.power_state
response_latency=2
use_default_range=false
width=32
cpu_side_ports=system.membus.mem_side_ports[1]
mem_side_ports=system.mem_ctrls03.port system.mem_ctrls04.port system.mem_ctrls05.port

[system.crossbars1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.crossbars2]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=system.crossbars2.power_state
response_latency=2
use_default_range=false
width=32
cpu_side_ports=system.membus.mem_side_ports[2]
mem_side_ports=system.mem_ctrls06.port system.mem_ctrls07.port system.mem_ctrls08.port

[system.crossbars2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.crossbars3]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=system.crossbars3.power_state
response_latency=2
use_default_range=false
width=32
cpu_side_ports=system.membus.mem_side_ports[3]
mem_side_ports=system.mem_ctrls09.port system.mem_ctrls10.port system.mem_ctrls11.port

[system.crossbars3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.dma_devices0]
type=PyTrafficGen
children=clk_domain power_state
clk_domain=system.dma_devices0.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.dma_devices0.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.comm_monitor_dma_devices0.cpu_side_port

[system.dma_devices0.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.dma_devices0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.dma_devices1]
type=PyTrafficGen
children=clk_domain power_state
clk_domain=system.dma_devices1.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.dma_devices1.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.comm_monitor_dma_devices1.cpu_side_port

[system.dma_devices1.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.dma_devices1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.dma_devices2]
type=PyTrafficGen
children=clk_domain power_state
clk_domain=system.dma_devices2.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.dma_devices2.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.comm_monitor_dma_devices2.cpu_side_port

[system.dma_devices2.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.dma_devices2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.dma_devices3]
type=PyTrafficGen
children=clk_domain power_state
clk_domain=system.dma_devices3.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.dma_devices3.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.comm_monitor_dma_devices3.cpu_side_port

[system.dma_devices3.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.dma_devices3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.l2bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=1024
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.l2bus.power_state
response_latency=1
snoop_filter=system.l2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
cpu_side_ports=system.cpu.l1cache.mem_side
mem_side_ports=system.l2cache.cpu_side

[system.l2bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.l2cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=20
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=system.l2cache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.l2cache.replacement_policy
response_latency=20
sequential_access=false
size=131072
system=system
tag_latency=20
tags=system.l2cache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.l2bus.mem_side_ports[0]
mem_side=system.l3bus.cpu_side_ports[0]

[system.l2cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l2cache.replacement_policy]
type=LRURP
eventq_index=0

[system.l2cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.l2cache.tags.indexing_policy
power_model=
power_state=system.l2cache.tags.power_state
replacement_policy=system.l2cache.replacement_policy
sequential_access=false
size=131072
system=system
tag_latency=20
warmup_percentage=0

[system.l2cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=131072

[system.l2cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l3bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=1024
point_of_coherency=false
point_of_unification=false
power_model=
power_state=system.l3bus.power_state
response_latency=1
snoop_filter=system.l3bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
cpu_side_ports=system.l2cache.mem_side
mem_side_ports=system.l3cache.cpu_side

[system.l3bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l3bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.l3cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=32
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=system.l3cache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.l3cache.replacement_policy
response_latency=32
sequential_access=false
size=2097152
system=system
tag_latency=32
tags=system.l3cache.tags
tgts_per_mshr=24
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=system.l3bus.mem_side_ports[0]
mem_side=system.membus.cpu_side_ports[0]

[system.l3cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l3cache.replacement_policy]
type=LRURP
eventq_index=0

[system.l3cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.l3cache.tags.indexing_policy
power_model=
power_state=system.l3cache.tags.power_state
replacement_policy=system.l3cache.replacement_policy
sequential_access=false
size=2097152
system=system
tag_latency=32
warmup_percentage=0

[system.l3cache.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[system.l3cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls00]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrls00.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls00.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.crossbars0.mem_side_ports[0]

[system.mem_ctrls00.dram]
type=DRAMInterface
children=power_state
IDD0=0.122
IDD02=0.0
IDD2N=0.092
IDD2N2=0.0
IDD2P0=0.088
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.14200000000000002
IDD3N2=0.0
IDD3P0=0.14
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.53
IDD4R2=0.0
IDD4W=0.47900000000000004
IDD4W2=0.0
IDD5=0.277
IDD52=0.0
IDD6=0.10200000000000001
IDD62=0.0
VDD=1.1
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=8
banks_per_rank=32
beats_per_clock=2
burst_length=16
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=256
device_size=536870912
devices_per_rank=4
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=close_adaptive
power_model=
power_state=system.mem_ctrls00.dram.power_state
range=2147483648:4294967296:0:1048640:2097280
ranks_per_channel=1
read_buffer_size=64
tAAD=454
tBURST=3632
tBURST_MAX=3632
tBURST_MIN=3632
tCCD_L=5000
tCCD_L_WR=5000
tCK=454
tCL=14545
tCS=1000
tCWL=13637
tPPD=908
tRAS=32000
tRCD=14545
tRCD_WR=14545
tREFI=3900000
tRFC=295000
tRP=14545
tRRD=3632
tRRD_L=5000
tRTP=7500
tRTW=2497
tWR=30000
tWTR=16137
tWTR_L=23637
tXAW=14545
tXP=7500
tXPDLL=0
tXS=295000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[system.mem_ctrls00.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls00.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls01]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrls01.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls01.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.crossbars0.mem_side_ports[1]

[system.mem_ctrls01.dram]
type=DRAMInterface
children=power_state
IDD0=0.122
IDD02=0.0
IDD2N=0.092
IDD2N2=0.0
IDD2P0=0.088
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.14200000000000002
IDD3N2=0.0
IDD3P0=0.14
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.53
IDD4R2=0.0
IDD4W=0.47900000000000004
IDD4W2=0.0
IDD5=0.277
IDD52=0.0
IDD6=0.10200000000000001
IDD62=0.0
VDD=1.1
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=8
banks_per_rank=32
beats_per_clock=2
burst_length=16
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=256
device_size=536870912
devices_per_rank=4
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=close_adaptive
power_model=
power_state=system.mem_ctrls01.dram.power_state
range=36507222016:68719476736:0:1048640:2097280
ranks_per_channel=1
read_buffer_size=64
tAAD=454
tBURST=3632
tBURST_MAX=3632
tBURST_MIN=3632
tCCD_L=5000
tCCD_L_WR=5000
tCK=454
tCL=14545
tCS=1000
tCWL=13637
tPPD=908
tRAS=32000
tRCD=14545
tRCD_WR=14545
tREFI=3900000
tRFC=295000
tRP=14545
tRRD=3632
tRRD_L=5000
tRTP=7500
tRTW=2497
tWR=30000
tWTR=16137
tWTR_L=23637
tXAW=14545
tXP=7500
tXPDLL=0
tXS=295000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[system.mem_ctrls01.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls01.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls02]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrls02.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls02.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.crossbars0.mem_side_ports[2]

[system.mem_ctrls02.dram]
type=DRAMInterface
children=power_state
IDD0=0.122
IDD02=0.0
IDD2N=0.092
IDD2N2=0.0
IDD2P0=0.088
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.14200000000000002
IDD3N2=0.0
IDD3P0=0.14
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.53
IDD4R2=0.0
IDD4W=0.47900000000000004
IDD4W2=0.0
IDD5=0.277
IDD52=0.0
IDD6=0.10200000000000001
IDD62=0.0
VDD=1.1
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=8
banks_per_rank=32
beats_per_clock=2
burst_length=16
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=256
device_size=536870912
devices_per_rank=4
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=close_adaptive
power_model=
power_state=system.mem_ctrls02.dram.power_state
range=584115552256:1099511627776:0:1048640:2097280
ranks_per_channel=1
read_buffer_size=64
tAAD=454
tBURST=3632
tBURST_MAX=3632
tBURST_MIN=3632
tCCD_L=5000
tCCD_L_WR=5000
tCK=454
tCL=14545
tCS=1000
tCWL=13637
tPPD=908
tRAS=32000
tRCD=14545
tRCD_WR=14545
tREFI=3900000
tRFC=295000
tRP=14545
tRRD=3632
tRRD_L=5000
tRTP=7500
tRTW=2497
tWR=30000
tWTR=16137
tWTR_L=23637
tXAW=14545
tXP=7500
tXPDLL=0
tXS=295000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[system.mem_ctrls02.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls02.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls03]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrls03.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls03.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.crossbars1.mem_side_ports[0]

[system.mem_ctrls03.dram]
type=DRAMInterface
children=power_state
IDD0=0.122
IDD02=0.0
IDD2N=0.092
IDD2N2=0.0
IDD2P0=0.088
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.14200000000000002
IDD3N2=0.0
IDD3P0=0.14
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.53
IDD4R2=0.0
IDD4W=0.47900000000000004
IDD4W2=0.0
IDD5=0.277
IDD52=0.0
IDD6=0.10200000000000001
IDD62=0.0
VDD=1.1
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=8
banks_per_rank=32
beats_per_clock=2
burst_length=16
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=256
device_size=536870912
devices_per_rank=4
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=close_adaptive
power_model=
power_state=system.mem_ctrls03.dram.power_state
range=2147483648:4294967296:1:1048640:2097280
ranks_per_channel=1
read_buffer_size=64
tAAD=454
tBURST=3632
tBURST_MAX=3632
tBURST_MIN=3632
tCCD_L=5000
tCCD_L_WR=5000
tCK=454
tCL=14545
tCS=1000
tCWL=13637
tPPD=908
tRAS=32000
tRCD=14545
tRCD_WR=14545
tREFI=3900000
tRFC=295000
tRP=14545
tRRD=3632
tRRD_L=5000
tRTP=7500
tRTW=2497
tWR=30000
tWTR=16137
tWTR_L=23637
tXAW=14545
tXP=7500
tXPDLL=0
tXS=295000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[system.mem_ctrls03.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls03.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls04]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrls04.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls04.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.crossbars1.mem_side_ports[1]

[system.mem_ctrls04.dram]
type=DRAMInterface
children=power_state
IDD0=0.122
IDD02=0.0
IDD2N=0.092
IDD2N2=0.0
IDD2P0=0.088
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.14200000000000002
IDD3N2=0.0
IDD3P0=0.14
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.53
IDD4R2=0.0
IDD4W=0.47900000000000004
IDD4W2=0.0
IDD5=0.277
IDD52=0.0
IDD6=0.10200000000000001
IDD62=0.0
VDD=1.1
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=8
banks_per_rank=32
beats_per_clock=2
burst_length=16
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=256
device_size=536870912
devices_per_rank=4
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=close_adaptive
power_model=
power_state=system.mem_ctrls04.dram.power_state
range=36507222016:68719476736:1:1048640:2097280
ranks_per_channel=1
read_buffer_size=64
tAAD=454
tBURST=3632
tBURST_MAX=3632
tBURST_MIN=3632
tCCD_L=5000
tCCD_L_WR=5000
tCK=454
tCL=14545
tCS=1000
tCWL=13637
tPPD=908
tRAS=32000
tRCD=14545
tRCD_WR=14545
tREFI=3900000
tRFC=295000
tRP=14545
tRRD=3632
tRRD_L=5000
tRTP=7500
tRTW=2497
tWR=30000
tWTR=16137
tWTR_L=23637
tXAW=14545
tXP=7500
tXPDLL=0
tXS=295000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[system.mem_ctrls04.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls04.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls05]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrls05.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls05.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.crossbars1.mem_side_ports[2]

[system.mem_ctrls05.dram]
type=DRAMInterface
children=power_state
IDD0=0.122
IDD02=0.0
IDD2N=0.092
IDD2N2=0.0
IDD2P0=0.088
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.14200000000000002
IDD3N2=0.0
IDD3P0=0.14
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.53
IDD4R2=0.0
IDD4W=0.47900000000000004
IDD4W2=0.0
IDD5=0.277
IDD52=0.0
IDD6=0.10200000000000001
IDD62=0.0
VDD=1.1
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=8
banks_per_rank=32
beats_per_clock=2
burst_length=16
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=256
device_size=536870912
devices_per_rank=4
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=close_adaptive
power_model=
power_state=system.mem_ctrls05.dram.power_state
range=584115552256:1099511627776:1:1048640:2097280
ranks_per_channel=1
read_buffer_size=64
tAAD=454
tBURST=3632
tBURST_MAX=3632
tBURST_MIN=3632
tCCD_L=5000
tCCD_L_WR=5000
tCK=454
tCL=14545
tCS=1000
tCWL=13637
tPPD=908
tRAS=32000
tRCD=14545
tRCD_WR=14545
tREFI=3900000
tRFC=295000
tRP=14545
tRRD=3632
tRRD_L=5000
tRTP=7500
tRTW=2497
tWR=30000
tWTR=16137
tWTR_L=23637
tXAW=14545
tXP=7500
tXPDLL=0
tXS=295000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[system.mem_ctrls05.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls05.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls06]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrls06.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls06.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.crossbars2.mem_side_ports[0]

[system.mem_ctrls06.dram]
type=DRAMInterface
children=power_state
IDD0=0.122
IDD02=0.0
IDD2N=0.092
IDD2N2=0.0
IDD2P0=0.088
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.14200000000000002
IDD3N2=0.0
IDD3P0=0.14
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.53
IDD4R2=0.0
IDD4W=0.47900000000000004
IDD4W2=0.0
IDD5=0.277
IDD52=0.0
IDD6=0.10200000000000001
IDD62=0.0
VDD=1.1
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=8
banks_per_rank=32
beats_per_clock=2
burst_length=16
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=256
device_size=536870912
devices_per_rank=4
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=close_adaptive
power_model=
power_state=system.mem_ctrls06.dram.power_state
range=2147483648:4294967296:2:1048640:2097280
ranks_per_channel=1
read_buffer_size=64
tAAD=454
tBURST=3632
tBURST_MAX=3632
tBURST_MIN=3632
tCCD_L=5000
tCCD_L_WR=5000
tCK=454
tCL=14545
tCS=1000
tCWL=13637
tPPD=908
tRAS=32000
tRCD=14545
tRCD_WR=14545
tREFI=3900000
tRFC=295000
tRP=14545
tRRD=3632
tRRD_L=5000
tRTP=7500
tRTW=2497
tWR=30000
tWTR=16137
tWTR_L=23637
tXAW=14545
tXP=7500
tXPDLL=0
tXS=295000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[system.mem_ctrls06.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls06.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls07]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrls07.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls07.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.crossbars2.mem_side_ports[1]

[system.mem_ctrls07.dram]
type=DRAMInterface
children=power_state
IDD0=0.122
IDD02=0.0
IDD2N=0.092
IDD2N2=0.0
IDD2P0=0.088
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.14200000000000002
IDD3N2=0.0
IDD3P0=0.14
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.53
IDD4R2=0.0
IDD4W=0.47900000000000004
IDD4W2=0.0
IDD5=0.277
IDD52=0.0
IDD6=0.10200000000000001
IDD62=0.0
VDD=1.1
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=8
banks_per_rank=32
beats_per_clock=2
burst_length=16
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=256
device_size=536870912
devices_per_rank=4
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=close_adaptive
power_model=
power_state=system.mem_ctrls07.dram.power_state
range=36507222016:68719476736:2:1048640:2097280
ranks_per_channel=1
read_buffer_size=64
tAAD=454
tBURST=3632
tBURST_MAX=3632
tBURST_MIN=3632
tCCD_L=5000
tCCD_L_WR=5000
tCK=454
tCL=14545
tCS=1000
tCWL=13637
tPPD=908
tRAS=32000
tRCD=14545
tRCD_WR=14545
tREFI=3900000
tRFC=295000
tRP=14545
tRRD=3632
tRRD_L=5000
tRTP=7500
tRTW=2497
tWR=30000
tWTR=16137
tWTR_L=23637
tXAW=14545
tXP=7500
tXPDLL=0
tXS=295000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[system.mem_ctrls07.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls07.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls08]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrls08.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls08.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.crossbars2.mem_side_ports[2]

[system.mem_ctrls08.dram]
type=DRAMInterface
children=power_state
IDD0=0.122
IDD02=0.0
IDD2N=0.092
IDD2N2=0.0
IDD2P0=0.088
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.14200000000000002
IDD3N2=0.0
IDD3P0=0.14
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.53
IDD4R2=0.0
IDD4W=0.47900000000000004
IDD4W2=0.0
IDD5=0.277
IDD52=0.0
IDD6=0.10200000000000001
IDD62=0.0
VDD=1.1
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=8
banks_per_rank=32
beats_per_clock=2
burst_length=16
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=256
device_size=536870912
devices_per_rank=4
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=close_adaptive
power_model=
power_state=system.mem_ctrls08.dram.power_state
range=584115552256:1099511627776:2:1048640:2097280
ranks_per_channel=1
read_buffer_size=64
tAAD=454
tBURST=3632
tBURST_MAX=3632
tBURST_MIN=3632
tCCD_L=5000
tCCD_L_WR=5000
tCK=454
tCL=14545
tCS=1000
tCWL=13637
tPPD=908
tRAS=32000
tRCD=14545
tRCD_WR=14545
tREFI=3900000
tRFC=295000
tRP=14545
tRRD=3632
tRRD_L=5000
tRTP=7500
tRTW=2497
tWR=30000
tWTR=16137
tWTR_L=23637
tXAW=14545
tXP=7500
tXPDLL=0
tXS=295000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[system.mem_ctrls08.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls08.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls09]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrls09.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls09.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.crossbars3.mem_side_ports[0]

[system.mem_ctrls09.dram]
type=DRAMInterface
children=power_state
IDD0=0.122
IDD02=0.0
IDD2N=0.092
IDD2N2=0.0
IDD2P0=0.088
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.14200000000000002
IDD3N2=0.0
IDD3P0=0.14
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.53
IDD4R2=0.0
IDD4W=0.47900000000000004
IDD4W2=0.0
IDD5=0.277
IDD52=0.0
IDD6=0.10200000000000001
IDD62=0.0
VDD=1.1
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=8
banks_per_rank=32
beats_per_clock=2
burst_length=16
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=256
device_size=536870912
devices_per_rank=4
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=close_adaptive
power_model=
power_state=system.mem_ctrls09.dram.power_state
range=2147483648:4294967296:3:1048640:2097280
ranks_per_channel=1
read_buffer_size=64
tAAD=454
tBURST=3632
tBURST_MAX=3632
tBURST_MIN=3632
tCCD_L=5000
tCCD_L_WR=5000
tCK=454
tCL=14545
tCS=1000
tCWL=13637
tPPD=908
tRAS=32000
tRCD=14545
tRCD_WR=14545
tREFI=3900000
tRFC=295000
tRP=14545
tRRD=3632
tRRD_L=5000
tRTP=7500
tRTW=2497
tWR=30000
tWTR=16137
tWTR_L=23637
tXAW=14545
tXP=7500
tXPDLL=0
tXS=295000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[system.mem_ctrls09.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls09.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls10]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrls10.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls10.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.crossbars3.mem_side_ports[1]

[system.mem_ctrls10.dram]
type=DRAMInterface
children=power_state
IDD0=0.122
IDD02=0.0
IDD2N=0.092
IDD2N2=0.0
IDD2P0=0.088
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.14200000000000002
IDD3N2=0.0
IDD3P0=0.14
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.53
IDD4R2=0.0
IDD4W=0.47900000000000004
IDD4W2=0.0
IDD5=0.277
IDD52=0.0
IDD6=0.10200000000000001
IDD62=0.0
VDD=1.1
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=8
banks_per_rank=32
beats_per_clock=2
burst_length=16
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=256
device_size=536870912
devices_per_rank=4
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=close_adaptive
power_model=
power_state=system.mem_ctrls10.dram.power_state
range=36507222016:68719476736:3:1048640:2097280
ranks_per_channel=1
read_buffer_size=64
tAAD=454
tBURST=3632
tBURST_MAX=3632
tBURST_MIN=3632
tCCD_L=5000
tCCD_L_WR=5000
tCK=454
tCL=14545
tCS=1000
tCWL=13637
tPPD=908
tRAS=32000
tRCD=14545
tRCD_WR=14545
tREFI=3900000
tRFC=295000
tRP=14545
tRRD=3632
tRRD_L=5000
tRTP=7500
tRTW=2497
tWR=30000
tWTR=16137
tWTR_L=23637
tXAW=14545
tXP=7500
tXPDLL=0
tXS=295000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[system.mem_ctrls10.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls11]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.mem_ctrls11.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.mem_ctrls11.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.crossbars3.mem_side_ports[2]

[system.mem_ctrls11.dram]
type=DRAMInterface
children=power_state
IDD0=0.122
IDD02=0.0
IDD2N=0.092
IDD2N2=0.0
IDD2P0=0.088
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.14200000000000002
IDD3N2=0.0
IDD3P0=0.14
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.53
IDD4R2=0.0
IDD4W=0.47900000000000004
IDD4W2=0.0
IDD5=0.277
IDD52=0.0
IDD6=0.10200000000000001
IDD62=0.0
VDD=1.1
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=8
banks_per_rank=32
beats_per_clock=2
burst_length=16
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=256
device_size=536870912
devices_per_rank=4
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=close_adaptive
power_model=
power_state=system.mem_ctrls11.dram.power_state
range=584115552256:1099511627776:3:1048640:2097280
ranks_per_channel=1
read_buffer_size=64
tAAD=454
tBURST=3632
tBURST_MAX=3632
tBURST_MIN=3632
tCCD_L=5000
tCCD_L_WR=5000
tCK=454
tCL=14545
tCS=1000
tCWL=13637
tPPD=908
tRAS=32000
tRCD=14545
tRCD_WR=14545
tREFI=3900000
tRFC=295000
tRP=14545
tRRD=3632
tRRD_L=5000
tRTP=7500
tRTW=2497
tWR=30000
tWTR=16137
tWTR_L=23637
tXAW=14545
tXP=7500
tXPDLL=0
tXS=295000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
writeable=true

[system.mem_ctrls11.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=1024
point_of_coherency=true
point_of_unification=true
power_model=
power_state=system.membus.power_state
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
cpu_side_ports=system.l3cache.mem_side system.comm_monitor_dma_devices0.mem_side_port system.comm_monitor_dma_devices1.mem_side_port system.comm_monitor_dma_devices2.mem_side_port system.comm_monitor_dma_devices3.mem_side_port
mem_side_ports=system.crossbars0.cpu_side_ports[0] system.crossbars1.cpu_side_ports[0] system.crossbars2.cpu_side_ports[0] system.crossbars3.cpu_side_ports[0]

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.workload]
type=StubWorkload
byte_order=little
entry=0
eventq_index=0
remote_gdb_port=#7000
wait_for_remote_gdb=false
