{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1397631125676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1397631125676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 16 08:52:05 2014 " "Processing started: Wed Apr 16 08:52:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1397631125676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1397631125676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SN_program_v01 -c SN_program_v01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SN_program_v01 -c SN_program_v01" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1397631125677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1397631126084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sn_program_v01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sn_program_v01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SN_program_v01-rtl " "Found design unit 1: SN_program_v01-rtl" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1397631126613 ""} { "Info" "ISGN_ENTITY_NAME" "1 SN_program_v01 " "Found entity 1: SN_program_v01" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397631126613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397631126613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_interfacing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_interfacing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sensor_interfacing-rtl " "Found design unit 1: Sensor_interfacing-rtl" {  } { { "Sensor_interfacing.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/Sensor_interfacing.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1397631126616 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sensor_interfacing " "Found entity 1: Sensor_interfacing" {  } { { "Sensor_interfacing.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/Sensor_interfacing.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397631126616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397631126616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Schematic " "Found entity 1: Schematic" {  } { { "Schematic.bdf" "" { Schematic "C:/Bachelor/Code/VHDL/SN_program_v01/Schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397631126619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397631126619 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SN_program_v01 " "Elaborating entity \"SN_program_v01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1397631126649 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R_DATA SN_program_v01.vhd(16) " "VHDL Signal Declaration warning at SN_program_v01.vhd(16): used implicit default value for signal \"R_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1397631126652 "|SN_program_v01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_manchester_counter SN_program_v01.vhd(54) " "Verilog HDL or VHDL warning at SN_program_v01.vhd(54): object \"r_manchester_counter\" assigned a value but never read" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1397631126655 "|SN_program_v01"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flopped_ADC_DATA SN_program_v01.vhd(63) " "Verilog HDL or VHDL warning at SN_program_v01.vhd(63): object \"flopped_ADC_DATA\" assigned a value but never read" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1397631126655 "|SN_program_v01"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "start_seq SN_program_v01.vhd(72) " "VHDL Variable Declaration warning at SN_program_v01.vhd(72): used initial value expression for variable \"start_seq\" because variable was never assigned a value" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 72 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1397631126655 "|SN_program_v01"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "address SN_program_v01.vhd(73) " "VHDL Variable Declaration warning at SN_program_v01.vhd(73): used initial value expression for variable \"address\" because variable was never assigned a value" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 73 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1397631126655 "|SN_program_v01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DATA_RDY SN_program_v01.vhd(88) " "VHDL Process Statement warning at SN_program_v01.vhd(88): signal \"ADC_DATA_RDY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1397631126656 "|SN_program_v01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_DATA SN_program_v01.vhd(89) " "VHDL Process Statement warning at SN_program_v01.vhd(89): signal \"ADC_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1397631126656 "|SN_program_v01"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R_DATA GND " "Pin \"R_DATA\" is stuck at GND" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397631127352 "|SN_program_v01|R_DATA"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1397631127352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1397631127728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1397631127728 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA\[0\] " "No output dependent on input pin \"ADC_DATA\[0\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397631127788 "|SN_program_v01|ADC_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA\[1\] " "No output dependent on input pin \"ADC_DATA\[1\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397631127788 "|SN_program_v01|ADC_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA\[2\] " "No output dependent on input pin \"ADC_DATA\[2\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397631127788 "|SN_program_v01|ADC_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA\[3\] " "No output dependent on input pin \"ADC_DATA\[3\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397631127788 "|SN_program_v01|ADC_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA\[4\] " "No output dependent on input pin \"ADC_DATA\[4\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397631127788 "|SN_program_v01|ADC_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA\[5\] " "No output dependent on input pin \"ADC_DATA\[5\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397631127788 "|SN_program_v01|ADC_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA\[6\] " "No output dependent on input pin \"ADC_DATA\[6\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397631127788 "|SN_program_v01|ADC_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA\[7\] " "No output dependent on input pin \"ADC_DATA\[7\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397631127788 "|SN_program_v01|ADC_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA\[8\] " "No output dependent on input pin \"ADC_DATA\[8\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397631127788 "|SN_program_v01|ADC_DATA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA\[9\] " "No output dependent on input pin \"ADC_DATA\[9\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397631127788 "|SN_program_v01|ADC_DATA[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA\[10\] " "No output dependent on input pin \"ADC_DATA\[10\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397631127788 "|SN_program_v01|ADC_DATA[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA\[11\] " "No output dependent on input pin \"ADC_DATA\[11\]\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397631127788 "|SN_program_v01|ADC_DATA[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA_RDY " "No output dependent on input pin \"ADC_DATA_RDY\"" {  } { { "SN_program_v01.vhd" "" { Text "C:/Bachelor/Code/VHDL/SN_program_v01/SN_program_v01.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1397631127788 "|SN_program_v01|ADC_DATA_RDY"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1397631127788 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1397631127790 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1397631127790 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1397631127790 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1397631127790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1397631127821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 16 08:52:07 2014 " "Processing ended: Wed Apr 16 08:52:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1397631127821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1397631127821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1397631127821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1397631127821 ""}
