Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Nov  5 22:05:17 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/workspace/SOC_lab/lab/lab3_fir/lab-fir/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (120)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (120)
--------------------------------
 There are 120 input ports with no input delay specified. (HIGH)

arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[1]
wdata[2]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[1]
rdata[2]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.159        0.000                      0                  252        0.142        0.000                      0                  252        4.500        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            4.159        0.000                      0                  247        0.142        0.000                      0                  247        4.500        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                 5.186        0.000                      0                    5        0.848        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 mult_tmp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_tmp__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     6.662 r  mult_tmp__0/PCOUT[0]
                         net (fo=1, unplaced)         0.055     6.717    mult_tmp__0_n_153
                         DSP48E1                                      r  mult_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_reg/CLK
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.876    mult_reg
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 mult_tmp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_tmp__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     6.662 r  mult_tmp__0/PCOUT[10]
                         net (fo=1, unplaced)         0.055     6.717    mult_tmp__0_n_143
                         DSP48E1                                      r  mult_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_reg/CLK
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.876    mult_reg
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 mult_tmp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_tmp__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     6.662 r  mult_tmp__0/PCOUT[11]
                         net (fo=1, unplaced)         0.055     6.717    mult_tmp__0_n_142
                         DSP48E1                                      r  mult_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_reg/CLK
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.876    mult_reg
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 mult_tmp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_tmp__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     6.662 r  mult_tmp__0/PCOUT[12]
                         net (fo=1, unplaced)         0.055     6.717    mult_tmp__0_n_141
                         DSP48E1                                      r  mult_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_reg/CLK
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.876    mult_reg
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 mult_tmp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_tmp__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     6.662 r  mult_tmp__0/PCOUT[13]
                         net (fo=1, unplaced)         0.055     6.717    mult_tmp__0_n_140
                         DSP48E1                                      r  mult_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_reg/CLK
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.876    mult_reg
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 mult_tmp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_tmp__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     6.662 r  mult_tmp__0/PCOUT[14]
                         net (fo=1, unplaced)         0.055     6.717    mult_tmp__0_n_139
                         DSP48E1                                      r  mult_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_reg/CLK
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.876    mult_reg
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 mult_tmp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_tmp__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     6.662 r  mult_tmp__0/PCOUT[15]
                         net (fo=1, unplaced)         0.055     6.717    mult_tmp__0_n_138
                         DSP48E1                                      r  mult_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_reg/CLK
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.876    mult_reg
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 mult_tmp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_tmp__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     6.662 r  mult_tmp__0/PCOUT[16]
                         net (fo=1, unplaced)         0.055     6.717    mult_tmp__0_n_137
                         DSP48E1                                      r  mult_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_reg/CLK
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.876    mult_reg
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 mult_tmp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_tmp__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      4.206     6.662 r  mult_tmp__0/PCOUT[17]
                         net (fo=1, unplaced)         0.055     6.717    mult_tmp__0_n_136
                         DSP48E1                                      r  mult_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_reg/CLK
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.876    mult_reg
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 mult_tmp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 4.206ns (98.709%)  route 0.055ns (1.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_tmp__0/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      4.206     6.662 r  mult_tmp__0/PCOUT[18]
                         net (fo=1, unplaced)         0.055     6.717    mult_tmp__0_n_135
                         DSP48E1                                      r  mult_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         DSP48E1                                      r  mult_reg/CLK
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.876    mult_reg
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  4.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 init_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  init_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  init_addr_reg[4]/Q
                         net (fo=4, unplaced)         0.141     0.966    init_addr_reg[4]
                                                                      r  init_addr[4]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.064 r  init_addr[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    init_addr[4]_i_1_n_0
                         FDSE                                         r  init_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDSE                                         r  init_addr_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDSE (Hold_fdse_C_D)         0.099     0.922    init_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  shift_reg[3]/Q
                         net (fo=4, unplaced)         0.141     0.966    shift_reg[3]
                                                                      r  shift[3]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.064 r  shift[3]_i_3/O
                         net (fo=1, unplaced)         0.000     1.064    p_0_in__0[3]
                         FDRE                                         r  shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  shift_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 init_addr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.248ns (64.136%)  route 0.139ns (35.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  init_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  init_addr_reg[5]/Q
                         net (fo=3, unplaced)         0.139     0.963    init_addr_reg[5]
                                                                      r  init_addr[5]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.064 r  init_addr[5]_i_2/O
                         net (fo=1, unplaced)         0.000     1.064    p_0_in[5]
                         FDSE                                         r  init_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDSE                                         r  init_addr_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDSE (Hold_fdse_C_D)         0.099     0.922    init_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 init_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  init_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 f  init_addr_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    init_addr_reg[2]
                                                                      f  init_addr[2]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.067 r  init_addr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_0_in[2]
                         FDSE                                         r  init_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDSE                                         r  init_addr_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDSE (Hold_fdse_C_D)         0.099     0.922    init_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 y_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  y_count_reg[3]/Q
                         net (fo=7, unplaced)         0.146     0.970    y_count[3]
                                                                      r  num_count[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.068 r  num_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    num_count_tmp[0]
                         FDRE                                         r  num_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  num_count_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    num_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 init_addr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_addr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  init_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 r  init_addr_reg[3]/Q
                         net (fo=5, unplaced)         0.143     0.967    init_addr_reg[3]
                                                                      r  init_addr[3]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.068 r  init_addr[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    p_0_in[3]
                         FDSE                                         r  init_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDSE                                         r  init_addr_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDSE (Hold_fdse_C_D)         0.099     0.922    init_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.172%)  route 0.145ns (36.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  shift_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    shift_reg[2]
                                                                      r  shift[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.070 r  shift[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    p_0_in__0[2]
                         FDRE                                         r  shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  shift_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.245ns (61.818%)  route 0.151ns (38.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  shift_reg[0]/Q
                         net (fo=12, unplaced)        0.151     0.976    shift_reg[0]
                                                                      f  shift[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.074 r  shift[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    data_A_tmp2[0]
                         FDRE                                         r  shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  shift_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.248ns (62.567%)  route 0.148ns (37.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  shift_reg[1]/Q
                         net (fo=9, unplaced)         0.148     0.973    shift_reg[1]
                                                                      r  shift[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.074 r  shift[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    shift[1]_i_1_n_0
                         FDRE                                         r  shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  shift_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 x_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.245ns (59.906%)  route 0.164ns (40.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDSE                                         r  x_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.825 f  x_count_reg[3]/Q
                         net (fo=42, unplaced)        0.164     0.989    x_count[3]
                                                                      f  x_count[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.087 r  x_count[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.087    x_count[1]_i_1_n_0
                         FDSE                                         r  x_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDSE                                         r  x_count_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDSE (Hold_fdse_C_D)         0.099     0.922    x_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                mult_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                mult_tmp/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                FSM_sequential_ap_current_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                FSM_sequential_ap_current_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                data_ff_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                data_ff_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                data_ff_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                data_ff_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                data_ff_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                FSM_sequential_ap_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500                FSM_sequential_ap_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                FSM_sequential_ap_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500                FSM_sequential_ap_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                data_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500                data_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                data_ff_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500                data_ff_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                data_ff_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500                data_ff_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                FSM_sequential_ap_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                FSM_sequential_ap_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                FSM_sequential_ap_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                FSM_sequential_ap_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                data_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                data_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                data_ff_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                data_ff_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500                data_ff_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                data_ff_reg[11]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 num_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_count_reg[0]/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.430ns (33.726%)  route 2.810ns (66.274%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  num_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  num_count_reg[3]/Q
                         net (fo=8, unplaced)         1.003     3.937    num_count_reg[3]
                                                                      r  y_count[4]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  y_count[4]_i_6/O
                         net (fo=1, unplaced)         0.000     4.232    y_count[4]_i_6_n_0
                                                                      r  y_count_reg[4]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 r  y_count_reg[4]_i_3/CO[3]
                         net (fo=4, unplaced)         0.942     5.707    ap_next_state2
                                                                      r  y_count[4]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.831 f  y_count[4]_i_2/O
                         net (fo=66, unplaced)        0.865     6.696    y_count[4]_i_2_n_0
                         FDPE                                         f  y_count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  y_count_reg[0]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.882    y_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.882    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.186ns  (required time - arrival time)
  Source:                 num_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_count_reg[4]/PRE
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.430ns (33.726%)  route 2.810ns (66.274%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  num_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  num_count_reg[3]/Q
                         net (fo=8, unplaced)         1.003     3.937    num_count_reg[3]
                                                                      r  y_count[4]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  y_count[4]_i_6/O
                         net (fo=1, unplaced)         0.000     4.232    y_count[4]_i_6_n_0
                                                                      r  y_count_reg[4]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 r  y_count_reg[4]_i_3/CO[3]
                         net (fo=4, unplaced)         0.942     5.707    ap_next_state2
                                                                      r  y_count[4]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.831 f  y_count[4]_i_2/O
                         net (fo=66, unplaced)        0.865     6.696    y_count[4]_i_2_n_0
                         FDPE                                         f  y_count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDPE                                         r  y_count_reg[4]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    11.882    y_count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.882    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  5.186    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 num_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_count_reg[1]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.430ns (33.726%)  route 2.810ns (66.274%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  num_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  num_count_reg[3]/Q
                         net (fo=8, unplaced)         1.003     3.937    num_count_reg[3]
                                                                      r  y_count[4]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  y_count[4]_i_6/O
                         net (fo=1, unplaced)         0.000     4.232    y_count[4]_i_6_n_0
                                                                      r  y_count_reg[4]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 r  y_count_reg[4]_i_3/CO[3]
                         net (fo=4, unplaced)         0.942     5.707    ap_next_state2
                                                                      r  y_count[4]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.831 f  y_count[4]_i_2/O
                         net (fo=66, unplaced)        0.865     6.696    y_count[4]_i_2_n_0
                         FDCE                                         f  y_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_count_reg[1]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.924    y_count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 num_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_count_reg[2]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.430ns (33.726%)  route 2.810ns (66.274%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  num_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  num_count_reg[3]/Q
                         net (fo=8, unplaced)         1.003     3.937    num_count_reg[3]
                                                                      r  y_count[4]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  y_count[4]_i_6/O
                         net (fo=1, unplaced)         0.000     4.232    y_count[4]_i_6_n_0
                                                                      r  y_count_reg[4]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 r  y_count_reg[4]_i_3/CO[3]
                         net (fo=4, unplaced)         0.942     5.707    ap_next_state2
                                                                      r  y_count[4]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.831 f  y_count[4]_i_2/O
                         net (fo=66, unplaced)        0.865     6.696    y_count[4]_i_2_n_0
                         FDCE                                         f  y_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_count_reg[2]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.924    y_count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 num_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_count_reg[3]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.430ns (33.726%)  route 2.810ns (66.274%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  num_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  num_count_reg[3]/Q
                         net (fo=8, unplaced)         1.003     3.937    num_count_reg[3]
                                                                      r  y_count[4]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  y_count[4]_i_6/O
                         net (fo=1, unplaced)         0.000     4.232    y_count[4]_i_6_n_0
                                                                      r  y_count_reg[4]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 r  y_count_reg[4]_i_3/CO[3]
                         net (fo=4, unplaced)         0.942     5.707    ap_next_state2
                                                                      r  y_count[4]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.831 f  y_count[4]_i_2/O
                         net (fo=66, unplaced)        0.865     6.696    y_count[4]_i_2_n_0
                         FDCE                                         f  y_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_count_reg[3]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.924    y_count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  5.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 FSM_sequential_ap_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_count_reg[1]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.245ns (27.069%)  route 0.660ns (72.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_sequential_ap_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  FSM_sequential_ap_current_state_reg[0]/Q
                         net (fo=7, unplaced)         0.295     1.120    ap_current_state[0]
                                                                      r  y_count[4]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.218 f  y_count[4]_i_2/O
                         net (fo=66, unplaced)        0.365     1.583    y_count[4]_i_2_n_0
                         FDCE                                         f  y_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_count_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.735    y_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 FSM_sequential_ap_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_count_reg[2]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.245ns (27.069%)  route 0.660ns (72.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_sequential_ap_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  FSM_sequential_ap_current_state_reg[0]/Q
                         net (fo=7, unplaced)         0.295     1.120    ap_current_state[0]
                                                                      r  y_count[4]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.218 f  y_count[4]_i_2/O
                         net (fo=66, unplaced)        0.365     1.583    y_count[4]_i_2_n_0
                         FDCE                                         f  y_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_count_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.735    y_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 FSM_sequential_ap_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_count_reg[3]/CLR
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.245ns (27.069%)  route 0.660ns (72.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_sequential_ap_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  FSM_sequential_ap_current_state_reg[0]/Q
                         net (fo=7, unplaced)         0.295     1.120    ap_current_state[0]
                                                                      r  y_count[4]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.218 f  y_count[4]_i_2/O
                         net (fo=66, unplaced)        0.365     1.583    y_count[4]_i_2_n_0
                         FDCE                                         f  y_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_count_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.735    y_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 FSM_sequential_ap_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_count_reg[0]/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.245ns (27.069%)  route 0.660ns (72.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_sequential_ap_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  FSM_sequential_ap_current_state_reg[0]/Q
                         net (fo=7, unplaced)         0.295     1.120    ap_current_state[0]
                                                                      r  y_count[4]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.218 f  y_count[4]_i_2/O
                         net (fo=66, unplaced)        0.365     1.583    y_count[4]_i_2_n_0
                         FDPE                                         f  y_count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  y_count_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    y_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (arrival time - required time)
  Source:                 FSM_sequential_ap_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_count_reg[4]/PRE
                            (removal check against rising-edge clock axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.245ns (27.069%)  route 0.660ns (72.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_sequential_ap_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  FSM_sequential_ap_current_state_reg[0]/Q
                         net (fo=7, unplaced)         0.295     1.120    ap_current_state[0]
                                                                      r  y_count[4]_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.218 f  y_count[4]_i_2/O
                         net (fo=66, unplaced)        0.365     1.583    y_count[4]_i_2_n_0
                         FDPE                                         f  y_count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  y_count_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Remov_fdpe_C_PRE)     -0.092     0.731    y_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.852    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 4.094ns (57.514%)  route 3.024ns (42.486%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.477     2.945    ap_next_state3
                                                                      f  rdata_OBUF[2]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.061 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     3.560    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  rdata_OBUF[2]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     3.684 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.484    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.119 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.119    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 4.094ns (57.514%)  route 3.024ns (42.486%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.477     2.945    ap_next_state3
                                                                      f  rdata_OBUF[2]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.061 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     3.560    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[0]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.684 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.484    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.119 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.119    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 4.094ns (57.514%)  route 3.024ns (42.486%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.477     2.945    ap_next_state3
                                                                      f  rdata_OBUF[2]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.061 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     3.560    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     3.684 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.484    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.119 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.119    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 4.094ns (57.514%)  route 3.024ns (42.486%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.477     2.945    ap_next_state3
                                                                      f  rdata_OBUF[2]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.061 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     3.560    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.684 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.484    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.119 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.119    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 4.094ns (57.514%)  route 3.024ns (42.486%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.477     2.945    ap_next_state3
                                                                      f  rdata_OBUF[2]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.061 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     3.560    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[3]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.684 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.484    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.119 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.119    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 4.094ns (57.514%)  route 3.024ns (42.486%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.477     2.945    ap_next_state3
                                                                      f  rdata_OBUF[2]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.061 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     3.560    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[4]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.684 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.484    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.119 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.119    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 4.094ns (57.514%)  route 3.024ns (42.486%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.477     2.945    ap_next_state3
                                                                      f  rdata_OBUF[2]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.061 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     3.560    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.684 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.484    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.119 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.119    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.071ns  (logic 4.102ns (58.017%)  route 2.968ns (41.983%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.447     2.915    ap_next_state3
                                                                      f  data_A_OBUF[5]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  data_A_OBUF[5]_inst_i_5/O
                         net (fo=4, unplaced)         0.473     3.512    data_A1
                                                                      r  data_A_OBUF[2]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.636 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.436    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.071 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.071    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.071ns  (logic 4.102ns (58.017%)  route 2.968ns (41.983%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.447     2.915    ap_next_state3
                                                                      f  data_A_OBUF[5]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  data_A_OBUF[5]_inst_i_5/O
                         net (fo=4, unplaced)         0.473     3.512    data_A1
                                                                      r  data_A_OBUF[3]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.636 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.436    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.071 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.071    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.071ns  (logic 4.102ns (58.017%)  route 2.968ns (41.983%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.447     2.915    ap_next_state3
                                                                      f  data_A_OBUF[5]_inst_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  data_A_OBUF[5]_inst_i_5/O
                         net (fo=4, unplaced)         0.473     3.512    data_A1
                                                                      r  data_A_OBUF[4]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.636 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.436    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.071 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.071    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[18]
                                                                      r  ss_tdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.689    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.397ns  (logic 4.283ns (51.011%)  route 4.114ns (48.989%))
  Logic Levels:           7  (CARRY4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  y_count_reg[2]/Q
                         net (fo=8, unplaced)         1.003     3.937    y_count[2]
                                                                      f  num_count[5]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  num_count[5]_i_2/O
                         net (fo=2, unplaced)         0.460     4.692    num_count[5]_i_2_n_0
                                                                      r  rdata_OBUF[1]_inst_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.816 r  rdata_OBUF[1]_inst_i_7/O
                         net (fo=2, unplaced)         0.460     5.276    rdata_OBUF[1]_inst_i_7_n_0
                                                                      r  rdata_OBUF[1]_inst_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.400 r  rdata_OBUF[1]_inst_i_8/O
                         net (fo=1, unplaced)         0.449     5.849    rdata_OBUF[1]_inst_i_8_n_0
                                                                      r  rdata_OBUF[1]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.973 r  rdata_OBUF[1]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     5.973    rdata_OBUF[1]_inst_i_4_n_0
                                                                      r  rdata_OBUF[1]_inst_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.353 r  rdata_OBUF[1]_inst_i_2/CO[3]
                         net (fo=4, unplaced)         0.942     7.295    rdata_OBUF[1]_inst_i_2_n_0
                                                                      r  rdata_OBUF[1]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     7.419 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.219    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.854 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.854    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.389ns  (logic 4.275ns (50.964%)  route 4.114ns (49.036%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  y_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  y_count_reg[2]/Q
                         net (fo=8, unplaced)         1.003     3.937    y_count[2]
                                                                      f  num_count[5]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  num_count[5]_i_2/O
                         net (fo=2, unplaced)         0.460     4.692    num_count[5]_i_2_n_0
                                                                      r  rdata_OBUF[1]_inst_i_7/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.816 r  rdata_OBUF[1]_inst_i_7/O
                         net (fo=2, unplaced)         0.460     5.276    rdata_OBUF[1]_inst_i_7_n_0
                                                                      r  rdata_OBUF[1]_inst_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.400 r  rdata_OBUF[1]_inst_i_8/O
                         net (fo=1, unplaced)         0.449     5.849    rdata_OBUF[1]_inst_i_8_n_0
                                                                      r  rdata_OBUF[1]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.973 r  rdata_OBUF[1]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     5.973    rdata_OBUF[1]_inst_i_4_n_0
                                                                      r  rdata_OBUF[1]_inst_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.353 r  rdata_OBUF[1]_inst_i_2/CO[3]
                         net (fo=4, unplaced)         0.942     7.295    rdata_OBUF[1]_inst_i_2_n_0
                                                                      r  sm_tlast_OBUF_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.116     7.411 r  sm_tlast_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.800     8.211    sm_tlast_OBUF
                                                                      r  sm_tlast_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.846 r  sm_tlast_OBUF_inst/O
                         net (fo=0)                   0.000    10.846    sm_tlast
                                                                      r  sm_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.467ns  (logic 3.779ns (50.614%)  route 3.688ns (49.386%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  x_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  x_count_reg[0]/Q
                         net (fo=45, unplaced)        1.045     3.979    x_count[0]
                                                                      f  data_A_OBUF[2]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.274 r  data_A_OBUF[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.723    data_A_OBUF[2]_inst_i_3_n_0
                                                                      r  data_A_OBUF[2]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.847 r  data_A_OBUF[2]_inst_i_2/O
                         net (fo=6, unplaced)         0.481     5.328    data_A_tmp1
                                                                      r  data_A_OBUF[5]_inst_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     5.452 r  data_A_OBUF[5]_inst_i_3/O
                         net (fo=2, unplaced)         0.913     6.365    p_0_in__0__0[2]
                                                                      r  data_A_OBUF[5]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.489 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.289    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.924 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.924    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.459ns  (logic 3.771ns (50.561%)  route 3.688ns (49.439%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  x_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  x_count_reg[0]/Q
                         net (fo=45, unplaced)        1.045     3.979    x_count[0]
                                                                      f  data_A_OBUF[2]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.274 r  data_A_OBUF[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.723    data_A_OBUF[2]_inst_i_3_n_0
                                                                      r  data_A_OBUF[2]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.847 r  data_A_OBUF[2]_inst_i_2/O
                         net (fo=6, unplaced)         0.481     5.328    data_A_tmp1
                                                                      r  data_A_OBUF[5]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.116     5.444 r  data_A_OBUF[5]_inst_i_2/O
                         net (fo=2, unplaced)         0.913     6.357    data_A_OBUF[5]_inst_i_2_n_0
                                                                      r  data_A_OBUF[4]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.481 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.281    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.916 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.916    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.448ns  (logic 3.771ns (50.636%)  route 3.677ns (49.364%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  x_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 f  x_count_reg[0]/Q
                         net (fo=45, unplaced)        1.045     3.979    x_count[0]
                                                                      f  data_A_OBUF[2]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.274 r  data_A_OBUF[2]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     4.723    data_A_OBUF[2]_inst_i_3_n_0
                                                                      r  data_A_OBUF[2]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.847 r  data_A_OBUF[2]_inst_i_2/O
                         net (fo=6, unplaced)         0.481     5.328    data_A_tmp1
                                                                      r  data_A_OBUF[3]_inst_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.116     5.444 r  data_A_OBUF[3]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     6.346    data_A_OBUF[3]_inst_i_2_n_0
                                                                      r  data_A_OBUF[3]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     6.470 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.270    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.905 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.905    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.406ns  (logic 4.188ns (56.554%)  route 3.218ns (43.446%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  num_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  num_count_reg[3]/Q
                         net (fo=8, unplaced)         1.003     3.937    num_count_reg[3]
                                                                      r  y_count[4]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  y_count[4]_i_6/O
                         net (fo=1, unplaced)         0.000     4.232    y_count[4]_i_6_n_0
                                                                      r  y_count_reg[4]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 f  y_count_reg[4]_i_3/CO[3]
                         net (fo=4, unplaced)         0.942     5.707    ap_next_state2
                                                                      f  data_A_OBUF[5]_inst_i_5/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.831 r  data_A_OBUF[5]_inst_i_5/O
                         net (fo=4, unplaced)         0.473     6.304    data_A1
                                                                      r  data_A_OBUF[2]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     6.428 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.228    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.863 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.863    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.393ns  (logic 4.188ns (56.653%)  route 3.205ns (43.347%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  num_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  num_count_reg[3]/Q
                         net (fo=8, unplaced)         1.003     3.937    num_count_reg[3]
                                                                      r  y_count[4]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  y_count[4]_i_6/O
                         net (fo=1, unplaced)         0.000     4.232    y_count[4]_i_6_n_0
                                                                      r  y_count_reg[4]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 r  y_count_reg[4]_i_3/CO[3]
                         net (fo=4, unplaced)         0.942     5.707    ap_next_state2
                                                                      r  rdata_OBUF[0]_inst_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.831 r  rdata_OBUF[0]_inst_i_2/O
                         net (fo=2, unplaced)         0.460     6.291    ap_next_state11_out
                                                                      r  rdata_OBUF[0]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.415 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.215    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.850 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.850    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.261ns  (logic 4.214ns (58.041%)  route 3.047ns (41.959%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  num_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  num_count_reg[3]/Q
                         net (fo=8, unplaced)         1.003     3.937    num_count_reg[3]
                                                                      r  y_count[4]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  y_count[4]_i_6/O
                         net (fo=1, unplaced)         0.000     4.232    y_count[4]_i_6_n_0
                                                                      r  y_count_reg[4]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 f  y_count_reg[4]_i_3/CO[3]
                         net (fo=4, unplaced)         0.745     5.510    ap_next_state2
                                                                      f  rdata_OBUF[2]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.150     5.660 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     6.159    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  rdata_OBUF[2]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     6.283 r  rdata_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.083    rdata_OBUF[2]
                                                                      r  rdata_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.718 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.718    rdata[2]
                                                                      r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.261ns  (logic 4.214ns (58.041%)  route 3.047ns (41.959%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  num_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  num_count_reg[3]/Q
                         net (fo=8, unplaced)         1.003     3.937    num_count_reg[3]
                                                                      r  y_count[4]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  y_count[4]_i_6/O
                         net (fo=1, unplaced)         0.000     4.232    y_count[4]_i_6_n_0
                                                                      r  y_count_reg[4]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 f  y_count_reg[4]_i_3/CO[3]
                         net (fo=4, unplaced)         0.745     5.510    ap_next_state2
                                                                      f  rdata_OBUF[2]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.150     5.660 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     6.159    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[0]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.283 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.083    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.718 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.718    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.261ns  (logic 4.214ns (58.041%)  route 3.047ns (41.959%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  num_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  num_count_reg[3]/Q
                         net (fo=8, unplaced)         1.003     3.937    num_count_reg[3]
                                                                      r  y_count[4]_i_6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.232 r  y_count[4]_i_6/O
                         net (fo=1, unplaced)         0.000     4.232    y_count[4]_i_6_n_0
                                                                      r  y_count_reg[4]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.765 f  y_count_reg[4]_i_3/CO[3]
                         net (fo=4, unplaced)         0.745     5.510    ap_next_state2
                                                                      f  rdata_OBUF[2]_inst_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.150     5.660 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     6.159    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     6.283 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     7.083    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.718 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.718    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvalid_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  rvalid_tmp_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  rvalid_tmp_reg/Q
                         net (fo=2, unplaced)         0.337     1.162    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  y_reg[0]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  y_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  y_reg[10]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  y_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  y_reg[11]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  y_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  y_reg[12]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  y_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  y_reg[13]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  y_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  y_reg[14]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  y_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  y_reg[15]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  y_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  y_reg[16]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[16]
                                                                      r  sm_tdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[16]
                                                                      r  sm_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  y_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  y_reg[17]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[17]
                                                                      r  sm_tdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[17]
                                                                      r  sm_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           288 Endpoints
Min Delay           288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            shift_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.484ns  (logic 1.460ns (32.550%)  route 3.025ns (67.450%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.477     2.945    ap_next_state3
                                                                      f  rdata_OBUF[2]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.061 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     3.560    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  shift[3]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.684 r  shift[3]_i_1/O
                         net (fo=4, unplaced)         0.800     4.484    clear
                         FDRE                                         r  shift_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  shift_reg[0]/C

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            shift_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.484ns  (logic 1.460ns (32.550%)  route 3.025ns (67.450%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.477     2.945    ap_next_state3
                                                                      f  rdata_OBUF[2]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.061 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     3.560    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  shift[3]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.684 r  shift[3]_i_1/O
                         net (fo=4, unplaced)         0.800     4.484    clear
                         FDRE                                         r  shift_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  shift_reg[1]/C

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            shift_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.484ns  (logic 1.460ns (32.550%)  route 3.025ns (67.450%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.477     2.945    ap_next_state3
                                                                      f  rdata_OBUF[2]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.061 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     3.560    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  shift[3]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.684 r  shift[3]_i_1/O
                         net (fo=4, unplaced)         0.800     4.484    clear
                         FDRE                                         r  shift_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  shift_reg[2]/C

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            shift_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.484ns  (logic 1.460ns (32.550%)  route 3.025ns (67.450%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.477     2.945    ap_next_state3
                                                                      f  rdata_OBUF[2]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     3.061 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=13, unplaced)        0.499     3.560    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  shift[3]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.684 r  shift[3]_i_1/O
                         net (fo=4, unplaced)         0.800     4.484    clear
                         FDRE                                         r  shift_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  shift_reg[3]/C

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            mult_reg[0]__0/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 1.344ns (34.414%)  route 2.561ns (65.586%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.447     2.915    ap_next_state3
                                                                      f  y_count[4]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  y_count[4]_i_2/O
                         net (fo=66, unplaced)        0.865     3.904    y_count[4]_i_2_n_0
                         FDRE                                         r  mult_reg[0]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  mult_reg[0]__0/C

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            mult_reg[10]__0/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 1.344ns (34.414%)  route 2.561ns (65.586%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.447     2.915    ap_next_state3
                                                                      f  y_count[4]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  y_count[4]_i_2/O
                         net (fo=66, unplaced)        0.865     3.904    y_count[4]_i_2_n_0
                         FDRE                                         r  mult_reg[10]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  mult_reg[10]__0/C

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            mult_reg[11]__0/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 1.344ns (34.414%)  route 2.561ns (65.586%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.447     2.915    ap_next_state3
                                                                      f  y_count[4]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  y_count[4]_i_2/O
                         net (fo=66, unplaced)        0.865     3.904    y_count[4]_i_2_n_0
                         FDRE                                         r  mult_reg[11]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  mult_reg[11]__0/C

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            mult_reg[12]__0/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 1.344ns (34.414%)  route 2.561ns (65.586%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.447     2.915    ap_next_state3
                                                                      f  y_count[4]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  y_count[4]_i_2/O
                         net (fo=66, unplaced)        0.865     3.904    y_count[4]_i_2_n_0
                         FDRE                                         r  mult_reg[12]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  mult_reg[12]__0/C

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            mult_reg[13]__0/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 1.344ns (34.414%)  route 2.561ns (65.586%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.447     2.915    ap_next_state3
                                                                      f  y_count[4]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  y_count[4]_i_2/O
                         net (fo=66, unplaced)        0.865     3.904    y_count[4]_i_2_n_0
                         FDRE                                         r  mult_reg[13]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  mult_reg[13]__0/C

Slack:                    inf
  Source:                 awaddr[4]
                            (input port)
  Destination:            mult_reg[14]__0/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 1.344ns (34.414%)  route 2.561ns (65.586%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[4] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[4]
                                                                      r  awaddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[4]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    awaddr_IBUF[4]
                                                                      r  FSM_sequential_ap_current_state[1]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  FSM_sequential_ap_current_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    FSM_sequential_ap_current_state[1]_i_4_n_0
                                                                      r  FSM_sequential_ap_current_state[1]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  FSM_sequential_ap_current_state[1]_i_3/O
                         net (fo=5, unplaced)         0.447     2.915    ap_next_state3
                                                                      f  y_count[4]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.039 r  y_count[4]_i_2/O
                         net (fo=66, unplaced)        0.865     3.904    y_count[4]_i_2_n_0
                         FDRE                                         r  mult_reg[14]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  mult_reg[14]__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[0]
                         FDRE                                         r  data_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_ff_reg[0]/C

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[10]
                         FDRE                                         r  data_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_ff_reg[10]/C

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[11]
                         FDRE                                         r  data_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_ff_reg[11]/C

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[12]
                         FDRE                                         r  data_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_ff_reg[12]/C

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[13]
                         FDRE                                         r  data_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_ff_reg[13]/C

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[14]
                         FDRE                                         r  data_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_ff_reg[14]/C

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[15]
                         FDRE                                         r  data_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_ff_reg[15]/C

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[16]
                         FDRE                                         r  data_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_ff_reg[16]/C

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[17]
                         FDRE                                         r  data_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_ff_reg[17]/C

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            data_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[18]
                                                                      r  ss_tdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    data_Di_OBUF[18]
                         FDRE                                         r  data_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=125, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_ff_reg[18]/C





