// Seed: 116206581
module module_0;
  assign id_1 = id_1;
  assign module_2.type_11 = 0;
  initial
    if (1)
      if (id_1) begin : LABEL_0
        id_1 <= id_1;
      end
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output wand id_2,
    input tri1 id_3,
    input uwire id_4,
    output wor id_5,
    output tri0 id_6,
    input wor id_7,
    output tri0 id_8
);
  assign id_6 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    input wire id_2,
    output tri0 id_3,
    input tri0 id_4,
    input wire id_5,
    input wand id_6,
    output wire id_7
);
  assign id_3 = id_4;
  module_0 modCall_1 ();
  assign id_7 = id_2;
endmodule
