Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Thu Apr 11 15:46:50 2024
| Host         : antigamer-pc running 64-bit Nobara Linux 39 (KDE Plasma)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hex_display_timing_summary_routed.rpt -pb hex_display_timing_summary_routed.pb -rpx hex_display_timing_summary_routed.rpx -warn_on_violation
| Design       : hex_display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.943ns  (logic 5.417ns (54.477%)  route 4.526ns (45.523%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  B_IBUF_inst/O
                         net (fo=7, routed)           2.185     3.664    B_IBUF
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.152     3.816 r  seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.341     6.158    seg_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.785     9.943 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.943    seg[7]
    T10                                                               r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.672ns  (logic 5.159ns (53.339%)  route 4.513ns (46.661%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  B_IBUF_inst/O
                         net (fo=7, routed)           2.185     3.664    B_IBUF
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124     3.788 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.328     6.117    seg_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.672 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.672    seg[6]
    R10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.653ns  (logic 5.394ns (55.881%)  route 4.259ns (44.119%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  B_IBUF_inst/O
                         net (fo=7, routed)           2.182     3.662    B_IBUF
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.152     3.814 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.077     5.891    seg_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.763     9.653 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.653    seg[2]
    T11                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 5.151ns (55.744%)  route 4.090ns (44.256%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  D_IBUF_inst/O
                         net (fo=7, routed)           1.710     3.187    D_IBUF
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.124     3.311 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.380     5.691    seg_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.241 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.241    seg[4]
    K13                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.987ns  (logic 5.137ns (57.162%)  route 3.850ns (42.838%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  B (IN)
                         net (fo=0)                   0.000     0.000    B
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  B_IBUF_inst/O
                         net (fo=7, routed)           2.182     3.662    B_IBUF
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.786 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     5.453    seg_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.987 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.987    seg[3]
    P15                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.961ns  (logic 5.322ns (59.392%)  route 3.639ns (40.608%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  D_IBUF_inst/O
                         net (fo=7, routed)           1.710     3.187    D_IBUF
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.150     3.337 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.929     5.266    seg_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.695     8.961 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.961    seg[5]
    K16                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.514ns  (logic 5.138ns (60.350%)  route 3.376ns (39.650%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  D (IN)
                         net (fo=0)                   0.000     0.000    D
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  D_IBUF_inst/O
                         net (fo=7, routed)           1.702     3.179    D_IBUF
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     3.303 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.977    seg_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.514 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.514    seg[1]
    L18                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.524ns (69.175%)  route 0.679ns (30.825%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  D (IN)
                         net (fo=0)                   0.000     0.000    D
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  D_IBUF_inst/O
                         net (fo=7, routed)           0.361     0.606    D_IBUF
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.045     0.651 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.319     0.969    seg_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.204 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.204    seg[3]
    P15                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.536ns (65.566%)  route 0.807ns (34.434%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  C_IBUF_inst/O
                         net (fo=7, routed)           0.482     0.735    C_IBUF
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.045     0.780 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.105    seg_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.343 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.343    seg[1]
    L18                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.557ns (62.741%)  route 0.925ns (37.259%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  C_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.734    C_IBUF
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.048     0.782 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.444     1.226    seg_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         1.256     2.482 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.482    seg[5]
    K16                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.616ns (65.023%)  route 0.869ns (34.977%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  D_IBUF_inst/O
                         net (fo=7, routed)           0.361     0.606    D_IBUF
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.048     0.654 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.509     1.162    seg_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.323     2.486 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.486    seg[2]
    T11                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.546ns (61.279%)  route 0.977ns (38.721%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  D_IBUF_inst/O
                         net (fo=7, routed)           0.362     0.607    D_IBUF
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.045     0.652 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.615     1.267    seg_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.523 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.523    seg[6]
    R10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.638ns (62.284%)  route 0.992ns (37.716%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  D_IBUF_inst/O
                         net (fo=7, routed)           0.362     0.607    D_IBUF
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.049     0.656 r  seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.630     1.286    seg_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         1.344     2.631 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.631    seg[7]
    T10                                                               r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.638ns  (logic 1.549ns (58.703%)  route 1.090ns (41.297%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  C_IBUF_inst/O
                         net (fo=7, routed)           0.481     0.734    C_IBUF
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.045     0.779 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.609     1.388    seg_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.638 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.638    seg[4]
    K13                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





