// Seed: 3360747322
module module_0;
  logic id_1;
  assign id_1 = (1);
  type_5(
      id_0, id_2, 1, id_0 & 1 | 1
  );
  assign id_0 = 1 + 1'd0;
  timeunit 1ps / 1ps; type_6(
      id_1, id_3, 1, id_3
  );
endmodule
