
App.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08020000  08020000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b1c  08020190  08020190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  08028cb0  08028cb0  00009cb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08029110  08029110  0000b1ec  2**0
                  CONTENTS
  4 .ARM          00000008  08029110  08029110  0000a110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08029118  08029118  0000b1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08029118  08029118  0000a118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802911c  0802911c  0000a11c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  08029120  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b1ec  2**0
                  CONTENTS
 10 .bss          000002ec  200001ec  200001ec  0000b1ec  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004d8  200004d8  0000b1ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b1ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000af6a  00000000  00000000  0000b21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000226c  00000000  00000000  00016186  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008e8  00000000  00000000  000183f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000069f  00000000  00000000  00018ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021f5c  00000000  00000000  0001937f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ead2  00000000  00000000  0003b2db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c541c  00000000  00000000  00049dad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010f1c9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003690  00000000  00000000  0010f20c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000041  00000000  00000000  0011289c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08020190 <__do_global_dtors_aux>:
 8020190:	b510      	push	{r4, lr}
 8020192:	4c05      	ldr	r4, [pc, #20]	@ (80201a8 <__do_global_dtors_aux+0x18>)
 8020194:	7823      	ldrb	r3, [r4, #0]
 8020196:	b933      	cbnz	r3, 80201a6 <__do_global_dtors_aux+0x16>
 8020198:	4b04      	ldr	r3, [pc, #16]	@ (80201ac <__do_global_dtors_aux+0x1c>)
 802019a:	b113      	cbz	r3, 80201a2 <__do_global_dtors_aux+0x12>
 802019c:	4804      	ldr	r0, [pc, #16]	@ (80201b0 <__do_global_dtors_aux+0x20>)
 802019e:	f3af 8000 	nop.w
 80201a2:	2301      	movs	r3, #1
 80201a4:	7023      	strb	r3, [r4, #0]
 80201a6:	bd10      	pop	{r4, pc}
 80201a8:	200001ec 	.word	0x200001ec
 80201ac:	00000000 	.word	0x00000000
 80201b0:	08028c94 	.word	0x08028c94

080201b4 <frame_dummy>:
 80201b4:	b508      	push	{r3, lr}
 80201b6:	4b03      	ldr	r3, [pc, #12]	@ (80201c4 <frame_dummy+0x10>)
 80201b8:	b11b      	cbz	r3, 80201c2 <frame_dummy+0xe>
 80201ba:	4903      	ldr	r1, [pc, #12]	@ (80201c8 <frame_dummy+0x14>)
 80201bc:	4803      	ldr	r0, [pc, #12]	@ (80201cc <frame_dummy+0x18>)
 80201be:	f3af 8000 	nop.w
 80201c2:	bd08      	pop	{r3, pc}
 80201c4:	00000000 	.word	0x00000000
 80201c8:	200001f0 	.word	0x200001f0
 80201cc:	08028c94 	.word	0x08028c94

080201d0 <memchr>:
 80201d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80201d4:	2a10      	cmp	r2, #16
 80201d6:	db2b      	blt.n	8020230 <memchr+0x60>
 80201d8:	f010 0f07 	tst.w	r0, #7
 80201dc:	d008      	beq.n	80201f0 <memchr+0x20>
 80201de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80201e2:	3a01      	subs	r2, #1
 80201e4:	428b      	cmp	r3, r1
 80201e6:	d02d      	beq.n	8020244 <memchr+0x74>
 80201e8:	f010 0f07 	tst.w	r0, #7
 80201ec:	b342      	cbz	r2, 8020240 <memchr+0x70>
 80201ee:	d1f6      	bne.n	80201de <memchr+0xe>
 80201f0:	b4f0      	push	{r4, r5, r6, r7}
 80201f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80201f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80201fa:	f022 0407 	bic.w	r4, r2, #7
 80201fe:	f07f 0700 	mvns.w	r7, #0
 8020202:	2300      	movs	r3, #0
 8020204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8020208:	3c08      	subs	r4, #8
 802020a:	ea85 0501 	eor.w	r5, r5, r1
 802020e:	ea86 0601 	eor.w	r6, r6, r1
 8020212:	fa85 f547 	uadd8	r5, r5, r7
 8020216:	faa3 f587 	sel	r5, r3, r7
 802021a:	fa86 f647 	uadd8	r6, r6, r7
 802021e:	faa5 f687 	sel	r6, r5, r7
 8020222:	b98e      	cbnz	r6, 8020248 <memchr+0x78>
 8020224:	d1ee      	bne.n	8020204 <memchr+0x34>
 8020226:	bcf0      	pop	{r4, r5, r6, r7}
 8020228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 802022c:	f002 0207 	and.w	r2, r2, #7
 8020230:	b132      	cbz	r2, 8020240 <memchr+0x70>
 8020232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8020236:	3a01      	subs	r2, #1
 8020238:	ea83 0301 	eor.w	r3, r3, r1
 802023c:	b113      	cbz	r3, 8020244 <memchr+0x74>
 802023e:	d1f8      	bne.n	8020232 <memchr+0x62>
 8020240:	2000      	movs	r0, #0
 8020242:	4770      	bx	lr
 8020244:	3801      	subs	r0, #1
 8020246:	4770      	bx	lr
 8020248:	2d00      	cmp	r5, #0
 802024a:	bf06      	itte	eq
 802024c:	4635      	moveq	r5, r6
 802024e:	3803      	subeq	r0, #3
 8020250:	3807      	subne	r0, #7
 8020252:	f015 0f01 	tst.w	r5, #1
 8020256:	d107      	bne.n	8020268 <memchr+0x98>
 8020258:	3001      	adds	r0, #1
 802025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 802025e:	bf02      	ittt	eq
 8020260:	3001      	addeq	r0, #1
 8020262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8020266:	3001      	addeq	r0, #1
 8020268:	bcf0      	pop	{r4, r5, r6, r7}
 802026a:	3801      	subs	r0, #1
 802026c:	4770      	bx	lr
 802026e:	bf00      	nop

08020270 <strlen>:
 8020270:	4603      	mov	r3, r0
 8020272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020276:	2a00      	cmp	r2, #0
 8020278:	d1fb      	bne.n	8020272 <strlen+0x2>
 802027a:	1a18      	subs	r0, r3, r0
 802027c:	3801      	subs	r0, #1
 802027e:	4770      	bx	lr

08020280 <__aeabi_drsub>:
 8020280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8020284:	e002      	b.n	802028c <__adddf3>
 8020286:	bf00      	nop

08020288 <__aeabi_dsub>:
 8020288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0802028c <__adddf3>:
 802028c:	b530      	push	{r4, r5, lr}
 802028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8020292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8020296:	ea94 0f05 	teq	r4, r5
 802029a:	bf08      	it	eq
 802029c:	ea90 0f02 	teqeq	r0, r2
 80202a0:	bf1f      	itttt	ne
 80202a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80202a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80202aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80202ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80202b2:	f000 80e2 	beq.w	802047a <__adddf3+0x1ee>
 80202b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80202ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80202be:	bfb8      	it	lt
 80202c0:	426d      	neglt	r5, r5
 80202c2:	dd0c      	ble.n	80202de <__adddf3+0x52>
 80202c4:	442c      	add	r4, r5
 80202c6:	ea80 0202 	eor.w	r2, r0, r2
 80202ca:	ea81 0303 	eor.w	r3, r1, r3
 80202ce:	ea82 0000 	eor.w	r0, r2, r0
 80202d2:	ea83 0101 	eor.w	r1, r3, r1
 80202d6:	ea80 0202 	eor.w	r2, r0, r2
 80202da:	ea81 0303 	eor.w	r3, r1, r3
 80202de:	2d36      	cmp	r5, #54	@ 0x36
 80202e0:	bf88      	it	hi
 80202e2:	bd30      	pophi	{r4, r5, pc}
 80202e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80202e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80202ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80202f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80202f4:	d002      	beq.n	80202fc <__adddf3+0x70>
 80202f6:	4240      	negs	r0, r0
 80202f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80202fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8020300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8020304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8020308:	d002      	beq.n	8020310 <__adddf3+0x84>
 802030a:	4252      	negs	r2, r2
 802030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020310:	ea94 0f05 	teq	r4, r5
 8020314:	f000 80a7 	beq.w	8020466 <__adddf3+0x1da>
 8020318:	f1a4 0401 	sub.w	r4, r4, #1
 802031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8020320:	db0d      	blt.n	802033e <__adddf3+0xb2>
 8020322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8020326:	fa22 f205 	lsr.w	r2, r2, r5
 802032a:	1880      	adds	r0, r0, r2
 802032c:	f141 0100 	adc.w	r1, r1, #0
 8020330:	fa03 f20e 	lsl.w	r2, r3, lr
 8020334:	1880      	adds	r0, r0, r2
 8020336:	fa43 f305 	asr.w	r3, r3, r5
 802033a:	4159      	adcs	r1, r3
 802033c:	e00e      	b.n	802035c <__adddf3+0xd0>
 802033e:	f1a5 0520 	sub.w	r5, r5, #32
 8020342:	f10e 0e20 	add.w	lr, lr, #32
 8020346:	2a01      	cmp	r2, #1
 8020348:	fa03 fc0e 	lsl.w	ip, r3, lr
 802034c:	bf28      	it	cs
 802034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8020352:	fa43 f305 	asr.w	r3, r3, r5
 8020356:	18c0      	adds	r0, r0, r3
 8020358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 802035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8020360:	d507      	bpl.n	8020372 <__adddf3+0xe6>
 8020362:	f04f 0e00 	mov.w	lr, #0
 8020366:	f1dc 0c00 	rsbs	ip, ip, #0
 802036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 802036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8020372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8020376:	d31b      	bcc.n	80203b0 <__adddf3+0x124>
 8020378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 802037c:	d30c      	bcc.n	8020398 <__adddf3+0x10c>
 802037e:	0849      	lsrs	r1, r1, #1
 8020380:	ea5f 0030 	movs.w	r0, r0, rrx
 8020384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8020388:	f104 0401 	add.w	r4, r4, #1
 802038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8020390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8020394:	f080 809a 	bcs.w	80204cc <__adddf3+0x240>
 8020398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 802039c:	bf08      	it	eq
 802039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80203a2:	f150 0000 	adcs.w	r0, r0, #0
 80203a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80203aa:	ea41 0105 	orr.w	r1, r1, r5
 80203ae:	bd30      	pop	{r4, r5, pc}
 80203b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80203b4:	4140      	adcs	r0, r0
 80203b6:	eb41 0101 	adc.w	r1, r1, r1
 80203ba:	3c01      	subs	r4, #1
 80203bc:	bf28      	it	cs
 80203be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80203c2:	d2e9      	bcs.n	8020398 <__adddf3+0x10c>
 80203c4:	f091 0f00 	teq	r1, #0
 80203c8:	bf04      	itt	eq
 80203ca:	4601      	moveq	r1, r0
 80203cc:	2000      	moveq	r0, #0
 80203ce:	fab1 f381 	clz	r3, r1
 80203d2:	bf08      	it	eq
 80203d4:	3320      	addeq	r3, #32
 80203d6:	f1a3 030b 	sub.w	r3, r3, #11
 80203da:	f1b3 0220 	subs.w	r2, r3, #32
 80203de:	da0c      	bge.n	80203fa <__adddf3+0x16e>
 80203e0:	320c      	adds	r2, #12
 80203e2:	dd08      	ble.n	80203f6 <__adddf3+0x16a>
 80203e4:	f102 0c14 	add.w	ip, r2, #20
 80203e8:	f1c2 020c 	rsb	r2, r2, #12
 80203ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80203f0:	fa21 f102 	lsr.w	r1, r1, r2
 80203f4:	e00c      	b.n	8020410 <__adddf3+0x184>
 80203f6:	f102 0214 	add.w	r2, r2, #20
 80203fa:	bfd8      	it	le
 80203fc:	f1c2 0c20 	rsble	ip, r2, #32
 8020400:	fa01 f102 	lsl.w	r1, r1, r2
 8020404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8020408:	bfdc      	itt	le
 802040a:	ea41 010c 	orrle.w	r1, r1, ip
 802040e:	4090      	lslle	r0, r2
 8020410:	1ae4      	subs	r4, r4, r3
 8020412:	bfa2      	ittt	ge
 8020414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8020418:	4329      	orrge	r1, r5
 802041a:	bd30      	popge	{r4, r5, pc}
 802041c:	ea6f 0404 	mvn.w	r4, r4
 8020420:	3c1f      	subs	r4, #31
 8020422:	da1c      	bge.n	802045e <__adddf3+0x1d2>
 8020424:	340c      	adds	r4, #12
 8020426:	dc0e      	bgt.n	8020446 <__adddf3+0x1ba>
 8020428:	f104 0414 	add.w	r4, r4, #20
 802042c:	f1c4 0220 	rsb	r2, r4, #32
 8020430:	fa20 f004 	lsr.w	r0, r0, r4
 8020434:	fa01 f302 	lsl.w	r3, r1, r2
 8020438:	ea40 0003 	orr.w	r0, r0, r3
 802043c:	fa21 f304 	lsr.w	r3, r1, r4
 8020440:	ea45 0103 	orr.w	r1, r5, r3
 8020444:	bd30      	pop	{r4, r5, pc}
 8020446:	f1c4 040c 	rsb	r4, r4, #12
 802044a:	f1c4 0220 	rsb	r2, r4, #32
 802044e:	fa20 f002 	lsr.w	r0, r0, r2
 8020452:	fa01 f304 	lsl.w	r3, r1, r4
 8020456:	ea40 0003 	orr.w	r0, r0, r3
 802045a:	4629      	mov	r1, r5
 802045c:	bd30      	pop	{r4, r5, pc}
 802045e:	fa21 f004 	lsr.w	r0, r1, r4
 8020462:	4629      	mov	r1, r5
 8020464:	bd30      	pop	{r4, r5, pc}
 8020466:	f094 0f00 	teq	r4, #0
 802046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 802046e:	bf06      	itte	eq
 8020470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8020474:	3401      	addeq	r4, #1
 8020476:	3d01      	subne	r5, #1
 8020478:	e74e      	b.n	8020318 <__adddf3+0x8c>
 802047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 802047e:	bf18      	it	ne
 8020480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8020484:	d029      	beq.n	80204da <__adddf3+0x24e>
 8020486:	ea94 0f05 	teq	r4, r5
 802048a:	bf08      	it	eq
 802048c:	ea90 0f02 	teqeq	r0, r2
 8020490:	d005      	beq.n	802049e <__adddf3+0x212>
 8020492:	ea54 0c00 	orrs.w	ip, r4, r0
 8020496:	bf04      	itt	eq
 8020498:	4619      	moveq	r1, r3
 802049a:	4610      	moveq	r0, r2
 802049c:	bd30      	pop	{r4, r5, pc}
 802049e:	ea91 0f03 	teq	r1, r3
 80204a2:	bf1e      	ittt	ne
 80204a4:	2100      	movne	r1, #0
 80204a6:	2000      	movne	r0, #0
 80204a8:	bd30      	popne	{r4, r5, pc}
 80204aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80204ae:	d105      	bne.n	80204bc <__adddf3+0x230>
 80204b0:	0040      	lsls	r0, r0, #1
 80204b2:	4149      	adcs	r1, r1
 80204b4:	bf28      	it	cs
 80204b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80204ba:	bd30      	pop	{r4, r5, pc}
 80204bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80204c0:	bf3c      	itt	cc
 80204c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80204c6:	bd30      	popcc	{r4, r5, pc}
 80204c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80204cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80204d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80204d4:	f04f 0000 	mov.w	r0, #0
 80204d8:	bd30      	pop	{r4, r5, pc}
 80204da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80204de:	bf1a      	itte	ne
 80204e0:	4619      	movne	r1, r3
 80204e2:	4610      	movne	r0, r2
 80204e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80204e8:	bf1c      	itt	ne
 80204ea:	460b      	movne	r3, r1
 80204ec:	4602      	movne	r2, r0
 80204ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80204f2:	bf06      	itte	eq
 80204f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80204f8:	ea91 0f03 	teqeq	r1, r3
 80204fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8020500:	bd30      	pop	{r4, r5, pc}
 8020502:	bf00      	nop

08020504 <__aeabi_ui2d>:
 8020504:	f090 0f00 	teq	r0, #0
 8020508:	bf04      	itt	eq
 802050a:	2100      	moveq	r1, #0
 802050c:	4770      	bxeq	lr
 802050e:	b530      	push	{r4, r5, lr}
 8020510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8020514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8020518:	f04f 0500 	mov.w	r5, #0
 802051c:	f04f 0100 	mov.w	r1, #0
 8020520:	e750      	b.n	80203c4 <__adddf3+0x138>
 8020522:	bf00      	nop

08020524 <__aeabi_i2d>:
 8020524:	f090 0f00 	teq	r0, #0
 8020528:	bf04      	itt	eq
 802052a:	2100      	moveq	r1, #0
 802052c:	4770      	bxeq	lr
 802052e:	b530      	push	{r4, r5, lr}
 8020530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8020534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8020538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 802053c:	bf48      	it	mi
 802053e:	4240      	negmi	r0, r0
 8020540:	f04f 0100 	mov.w	r1, #0
 8020544:	e73e      	b.n	80203c4 <__adddf3+0x138>
 8020546:	bf00      	nop

08020548 <__aeabi_f2d>:
 8020548:	0042      	lsls	r2, r0, #1
 802054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 802054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8020552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8020556:	bf1f      	itttt	ne
 8020558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 802055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8020560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8020564:	4770      	bxne	lr
 8020566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 802056a:	bf08      	it	eq
 802056c:	4770      	bxeq	lr
 802056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8020572:	bf04      	itt	eq
 8020574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8020578:	4770      	bxeq	lr
 802057a:	b530      	push	{r4, r5, lr}
 802057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8020580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8020584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8020588:	e71c      	b.n	80203c4 <__adddf3+0x138>
 802058a:	bf00      	nop

0802058c <__aeabi_ul2d>:
 802058c:	ea50 0201 	orrs.w	r2, r0, r1
 8020590:	bf08      	it	eq
 8020592:	4770      	bxeq	lr
 8020594:	b530      	push	{r4, r5, lr}
 8020596:	f04f 0500 	mov.w	r5, #0
 802059a:	e00a      	b.n	80205b2 <__aeabi_l2d+0x16>

0802059c <__aeabi_l2d>:
 802059c:	ea50 0201 	orrs.w	r2, r0, r1
 80205a0:	bf08      	it	eq
 80205a2:	4770      	bxeq	lr
 80205a4:	b530      	push	{r4, r5, lr}
 80205a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80205aa:	d502      	bpl.n	80205b2 <__aeabi_l2d+0x16>
 80205ac:	4240      	negs	r0, r0
 80205ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80205b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80205b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80205ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80205be:	f43f aed8 	beq.w	8020372 <__adddf3+0xe6>
 80205c2:	f04f 0203 	mov.w	r2, #3
 80205c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80205ca:	bf18      	it	ne
 80205cc:	3203      	addne	r2, #3
 80205ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80205d2:	bf18      	it	ne
 80205d4:	3203      	addne	r2, #3
 80205d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80205da:	f1c2 0320 	rsb	r3, r2, #32
 80205de:	fa00 fc03 	lsl.w	ip, r0, r3
 80205e2:	fa20 f002 	lsr.w	r0, r0, r2
 80205e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80205ea:	ea40 000e 	orr.w	r0, r0, lr
 80205ee:	fa21 f102 	lsr.w	r1, r1, r2
 80205f2:	4414      	add	r4, r2
 80205f4:	e6bd      	b.n	8020372 <__adddf3+0xe6>
 80205f6:	bf00      	nop

080205f8 <__aeabi_dmul>:
 80205f8:	b570      	push	{r4, r5, r6, lr}
 80205fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80205fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8020602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8020606:	bf1d      	ittte	ne
 8020608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 802060c:	ea94 0f0c 	teqne	r4, ip
 8020610:	ea95 0f0c 	teqne	r5, ip
 8020614:	f000 f8de 	bleq	80207d4 <__aeabi_dmul+0x1dc>
 8020618:	442c      	add	r4, r5
 802061a:	ea81 0603 	eor.w	r6, r1, r3
 802061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8020622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8020626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 802062a:	bf18      	it	ne
 802062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8020630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8020634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8020638:	d038      	beq.n	80206ac <__aeabi_dmul+0xb4>
 802063a:	fba0 ce02 	umull	ip, lr, r0, r2
 802063e:	f04f 0500 	mov.w	r5, #0
 8020642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8020646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 802064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 802064e:	f04f 0600 	mov.w	r6, #0
 8020652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8020656:	f09c 0f00 	teq	ip, #0
 802065a:	bf18      	it	ne
 802065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8020660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8020664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8020668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 802066c:	d204      	bcs.n	8020678 <__aeabi_dmul+0x80>
 802066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8020672:	416d      	adcs	r5, r5
 8020674:	eb46 0606 	adc.w	r6, r6, r6
 8020678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 802067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8020680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8020684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8020688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 802068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8020690:	bf88      	it	hi
 8020692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8020696:	d81e      	bhi.n	80206d6 <__aeabi_dmul+0xde>
 8020698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 802069c:	bf08      	it	eq
 802069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80206a2:	f150 0000 	adcs.w	r0, r0, #0
 80206a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80206aa:	bd70      	pop	{r4, r5, r6, pc}
 80206ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80206b0:	ea46 0101 	orr.w	r1, r6, r1
 80206b4:	ea40 0002 	orr.w	r0, r0, r2
 80206b8:	ea81 0103 	eor.w	r1, r1, r3
 80206bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80206c0:	bfc2      	ittt	gt
 80206c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80206c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80206ca:	bd70      	popgt	{r4, r5, r6, pc}
 80206cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80206d0:	f04f 0e00 	mov.w	lr, #0
 80206d4:	3c01      	subs	r4, #1
 80206d6:	f300 80ab 	bgt.w	8020830 <__aeabi_dmul+0x238>
 80206da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80206de:	bfde      	ittt	le
 80206e0:	2000      	movle	r0, #0
 80206e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80206e6:	bd70      	pople	{r4, r5, r6, pc}
 80206e8:	f1c4 0400 	rsb	r4, r4, #0
 80206ec:	3c20      	subs	r4, #32
 80206ee:	da35      	bge.n	802075c <__aeabi_dmul+0x164>
 80206f0:	340c      	adds	r4, #12
 80206f2:	dc1b      	bgt.n	802072c <__aeabi_dmul+0x134>
 80206f4:	f104 0414 	add.w	r4, r4, #20
 80206f8:	f1c4 0520 	rsb	r5, r4, #32
 80206fc:	fa00 f305 	lsl.w	r3, r0, r5
 8020700:	fa20 f004 	lsr.w	r0, r0, r4
 8020704:	fa01 f205 	lsl.w	r2, r1, r5
 8020708:	ea40 0002 	orr.w	r0, r0, r2
 802070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8020710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8020714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8020718:	fa21 f604 	lsr.w	r6, r1, r4
 802071c:	eb42 0106 	adc.w	r1, r2, r6
 8020720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8020724:	bf08      	it	eq
 8020726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802072a:	bd70      	pop	{r4, r5, r6, pc}
 802072c:	f1c4 040c 	rsb	r4, r4, #12
 8020730:	f1c4 0520 	rsb	r5, r4, #32
 8020734:	fa00 f304 	lsl.w	r3, r0, r4
 8020738:	fa20 f005 	lsr.w	r0, r0, r5
 802073c:	fa01 f204 	lsl.w	r2, r1, r4
 8020740:	ea40 0002 	orr.w	r0, r0, r2
 8020744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8020748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 802074c:	f141 0100 	adc.w	r1, r1, #0
 8020750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8020754:	bf08      	it	eq
 8020756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802075a:	bd70      	pop	{r4, r5, r6, pc}
 802075c:	f1c4 0520 	rsb	r5, r4, #32
 8020760:	fa00 f205 	lsl.w	r2, r0, r5
 8020764:	ea4e 0e02 	orr.w	lr, lr, r2
 8020768:	fa20 f304 	lsr.w	r3, r0, r4
 802076c:	fa01 f205 	lsl.w	r2, r1, r5
 8020770:	ea43 0302 	orr.w	r3, r3, r2
 8020774:	fa21 f004 	lsr.w	r0, r1, r4
 8020778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 802077c:	fa21 f204 	lsr.w	r2, r1, r4
 8020780:	ea20 0002 	bic.w	r0, r0, r2
 8020784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8020788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 802078c:	bf08      	it	eq
 802078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8020792:	bd70      	pop	{r4, r5, r6, pc}
 8020794:	f094 0f00 	teq	r4, #0
 8020798:	d10f      	bne.n	80207ba <__aeabi_dmul+0x1c2>
 802079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 802079e:	0040      	lsls	r0, r0, #1
 80207a0:	eb41 0101 	adc.w	r1, r1, r1
 80207a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80207a8:	bf08      	it	eq
 80207aa:	3c01      	subeq	r4, #1
 80207ac:	d0f7      	beq.n	802079e <__aeabi_dmul+0x1a6>
 80207ae:	ea41 0106 	orr.w	r1, r1, r6
 80207b2:	f095 0f00 	teq	r5, #0
 80207b6:	bf18      	it	ne
 80207b8:	4770      	bxne	lr
 80207ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80207be:	0052      	lsls	r2, r2, #1
 80207c0:	eb43 0303 	adc.w	r3, r3, r3
 80207c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80207c8:	bf08      	it	eq
 80207ca:	3d01      	subeq	r5, #1
 80207cc:	d0f7      	beq.n	80207be <__aeabi_dmul+0x1c6>
 80207ce:	ea43 0306 	orr.w	r3, r3, r6
 80207d2:	4770      	bx	lr
 80207d4:	ea94 0f0c 	teq	r4, ip
 80207d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80207dc:	bf18      	it	ne
 80207de:	ea95 0f0c 	teqne	r5, ip
 80207e2:	d00c      	beq.n	80207fe <__aeabi_dmul+0x206>
 80207e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80207e8:	bf18      	it	ne
 80207ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80207ee:	d1d1      	bne.n	8020794 <__aeabi_dmul+0x19c>
 80207f0:	ea81 0103 	eor.w	r1, r1, r3
 80207f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80207f8:	f04f 0000 	mov.w	r0, #0
 80207fc:	bd70      	pop	{r4, r5, r6, pc}
 80207fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020802:	bf06      	itte	eq
 8020804:	4610      	moveq	r0, r2
 8020806:	4619      	moveq	r1, r3
 8020808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 802080c:	d019      	beq.n	8020842 <__aeabi_dmul+0x24a>
 802080e:	ea94 0f0c 	teq	r4, ip
 8020812:	d102      	bne.n	802081a <__aeabi_dmul+0x222>
 8020814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8020818:	d113      	bne.n	8020842 <__aeabi_dmul+0x24a>
 802081a:	ea95 0f0c 	teq	r5, ip
 802081e:	d105      	bne.n	802082c <__aeabi_dmul+0x234>
 8020820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8020824:	bf1c      	itt	ne
 8020826:	4610      	movne	r0, r2
 8020828:	4619      	movne	r1, r3
 802082a:	d10a      	bne.n	8020842 <__aeabi_dmul+0x24a>
 802082c:	ea81 0103 	eor.w	r1, r1, r3
 8020830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8020834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8020838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 802083c:	f04f 0000 	mov.w	r0, #0
 8020840:	bd70      	pop	{r4, r5, r6, pc}
 8020842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8020846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 802084a:	bd70      	pop	{r4, r5, r6, pc}

0802084c <__aeabi_ddiv>:
 802084c:	b570      	push	{r4, r5, r6, lr}
 802084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8020852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8020856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 802085a:	bf1d      	ittte	ne
 802085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8020860:	ea94 0f0c 	teqne	r4, ip
 8020864:	ea95 0f0c 	teqne	r5, ip
 8020868:	f000 f8a7 	bleq	80209ba <__aeabi_ddiv+0x16e>
 802086c:	eba4 0405 	sub.w	r4, r4, r5
 8020870:	ea81 0e03 	eor.w	lr, r1, r3
 8020874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8020878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 802087c:	f000 8088 	beq.w	8020990 <__aeabi_ddiv+0x144>
 8020880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8020884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8020888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 802088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8020890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8020894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8020898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 802089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80208a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80208a4:	429d      	cmp	r5, r3
 80208a6:	bf08      	it	eq
 80208a8:	4296      	cmpeq	r6, r2
 80208aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80208ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80208b2:	d202      	bcs.n	80208ba <__aeabi_ddiv+0x6e>
 80208b4:	085b      	lsrs	r3, r3, #1
 80208b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80208ba:	1ab6      	subs	r6, r6, r2
 80208bc:	eb65 0503 	sbc.w	r5, r5, r3
 80208c0:	085b      	lsrs	r3, r3, #1
 80208c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80208c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80208ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80208ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80208d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80208d6:	bf22      	ittt	cs
 80208d8:	1ab6      	subcs	r6, r6, r2
 80208da:	4675      	movcs	r5, lr
 80208dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80208e0:	085b      	lsrs	r3, r3, #1
 80208e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80208e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80208ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80208ee:	bf22      	ittt	cs
 80208f0:	1ab6      	subcs	r6, r6, r2
 80208f2:	4675      	movcs	r5, lr
 80208f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80208f8:	085b      	lsrs	r3, r3, #1
 80208fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80208fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8020902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8020906:	bf22      	ittt	cs
 8020908:	1ab6      	subcs	r6, r6, r2
 802090a:	4675      	movcs	r5, lr
 802090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8020910:	085b      	lsrs	r3, r3, #1
 8020912:	ea4f 0232 	mov.w	r2, r2, rrx
 8020916:	ebb6 0e02 	subs.w	lr, r6, r2
 802091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 802091e:	bf22      	ittt	cs
 8020920:	1ab6      	subcs	r6, r6, r2
 8020922:	4675      	movcs	r5, lr
 8020924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8020928:	ea55 0e06 	orrs.w	lr, r5, r6
 802092c:	d018      	beq.n	8020960 <__aeabi_ddiv+0x114>
 802092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8020932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8020936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 802093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 802093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8020942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8020946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 802094a:	d1c0      	bne.n	80208ce <__aeabi_ddiv+0x82>
 802094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8020950:	d10b      	bne.n	802096a <__aeabi_ddiv+0x11e>
 8020952:	ea41 0100 	orr.w	r1, r1, r0
 8020956:	f04f 0000 	mov.w	r0, #0
 802095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 802095e:	e7b6      	b.n	80208ce <__aeabi_ddiv+0x82>
 8020960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8020964:	bf04      	itt	eq
 8020966:	4301      	orreq	r1, r0
 8020968:	2000      	moveq	r0, #0
 802096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 802096e:	bf88      	it	hi
 8020970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8020974:	f63f aeaf 	bhi.w	80206d6 <__aeabi_dmul+0xde>
 8020978:	ebb5 0c03 	subs.w	ip, r5, r3
 802097c:	bf04      	itt	eq
 802097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8020982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8020986:	f150 0000 	adcs.w	r0, r0, #0
 802098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802098e:	bd70      	pop	{r4, r5, r6, pc}
 8020990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8020994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8020998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 802099c:	bfc2      	ittt	gt
 802099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80209a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80209a6:	bd70      	popgt	{r4, r5, r6, pc}
 80209a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80209ac:	f04f 0e00 	mov.w	lr, #0
 80209b0:	3c01      	subs	r4, #1
 80209b2:	e690      	b.n	80206d6 <__aeabi_dmul+0xde>
 80209b4:	ea45 0e06 	orr.w	lr, r5, r6
 80209b8:	e68d      	b.n	80206d6 <__aeabi_dmul+0xde>
 80209ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80209be:	ea94 0f0c 	teq	r4, ip
 80209c2:	bf08      	it	eq
 80209c4:	ea95 0f0c 	teqeq	r5, ip
 80209c8:	f43f af3b 	beq.w	8020842 <__aeabi_dmul+0x24a>
 80209cc:	ea94 0f0c 	teq	r4, ip
 80209d0:	d10a      	bne.n	80209e8 <__aeabi_ddiv+0x19c>
 80209d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80209d6:	f47f af34 	bne.w	8020842 <__aeabi_dmul+0x24a>
 80209da:	ea95 0f0c 	teq	r5, ip
 80209de:	f47f af25 	bne.w	802082c <__aeabi_dmul+0x234>
 80209e2:	4610      	mov	r0, r2
 80209e4:	4619      	mov	r1, r3
 80209e6:	e72c      	b.n	8020842 <__aeabi_dmul+0x24a>
 80209e8:	ea95 0f0c 	teq	r5, ip
 80209ec:	d106      	bne.n	80209fc <__aeabi_ddiv+0x1b0>
 80209ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80209f2:	f43f aefd 	beq.w	80207f0 <__aeabi_dmul+0x1f8>
 80209f6:	4610      	mov	r0, r2
 80209f8:	4619      	mov	r1, r3
 80209fa:	e722      	b.n	8020842 <__aeabi_dmul+0x24a>
 80209fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8020a00:	bf18      	it	ne
 8020a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8020a06:	f47f aec5 	bne.w	8020794 <__aeabi_dmul+0x19c>
 8020a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8020a0e:	f47f af0d 	bne.w	802082c <__aeabi_dmul+0x234>
 8020a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8020a16:	f47f aeeb 	bne.w	80207f0 <__aeabi_dmul+0x1f8>
 8020a1a:	e712      	b.n	8020842 <__aeabi_dmul+0x24a>

08020a1c <__gedf2>:
 8020a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8020a20:	e006      	b.n	8020a30 <__cmpdf2+0x4>
 8020a22:	bf00      	nop

08020a24 <__ledf2>:
 8020a24:	f04f 0c01 	mov.w	ip, #1
 8020a28:	e002      	b.n	8020a30 <__cmpdf2+0x4>
 8020a2a:	bf00      	nop

08020a2c <__cmpdf2>:
 8020a2c:	f04f 0c01 	mov.w	ip, #1
 8020a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8020a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020a40:	bf18      	it	ne
 8020a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8020a46:	d01b      	beq.n	8020a80 <__cmpdf2+0x54>
 8020a48:	b001      	add	sp, #4
 8020a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8020a4e:	bf0c      	ite	eq
 8020a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8020a54:	ea91 0f03 	teqne	r1, r3
 8020a58:	bf02      	ittt	eq
 8020a5a:	ea90 0f02 	teqeq	r0, r2
 8020a5e:	2000      	moveq	r0, #0
 8020a60:	4770      	bxeq	lr
 8020a62:	f110 0f00 	cmn.w	r0, #0
 8020a66:	ea91 0f03 	teq	r1, r3
 8020a6a:	bf58      	it	pl
 8020a6c:	4299      	cmppl	r1, r3
 8020a6e:	bf08      	it	eq
 8020a70:	4290      	cmpeq	r0, r2
 8020a72:	bf2c      	ite	cs
 8020a74:	17d8      	asrcs	r0, r3, #31
 8020a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8020a7a:	f040 0001 	orr.w	r0, r0, #1
 8020a7e:	4770      	bx	lr
 8020a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020a88:	d102      	bne.n	8020a90 <__cmpdf2+0x64>
 8020a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8020a8e:	d107      	bne.n	8020aa0 <__cmpdf2+0x74>
 8020a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020a98:	d1d6      	bne.n	8020a48 <__cmpdf2+0x1c>
 8020a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8020a9e:	d0d3      	beq.n	8020a48 <__cmpdf2+0x1c>
 8020aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8020aa4:	4770      	bx	lr
 8020aa6:	bf00      	nop

08020aa8 <__aeabi_cdrcmple>:
 8020aa8:	4684      	mov	ip, r0
 8020aaa:	4610      	mov	r0, r2
 8020aac:	4662      	mov	r2, ip
 8020aae:	468c      	mov	ip, r1
 8020ab0:	4619      	mov	r1, r3
 8020ab2:	4663      	mov	r3, ip
 8020ab4:	e000      	b.n	8020ab8 <__aeabi_cdcmpeq>
 8020ab6:	bf00      	nop

08020ab8 <__aeabi_cdcmpeq>:
 8020ab8:	b501      	push	{r0, lr}
 8020aba:	f7ff ffb7 	bl	8020a2c <__cmpdf2>
 8020abe:	2800      	cmp	r0, #0
 8020ac0:	bf48      	it	mi
 8020ac2:	f110 0f00 	cmnmi.w	r0, #0
 8020ac6:	bd01      	pop	{r0, pc}

08020ac8 <__aeabi_dcmpeq>:
 8020ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020acc:	f7ff fff4 	bl	8020ab8 <__aeabi_cdcmpeq>
 8020ad0:	bf0c      	ite	eq
 8020ad2:	2001      	moveq	r0, #1
 8020ad4:	2000      	movne	r0, #0
 8020ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8020ada:	bf00      	nop

08020adc <__aeabi_dcmplt>:
 8020adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020ae0:	f7ff ffea 	bl	8020ab8 <__aeabi_cdcmpeq>
 8020ae4:	bf34      	ite	cc
 8020ae6:	2001      	movcc	r0, #1
 8020ae8:	2000      	movcs	r0, #0
 8020aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8020aee:	bf00      	nop

08020af0 <__aeabi_dcmple>:
 8020af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020af4:	f7ff ffe0 	bl	8020ab8 <__aeabi_cdcmpeq>
 8020af8:	bf94      	ite	ls
 8020afa:	2001      	movls	r0, #1
 8020afc:	2000      	movhi	r0, #0
 8020afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b02:	bf00      	nop

08020b04 <__aeabi_dcmpge>:
 8020b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b08:	f7ff ffce 	bl	8020aa8 <__aeabi_cdrcmple>
 8020b0c:	bf94      	ite	ls
 8020b0e:	2001      	movls	r0, #1
 8020b10:	2000      	movhi	r0, #0
 8020b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b16:	bf00      	nop

08020b18 <__aeabi_dcmpgt>:
 8020b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020b1c:	f7ff ffc4 	bl	8020aa8 <__aeabi_cdrcmple>
 8020b20:	bf34      	ite	cc
 8020b22:	2001      	movcc	r0, #1
 8020b24:	2000      	movcs	r0, #0
 8020b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8020b2a:	bf00      	nop

08020b2c <__aeabi_dcmpun>:
 8020b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020b34:	d102      	bne.n	8020b3c <__aeabi_dcmpun+0x10>
 8020b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8020b3a:	d10a      	bne.n	8020b52 <__aeabi_dcmpun+0x26>
 8020b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020b44:	d102      	bne.n	8020b4c <__aeabi_dcmpun+0x20>
 8020b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8020b4a:	d102      	bne.n	8020b52 <__aeabi_dcmpun+0x26>
 8020b4c:	f04f 0000 	mov.w	r0, #0
 8020b50:	4770      	bx	lr
 8020b52:	f04f 0001 	mov.w	r0, #1
 8020b56:	4770      	bx	lr

08020b58 <__aeabi_d2iz>:
 8020b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8020b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8020b60:	d215      	bcs.n	8020b8e <__aeabi_d2iz+0x36>
 8020b62:	d511      	bpl.n	8020b88 <__aeabi_d2iz+0x30>
 8020b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8020b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8020b6c:	d912      	bls.n	8020b94 <__aeabi_d2iz+0x3c>
 8020b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8020b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8020b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8020b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8020b82:	bf18      	it	ne
 8020b84:	4240      	negne	r0, r0
 8020b86:	4770      	bx	lr
 8020b88:	f04f 0000 	mov.w	r0, #0
 8020b8c:	4770      	bx	lr
 8020b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8020b92:	d105      	bne.n	8020ba0 <__aeabi_d2iz+0x48>
 8020b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8020b98:	bf08      	it	eq
 8020b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8020b9e:	4770      	bx	lr
 8020ba0:	f04f 0000 	mov.w	r0, #0
 8020ba4:	4770      	bx	lr
 8020ba6:	bf00      	nop

08020ba8 <__aeabi_d2uiz>:
 8020ba8:	004a      	lsls	r2, r1, #1
 8020baa:	d211      	bcs.n	8020bd0 <__aeabi_d2uiz+0x28>
 8020bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8020bb0:	d211      	bcs.n	8020bd6 <__aeabi_d2uiz+0x2e>
 8020bb2:	d50d      	bpl.n	8020bd0 <__aeabi_d2uiz+0x28>
 8020bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8020bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8020bbc:	d40e      	bmi.n	8020bdc <__aeabi_d2uiz+0x34>
 8020bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8020bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8020bca:	fa23 f002 	lsr.w	r0, r3, r2
 8020bce:	4770      	bx	lr
 8020bd0:	f04f 0000 	mov.w	r0, #0
 8020bd4:	4770      	bx	lr
 8020bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8020bda:	d102      	bne.n	8020be2 <__aeabi_d2uiz+0x3a>
 8020bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8020be0:	4770      	bx	lr
 8020be2:	f04f 0000 	mov.w	r0, #0
 8020be6:	4770      	bx	lr

08020be8 <__aeabi_d2f>:
 8020be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8020bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8020bf0:	bf24      	itt	cs
 8020bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8020bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8020bfa:	d90d      	bls.n	8020c18 <__aeabi_d2f+0x30>
 8020bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8020c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8020c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8020c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8020c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8020c10:	bf08      	it	eq
 8020c12:	f020 0001 	biceq.w	r0, r0, #1
 8020c16:	4770      	bx	lr
 8020c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8020c1c:	d121      	bne.n	8020c62 <__aeabi_d2f+0x7a>
 8020c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8020c22:	bfbc      	itt	lt
 8020c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8020c28:	4770      	bxlt	lr
 8020c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8020c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8020c32:	f1c2 0218 	rsb	r2, r2, #24
 8020c36:	f1c2 0c20 	rsb	ip, r2, #32
 8020c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8020c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8020c42:	bf18      	it	ne
 8020c44:	f040 0001 	orrne.w	r0, r0, #1
 8020c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8020c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8020c54:	ea40 000c 	orr.w	r0, r0, ip
 8020c58:	fa23 f302 	lsr.w	r3, r3, r2
 8020c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8020c60:	e7cc      	b.n	8020bfc <__aeabi_d2f+0x14>
 8020c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8020c66:	d107      	bne.n	8020c78 <__aeabi_d2f+0x90>
 8020c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8020c6c:	bf1e      	ittt	ne
 8020c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8020c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8020c76:	4770      	bxne	lr
 8020c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8020c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8020c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8020c84:	4770      	bx	lr
 8020c86:	bf00      	nop

08020c88 <__aeabi_uldivmod>:
 8020c88:	b953      	cbnz	r3, 8020ca0 <__aeabi_uldivmod+0x18>
 8020c8a:	b94a      	cbnz	r2, 8020ca0 <__aeabi_uldivmod+0x18>
 8020c8c:	2900      	cmp	r1, #0
 8020c8e:	bf08      	it	eq
 8020c90:	2800      	cmpeq	r0, #0
 8020c92:	bf1c      	itt	ne
 8020c94:	f04f 31ff 	movne.w	r1, #4294967295
 8020c98:	f04f 30ff 	movne.w	r0, #4294967295
 8020c9c:	f000 b9a0 	b.w	8020fe0 <__aeabi_idiv0>
 8020ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8020ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8020ca8:	f000 f83c 	bl	8020d24 <__udivmoddi4>
 8020cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020cb4:	b004      	add	sp, #16
 8020cb6:	4770      	bx	lr

08020cb8 <__aeabi_d2lz>:
 8020cb8:	b538      	push	{r3, r4, r5, lr}
 8020cba:	2200      	movs	r2, #0
 8020cbc:	2300      	movs	r3, #0
 8020cbe:	4604      	mov	r4, r0
 8020cc0:	460d      	mov	r5, r1
 8020cc2:	f7ff ff0b 	bl	8020adc <__aeabi_dcmplt>
 8020cc6:	b928      	cbnz	r0, 8020cd4 <__aeabi_d2lz+0x1c>
 8020cc8:	4620      	mov	r0, r4
 8020cca:	4629      	mov	r1, r5
 8020ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8020cd0:	f000 b80a 	b.w	8020ce8 <__aeabi_d2ulz>
 8020cd4:	4620      	mov	r0, r4
 8020cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8020cda:	f000 f805 	bl	8020ce8 <__aeabi_d2ulz>
 8020cde:	4240      	negs	r0, r0
 8020ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8020ce4:	bd38      	pop	{r3, r4, r5, pc}
 8020ce6:	bf00      	nop

08020ce8 <__aeabi_d2ulz>:
 8020ce8:	b5d0      	push	{r4, r6, r7, lr}
 8020cea:	4b0c      	ldr	r3, [pc, #48]	@ (8020d1c <__aeabi_d2ulz+0x34>)
 8020cec:	2200      	movs	r2, #0
 8020cee:	4606      	mov	r6, r0
 8020cf0:	460f      	mov	r7, r1
 8020cf2:	f7ff fc81 	bl	80205f8 <__aeabi_dmul>
 8020cf6:	f7ff ff57 	bl	8020ba8 <__aeabi_d2uiz>
 8020cfa:	4604      	mov	r4, r0
 8020cfc:	f7ff fc02 	bl	8020504 <__aeabi_ui2d>
 8020d00:	4b07      	ldr	r3, [pc, #28]	@ (8020d20 <__aeabi_d2ulz+0x38>)
 8020d02:	2200      	movs	r2, #0
 8020d04:	f7ff fc78 	bl	80205f8 <__aeabi_dmul>
 8020d08:	4602      	mov	r2, r0
 8020d0a:	460b      	mov	r3, r1
 8020d0c:	4630      	mov	r0, r6
 8020d0e:	4639      	mov	r1, r7
 8020d10:	f7ff faba 	bl	8020288 <__aeabi_dsub>
 8020d14:	f7ff ff48 	bl	8020ba8 <__aeabi_d2uiz>
 8020d18:	4621      	mov	r1, r4
 8020d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8020d1c:	3df00000 	.word	0x3df00000
 8020d20:	41f00000 	.word	0x41f00000

08020d24 <__udivmoddi4>:
 8020d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020d28:	9d08      	ldr	r5, [sp, #32]
 8020d2a:	460c      	mov	r4, r1
 8020d2c:	2b00      	cmp	r3, #0
 8020d2e:	d14e      	bne.n	8020dce <__udivmoddi4+0xaa>
 8020d30:	4694      	mov	ip, r2
 8020d32:	458c      	cmp	ip, r1
 8020d34:	4686      	mov	lr, r0
 8020d36:	fab2 f282 	clz	r2, r2
 8020d3a:	d962      	bls.n	8020e02 <__udivmoddi4+0xde>
 8020d3c:	b14a      	cbz	r2, 8020d52 <__udivmoddi4+0x2e>
 8020d3e:	f1c2 0320 	rsb	r3, r2, #32
 8020d42:	4091      	lsls	r1, r2
 8020d44:	fa20 f303 	lsr.w	r3, r0, r3
 8020d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8020d4c:	4319      	orrs	r1, r3
 8020d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8020d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8020d56:	fa1f f68c 	uxth.w	r6, ip
 8020d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8020d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8020d62:	fb07 1114 	mls	r1, r7, r4, r1
 8020d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8020d6a:	fb04 f106 	mul.w	r1, r4, r6
 8020d6e:	4299      	cmp	r1, r3
 8020d70:	d90a      	bls.n	8020d88 <__udivmoddi4+0x64>
 8020d72:	eb1c 0303 	adds.w	r3, ip, r3
 8020d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8020d7a:	f080 8112 	bcs.w	8020fa2 <__udivmoddi4+0x27e>
 8020d7e:	4299      	cmp	r1, r3
 8020d80:	f240 810f 	bls.w	8020fa2 <__udivmoddi4+0x27e>
 8020d84:	3c02      	subs	r4, #2
 8020d86:	4463      	add	r3, ip
 8020d88:	1a59      	subs	r1, r3, r1
 8020d8a:	fa1f f38e 	uxth.w	r3, lr
 8020d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8020d92:	fb07 1110 	mls	r1, r7, r0, r1
 8020d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8020d9a:	fb00 f606 	mul.w	r6, r0, r6
 8020d9e:	429e      	cmp	r6, r3
 8020da0:	d90a      	bls.n	8020db8 <__udivmoddi4+0x94>
 8020da2:	eb1c 0303 	adds.w	r3, ip, r3
 8020da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8020daa:	f080 80fc 	bcs.w	8020fa6 <__udivmoddi4+0x282>
 8020dae:	429e      	cmp	r6, r3
 8020db0:	f240 80f9 	bls.w	8020fa6 <__udivmoddi4+0x282>
 8020db4:	4463      	add	r3, ip
 8020db6:	3802      	subs	r0, #2
 8020db8:	1b9b      	subs	r3, r3, r6
 8020dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8020dbe:	2100      	movs	r1, #0
 8020dc0:	b11d      	cbz	r5, 8020dca <__udivmoddi4+0xa6>
 8020dc2:	40d3      	lsrs	r3, r2
 8020dc4:	2200      	movs	r2, #0
 8020dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8020dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020dce:	428b      	cmp	r3, r1
 8020dd0:	d905      	bls.n	8020dde <__udivmoddi4+0xba>
 8020dd2:	b10d      	cbz	r5, 8020dd8 <__udivmoddi4+0xb4>
 8020dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8020dd8:	2100      	movs	r1, #0
 8020dda:	4608      	mov	r0, r1
 8020ddc:	e7f5      	b.n	8020dca <__udivmoddi4+0xa6>
 8020dde:	fab3 f183 	clz	r1, r3
 8020de2:	2900      	cmp	r1, #0
 8020de4:	d146      	bne.n	8020e74 <__udivmoddi4+0x150>
 8020de6:	42a3      	cmp	r3, r4
 8020de8:	d302      	bcc.n	8020df0 <__udivmoddi4+0xcc>
 8020dea:	4290      	cmp	r0, r2
 8020dec:	f0c0 80f0 	bcc.w	8020fd0 <__udivmoddi4+0x2ac>
 8020df0:	1a86      	subs	r6, r0, r2
 8020df2:	eb64 0303 	sbc.w	r3, r4, r3
 8020df6:	2001      	movs	r0, #1
 8020df8:	2d00      	cmp	r5, #0
 8020dfa:	d0e6      	beq.n	8020dca <__udivmoddi4+0xa6>
 8020dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8020e00:	e7e3      	b.n	8020dca <__udivmoddi4+0xa6>
 8020e02:	2a00      	cmp	r2, #0
 8020e04:	f040 8090 	bne.w	8020f28 <__udivmoddi4+0x204>
 8020e08:	eba1 040c 	sub.w	r4, r1, ip
 8020e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8020e10:	fa1f f78c 	uxth.w	r7, ip
 8020e14:	2101      	movs	r1, #1
 8020e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8020e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8020e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8020e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8020e26:	fb07 f006 	mul.w	r0, r7, r6
 8020e2a:	4298      	cmp	r0, r3
 8020e2c:	d908      	bls.n	8020e40 <__udivmoddi4+0x11c>
 8020e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8020e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8020e36:	d202      	bcs.n	8020e3e <__udivmoddi4+0x11a>
 8020e38:	4298      	cmp	r0, r3
 8020e3a:	f200 80cd 	bhi.w	8020fd8 <__udivmoddi4+0x2b4>
 8020e3e:	4626      	mov	r6, r4
 8020e40:	1a1c      	subs	r4, r3, r0
 8020e42:	fa1f f38e 	uxth.w	r3, lr
 8020e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8020e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8020e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8020e52:	fb00 f707 	mul.w	r7, r0, r7
 8020e56:	429f      	cmp	r7, r3
 8020e58:	d908      	bls.n	8020e6c <__udivmoddi4+0x148>
 8020e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8020e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8020e62:	d202      	bcs.n	8020e6a <__udivmoddi4+0x146>
 8020e64:	429f      	cmp	r7, r3
 8020e66:	f200 80b0 	bhi.w	8020fca <__udivmoddi4+0x2a6>
 8020e6a:	4620      	mov	r0, r4
 8020e6c:	1bdb      	subs	r3, r3, r7
 8020e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8020e72:	e7a5      	b.n	8020dc0 <__udivmoddi4+0x9c>
 8020e74:	f1c1 0620 	rsb	r6, r1, #32
 8020e78:	408b      	lsls	r3, r1
 8020e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8020e7e:	431f      	orrs	r7, r3
 8020e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8020e84:	fa04 f301 	lsl.w	r3, r4, r1
 8020e88:	ea43 030c 	orr.w	r3, r3, ip
 8020e8c:	40f4      	lsrs	r4, r6
 8020e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8020e92:	0c38      	lsrs	r0, r7, #16
 8020e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8020e98:	fbb4 fef0 	udiv	lr, r4, r0
 8020e9c:	fa1f fc87 	uxth.w	ip, r7
 8020ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8020ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8020ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8020eac:	45a1      	cmp	r9, r4
 8020eae:	fa02 f201 	lsl.w	r2, r2, r1
 8020eb2:	d90a      	bls.n	8020eca <__udivmoddi4+0x1a6>
 8020eb4:	193c      	adds	r4, r7, r4
 8020eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8020eba:	f080 8084 	bcs.w	8020fc6 <__udivmoddi4+0x2a2>
 8020ebe:	45a1      	cmp	r9, r4
 8020ec0:	f240 8081 	bls.w	8020fc6 <__udivmoddi4+0x2a2>
 8020ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8020ec8:	443c      	add	r4, r7
 8020eca:	eba4 0409 	sub.w	r4, r4, r9
 8020ece:	fa1f f983 	uxth.w	r9, r3
 8020ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8020ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8020eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8020ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8020ee2:	45a4      	cmp	ip, r4
 8020ee4:	d907      	bls.n	8020ef6 <__udivmoddi4+0x1d2>
 8020ee6:	193c      	adds	r4, r7, r4
 8020ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8020eec:	d267      	bcs.n	8020fbe <__udivmoddi4+0x29a>
 8020eee:	45a4      	cmp	ip, r4
 8020ef0:	d965      	bls.n	8020fbe <__udivmoddi4+0x29a>
 8020ef2:	3b02      	subs	r3, #2
 8020ef4:	443c      	add	r4, r7
 8020ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8020efa:	fba0 9302 	umull	r9, r3, r0, r2
 8020efe:	eba4 040c 	sub.w	r4, r4, ip
 8020f02:	429c      	cmp	r4, r3
 8020f04:	46ce      	mov	lr, r9
 8020f06:	469c      	mov	ip, r3
 8020f08:	d351      	bcc.n	8020fae <__udivmoddi4+0x28a>
 8020f0a:	d04e      	beq.n	8020faa <__udivmoddi4+0x286>
 8020f0c:	b155      	cbz	r5, 8020f24 <__udivmoddi4+0x200>
 8020f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8020f12:	eb64 040c 	sbc.w	r4, r4, ip
 8020f16:	fa04 f606 	lsl.w	r6, r4, r6
 8020f1a:	40cb      	lsrs	r3, r1
 8020f1c:	431e      	orrs	r6, r3
 8020f1e:	40cc      	lsrs	r4, r1
 8020f20:	e9c5 6400 	strd	r6, r4, [r5]
 8020f24:	2100      	movs	r1, #0
 8020f26:	e750      	b.n	8020dca <__udivmoddi4+0xa6>
 8020f28:	f1c2 0320 	rsb	r3, r2, #32
 8020f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8020f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8020f34:	fa24 f303 	lsr.w	r3, r4, r3
 8020f38:	4094      	lsls	r4, r2
 8020f3a:	430c      	orrs	r4, r1
 8020f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8020f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8020f44:	fa1f f78c 	uxth.w	r7, ip
 8020f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8020f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8020f50:	0c23      	lsrs	r3, r4, #16
 8020f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8020f56:	fb00 f107 	mul.w	r1, r0, r7
 8020f5a:	4299      	cmp	r1, r3
 8020f5c:	d908      	bls.n	8020f70 <__udivmoddi4+0x24c>
 8020f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8020f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8020f66:	d22c      	bcs.n	8020fc2 <__udivmoddi4+0x29e>
 8020f68:	4299      	cmp	r1, r3
 8020f6a:	d92a      	bls.n	8020fc2 <__udivmoddi4+0x29e>
 8020f6c:	3802      	subs	r0, #2
 8020f6e:	4463      	add	r3, ip
 8020f70:	1a5b      	subs	r3, r3, r1
 8020f72:	b2a4      	uxth	r4, r4
 8020f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8020f78:	fb08 3311 	mls	r3, r8, r1, r3
 8020f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8020f80:	fb01 f307 	mul.w	r3, r1, r7
 8020f84:	42a3      	cmp	r3, r4
 8020f86:	d908      	bls.n	8020f9a <__udivmoddi4+0x276>
 8020f88:	eb1c 0404 	adds.w	r4, ip, r4
 8020f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8020f90:	d213      	bcs.n	8020fba <__udivmoddi4+0x296>
 8020f92:	42a3      	cmp	r3, r4
 8020f94:	d911      	bls.n	8020fba <__udivmoddi4+0x296>
 8020f96:	3902      	subs	r1, #2
 8020f98:	4464      	add	r4, ip
 8020f9a:	1ae4      	subs	r4, r4, r3
 8020f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8020fa0:	e739      	b.n	8020e16 <__udivmoddi4+0xf2>
 8020fa2:	4604      	mov	r4, r0
 8020fa4:	e6f0      	b.n	8020d88 <__udivmoddi4+0x64>
 8020fa6:	4608      	mov	r0, r1
 8020fa8:	e706      	b.n	8020db8 <__udivmoddi4+0x94>
 8020faa:	45c8      	cmp	r8, r9
 8020fac:	d2ae      	bcs.n	8020f0c <__udivmoddi4+0x1e8>
 8020fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8020fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8020fb6:	3801      	subs	r0, #1
 8020fb8:	e7a8      	b.n	8020f0c <__udivmoddi4+0x1e8>
 8020fba:	4631      	mov	r1, r6
 8020fbc:	e7ed      	b.n	8020f9a <__udivmoddi4+0x276>
 8020fbe:	4603      	mov	r3, r0
 8020fc0:	e799      	b.n	8020ef6 <__udivmoddi4+0x1d2>
 8020fc2:	4630      	mov	r0, r6
 8020fc4:	e7d4      	b.n	8020f70 <__udivmoddi4+0x24c>
 8020fc6:	46d6      	mov	lr, sl
 8020fc8:	e77f      	b.n	8020eca <__udivmoddi4+0x1a6>
 8020fca:	4463      	add	r3, ip
 8020fcc:	3802      	subs	r0, #2
 8020fce:	e74d      	b.n	8020e6c <__udivmoddi4+0x148>
 8020fd0:	4606      	mov	r6, r0
 8020fd2:	4623      	mov	r3, r4
 8020fd4:	4608      	mov	r0, r1
 8020fd6:	e70f      	b.n	8020df8 <__udivmoddi4+0xd4>
 8020fd8:	3e02      	subs	r6, #2
 8020fda:	4463      	add	r3, ip
 8020fdc:	e730      	b.n	8020e40 <__udivmoddi4+0x11c>
 8020fde:	bf00      	nop

08020fe0 <__aeabi_idiv0>:
 8020fe0:	4770      	bx	lr
 8020fe2:	bf00      	nop

08020fe4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8020fe4:	b580      	push	{r7, lr}
 8020fe6:	b082      	sub	sp, #8
 8020fe8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8020fea:	2300      	movs	r3, #0
 8020fec:	607b      	str	r3, [r7, #4]
 8020fee:	4b10      	ldr	r3, [pc, #64]	@ (8021030 <MX_DMA_Init+0x4c>)
 8020ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8020ff2:	4a0f      	ldr	r2, [pc, #60]	@ (8021030 <MX_DMA_Init+0x4c>)
 8020ff4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8020ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8020ffa:	4b0d      	ldr	r3, [pc, #52]	@ (8021030 <MX_DMA_Init+0x4c>)
 8020ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8020ffe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8021002:	607b      	str	r3, [r7, #4]
 8021004:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8021006:	2200      	movs	r2, #0
 8021008:	2100      	movs	r1, #0
 802100a:	203a      	movs	r0, #58	@ 0x3a
 802100c:	f000 fd73 	bl	8021af6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8021010:	203a      	movs	r0, #58	@ 0x3a
 8021012:	f000 fd8c 	bl	8021b2e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8021016:	2200      	movs	r2, #0
 8021018:	2100      	movs	r1, #0
 802101a:	2046      	movs	r0, #70	@ 0x46
 802101c:	f000 fd6b 	bl	8021af6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8021020:	2046      	movs	r0, #70	@ 0x46
 8021022:	f000 fd84 	bl	8021b2e <HAL_NVIC_EnableIRQ>

}
 8021026:	bf00      	nop
 8021028:	3708      	adds	r7, #8
 802102a:	46bd      	mov	sp, r7
 802102c:	bd80      	pop	{r7, pc}
 802102e:	bf00      	nop
 8021030:	40023800 	.word	0x40023800

08021034 <MX_GPIO_Init>:
     PB3   ------> SPI1_SCK
     PB4   ------> SPI1_MISO
     PB5   ------> SPI1_MOSI
*/
void MX_GPIO_Init(void)
{
 8021034:	b580      	push	{r7, lr}
 8021036:	b08a      	sub	sp, #40	@ 0x28
 8021038:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 802103a:	f107 0314 	add.w	r3, r7, #20
 802103e:	2200      	movs	r2, #0
 8021040:	601a      	str	r2, [r3, #0]
 8021042:	605a      	str	r2, [r3, #4]
 8021044:	609a      	str	r2, [r3, #8]
 8021046:	60da      	str	r2, [r3, #12]
 8021048:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 802104a:	2300      	movs	r3, #0
 802104c:	613b      	str	r3, [r7, #16]
 802104e:	4b41      	ldr	r3, [pc, #260]	@ (8021154 <MX_GPIO_Init+0x120>)
 8021050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8021052:	4a40      	ldr	r2, [pc, #256]	@ (8021154 <MX_GPIO_Init+0x120>)
 8021054:	f043 0304 	orr.w	r3, r3, #4
 8021058:	6313      	str	r3, [r2, #48]	@ 0x30
 802105a:	4b3e      	ldr	r3, [pc, #248]	@ (8021154 <MX_GPIO_Init+0x120>)
 802105c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802105e:	f003 0304 	and.w	r3, r3, #4
 8021062:	613b      	str	r3, [r7, #16]
 8021064:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8021066:	2300      	movs	r3, #0
 8021068:	60fb      	str	r3, [r7, #12]
 802106a:	4b3a      	ldr	r3, [pc, #232]	@ (8021154 <MX_GPIO_Init+0x120>)
 802106c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802106e:	4a39      	ldr	r2, [pc, #228]	@ (8021154 <MX_GPIO_Init+0x120>)
 8021070:	f043 0320 	orr.w	r3, r3, #32
 8021074:	6313      	str	r3, [r2, #48]	@ 0x30
 8021076:	4b37      	ldr	r3, [pc, #220]	@ (8021154 <MX_GPIO_Init+0x120>)
 8021078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802107a:	f003 0320 	and.w	r3, r3, #32
 802107e:	60fb      	str	r3, [r7, #12]
 8021080:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8021082:	2300      	movs	r3, #0
 8021084:	60bb      	str	r3, [r7, #8]
 8021086:	4b33      	ldr	r3, [pc, #204]	@ (8021154 <MX_GPIO_Init+0x120>)
 8021088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802108a:	4a32      	ldr	r2, [pc, #200]	@ (8021154 <MX_GPIO_Init+0x120>)
 802108c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8021090:	6313      	str	r3, [r2, #48]	@ 0x30
 8021092:	4b30      	ldr	r3, [pc, #192]	@ (8021154 <MX_GPIO_Init+0x120>)
 8021094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8021096:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 802109a:	60bb      	str	r3, [r7, #8]
 802109c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 802109e:	2300      	movs	r3, #0
 80210a0:	607b      	str	r3, [r7, #4]
 80210a2:	4b2c      	ldr	r3, [pc, #176]	@ (8021154 <MX_GPIO_Init+0x120>)
 80210a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80210a6:	4a2b      	ldr	r2, [pc, #172]	@ (8021154 <MX_GPIO_Init+0x120>)
 80210a8:	f043 0301 	orr.w	r3, r3, #1
 80210ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80210ae:	4b29      	ldr	r3, [pc, #164]	@ (8021154 <MX_GPIO_Init+0x120>)
 80210b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80210b2:	f003 0301 	and.w	r3, r3, #1
 80210b6:	607b      	str	r3, [r7, #4]
 80210b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80210ba:	2300      	movs	r3, #0
 80210bc:	603b      	str	r3, [r7, #0]
 80210be:	4b25      	ldr	r3, [pc, #148]	@ (8021154 <MX_GPIO_Init+0x120>)
 80210c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80210c2:	4a24      	ldr	r2, [pc, #144]	@ (8021154 <MX_GPIO_Init+0x120>)
 80210c4:	f043 0302 	orr.w	r3, r3, #2
 80210c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80210ca:	4b22      	ldr	r3, [pc, #136]	@ (8021154 <MX_GPIO_Init+0x120>)
 80210cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80210ce:	f003 0302 	and.w	r3, r3, #2
 80210d2:	603b      	str	r3, [r7, #0]
 80210d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED0_Pin|LED1_Pin, GPIO_PIN_RESET);
 80210d6:	2200      	movs	r2, #0
 80210d8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80210dc:	481e      	ldr	r0, [pc, #120]	@ (8021158 <MX_GPIO_Init+0x124>)
 80210de:	f001 fa59 	bl	8022594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80210e2:	2200      	movs	r2, #0
 80210e4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80210e8:	481c      	ldr	r0, [pc, #112]	@ (802115c <MX_GPIO_Init+0x128>)
 80210ea:	f001 fa53 	bl	8022594 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED0_Pin LED1_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin;
 80210ee:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80210f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80210f4:	2301      	movs	r3, #1
 80210f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80210f8:	2300      	movs	r3, #0
 80210fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80210fc:	2301      	movs	r3, #1
 80210fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8021100:	f107 0314 	add.w	r3, r7, #20
 8021104:	4619      	mov	r1, r3
 8021106:	4814      	ldr	r0, [pc, #80]	@ (8021158 <MX_GPIO_Init+0x124>)
 8021108:	f001 f8a8 	bl	802225c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 802110c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8021110:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8021112:	2301      	movs	r3, #1
 8021114:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021116:	2300      	movs	r3, #0
 8021118:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 802111a:	2302      	movs	r3, #2
 802111c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 802111e:	f107 0314 	add.w	r3, r7, #20
 8021122:	4619      	mov	r1, r3
 8021124:	480d      	ldr	r0, [pc, #52]	@ (802115c <MX_GPIO_Init+0x128>)
 8021126:	f001 f899 	bl	802225c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 802112a:	2338      	movs	r3, #56	@ 0x38
 802112c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802112e:	2302      	movs	r3, #2
 8021130:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021132:	2300      	movs	r3, #0
 8021134:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021136:	2303      	movs	r3, #3
 8021138:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 802113a:	2305      	movs	r3, #5
 802113c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 802113e:	f107 0314 	add.w	r3, r7, #20
 8021142:	4619      	mov	r1, r3
 8021144:	4805      	ldr	r0, [pc, #20]	@ (802115c <MX_GPIO_Init+0x128>)
 8021146:	f001 f889 	bl	802225c <HAL_GPIO_Init>

}
 802114a:	bf00      	nop
 802114c:	3728      	adds	r7, #40	@ 0x28
 802114e:	46bd      	mov	sp, r7
 8021150:	bd80      	pop	{r7, pc}
 8021152:	bf00      	nop
 8021154:	40023800 	.word	0x40023800
 8021158:	40021400 	.word	0x40021400
 802115c:	40020400 	.word	0x40020400

08021160 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8021160:	b580      	push	{r7, lr}
 8021162:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	HAL_RCC_DeInit();
 8021164:	f001 fec8 	bl	8022ef8 <HAL_RCC_DeInit>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8021168:	f000 fb54 	bl	8021814 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 802116c:	f000 f814 	bl	8021198 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8021170:	f7ff ff60 	bl	8021034 <MX_GPIO_Init>
  MX_DMA_Init();
 8021174:	f7ff ff36 	bl	8020fe4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8021178:	f000 f9e4 	bl	8021544 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 802117c:	f000 fa0c 	bl	8021598 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("enter app main\r\n");
 8021180:	4804      	ldr	r0, [pc, #16]	@ (8021194 <main+0x34>)
 8021182:	f004 f947 	bl	8025414 <puts>
  LED_Init_User();
 8021186:	f002 ff9d 	bl	80240c4 <LED_Init_User>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_Delay(1000);
 802118a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 802118e:	f000 fbb3 	bl	80218f8 <HAL_Delay>
 8021192:	e7fa      	b.n	802118a <main+0x2a>
 8021194:	08028cb0 	.word	0x08028cb0

08021198 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8021198:	b580      	push	{r7, lr}
 802119a:	b094      	sub	sp, #80	@ 0x50
 802119c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 802119e:	f107 0320 	add.w	r3, r7, #32
 80211a2:	2230      	movs	r2, #48	@ 0x30
 80211a4:	2100      	movs	r1, #0
 80211a6:	4618      	mov	r0, r3
 80211a8:	f004 fa34 	bl	8025614 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80211ac:	f107 030c 	add.w	r3, r7, #12
 80211b0:	2200      	movs	r2, #0
 80211b2:	601a      	str	r2, [r3, #0]
 80211b4:	605a      	str	r2, [r3, #4]
 80211b6:	609a      	str	r2, [r3, #8]
 80211b8:	60da      	str	r2, [r3, #12]
 80211ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80211bc:	2300      	movs	r3, #0
 80211be:	60bb      	str	r3, [r7, #8]
 80211c0:	4b28      	ldr	r3, [pc, #160]	@ (8021264 <SystemClock_Config+0xcc>)
 80211c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80211c4:	4a27      	ldr	r2, [pc, #156]	@ (8021264 <SystemClock_Config+0xcc>)
 80211c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80211ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80211cc:	4b25      	ldr	r3, [pc, #148]	@ (8021264 <SystemClock_Config+0xcc>)
 80211ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80211d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80211d4:	60bb      	str	r3, [r7, #8]
 80211d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80211d8:	2300      	movs	r3, #0
 80211da:	607b      	str	r3, [r7, #4]
 80211dc:	4b22      	ldr	r3, [pc, #136]	@ (8021268 <SystemClock_Config+0xd0>)
 80211de:	681b      	ldr	r3, [r3, #0]
 80211e0:	4a21      	ldr	r2, [pc, #132]	@ (8021268 <SystemClock_Config+0xd0>)
 80211e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80211e6:	6013      	str	r3, [r2, #0]
 80211e8:	4b1f      	ldr	r3, [pc, #124]	@ (8021268 <SystemClock_Config+0xd0>)
 80211ea:	681b      	ldr	r3, [r3, #0]
 80211ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80211f0:	607b      	str	r3, [r7, #4]
 80211f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80211f4:	2301      	movs	r3, #1
 80211f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80211f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80211fc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80211fe:	2302      	movs	r3, #2
 8021200:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8021202:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8021206:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8021208:	2304      	movs	r3, #4
 802120a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 802120c:	23a8      	movs	r3, #168	@ 0xa8
 802120e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8021210:	2302      	movs	r3, #2
 8021212:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8021214:	2304      	movs	r3, #4
 8021216:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8021218:	f107 0320 	add.w	r3, r7, #32
 802121c:	4618      	mov	r0, r3
 802121e:	f001 f9d3 	bl	80225c8 <HAL_RCC_OscConfig>
 8021222:	4603      	mov	r3, r0
 8021224:	2b00      	cmp	r3, #0
 8021226:	d001      	beq.n	802122c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8021228:	f000 f820 	bl	802126c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 802122c:	230f      	movs	r3, #15
 802122e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8021230:	2302      	movs	r3, #2
 8021232:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8021234:	2300      	movs	r3, #0
 8021236:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8021238:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 802123c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 802123e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8021242:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8021244:	f107 030c 	add.w	r3, r7, #12
 8021248:	2105      	movs	r1, #5
 802124a:	4618      	mov	r0, r3
 802124c:	f001 fc34 	bl	8022ab8 <HAL_RCC_ClockConfig>
 8021250:	4603      	mov	r3, r0
 8021252:	2b00      	cmp	r3, #0
 8021254:	d001      	beq.n	802125a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8021256:	f000 f809 	bl	802126c <Error_Handler>
  }
}
 802125a:	bf00      	nop
 802125c:	3750      	adds	r7, #80	@ 0x50
 802125e:	46bd      	mov	sp, r7
 8021260:	bd80      	pop	{r7, pc}
 8021262:	bf00      	nop
 8021264:	40023800 	.word	0x40023800
 8021268:	40007000 	.word	0x40007000

0802126c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 802126c:	b480      	push	{r7}
 802126e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8021270:	b672      	cpsid	i
}
 8021272:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8021274:	bf00      	nop
 8021276:	e7fd      	b.n	8021274 <Error_Handler+0x8>

08021278 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8021278:	b480      	push	{r7}
 802127a:	b083      	sub	sp, #12
 802127c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 802127e:	2300      	movs	r3, #0
 8021280:	607b      	str	r3, [r7, #4]
 8021282:	4b10      	ldr	r3, [pc, #64]	@ (80212c4 <HAL_MspInit+0x4c>)
 8021284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8021286:	4a0f      	ldr	r2, [pc, #60]	@ (80212c4 <HAL_MspInit+0x4c>)
 8021288:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 802128c:	6453      	str	r3, [r2, #68]	@ 0x44
 802128e:	4b0d      	ldr	r3, [pc, #52]	@ (80212c4 <HAL_MspInit+0x4c>)
 8021290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8021292:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8021296:	607b      	str	r3, [r7, #4]
 8021298:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 802129a:	2300      	movs	r3, #0
 802129c:	603b      	str	r3, [r7, #0]
 802129e:	4b09      	ldr	r3, [pc, #36]	@ (80212c4 <HAL_MspInit+0x4c>)
 80212a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80212a2:	4a08      	ldr	r2, [pc, #32]	@ (80212c4 <HAL_MspInit+0x4c>)
 80212a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80212a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80212aa:	4b06      	ldr	r3, [pc, #24]	@ (80212c4 <HAL_MspInit+0x4c>)
 80212ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80212ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80212b2:	603b      	str	r3, [r7, #0]
 80212b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80212b6:	bf00      	nop
 80212b8:	370c      	adds	r7, #12
 80212ba:	46bd      	mov	sp, r7
 80212bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80212c0:	4770      	bx	lr
 80212c2:	bf00      	nop
 80212c4:	40023800 	.word	0x40023800

080212c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80212c8:	b480      	push	{r7}
 80212ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80212cc:	bf00      	nop
 80212ce:	e7fd      	b.n	80212cc <NMI_Handler+0x4>

080212d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80212d0:	b480      	push	{r7}
 80212d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80212d4:	bf00      	nop
 80212d6:	e7fd      	b.n	80212d4 <HardFault_Handler+0x4>

080212d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80212d8:	b480      	push	{r7}
 80212da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80212dc:	bf00      	nop
 80212de:	e7fd      	b.n	80212dc <MemManage_Handler+0x4>

080212e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80212e0:	b480      	push	{r7}
 80212e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80212e4:	bf00      	nop
 80212e6:	e7fd      	b.n	80212e4 <BusFault_Handler+0x4>

080212e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80212e8:	b480      	push	{r7}
 80212ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80212ec:	bf00      	nop
 80212ee:	e7fd      	b.n	80212ec <UsageFault_Handler+0x4>

080212f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80212f0:	b480      	push	{r7}
 80212f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80212f4:	bf00      	nop
 80212f6:	46bd      	mov	sp, r7
 80212f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80212fc:	4770      	bx	lr

080212fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80212fe:	b480      	push	{r7}
 8021300:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8021302:	bf00      	nop
 8021304:	46bd      	mov	sp, r7
 8021306:	f85d 7b04 	ldr.w	r7, [sp], #4
 802130a:	4770      	bx	lr

0802130c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 802130c:	b480      	push	{r7}
 802130e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8021310:	bf00      	nop
 8021312:	46bd      	mov	sp, r7
 8021314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021318:	4770      	bx	lr

0802131a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 802131a:	b580      	push	{r7, lr}
 802131c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 802131e:	f000 facb 	bl	80218b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
#include "Api_led.h"
  LED_Handler_User();//1ms
 8021322:	f002 fed7 	bl	80240d4 <LED_Handler_User>

  /* USER CODE END SysTick_IRQn 1 */
}
 8021326:	bf00      	nop
 8021328:	bd80      	pop	{r7, pc}
	...

0802132c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 802132c:	b580      	push	{r7, lr}
 802132e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8021330:	4802      	ldr	r0, [pc, #8]	@ (802133c <USART1_IRQHandler+0x10>)
 8021332:	f001 ff8b 	bl	802324c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8021336:	bf00      	nop
 8021338:	bd80      	pop	{r7, pc}
 802133a:	bf00      	nop
 802133c:	2000020c 	.word	0x2000020c

08021340 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8021340:	b580      	push	{r7, lr}
 8021342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8021344:	4802      	ldr	r0, [pc, #8]	@ (8021350 <DMA2_Stream2_IRQHandler+0x10>)
 8021346:	f000 fd4d 	bl	8021de4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 802134a:	bf00      	nop
 802134c:	bd80      	pop	{r7, pc}
 802134e:	bf00      	nop
 8021350:	2000029c 	.word	0x2000029c

08021354 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8021354:	b580      	push	{r7, lr}
 8021356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8021358:	4802      	ldr	r0, [pc, #8]	@ (8021364 <DMA2_Stream7_IRQHandler+0x10>)
 802135a:	f000 fd43 	bl	8021de4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 802135e:	bf00      	nop
 8021360:	bd80      	pop	{r7, pc}
 8021362:	bf00      	nop
 8021364:	200002fc 	.word	0x200002fc

08021368 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8021368:	b480      	push	{r7}
 802136a:	af00      	add	r7, sp, #0
  return 1;
 802136c:	2301      	movs	r3, #1
}
 802136e:	4618      	mov	r0, r3
 8021370:	46bd      	mov	sp, r7
 8021372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021376:	4770      	bx	lr

08021378 <_kill>:

int _kill(int pid, int sig)
{
 8021378:	b580      	push	{r7, lr}
 802137a:	b082      	sub	sp, #8
 802137c:	af00      	add	r7, sp, #0
 802137e:	6078      	str	r0, [r7, #4]
 8021380:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8021382:	f004 f999 	bl	80256b8 <__errno>
 8021386:	4603      	mov	r3, r0
 8021388:	2216      	movs	r2, #22
 802138a:	601a      	str	r2, [r3, #0]
  return -1;
 802138c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8021390:	4618      	mov	r0, r3
 8021392:	3708      	adds	r7, #8
 8021394:	46bd      	mov	sp, r7
 8021396:	bd80      	pop	{r7, pc}

08021398 <_exit>:

void _exit (int status)
{
 8021398:	b580      	push	{r7, lr}
 802139a:	b082      	sub	sp, #8
 802139c:	af00      	add	r7, sp, #0
 802139e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80213a0:	f04f 31ff 	mov.w	r1, #4294967295
 80213a4:	6878      	ldr	r0, [r7, #4]
 80213a6:	f7ff ffe7 	bl	8021378 <_kill>
  while (1) {}    /* Make sure we hang here */
 80213aa:	bf00      	nop
 80213ac:	e7fd      	b.n	80213aa <_exit+0x12>

080213ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80213ae:	b580      	push	{r7, lr}
 80213b0:	b086      	sub	sp, #24
 80213b2:	af00      	add	r7, sp, #0
 80213b4:	60f8      	str	r0, [r7, #12]
 80213b6:	60b9      	str	r1, [r7, #8]
 80213b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80213ba:	2300      	movs	r3, #0
 80213bc:	617b      	str	r3, [r7, #20]
 80213be:	e00a      	b.n	80213d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80213c0:	f3af 8000 	nop.w
 80213c4:	4601      	mov	r1, r0
 80213c6:	68bb      	ldr	r3, [r7, #8]
 80213c8:	1c5a      	adds	r2, r3, #1
 80213ca:	60ba      	str	r2, [r7, #8]
 80213cc:	b2ca      	uxtb	r2, r1
 80213ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80213d0:	697b      	ldr	r3, [r7, #20]
 80213d2:	3301      	adds	r3, #1
 80213d4:	617b      	str	r3, [r7, #20]
 80213d6:	697a      	ldr	r2, [r7, #20]
 80213d8:	687b      	ldr	r3, [r7, #4]
 80213da:	429a      	cmp	r2, r3
 80213dc:	dbf0      	blt.n	80213c0 <_read+0x12>
  }

  return len;
 80213de:	687b      	ldr	r3, [r7, #4]
}
 80213e0:	4618      	mov	r0, r3
 80213e2:	3718      	adds	r7, #24
 80213e4:	46bd      	mov	sp, r7
 80213e6:	bd80      	pop	{r7, pc}

080213e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80213e8:	b580      	push	{r7, lr}
 80213ea:	b086      	sub	sp, #24
 80213ec:	af00      	add	r7, sp, #0
 80213ee:	60f8      	str	r0, [r7, #12]
 80213f0:	60b9      	str	r1, [r7, #8]
 80213f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80213f4:	2300      	movs	r3, #0
 80213f6:	617b      	str	r3, [r7, #20]
 80213f8:	e009      	b.n	802140e <_write+0x26>
  {
    __io_putchar(*ptr++);
 80213fa:	68bb      	ldr	r3, [r7, #8]
 80213fc:	1c5a      	adds	r2, r3, #1
 80213fe:	60ba      	str	r2, [r7, #8]
 8021400:	781b      	ldrb	r3, [r3, #0]
 8021402:	4618      	mov	r0, r3
 8021404:	f000 f88c 	bl	8021520 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8021408:	697b      	ldr	r3, [r7, #20]
 802140a:	3301      	adds	r3, #1
 802140c:	617b      	str	r3, [r7, #20]
 802140e:	697a      	ldr	r2, [r7, #20]
 8021410:	687b      	ldr	r3, [r7, #4]
 8021412:	429a      	cmp	r2, r3
 8021414:	dbf1      	blt.n	80213fa <_write+0x12>
  }
  return len;
 8021416:	687b      	ldr	r3, [r7, #4]
}
 8021418:	4618      	mov	r0, r3
 802141a:	3718      	adds	r7, #24
 802141c:	46bd      	mov	sp, r7
 802141e:	bd80      	pop	{r7, pc}

08021420 <_close>:

int _close(int file)
{
 8021420:	b480      	push	{r7}
 8021422:	b083      	sub	sp, #12
 8021424:	af00      	add	r7, sp, #0
 8021426:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8021428:	f04f 33ff 	mov.w	r3, #4294967295
}
 802142c:	4618      	mov	r0, r3
 802142e:	370c      	adds	r7, #12
 8021430:	46bd      	mov	sp, r7
 8021432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021436:	4770      	bx	lr

08021438 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8021438:	b480      	push	{r7}
 802143a:	b083      	sub	sp, #12
 802143c:	af00      	add	r7, sp, #0
 802143e:	6078      	str	r0, [r7, #4]
 8021440:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8021442:	683b      	ldr	r3, [r7, #0]
 8021444:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8021448:	605a      	str	r2, [r3, #4]
  return 0;
 802144a:	2300      	movs	r3, #0
}
 802144c:	4618      	mov	r0, r3
 802144e:	370c      	adds	r7, #12
 8021450:	46bd      	mov	sp, r7
 8021452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021456:	4770      	bx	lr

08021458 <_isatty>:

int _isatty(int file)
{
 8021458:	b480      	push	{r7}
 802145a:	b083      	sub	sp, #12
 802145c:	af00      	add	r7, sp, #0
 802145e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8021460:	2301      	movs	r3, #1
}
 8021462:	4618      	mov	r0, r3
 8021464:	370c      	adds	r7, #12
 8021466:	46bd      	mov	sp, r7
 8021468:	f85d 7b04 	ldr.w	r7, [sp], #4
 802146c:	4770      	bx	lr

0802146e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 802146e:	b480      	push	{r7}
 8021470:	b085      	sub	sp, #20
 8021472:	af00      	add	r7, sp, #0
 8021474:	60f8      	str	r0, [r7, #12]
 8021476:	60b9      	str	r1, [r7, #8]
 8021478:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 802147a:	2300      	movs	r3, #0
}
 802147c:	4618      	mov	r0, r3
 802147e:	3714      	adds	r7, #20
 8021480:	46bd      	mov	sp, r7
 8021482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021486:	4770      	bx	lr

08021488 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8021488:	b580      	push	{r7, lr}
 802148a:	b086      	sub	sp, #24
 802148c:	af00      	add	r7, sp, #0
 802148e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8021490:	4a14      	ldr	r2, [pc, #80]	@ (80214e4 <_sbrk+0x5c>)
 8021492:	4b15      	ldr	r3, [pc, #84]	@ (80214e8 <_sbrk+0x60>)
 8021494:	1ad3      	subs	r3, r2, r3
 8021496:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8021498:	697b      	ldr	r3, [r7, #20]
 802149a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 802149c:	4b13      	ldr	r3, [pc, #76]	@ (80214ec <_sbrk+0x64>)
 802149e:	681b      	ldr	r3, [r3, #0]
 80214a0:	2b00      	cmp	r3, #0
 80214a2:	d102      	bne.n	80214aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80214a4:	4b11      	ldr	r3, [pc, #68]	@ (80214ec <_sbrk+0x64>)
 80214a6:	4a12      	ldr	r2, [pc, #72]	@ (80214f0 <_sbrk+0x68>)
 80214a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80214aa:	4b10      	ldr	r3, [pc, #64]	@ (80214ec <_sbrk+0x64>)
 80214ac:	681a      	ldr	r2, [r3, #0]
 80214ae:	687b      	ldr	r3, [r7, #4]
 80214b0:	4413      	add	r3, r2
 80214b2:	693a      	ldr	r2, [r7, #16]
 80214b4:	429a      	cmp	r2, r3
 80214b6:	d207      	bcs.n	80214c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80214b8:	f004 f8fe 	bl	80256b8 <__errno>
 80214bc:	4603      	mov	r3, r0
 80214be:	220c      	movs	r2, #12
 80214c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80214c2:	f04f 33ff 	mov.w	r3, #4294967295
 80214c6:	e009      	b.n	80214dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80214c8:	4b08      	ldr	r3, [pc, #32]	@ (80214ec <_sbrk+0x64>)
 80214ca:	681b      	ldr	r3, [r3, #0]
 80214cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80214ce:	4b07      	ldr	r3, [pc, #28]	@ (80214ec <_sbrk+0x64>)
 80214d0:	681a      	ldr	r2, [r3, #0]
 80214d2:	687b      	ldr	r3, [r7, #4]
 80214d4:	4413      	add	r3, r2
 80214d6:	4a05      	ldr	r2, [pc, #20]	@ (80214ec <_sbrk+0x64>)
 80214d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80214da:	68fb      	ldr	r3, [r7, #12]
}
 80214dc:	4618      	mov	r0, r3
 80214de:	3718      	adds	r7, #24
 80214e0:	46bd      	mov	sp, r7
 80214e2:	bd80      	pop	{r7, pc}
 80214e4:	20020000 	.word	0x20020000
 80214e8:	00000400 	.word	0x00000400
 80214ec:	20000208 	.word	0x20000208
 80214f0:	200004d8 	.word	0x200004d8

080214f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80214f4:	b480      	push	{r7}
 80214f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80214f8:	4b07      	ldr	r3, [pc, #28]	@ (8021518 <SystemInit+0x24>)
 80214fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80214fe:	4a06      	ldr	r2, [pc, #24]	@ (8021518 <SystemInit+0x24>)
 8021500:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8021504:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 8021508:	4b03      	ldr	r3, [pc, #12]	@ (8021518 <SystemInit+0x24>)
 802150a:	4a04      	ldr	r2, [pc, #16]	@ (802151c <SystemInit+0x28>)
 802150c:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 802150e:	bf00      	nop
 8021510:	46bd      	mov	sp, r7
 8021512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021516:	4770      	bx	lr
 8021518:	e000ed00 	.word	0xe000ed00
 802151c:	08020000 	.word	0x08020000

08021520 <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8021520:	b580      	push	{r7, lr}
 8021522:	b082      	sub	sp, #8
 8021524:	af00      	add	r7, sp, #0
 8021526:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2,(uint8_t *)&ch,1,0xFFFF);
 8021528:	1d39      	adds	r1, r7, #4
 802152a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 802152e:	2201      	movs	r2, #1
 8021530:	4803      	ldr	r0, [pc, #12]	@ (8021540 <__io_putchar+0x20>)
 8021532:	f001 fdff 	bl	8023134 <HAL_UART_Transmit>
  return ch;
 8021536:	687b      	ldr	r3, [r7, #4]
}
 8021538:	4618      	mov	r0, r3
 802153a:	3708      	adds	r7, #8
 802153c:	46bd      	mov	sp, r7
 802153e:	bd80      	pop	{r7, pc}
 8021540:	20000254 	.word	0x20000254

08021544 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8021544:	b580      	push	{r7, lr}
 8021546:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8021548:	4b11      	ldr	r3, [pc, #68]	@ (8021590 <MX_USART1_UART_Init+0x4c>)
 802154a:	4a12      	ldr	r2, [pc, #72]	@ (8021594 <MX_USART1_UART_Init+0x50>)
 802154c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 802154e:	4b10      	ldr	r3, [pc, #64]	@ (8021590 <MX_USART1_UART_Init+0x4c>)
 8021550:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8021554:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8021556:	4b0e      	ldr	r3, [pc, #56]	@ (8021590 <MX_USART1_UART_Init+0x4c>)
 8021558:	2200      	movs	r2, #0
 802155a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 802155c:	4b0c      	ldr	r3, [pc, #48]	@ (8021590 <MX_USART1_UART_Init+0x4c>)
 802155e:	2200      	movs	r2, #0
 8021560:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8021562:	4b0b      	ldr	r3, [pc, #44]	@ (8021590 <MX_USART1_UART_Init+0x4c>)
 8021564:	2200      	movs	r2, #0
 8021566:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8021568:	4b09      	ldr	r3, [pc, #36]	@ (8021590 <MX_USART1_UART_Init+0x4c>)
 802156a:	220c      	movs	r2, #12
 802156c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 802156e:	4b08      	ldr	r3, [pc, #32]	@ (8021590 <MX_USART1_UART_Init+0x4c>)
 8021570:	2200      	movs	r2, #0
 8021572:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8021574:	4b06      	ldr	r3, [pc, #24]	@ (8021590 <MX_USART1_UART_Init+0x4c>)
 8021576:	2200      	movs	r2, #0
 8021578:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 802157a:	4805      	ldr	r0, [pc, #20]	@ (8021590 <MX_USART1_UART_Init+0x4c>)
 802157c:	f001 fd8a 	bl	8023094 <HAL_UART_Init>
 8021580:	4603      	mov	r3, r0
 8021582:	2b00      	cmp	r3, #0
 8021584:	d001      	beq.n	802158a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8021586:	f7ff fe71 	bl	802126c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 802158a:	bf00      	nop
 802158c:	bd80      	pop	{r7, pc}
 802158e:	bf00      	nop
 8021590:	2000020c 	.word	0x2000020c
 8021594:	40011000 	.word	0x40011000

08021598 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8021598:	b580      	push	{r7, lr}
 802159a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 802159c:	4b11      	ldr	r3, [pc, #68]	@ (80215e4 <MX_USART2_UART_Init+0x4c>)
 802159e:	4a12      	ldr	r2, [pc, #72]	@ (80215e8 <MX_USART2_UART_Init+0x50>)
 80215a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80215a2:	4b10      	ldr	r3, [pc, #64]	@ (80215e4 <MX_USART2_UART_Init+0x4c>)
 80215a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80215a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80215aa:	4b0e      	ldr	r3, [pc, #56]	@ (80215e4 <MX_USART2_UART_Init+0x4c>)
 80215ac:	2200      	movs	r2, #0
 80215ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80215b0:	4b0c      	ldr	r3, [pc, #48]	@ (80215e4 <MX_USART2_UART_Init+0x4c>)
 80215b2:	2200      	movs	r2, #0
 80215b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80215b6:	4b0b      	ldr	r3, [pc, #44]	@ (80215e4 <MX_USART2_UART_Init+0x4c>)
 80215b8:	2200      	movs	r2, #0
 80215ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80215bc:	4b09      	ldr	r3, [pc, #36]	@ (80215e4 <MX_USART2_UART_Init+0x4c>)
 80215be:	220c      	movs	r2, #12
 80215c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80215c2:	4b08      	ldr	r3, [pc, #32]	@ (80215e4 <MX_USART2_UART_Init+0x4c>)
 80215c4:	2200      	movs	r2, #0
 80215c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80215c8:	4b06      	ldr	r3, [pc, #24]	@ (80215e4 <MX_USART2_UART_Init+0x4c>)
 80215ca:	2200      	movs	r2, #0
 80215cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80215ce:	4805      	ldr	r0, [pc, #20]	@ (80215e4 <MX_USART2_UART_Init+0x4c>)
 80215d0:	f001 fd60 	bl	8023094 <HAL_UART_Init>
 80215d4:	4603      	mov	r3, r0
 80215d6:	2b00      	cmp	r3, #0
 80215d8:	d001      	beq.n	80215de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80215da:	f7ff fe47 	bl	802126c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80215de:	bf00      	nop
 80215e0:	bd80      	pop	{r7, pc}
 80215e2:	bf00      	nop
 80215e4:	20000254 	.word	0x20000254
 80215e8:	40004400 	.word	0x40004400

080215ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80215ec:	b580      	push	{r7, lr}
 80215ee:	b08c      	sub	sp, #48	@ 0x30
 80215f0:	af00      	add	r7, sp, #0
 80215f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80215f4:	f107 031c 	add.w	r3, r7, #28
 80215f8:	2200      	movs	r2, #0
 80215fa:	601a      	str	r2, [r3, #0]
 80215fc:	605a      	str	r2, [r3, #4]
 80215fe:	609a      	str	r2, [r3, #8]
 8021600:	60da      	str	r2, [r3, #12]
 8021602:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8021604:	687b      	ldr	r3, [r7, #4]
 8021606:	681b      	ldr	r3, [r3, #0]
 8021608:	4a65      	ldr	r2, [pc, #404]	@ (80217a0 <HAL_UART_MspInit+0x1b4>)
 802160a:	4293      	cmp	r3, r2
 802160c:	f040 8092 	bne.w	8021734 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8021610:	2300      	movs	r3, #0
 8021612:	61bb      	str	r3, [r7, #24]
 8021614:	4b63      	ldr	r3, [pc, #396]	@ (80217a4 <HAL_UART_MspInit+0x1b8>)
 8021616:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8021618:	4a62      	ldr	r2, [pc, #392]	@ (80217a4 <HAL_UART_MspInit+0x1b8>)
 802161a:	f043 0310 	orr.w	r3, r3, #16
 802161e:	6453      	str	r3, [r2, #68]	@ 0x44
 8021620:	4b60      	ldr	r3, [pc, #384]	@ (80217a4 <HAL_UART_MspInit+0x1b8>)
 8021622:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8021624:	f003 0310 	and.w	r3, r3, #16
 8021628:	61bb      	str	r3, [r7, #24]
 802162a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 802162c:	2300      	movs	r3, #0
 802162e:	617b      	str	r3, [r7, #20]
 8021630:	4b5c      	ldr	r3, [pc, #368]	@ (80217a4 <HAL_UART_MspInit+0x1b8>)
 8021632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8021634:	4a5b      	ldr	r2, [pc, #364]	@ (80217a4 <HAL_UART_MspInit+0x1b8>)
 8021636:	f043 0301 	orr.w	r3, r3, #1
 802163a:	6313      	str	r3, [r2, #48]	@ 0x30
 802163c:	4b59      	ldr	r3, [pc, #356]	@ (80217a4 <HAL_UART_MspInit+0x1b8>)
 802163e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8021640:	f003 0301 	and.w	r3, r3, #1
 8021644:	617b      	str	r3, [r7, #20]
 8021646:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8021648:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 802164c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802164e:	2302      	movs	r3, #2
 8021650:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8021652:	2300      	movs	r3, #0
 8021654:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021656:	2303      	movs	r3, #3
 8021658:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 802165a:	2307      	movs	r3, #7
 802165c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802165e:	f107 031c 	add.w	r3, r7, #28
 8021662:	4619      	mov	r1, r3
 8021664:	4850      	ldr	r0, [pc, #320]	@ (80217a8 <HAL_UART_MspInit+0x1bc>)
 8021666:	f000 fdf9 	bl	802225c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 802166a:	4b50      	ldr	r3, [pc, #320]	@ (80217ac <HAL_UART_MspInit+0x1c0>)
 802166c:	4a50      	ldr	r2, [pc, #320]	@ (80217b0 <HAL_UART_MspInit+0x1c4>)
 802166e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8021670:	4b4e      	ldr	r3, [pc, #312]	@ (80217ac <HAL_UART_MspInit+0x1c0>)
 8021672:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8021676:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8021678:	4b4c      	ldr	r3, [pc, #304]	@ (80217ac <HAL_UART_MspInit+0x1c0>)
 802167a:	2200      	movs	r2, #0
 802167c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 802167e:	4b4b      	ldr	r3, [pc, #300]	@ (80217ac <HAL_UART_MspInit+0x1c0>)
 8021680:	2200      	movs	r2, #0
 8021682:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8021684:	4b49      	ldr	r3, [pc, #292]	@ (80217ac <HAL_UART_MspInit+0x1c0>)
 8021686:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 802168a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 802168c:	4b47      	ldr	r3, [pc, #284]	@ (80217ac <HAL_UART_MspInit+0x1c0>)
 802168e:	2200      	movs	r2, #0
 8021690:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8021692:	4b46      	ldr	r3, [pc, #280]	@ (80217ac <HAL_UART_MspInit+0x1c0>)
 8021694:	2200      	movs	r2, #0
 8021696:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8021698:	4b44      	ldr	r3, [pc, #272]	@ (80217ac <HAL_UART_MspInit+0x1c0>)
 802169a:	2200      	movs	r2, #0
 802169c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 802169e:	4b43      	ldr	r3, [pc, #268]	@ (80217ac <HAL_UART_MspInit+0x1c0>)
 80216a0:	2200      	movs	r2, #0
 80216a2:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80216a4:	4b41      	ldr	r3, [pc, #260]	@ (80217ac <HAL_UART_MspInit+0x1c0>)
 80216a6:	2200      	movs	r2, #0
 80216a8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80216aa:	4840      	ldr	r0, [pc, #256]	@ (80217ac <HAL_UART_MspInit+0x1c0>)
 80216ac:	f000 fa5a 	bl	8021b64 <HAL_DMA_Init>
 80216b0:	4603      	mov	r3, r0
 80216b2:	2b00      	cmp	r3, #0
 80216b4:	d001      	beq.n	80216ba <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80216b6:	f7ff fdd9 	bl	802126c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80216ba:	687b      	ldr	r3, [r7, #4]
 80216bc:	4a3b      	ldr	r2, [pc, #236]	@ (80217ac <HAL_UART_MspInit+0x1c0>)
 80216be:	63da      	str	r2, [r3, #60]	@ 0x3c
 80216c0:	4a3a      	ldr	r2, [pc, #232]	@ (80217ac <HAL_UART_MspInit+0x1c0>)
 80216c2:	687b      	ldr	r3, [r7, #4]
 80216c4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80216c6:	4b3b      	ldr	r3, [pc, #236]	@ (80217b4 <HAL_UART_MspInit+0x1c8>)
 80216c8:	4a3b      	ldr	r2, [pc, #236]	@ (80217b8 <HAL_UART_MspInit+0x1cc>)
 80216ca:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80216cc:	4b39      	ldr	r3, [pc, #228]	@ (80217b4 <HAL_UART_MspInit+0x1c8>)
 80216ce:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80216d2:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80216d4:	4b37      	ldr	r3, [pc, #220]	@ (80217b4 <HAL_UART_MspInit+0x1c8>)
 80216d6:	2240      	movs	r2, #64	@ 0x40
 80216d8:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80216da:	4b36      	ldr	r3, [pc, #216]	@ (80217b4 <HAL_UART_MspInit+0x1c8>)
 80216dc:	2200      	movs	r2, #0
 80216de:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80216e0:	4b34      	ldr	r3, [pc, #208]	@ (80217b4 <HAL_UART_MspInit+0x1c8>)
 80216e2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80216e6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80216e8:	4b32      	ldr	r3, [pc, #200]	@ (80217b4 <HAL_UART_MspInit+0x1c8>)
 80216ea:	2200      	movs	r2, #0
 80216ec:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80216ee:	4b31      	ldr	r3, [pc, #196]	@ (80217b4 <HAL_UART_MspInit+0x1c8>)
 80216f0:	2200      	movs	r2, #0
 80216f2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80216f4:	4b2f      	ldr	r3, [pc, #188]	@ (80217b4 <HAL_UART_MspInit+0x1c8>)
 80216f6:	2200      	movs	r2, #0
 80216f8:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80216fa:	4b2e      	ldr	r3, [pc, #184]	@ (80217b4 <HAL_UART_MspInit+0x1c8>)
 80216fc:	2200      	movs	r2, #0
 80216fe:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8021700:	4b2c      	ldr	r3, [pc, #176]	@ (80217b4 <HAL_UART_MspInit+0x1c8>)
 8021702:	2200      	movs	r2, #0
 8021704:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8021706:	482b      	ldr	r0, [pc, #172]	@ (80217b4 <HAL_UART_MspInit+0x1c8>)
 8021708:	f000 fa2c 	bl	8021b64 <HAL_DMA_Init>
 802170c:	4603      	mov	r3, r0
 802170e:	2b00      	cmp	r3, #0
 8021710:	d001      	beq.n	8021716 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8021712:	f7ff fdab 	bl	802126c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8021716:	687b      	ldr	r3, [r7, #4]
 8021718:	4a26      	ldr	r2, [pc, #152]	@ (80217b4 <HAL_UART_MspInit+0x1c8>)
 802171a:	639a      	str	r2, [r3, #56]	@ 0x38
 802171c:	4a25      	ldr	r2, [pc, #148]	@ (80217b4 <HAL_UART_MspInit+0x1c8>)
 802171e:	687b      	ldr	r3, [r7, #4]
 8021720:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8021722:	2200      	movs	r2, #0
 8021724:	2100      	movs	r1, #0
 8021726:	2025      	movs	r0, #37	@ 0x25
 8021728:	f000 f9e5 	bl	8021af6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 802172c:	2025      	movs	r0, #37	@ 0x25
 802172e:	f000 f9fe 	bl	8021b2e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8021732:	e030      	b.n	8021796 <HAL_UART_MspInit+0x1aa>
  else if(uartHandle->Instance==USART2)
 8021734:	687b      	ldr	r3, [r7, #4]
 8021736:	681b      	ldr	r3, [r3, #0]
 8021738:	4a20      	ldr	r2, [pc, #128]	@ (80217bc <HAL_UART_MspInit+0x1d0>)
 802173a:	4293      	cmp	r3, r2
 802173c:	d12b      	bne.n	8021796 <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART2_CLK_ENABLE();
 802173e:	2300      	movs	r3, #0
 8021740:	613b      	str	r3, [r7, #16]
 8021742:	4b18      	ldr	r3, [pc, #96]	@ (80217a4 <HAL_UART_MspInit+0x1b8>)
 8021744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8021746:	4a17      	ldr	r2, [pc, #92]	@ (80217a4 <HAL_UART_MspInit+0x1b8>)
 8021748:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 802174c:	6413      	str	r3, [r2, #64]	@ 0x40
 802174e:	4b15      	ldr	r3, [pc, #84]	@ (80217a4 <HAL_UART_MspInit+0x1b8>)
 8021750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8021752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8021756:	613b      	str	r3, [r7, #16]
 8021758:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 802175a:	2300      	movs	r3, #0
 802175c:	60fb      	str	r3, [r7, #12]
 802175e:	4b11      	ldr	r3, [pc, #68]	@ (80217a4 <HAL_UART_MspInit+0x1b8>)
 8021760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8021762:	4a10      	ldr	r2, [pc, #64]	@ (80217a4 <HAL_UART_MspInit+0x1b8>)
 8021764:	f043 0301 	orr.w	r3, r3, #1
 8021768:	6313      	str	r3, [r2, #48]	@ 0x30
 802176a:	4b0e      	ldr	r3, [pc, #56]	@ (80217a4 <HAL_UART_MspInit+0x1b8>)
 802176c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802176e:	f003 0301 	and.w	r3, r3, #1
 8021772:	60fb      	str	r3, [r7, #12]
 8021774:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8021776:	230c      	movs	r3, #12
 8021778:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 802177a:	2302      	movs	r3, #2
 802177c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802177e:	2300      	movs	r3, #0
 8021780:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8021782:	2303      	movs	r3, #3
 8021784:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8021786:	2307      	movs	r3, #7
 8021788:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 802178a:	f107 031c 	add.w	r3, r7, #28
 802178e:	4619      	mov	r1, r3
 8021790:	4805      	ldr	r0, [pc, #20]	@ (80217a8 <HAL_UART_MspInit+0x1bc>)
 8021792:	f000 fd63 	bl	802225c <HAL_GPIO_Init>
}
 8021796:	bf00      	nop
 8021798:	3730      	adds	r7, #48	@ 0x30
 802179a:	46bd      	mov	sp, r7
 802179c:	bd80      	pop	{r7, pc}
 802179e:	bf00      	nop
 80217a0:	40011000 	.word	0x40011000
 80217a4:	40023800 	.word	0x40023800
 80217a8:	40020000 	.word	0x40020000
 80217ac:	2000029c 	.word	0x2000029c
 80217b0:	40026440 	.word	0x40026440
 80217b4:	200002fc 	.word	0x200002fc
 80217b8:	400264b8 	.word	0x400264b8
 80217bc:	40004400 	.word	0x40004400

080217c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80217c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80217f8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80217c4:	f7ff fe96 	bl	80214f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80217c8:	480c      	ldr	r0, [pc, #48]	@ (80217fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80217ca:	490d      	ldr	r1, [pc, #52]	@ (8021800 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80217cc:	4a0d      	ldr	r2, [pc, #52]	@ (8021804 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80217ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80217d0:	e002      	b.n	80217d8 <LoopCopyDataInit>

080217d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80217d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80217d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80217d6:	3304      	adds	r3, #4

080217d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80217d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80217da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80217dc:	d3f9      	bcc.n	80217d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80217de:	4a0a      	ldr	r2, [pc, #40]	@ (8021808 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80217e0:	4c0a      	ldr	r4, [pc, #40]	@ (802180c <LoopFillZerobss+0x22>)
  movs r3, #0
 80217e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80217e4:	e001      	b.n	80217ea <LoopFillZerobss>

080217e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80217e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80217e8:	3204      	adds	r2, #4

080217ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80217ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80217ec:	d3fb      	bcc.n	80217e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80217ee:	f003 ff69 	bl	80256c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80217f2:	f7ff fcb5 	bl	8021160 <main>
  bx  lr    
 80217f6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80217f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80217fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8021800:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8021804:	08029120 	.word	0x08029120
  ldr r2, =_sbss
 8021808:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 802180c:	200004d8 	.word	0x200004d8

08021810 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8021810:	e7fe      	b.n	8021810 <ADC_IRQHandler>
	...

08021814 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8021814:	b580      	push	{r7, lr}
 8021816:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8021818:	4b0e      	ldr	r3, [pc, #56]	@ (8021854 <HAL_Init+0x40>)
 802181a:	681b      	ldr	r3, [r3, #0]
 802181c:	4a0d      	ldr	r2, [pc, #52]	@ (8021854 <HAL_Init+0x40>)
 802181e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8021822:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8021824:	4b0b      	ldr	r3, [pc, #44]	@ (8021854 <HAL_Init+0x40>)
 8021826:	681b      	ldr	r3, [r3, #0]
 8021828:	4a0a      	ldr	r2, [pc, #40]	@ (8021854 <HAL_Init+0x40>)
 802182a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 802182e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8021830:	4b08      	ldr	r3, [pc, #32]	@ (8021854 <HAL_Init+0x40>)
 8021832:	681b      	ldr	r3, [r3, #0]
 8021834:	4a07      	ldr	r2, [pc, #28]	@ (8021854 <HAL_Init+0x40>)
 8021836:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 802183a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 802183c:	2003      	movs	r0, #3
 802183e:	f000 f94f 	bl	8021ae0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8021842:	200f      	movs	r0, #15
 8021844:	f000 f808 	bl	8021858 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8021848:	f7ff fd16 	bl	8021278 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 802184c:	2300      	movs	r3, #0
}
 802184e:	4618      	mov	r0, r3
 8021850:	bd80      	pop	{r7, pc}
 8021852:	bf00      	nop
 8021854:	40023c00 	.word	0x40023c00

08021858 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8021858:	b580      	push	{r7, lr}
 802185a:	b082      	sub	sp, #8
 802185c:	af00      	add	r7, sp, #0
 802185e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8021860:	4b12      	ldr	r3, [pc, #72]	@ (80218ac <HAL_InitTick+0x54>)
 8021862:	681a      	ldr	r2, [r3, #0]
 8021864:	4b12      	ldr	r3, [pc, #72]	@ (80218b0 <HAL_InitTick+0x58>)
 8021866:	781b      	ldrb	r3, [r3, #0]
 8021868:	4619      	mov	r1, r3
 802186a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 802186e:	fbb3 f3f1 	udiv	r3, r3, r1
 8021872:	fbb2 f3f3 	udiv	r3, r2, r3
 8021876:	4618      	mov	r0, r3
 8021878:	f000 f967 	bl	8021b4a <HAL_SYSTICK_Config>
 802187c:	4603      	mov	r3, r0
 802187e:	2b00      	cmp	r3, #0
 8021880:	d001      	beq.n	8021886 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8021882:	2301      	movs	r3, #1
 8021884:	e00e      	b.n	80218a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8021886:	687b      	ldr	r3, [r7, #4]
 8021888:	2b0f      	cmp	r3, #15
 802188a:	d80a      	bhi.n	80218a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 802188c:	2200      	movs	r2, #0
 802188e:	6879      	ldr	r1, [r7, #4]
 8021890:	f04f 30ff 	mov.w	r0, #4294967295
 8021894:	f000 f92f 	bl	8021af6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8021898:	4a06      	ldr	r2, [pc, #24]	@ (80218b4 <HAL_InitTick+0x5c>)
 802189a:	687b      	ldr	r3, [r7, #4]
 802189c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 802189e:	2300      	movs	r3, #0
 80218a0:	e000      	b.n	80218a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80218a2:	2301      	movs	r3, #1
}
 80218a4:	4618      	mov	r0, r3
 80218a6:	3708      	adds	r7, #8
 80218a8:	46bd      	mov	sp, r7
 80218aa:	bd80      	pop	{r7, pc}
 80218ac:	20000000 	.word	0x20000000
 80218b0:	20000008 	.word	0x20000008
 80218b4:	20000004 	.word	0x20000004

080218b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80218b8:	b480      	push	{r7}
 80218ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80218bc:	4b06      	ldr	r3, [pc, #24]	@ (80218d8 <HAL_IncTick+0x20>)
 80218be:	781b      	ldrb	r3, [r3, #0]
 80218c0:	461a      	mov	r2, r3
 80218c2:	4b06      	ldr	r3, [pc, #24]	@ (80218dc <HAL_IncTick+0x24>)
 80218c4:	681b      	ldr	r3, [r3, #0]
 80218c6:	4413      	add	r3, r2
 80218c8:	4a04      	ldr	r2, [pc, #16]	@ (80218dc <HAL_IncTick+0x24>)
 80218ca:	6013      	str	r3, [r2, #0]
}
 80218cc:	bf00      	nop
 80218ce:	46bd      	mov	sp, r7
 80218d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80218d4:	4770      	bx	lr
 80218d6:	bf00      	nop
 80218d8:	20000008 	.word	0x20000008
 80218dc:	2000035c 	.word	0x2000035c

080218e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80218e0:	b480      	push	{r7}
 80218e2:	af00      	add	r7, sp, #0
  return uwTick;
 80218e4:	4b03      	ldr	r3, [pc, #12]	@ (80218f4 <HAL_GetTick+0x14>)
 80218e6:	681b      	ldr	r3, [r3, #0]
}
 80218e8:	4618      	mov	r0, r3
 80218ea:	46bd      	mov	sp, r7
 80218ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80218f0:	4770      	bx	lr
 80218f2:	bf00      	nop
 80218f4:	2000035c 	.word	0x2000035c

080218f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80218f8:	b580      	push	{r7, lr}
 80218fa:	b084      	sub	sp, #16
 80218fc:	af00      	add	r7, sp, #0
 80218fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8021900:	f7ff ffee 	bl	80218e0 <HAL_GetTick>
 8021904:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8021906:	687b      	ldr	r3, [r7, #4]
 8021908:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 802190a:	68fb      	ldr	r3, [r7, #12]
 802190c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8021910:	d005      	beq.n	802191e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8021912:	4b0a      	ldr	r3, [pc, #40]	@ (802193c <HAL_Delay+0x44>)
 8021914:	781b      	ldrb	r3, [r3, #0]
 8021916:	461a      	mov	r2, r3
 8021918:	68fb      	ldr	r3, [r7, #12]
 802191a:	4413      	add	r3, r2
 802191c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 802191e:	bf00      	nop
 8021920:	f7ff ffde 	bl	80218e0 <HAL_GetTick>
 8021924:	4602      	mov	r2, r0
 8021926:	68bb      	ldr	r3, [r7, #8]
 8021928:	1ad3      	subs	r3, r2, r3
 802192a:	68fa      	ldr	r2, [r7, #12]
 802192c:	429a      	cmp	r2, r3
 802192e:	d8f7      	bhi.n	8021920 <HAL_Delay+0x28>
  {
  }
}
 8021930:	bf00      	nop
 8021932:	bf00      	nop
 8021934:	3710      	adds	r7, #16
 8021936:	46bd      	mov	sp, r7
 8021938:	bd80      	pop	{r7, pc}
 802193a:	bf00      	nop
 802193c:	20000008 	.word	0x20000008

08021940 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8021940:	b480      	push	{r7}
 8021942:	b085      	sub	sp, #20
 8021944:	af00      	add	r7, sp, #0
 8021946:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8021948:	687b      	ldr	r3, [r7, #4]
 802194a:	f003 0307 	and.w	r3, r3, #7
 802194e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8021950:	4b0c      	ldr	r3, [pc, #48]	@ (8021984 <__NVIC_SetPriorityGrouping+0x44>)
 8021952:	68db      	ldr	r3, [r3, #12]
 8021954:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8021956:	68ba      	ldr	r2, [r7, #8]
 8021958:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 802195c:	4013      	ands	r3, r2
 802195e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8021960:	68fb      	ldr	r3, [r7, #12]
 8021962:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8021964:	68bb      	ldr	r3, [r7, #8]
 8021966:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8021968:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 802196c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8021970:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8021972:	4a04      	ldr	r2, [pc, #16]	@ (8021984 <__NVIC_SetPriorityGrouping+0x44>)
 8021974:	68bb      	ldr	r3, [r7, #8]
 8021976:	60d3      	str	r3, [r2, #12]
}
 8021978:	bf00      	nop
 802197a:	3714      	adds	r7, #20
 802197c:	46bd      	mov	sp, r7
 802197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021982:	4770      	bx	lr
 8021984:	e000ed00 	.word	0xe000ed00

08021988 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8021988:	b480      	push	{r7}
 802198a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 802198c:	4b04      	ldr	r3, [pc, #16]	@ (80219a0 <__NVIC_GetPriorityGrouping+0x18>)
 802198e:	68db      	ldr	r3, [r3, #12]
 8021990:	0a1b      	lsrs	r3, r3, #8
 8021992:	f003 0307 	and.w	r3, r3, #7
}
 8021996:	4618      	mov	r0, r3
 8021998:	46bd      	mov	sp, r7
 802199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 802199e:	4770      	bx	lr
 80219a0:	e000ed00 	.word	0xe000ed00

080219a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80219a4:	b480      	push	{r7}
 80219a6:	b083      	sub	sp, #12
 80219a8:	af00      	add	r7, sp, #0
 80219aa:	4603      	mov	r3, r0
 80219ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80219ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80219b2:	2b00      	cmp	r3, #0
 80219b4:	db0b      	blt.n	80219ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80219b6:	79fb      	ldrb	r3, [r7, #7]
 80219b8:	f003 021f 	and.w	r2, r3, #31
 80219bc:	4907      	ldr	r1, [pc, #28]	@ (80219dc <__NVIC_EnableIRQ+0x38>)
 80219be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80219c2:	095b      	lsrs	r3, r3, #5
 80219c4:	2001      	movs	r0, #1
 80219c6:	fa00 f202 	lsl.w	r2, r0, r2
 80219ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80219ce:	bf00      	nop
 80219d0:	370c      	adds	r7, #12
 80219d2:	46bd      	mov	sp, r7
 80219d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80219d8:	4770      	bx	lr
 80219da:	bf00      	nop
 80219dc:	e000e100 	.word	0xe000e100

080219e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80219e0:	b480      	push	{r7}
 80219e2:	b083      	sub	sp, #12
 80219e4:	af00      	add	r7, sp, #0
 80219e6:	4603      	mov	r3, r0
 80219e8:	6039      	str	r1, [r7, #0]
 80219ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80219ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80219f0:	2b00      	cmp	r3, #0
 80219f2:	db0a      	blt.n	8021a0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80219f4:	683b      	ldr	r3, [r7, #0]
 80219f6:	b2da      	uxtb	r2, r3
 80219f8:	490c      	ldr	r1, [pc, #48]	@ (8021a2c <__NVIC_SetPriority+0x4c>)
 80219fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80219fe:	0112      	lsls	r2, r2, #4
 8021a00:	b2d2      	uxtb	r2, r2
 8021a02:	440b      	add	r3, r1
 8021a04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8021a08:	e00a      	b.n	8021a20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8021a0a:	683b      	ldr	r3, [r7, #0]
 8021a0c:	b2da      	uxtb	r2, r3
 8021a0e:	4908      	ldr	r1, [pc, #32]	@ (8021a30 <__NVIC_SetPriority+0x50>)
 8021a10:	79fb      	ldrb	r3, [r7, #7]
 8021a12:	f003 030f 	and.w	r3, r3, #15
 8021a16:	3b04      	subs	r3, #4
 8021a18:	0112      	lsls	r2, r2, #4
 8021a1a:	b2d2      	uxtb	r2, r2
 8021a1c:	440b      	add	r3, r1
 8021a1e:	761a      	strb	r2, [r3, #24]
}
 8021a20:	bf00      	nop
 8021a22:	370c      	adds	r7, #12
 8021a24:	46bd      	mov	sp, r7
 8021a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021a2a:	4770      	bx	lr
 8021a2c:	e000e100 	.word	0xe000e100
 8021a30:	e000ed00 	.word	0xe000ed00

08021a34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8021a34:	b480      	push	{r7}
 8021a36:	b089      	sub	sp, #36	@ 0x24
 8021a38:	af00      	add	r7, sp, #0
 8021a3a:	60f8      	str	r0, [r7, #12]
 8021a3c:	60b9      	str	r1, [r7, #8]
 8021a3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8021a40:	68fb      	ldr	r3, [r7, #12]
 8021a42:	f003 0307 	and.w	r3, r3, #7
 8021a46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8021a48:	69fb      	ldr	r3, [r7, #28]
 8021a4a:	f1c3 0307 	rsb	r3, r3, #7
 8021a4e:	2b04      	cmp	r3, #4
 8021a50:	bf28      	it	cs
 8021a52:	2304      	movcs	r3, #4
 8021a54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8021a56:	69fb      	ldr	r3, [r7, #28]
 8021a58:	3304      	adds	r3, #4
 8021a5a:	2b06      	cmp	r3, #6
 8021a5c:	d902      	bls.n	8021a64 <NVIC_EncodePriority+0x30>
 8021a5e:	69fb      	ldr	r3, [r7, #28]
 8021a60:	3b03      	subs	r3, #3
 8021a62:	e000      	b.n	8021a66 <NVIC_EncodePriority+0x32>
 8021a64:	2300      	movs	r3, #0
 8021a66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8021a68:	f04f 32ff 	mov.w	r2, #4294967295
 8021a6c:	69bb      	ldr	r3, [r7, #24]
 8021a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8021a72:	43da      	mvns	r2, r3
 8021a74:	68bb      	ldr	r3, [r7, #8]
 8021a76:	401a      	ands	r2, r3
 8021a78:	697b      	ldr	r3, [r7, #20]
 8021a7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8021a7c:	f04f 31ff 	mov.w	r1, #4294967295
 8021a80:	697b      	ldr	r3, [r7, #20]
 8021a82:	fa01 f303 	lsl.w	r3, r1, r3
 8021a86:	43d9      	mvns	r1, r3
 8021a88:	687b      	ldr	r3, [r7, #4]
 8021a8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8021a8c:	4313      	orrs	r3, r2
         );
}
 8021a8e:	4618      	mov	r0, r3
 8021a90:	3724      	adds	r7, #36	@ 0x24
 8021a92:	46bd      	mov	sp, r7
 8021a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021a98:	4770      	bx	lr
	...

08021a9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8021a9c:	b580      	push	{r7, lr}
 8021a9e:	b082      	sub	sp, #8
 8021aa0:	af00      	add	r7, sp, #0
 8021aa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8021aa4:	687b      	ldr	r3, [r7, #4]
 8021aa6:	3b01      	subs	r3, #1
 8021aa8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8021aac:	d301      	bcc.n	8021ab2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8021aae:	2301      	movs	r3, #1
 8021ab0:	e00f      	b.n	8021ad2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8021ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8021adc <SysTick_Config+0x40>)
 8021ab4:	687b      	ldr	r3, [r7, #4]
 8021ab6:	3b01      	subs	r3, #1
 8021ab8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8021aba:	210f      	movs	r1, #15
 8021abc:	f04f 30ff 	mov.w	r0, #4294967295
 8021ac0:	f7ff ff8e 	bl	80219e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8021ac4:	4b05      	ldr	r3, [pc, #20]	@ (8021adc <SysTick_Config+0x40>)
 8021ac6:	2200      	movs	r2, #0
 8021ac8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8021aca:	4b04      	ldr	r3, [pc, #16]	@ (8021adc <SysTick_Config+0x40>)
 8021acc:	2207      	movs	r2, #7
 8021ace:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8021ad0:	2300      	movs	r3, #0
}
 8021ad2:	4618      	mov	r0, r3
 8021ad4:	3708      	adds	r7, #8
 8021ad6:	46bd      	mov	sp, r7
 8021ad8:	bd80      	pop	{r7, pc}
 8021ada:	bf00      	nop
 8021adc:	e000e010 	.word	0xe000e010

08021ae0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8021ae0:	b580      	push	{r7, lr}
 8021ae2:	b082      	sub	sp, #8
 8021ae4:	af00      	add	r7, sp, #0
 8021ae6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8021ae8:	6878      	ldr	r0, [r7, #4]
 8021aea:	f7ff ff29 	bl	8021940 <__NVIC_SetPriorityGrouping>
}
 8021aee:	bf00      	nop
 8021af0:	3708      	adds	r7, #8
 8021af2:	46bd      	mov	sp, r7
 8021af4:	bd80      	pop	{r7, pc}

08021af6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8021af6:	b580      	push	{r7, lr}
 8021af8:	b086      	sub	sp, #24
 8021afa:	af00      	add	r7, sp, #0
 8021afc:	4603      	mov	r3, r0
 8021afe:	60b9      	str	r1, [r7, #8]
 8021b00:	607a      	str	r2, [r7, #4]
 8021b02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8021b04:	2300      	movs	r3, #0
 8021b06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8021b08:	f7ff ff3e 	bl	8021988 <__NVIC_GetPriorityGrouping>
 8021b0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8021b0e:	687a      	ldr	r2, [r7, #4]
 8021b10:	68b9      	ldr	r1, [r7, #8]
 8021b12:	6978      	ldr	r0, [r7, #20]
 8021b14:	f7ff ff8e 	bl	8021a34 <NVIC_EncodePriority>
 8021b18:	4602      	mov	r2, r0
 8021b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8021b1e:	4611      	mov	r1, r2
 8021b20:	4618      	mov	r0, r3
 8021b22:	f7ff ff5d 	bl	80219e0 <__NVIC_SetPriority>
}
 8021b26:	bf00      	nop
 8021b28:	3718      	adds	r7, #24
 8021b2a:	46bd      	mov	sp, r7
 8021b2c:	bd80      	pop	{r7, pc}

08021b2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8021b2e:	b580      	push	{r7, lr}
 8021b30:	b082      	sub	sp, #8
 8021b32:	af00      	add	r7, sp, #0
 8021b34:	4603      	mov	r3, r0
 8021b36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8021b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8021b3c:	4618      	mov	r0, r3
 8021b3e:	f7ff ff31 	bl	80219a4 <__NVIC_EnableIRQ>
}
 8021b42:	bf00      	nop
 8021b44:	3708      	adds	r7, #8
 8021b46:	46bd      	mov	sp, r7
 8021b48:	bd80      	pop	{r7, pc}

08021b4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8021b4a:	b580      	push	{r7, lr}
 8021b4c:	b082      	sub	sp, #8
 8021b4e:	af00      	add	r7, sp, #0
 8021b50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8021b52:	6878      	ldr	r0, [r7, #4]
 8021b54:	f7ff ffa2 	bl	8021a9c <SysTick_Config>
 8021b58:	4603      	mov	r3, r0
}
 8021b5a:	4618      	mov	r0, r3
 8021b5c:	3708      	adds	r7, #8
 8021b5e:	46bd      	mov	sp, r7
 8021b60:	bd80      	pop	{r7, pc}
	...

08021b64 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8021b64:	b580      	push	{r7, lr}
 8021b66:	b086      	sub	sp, #24
 8021b68:	af00      	add	r7, sp, #0
 8021b6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8021b6c:	2300      	movs	r3, #0
 8021b6e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8021b70:	f7ff feb6 	bl	80218e0 <HAL_GetTick>
 8021b74:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8021b76:	687b      	ldr	r3, [r7, #4]
 8021b78:	2b00      	cmp	r3, #0
 8021b7a:	d101      	bne.n	8021b80 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8021b7c:	2301      	movs	r3, #1
 8021b7e:	e099      	b.n	8021cb4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8021b80:	687b      	ldr	r3, [r7, #4]
 8021b82:	2202      	movs	r2, #2
 8021b84:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8021b88:	687b      	ldr	r3, [r7, #4]
 8021b8a:	2200      	movs	r2, #0
 8021b8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8021b90:	687b      	ldr	r3, [r7, #4]
 8021b92:	681b      	ldr	r3, [r3, #0]
 8021b94:	681a      	ldr	r2, [r3, #0]
 8021b96:	687b      	ldr	r3, [r7, #4]
 8021b98:	681b      	ldr	r3, [r3, #0]
 8021b9a:	f022 0201 	bic.w	r2, r2, #1
 8021b9e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8021ba0:	e00f      	b.n	8021bc2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8021ba2:	f7ff fe9d 	bl	80218e0 <HAL_GetTick>
 8021ba6:	4602      	mov	r2, r0
 8021ba8:	693b      	ldr	r3, [r7, #16]
 8021baa:	1ad3      	subs	r3, r2, r3
 8021bac:	2b05      	cmp	r3, #5
 8021bae:	d908      	bls.n	8021bc2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8021bb0:	687b      	ldr	r3, [r7, #4]
 8021bb2:	2220      	movs	r2, #32
 8021bb4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8021bb6:	687b      	ldr	r3, [r7, #4]
 8021bb8:	2203      	movs	r2, #3
 8021bba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8021bbe:	2303      	movs	r3, #3
 8021bc0:	e078      	b.n	8021cb4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8021bc2:	687b      	ldr	r3, [r7, #4]
 8021bc4:	681b      	ldr	r3, [r3, #0]
 8021bc6:	681b      	ldr	r3, [r3, #0]
 8021bc8:	f003 0301 	and.w	r3, r3, #1
 8021bcc:	2b00      	cmp	r3, #0
 8021bce:	d1e8      	bne.n	8021ba2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8021bd0:	687b      	ldr	r3, [r7, #4]
 8021bd2:	681b      	ldr	r3, [r3, #0]
 8021bd4:	681b      	ldr	r3, [r3, #0]
 8021bd6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8021bd8:	697a      	ldr	r2, [r7, #20]
 8021bda:	4b38      	ldr	r3, [pc, #224]	@ (8021cbc <HAL_DMA_Init+0x158>)
 8021bdc:	4013      	ands	r3, r2
 8021bde:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8021be0:	687b      	ldr	r3, [r7, #4]
 8021be2:	685a      	ldr	r2, [r3, #4]
 8021be4:	687b      	ldr	r3, [r7, #4]
 8021be6:	689b      	ldr	r3, [r3, #8]
 8021be8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8021bea:	687b      	ldr	r3, [r7, #4]
 8021bec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8021bee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8021bf0:	687b      	ldr	r3, [r7, #4]
 8021bf2:	691b      	ldr	r3, [r3, #16]
 8021bf4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8021bf6:	687b      	ldr	r3, [r7, #4]
 8021bf8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8021bfa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8021bfc:	687b      	ldr	r3, [r7, #4]
 8021bfe:	699b      	ldr	r3, [r3, #24]
 8021c00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8021c02:	687b      	ldr	r3, [r7, #4]
 8021c04:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8021c06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8021c08:	687b      	ldr	r3, [r7, #4]
 8021c0a:	6a1b      	ldr	r3, [r3, #32]
 8021c0c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8021c0e:	697a      	ldr	r2, [r7, #20]
 8021c10:	4313      	orrs	r3, r2
 8021c12:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8021c14:	687b      	ldr	r3, [r7, #4]
 8021c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8021c18:	2b04      	cmp	r3, #4
 8021c1a:	d107      	bne.n	8021c2c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8021c1c:	687b      	ldr	r3, [r7, #4]
 8021c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8021c20:	687b      	ldr	r3, [r7, #4]
 8021c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8021c24:	4313      	orrs	r3, r2
 8021c26:	697a      	ldr	r2, [r7, #20]
 8021c28:	4313      	orrs	r3, r2
 8021c2a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8021c2c:	687b      	ldr	r3, [r7, #4]
 8021c2e:	681b      	ldr	r3, [r3, #0]
 8021c30:	697a      	ldr	r2, [r7, #20]
 8021c32:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8021c34:	687b      	ldr	r3, [r7, #4]
 8021c36:	681b      	ldr	r3, [r3, #0]
 8021c38:	695b      	ldr	r3, [r3, #20]
 8021c3a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8021c3c:	697b      	ldr	r3, [r7, #20]
 8021c3e:	f023 0307 	bic.w	r3, r3, #7
 8021c42:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8021c44:	687b      	ldr	r3, [r7, #4]
 8021c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8021c48:	697a      	ldr	r2, [r7, #20]
 8021c4a:	4313      	orrs	r3, r2
 8021c4c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8021c4e:	687b      	ldr	r3, [r7, #4]
 8021c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8021c52:	2b04      	cmp	r3, #4
 8021c54:	d117      	bne.n	8021c86 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8021c56:	687b      	ldr	r3, [r7, #4]
 8021c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8021c5a:	697a      	ldr	r2, [r7, #20]
 8021c5c:	4313      	orrs	r3, r2
 8021c5e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8021c60:	687b      	ldr	r3, [r7, #4]
 8021c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8021c64:	2b00      	cmp	r3, #0
 8021c66:	d00e      	beq.n	8021c86 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8021c68:	6878      	ldr	r0, [r7, #4]
 8021c6a:	f000 fa7b 	bl	8022164 <DMA_CheckFifoParam>
 8021c6e:	4603      	mov	r3, r0
 8021c70:	2b00      	cmp	r3, #0
 8021c72:	d008      	beq.n	8021c86 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8021c74:	687b      	ldr	r3, [r7, #4]
 8021c76:	2240      	movs	r2, #64	@ 0x40
 8021c78:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8021c7a:	687b      	ldr	r3, [r7, #4]
 8021c7c:	2201      	movs	r2, #1
 8021c7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8021c82:	2301      	movs	r3, #1
 8021c84:	e016      	b.n	8021cb4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8021c86:	687b      	ldr	r3, [r7, #4]
 8021c88:	681b      	ldr	r3, [r3, #0]
 8021c8a:	697a      	ldr	r2, [r7, #20]
 8021c8c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8021c8e:	6878      	ldr	r0, [r7, #4]
 8021c90:	f000 fa32 	bl	80220f8 <DMA_CalcBaseAndBitshift>
 8021c94:	4603      	mov	r3, r0
 8021c96:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8021c98:	687b      	ldr	r3, [r7, #4]
 8021c9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8021c9c:	223f      	movs	r2, #63	@ 0x3f
 8021c9e:	409a      	lsls	r2, r3
 8021ca0:	68fb      	ldr	r3, [r7, #12]
 8021ca2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8021ca4:	687b      	ldr	r3, [r7, #4]
 8021ca6:	2200      	movs	r2, #0
 8021ca8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8021caa:	687b      	ldr	r3, [r7, #4]
 8021cac:	2201      	movs	r2, #1
 8021cae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8021cb2:	2300      	movs	r3, #0
}
 8021cb4:	4618      	mov	r0, r3
 8021cb6:	3718      	adds	r7, #24
 8021cb8:	46bd      	mov	sp, r7
 8021cba:	bd80      	pop	{r7, pc}
 8021cbc:	f010803f 	.word	0xf010803f

08021cc0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8021cc0:	b580      	push	{r7, lr}
 8021cc2:	b084      	sub	sp, #16
 8021cc4:	af00      	add	r7, sp, #0
 8021cc6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8021cc8:	687b      	ldr	r3, [r7, #4]
 8021cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8021ccc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8021cce:	f7ff fe07 	bl	80218e0 <HAL_GetTick>
 8021cd2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8021cd4:	687b      	ldr	r3, [r7, #4]
 8021cd6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8021cda:	b2db      	uxtb	r3, r3
 8021cdc:	2b02      	cmp	r3, #2
 8021cde:	d008      	beq.n	8021cf2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8021ce0:	687b      	ldr	r3, [r7, #4]
 8021ce2:	2280      	movs	r2, #128	@ 0x80
 8021ce4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8021ce6:	687b      	ldr	r3, [r7, #4]
 8021ce8:	2200      	movs	r2, #0
 8021cea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8021cee:	2301      	movs	r3, #1
 8021cf0:	e052      	b.n	8021d98 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8021cf2:	687b      	ldr	r3, [r7, #4]
 8021cf4:	681b      	ldr	r3, [r3, #0]
 8021cf6:	681a      	ldr	r2, [r3, #0]
 8021cf8:	687b      	ldr	r3, [r7, #4]
 8021cfa:	681b      	ldr	r3, [r3, #0]
 8021cfc:	f022 0216 	bic.w	r2, r2, #22
 8021d00:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8021d02:	687b      	ldr	r3, [r7, #4]
 8021d04:	681b      	ldr	r3, [r3, #0]
 8021d06:	695a      	ldr	r2, [r3, #20]
 8021d08:	687b      	ldr	r3, [r7, #4]
 8021d0a:	681b      	ldr	r3, [r3, #0]
 8021d0c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8021d10:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8021d12:	687b      	ldr	r3, [r7, #4]
 8021d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8021d16:	2b00      	cmp	r3, #0
 8021d18:	d103      	bne.n	8021d22 <HAL_DMA_Abort+0x62>
 8021d1a:	687b      	ldr	r3, [r7, #4]
 8021d1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8021d1e:	2b00      	cmp	r3, #0
 8021d20:	d007      	beq.n	8021d32 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8021d22:	687b      	ldr	r3, [r7, #4]
 8021d24:	681b      	ldr	r3, [r3, #0]
 8021d26:	681a      	ldr	r2, [r3, #0]
 8021d28:	687b      	ldr	r3, [r7, #4]
 8021d2a:	681b      	ldr	r3, [r3, #0]
 8021d2c:	f022 0208 	bic.w	r2, r2, #8
 8021d30:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8021d32:	687b      	ldr	r3, [r7, #4]
 8021d34:	681b      	ldr	r3, [r3, #0]
 8021d36:	681a      	ldr	r2, [r3, #0]
 8021d38:	687b      	ldr	r3, [r7, #4]
 8021d3a:	681b      	ldr	r3, [r3, #0]
 8021d3c:	f022 0201 	bic.w	r2, r2, #1
 8021d40:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8021d42:	e013      	b.n	8021d6c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8021d44:	f7ff fdcc 	bl	80218e0 <HAL_GetTick>
 8021d48:	4602      	mov	r2, r0
 8021d4a:	68bb      	ldr	r3, [r7, #8]
 8021d4c:	1ad3      	subs	r3, r2, r3
 8021d4e:	2b05      	cmp	r3, #5
 8021d50:	d90c      	bls.n	8021d6c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8021d52:	687b      	ldr	r3, [r7, #4]
 8021d54:	2220      	movs	r2, #32
 8021d56:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8021d58:	687b      	ldr	r3, [r7, #4]
 8021d5a:	2203      	movs	r2, #3
 8021d5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8021d60:	687b      	ldr	r3, [r7, #4]
 8021d62:	2200      	movs	r2, #0
 8021d64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8021d68:	2303      	movs	r3, #3
 8021d6a:	e015      	b.n	8021d98 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8021d6c:	687b      	ldr	r3, [r7, #4]
 8021d6e:	681b      	ldr	r3, [r3, #0]
 8021d70:	681b      	ldr	r3, [r3, #0]
 8021d72:	f003 0301 	and.w	r3, r3, #1
 8021d76:	2b00      	cmp	r3, #0
 8021d78:	d1e4      	bne.n	8021d44 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8021d7a:	687b      	ldr	r3, [r7, #4]
 8021d7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8021d7e:	223f      	movs	r2, #63	@ 0x3f
 8021d80:	409a      	lsls	r2, r3
 8021d82:	68fb      	ldr	r3, [r7, #12]
 8021d84:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8021d86:	687b      	ldr	r3, [r7, #4]
 8021d88:	2201      	movs	r2, #1
 8021d8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8021d8e:	687b      	ldr	r3, [r7, #4]
 8021d90:	2200      	movs	r2, #0
 8021d92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8021d96:	2300      	movs	r3, #0
}
 8021d98:	4618      	mov	r0, r3
 8021d9a:	3710      	adds	r7, #16
 8021d9c:	46bd      	mov	sp, r7
 8021d9e:	bd80      	pop	{r7, pc}

08021da0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8021da0:	b480      	push	{r7}
 8021da2:	b083      	sub	sp, #12
 8021da4:	af00      	add	r7, sp, #0
 8021da6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8021da8:	687b      	ldr	r3, [r7, #4]
 8021daa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8021dae:	b2db      	uxtb	r3, r3
 8021db0:	2b02      	cmp	r3, #2
 8021db2:	d004      	beq.n	8021dbe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8021db4:	687b      	ldr	r3, [r7, #4]
 8021db6:	2280      	movs	r2, #128	@ 0x80
 8021db8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8021dba:	2301      	movs	r3, #1
 8021dbc:	e00c      	b.n	8021dd8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8021dbe:	687b      	ldr	r3, [r7, #4]
 8021dc0:	2205      	movs	r2, #5
 8021dc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8021dc6:	687b      	ldr	r3, [r7, #4]
 8021dc8:	681b      	ldr	r3, [r3, #0]
 8021dca:	681a      	ldr	r2, [r3, #0]
 8021dcc:	687b      	ldr	r3, [r7, #4]
 8021dce:	681b      	ldr	r3, [r3, #0]
 8021dd0:	f022 0201 	bic.w	r2, r2, #1
 8021dd4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8021dd6:	2300      	movs	r3, #0
}
 8021dd8:	4618      	mov	r0, r3
 8021dda:	370c      	adds	r7, #12
 8021ddc:	46bd      	mov	sp, r7
 8021dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021de2:	4770      	bx	lr

08021de4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8021de4:	b580      	push	{r7, lr}
 8021de6:	b086      	sub	sp, #24
 8021de8:	af00      	add	r7, sp, #0
 8021dea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8021dec:	2300      	movs	r3, #0
 8021dee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8021df0:	4b8e      	ldr	r3, [pc, #568]	@ (802202c <HAL_DMA_IRQHandler+0x248>)
 8021df2:	681b      	ldr	r3, [r3, #0]
 8021df4:	4a8e      	ldr	r2, [pc, #568]	@ (8022030 <HAL_DMA_IRQHandler+0x24c>)
 8021df6:	fba2 2303 	umull	r2, r3, r2, r3
 8021dfa:	0a9b      	lsrs	r3, r3, #10
 8021dfc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8021dfe:	687b      	ldr	r3, [r7, #4]
 8021e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8021e02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8021e04:	693b      	ldr	r3, [r7, #16]
 8021e06:	681b      	ldr	r3, [r3, #0]
 8021e08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8021e0a:	687b      	ldr	r3, [r7, #4]
 8021e0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8021e0e:	2208      	movs	r2, #8
 8021e10:	409a      	lsls	r2, r3
 8021e12:	68fb      	ldr	r3, [r7, #12]
 8021e14:	4013      	ands	r3, r2
 8021e16:	2b00      	cmp	r3, #0
 8021e18:	d01a      	beq.n	8021e50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8021e1a:	687b      	ldr	r3, [r7, #4]
 8021e1c:	681b      	ldr	r3, [r3, #0]
 8021e1e:	681b      	ldr	r3, [r3, #0]
 8021e20:	f003 0304 	and.w	r3, r3, #4
 8021e24:	2b00      	cmp	r3, #0
 8021e26:	d013      	beq.n	8021e50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8021e28:	687b      	ldr	r3, [r7, #4]
 8021e2a:	681b      	ldr	r3, [r3, #0]
 8021e2c:	681a      	ldr	r2, [r3, #0]
 8021e2e:	687b      	ldr	r3, [r7, #4]
 8021e30:	681b      	ldr	r3, [r3, #0]
 8021e32:	f022 0204 	bic.w	r2, r2, #4
 8021e36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8021e38:	687b      	ldr	r3, [r7, #4]
 8021e3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8021e3c:	2208      	movs	r2, #8
 8021e3e:	409a      	lsls	r2, r3
 8021e40:	693b      	ldr	r3, [r7, #16]
 8021e42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8021e44:	687b      	ldr	r3, [r7, #4]
 8021e46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8021e48:	f043 0201 	orr.w	r2, r3, #1
 8021e4c:	687b      	ldr	r3, [r7, #4]
 8021e4e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8021e50:	687b      	ldr	r3, [r7, #4]
 8021e52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8021e54:	2201      	movs	r2, #1
 8021e56:	409a      	lsls	r2, r3
 8021e58:	68fb      	ldr	r3, [r7, #12]
 8021e5a:	4013      	ands	r3, r2
 8021e5c:	2b00      	cmp	r3, #0
 8021e5e:	d012      	beq.n	8021e86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8021e60:	687b      	ldr	r3, [r7, #4]
 8021e62:	681b      	ldr	r3, [r3, #0]
 8021e64:	695b      	ldr	r3, [r3, #20]
 8021e66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8021e6a:	2b00      	cmp	r3, #0
 8021e6c:	d00b      	beq.n	8021e86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8021e6e:	687b      	ldr	r3, [r7, #4]
 8021e70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8021e72:	2201      	movs	r2, #1
 8021e74:	409a      	lsls	r2, r3
 8021e76:	693b      	ldr	r3, [r7, #16]
 8021e78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8021e7a:	687b      	ldr	r3, [r7, #4]
 8021e7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8021e7e:	f043 0202 	orr.w	r2, r3, #2
 8021e82:	687b      	ldr	r3, [r7, #4]
 8021e84:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8021e86:	687b      	ldr	r3, [r7, #4]
 8021e88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8021e8a:	2204      	movs	r2, #4
 8021e8c:	409a      	lsls	r2, r3
 8021e8e:	68fb      	ldr	r3, [r7, #12]
 8021e90:	4013      	ands	r3, r2
 8021e92:	2b00      	cmp	r3, #0
 8021e94:	d012      	beq.n	8021ebc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8021e96:	687b      	ldr	r3, [r7, #4]
 8021e98:	681b      	ldr	r3, [r3, #0]
 8021e9a:	681b      	ldr	r3, [r3, #0]
 8021e9c:	f003 0302 	and.w	r3, r3, #2
 8021ea0:	2b00      	cmp	r3, #0
 8021ea2:	d00b      	beq.n	8021ebc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8021ea4:	687b      	ldr	r3, [r7, #4]
 8021ea6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8021ea8:	2204      	movs	r2, #4
 8021eaa:	409a      	lsls	r2, r3
 8021eac:	693b      	ldr	r3, [r7, #16]
 8021eae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8021eb0:	687b      	ldr	r3, [r7, #4]
 8021eb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8021eb4:	f043 0204 	orr.w	r2, r3, #4
 8021eb8:	687b      	ldr	r3, [r7, #4]
 8021eba:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8021ebc:	687b      	ldr	r3, [r7, #4]
 8021ebe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8021ec0:	2210      	movs	r2, #16
 8021ec2:	409a      	lsls	r2, r3
 8021ec4:	68fb      	ldr	r3, [r7, #12]
 8021ec6:	4013      	ands	r3, r2
 8021ec8:	2b00      	cmp	r3, #0
 8021eca:	d043      	beq.n	8021f54 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8021ecc:	687b      	ldr	r3, [r7, #4]
 8021ece:	681b      	ldr	r3, [r3, #0]
 8021ed0:	681b      	ldr	r3, [r3, #0]
 8021ed2:	f003 0308 	and.w	r3, r3, #8
 8021ed6:	2b00      	cmp	r3, #0
 8021ed8:	d03c      	beq.n	8021f54 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8021eda:	687b      	ldr	r3, [r7, #4]
 8021edc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8021ede:	2210      	movs	r2, #16
 8021ee0:	409a      	lsls	r2, r3
 8021ee2:	693b      	ldr	r3, [r7, #16]
 8021ee4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8021ee6:	687b      	ldr	r3, [r7, #4]
 8021ee8:	681b      	ldr	r3, [r3, #0]
 8021eea:	681b      	ldr	r3, [r3, #0]
 8021eec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8021ef0:	2b00      	cmp	r3, #0
 8021ef2:	d018      	beq.n	8021f26 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8021ef4:	687b      	ldr	r3, [r7, #4]
 8021ef6:	681b      	ldr	r3, [r3, #0]
 8021ef8:	681b      	ldr	r3, [r3, #0]
 8021efa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8021efe:	2b00      	cmp	r3, #0
 8021f00:	d108      	bne.n	8021f14 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8021f02:	687b      	ldr	r3, [r7, #4]
 8021f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8021f06:	2b00      	cmp	r3, #0
 8021f08:	d024      	beq.n	8021f54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8021f0a:	687b      	ldr	r3, [r7, #4]
 8021f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8021f0e:	6878      	ldr	r0, [r7, #4]
 8021f10:	4798      	blx	r3
 8021f12:	e01f      	b.n	8021f54 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8021f14:	687b      	ldr	r3, [r7, #4]
 8021f16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8021f18:	2b00      	cmp	r3, #0
 8021f1a:	d01b      	beq.n	8021f54 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8021f1c:	687b      	ldr	r3, [r7, #4]
 8021f1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8021f20:	6878      	ldr	r0, [r7, #4]
 8021f22:	4798      	blx	r3
 8021f24:	e016      	b.n	8021f54 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8021f26:	687b      	ldr	r3, [r7, #4]
 8021f28:	681b      	ldr	r3, [r3, #0]
 8021f2a:	681b      	ldr	r3, [r3, #0]
 8021f2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8021f30:	2b00      	cmp	r3, #0
 8021f32:	d107      	bne.n	8021f44 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8021f34:	687b      	ldr	r3, [r7, #4]
 8021f36:	681b      	ldr	r3, [r3, #0]
 8021f38:	681a      	ldr	r2, [r3, #0]
 8021f3a:	687b      	ldr	r3, [r7, #4]
 8021f3c:	681b      	ldr	r3, [r3, #0]
 8021f3e:	f022 0208 	bic.w	r2, r2, #8
 8021f42:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8021f44:	687b      	ldr	r3, [r7, #4]
 8021f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8021f48:	2b00      	cmp	r3, #0
 8021f4a:	d003      	beq.n	8021f54 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8021f4c:	687b      	ldr	r3, [r7, #4]
 8021f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8021f50:	6878      	ldr	r0, [r7, #4]
 8021f52:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8021f54:	687b      	ldr	r3, [r7, #4]
 8021f56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8021f58:	2220      	movs	r2, #32
 8021f5a:	409a      	lsls	r2, r3
 8021f5c:	68fb      	ldr	r3, [r7, #12]
 8021f5e:	4013      	ands	r3, r2
 8021f60:	2b00      	cmp	r3, #0
 8021f62:	f000 808f 	beq.w	8022084 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8021f66:	687b      	ldr	r3, [r7, #4]
 8021f68:	681b      	ldr	r3, [r3, #0]
 8021f6a:	681b      	ldr	r3, [r3, #0]
 8021f6c:	f003 0310 	and.w	r3, r3, #16
 8021f70:	2b00      	cmp	r3, #0
 8021f72:	f000 8087 	beq.w	8022084 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8021f76:	687b      	ldr	r3, [r7, #4]
 8021f78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8021f7a:	2220      	movs	r2, #32
 8021f7c:	409a      	lsls	r2, r3
 8021f7e:	693b      	ldr	r3, [r7, #16]
 8021f80:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8021f82:	687b      	ldr	r3, [r7, #4]
 8021f84:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8021f88:	b2db      	uxtb	r3, r3
 8021f8a:	2b05      	cmp	r3, #5
 8021f8c:	d136      	bne.n	8021ffc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8021f8e:	687b      	ldr	r3, [r7, #4]
 8021f90:	681b      	ldr	r3, [r3, #0]
 8021f92:	681a      	ldr	r2, [r3, #0]
 8021f94:	687b      	ldr	r3, [r7, #4]
 8021f96:	681b      	ldr	r3, [r3, #0]
 8021f98:	f022 0216 	bic.w	r2, r2, #22
 8021f9c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8021f9e:	687b      	ldr	r3, [r7, #4]
 8021fa0:	681b      	ldr	r3, [r3, #0]
 8021fa2:	695a      	ldr	r2, [r3, #20]
 8021fa4:	687b      	ldr	r3, [r7, #4]
 8021fa6:	681b      	ldr	r3, [r3, #0]
 8021fa8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8021fac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8021fae:	687b      	ldr	r3, [r7, #4]
 8021fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8021fb2:	2b00      	cmp	r3, #0
 8021fb4:	d103      	bne.n	8021fbe <HAL_DMA_IRQHandler+0x1da>
 8021fb6:	687b      	ldr	r3, [r7, #4]
 8021fb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8021fba:	2b00      	cmp	r3, #0
 8021fbc:	d007      	beq.n	8021fce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8021fbe:	687b      	ldr	r3, [r7, #4]
 8021fc0:	681b      	ldr	r3, [r3, #0]
 8021fc2:	681a      	ldr	r2, [r3, #0]
 8021fc4:	687b      	ldr	r3, [r7, #4]
 8021fc6:	681b      	ldr	r3, [r3, #0]
 8021fc8:	f022 0208 	bic.w	r2, r2, #8
 8021fcc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8021fce:	687b      	ldr	r3, [r7, #4]
 8021fd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8021fd2:	223f      	movs	r2, #63	@ 0x3f
 8021fd4:	409a      	lsls	r2, r3
 8021fd6:	693b      	ldr	r3, [r7, #16]
 8021fd8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8021fda:	687b      	ldr	r3, [r7, #4]
 8021fdc:	2201      	movs	r2, #1
 8021fde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8021fe2:	687b      	ldr	r3, [r7, #4]
 8021fe4:	2200      	movs	r2, #0
 8021fe6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8021fea:	687b      	ldr	r3, [r7, #4]
 8021fec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8021fee:	2b00      	cmp	r3, #0
 8021ff0:	d07e      	beq.n	80220f0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8021ff2:	687b      	ldr	r3, [r7, #4]
 8021ff4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8021ff6:	6878      	ldr	r0, [r7, #4]
 8021ff8:	4798      	blx	r3
        }
        return;
 8021ffa:	e079      	b.n	80220f0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8021ffc:	687b      	ldr	r3, [r7, #4]
 8021ffe:	681b      	ldr	r3, [r3, #0]
 8022000:	681b      	ldr	r3, [r3, #0]
 8022002:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8022006:	2b00      	cmp	r3, #0
 8022008:	d01d      	beq.n	8022046 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 802200a:	687b      	ldr	r3, [r7, #4]
 802200c:	681b      	ldr	r3, [r3, #0]
 802200e:	681b      	ldr	r3, [r3, #0]
 8022010:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8022014:	2b00      	cmp	r3, #0
 8022016:	d10d      	bne.n	8022034 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8022018:	687b      	ldr	r3, [r7, #4]
 802201a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802201c:	2b00      	cmp	r3, #0
 802201e:	d031      	beq.n	8022084 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8022020:	687b      	ldr	r3, [r7, #4]
 8022022:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8022024:	6878      	ldr	r0, [r7, #4]
 8022026:	4798      	blx	r3
 8022028:	e02c      	b.n	8022084 <HAL_DMA_IRQHandler+0x2a0>
 802202a:	bf00      	nop
 802202c:	20000000 	.word	0x20000000
 8022030:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8022034:	687b      	ldr	r3, [r7, #4]
 8022036:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8022038:	2b00      	cmp	r3, #0
 802203a:	d023      	beq.n	8022084 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 802203c:	687b      	ldr	r3, [r7, #4]
 802203e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8022040:	6878      	ldr	r0, [r7, #4]
 8022042:	4798      	blx	r3
 8022044:	e01e      	b.n	8022084 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8022046:	687b      	ldr	r3, [r7, #4]
 8022048:	681b      	ldr	r3, [r3, #0]
 802204a:	681b      	ldr	r3, [r3, #0]
 802204c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8022050:	2b00      	cmp	r3, #0
 8022052:	d10f      	bne.n	8022074 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8022054:	687b      	ldr	r3, [r7, #4]
 8022056:	681b      	ldr	r3, [r3, #0]
 8022058:	681a      	ldr	r2, [r3, #0]
 802205a:	687b      	ldr	r3, [r7, #4]
 802205c:	681b      	ldr	r3, [r3, #0]
 802205e:	f022 0210 	bic.w	r2, r2, #16
 8022062:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8022064:	687b      	ldr	r3, [r7, #4]
 8022066:	2201      	movs	r2, #1
 8022068:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 802206c:	687b      	ldr	r3, [r7, #4]
 802206e:	2200      	movs	r2, #0
 8022070:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8022074:	687b      	ldr	r3, [r7, #4]
 8022076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8022078:	2b00      	cmp	r3, #0
 802207a:	d003      	beq.n	8022084 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 802207c:	687b      	ldr	r3, [r7, #4]
 802207e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8022080:	6878      	ldr	r0, [r7, #4]
 8022082:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8022084:	687b      	ldr	r3, [r7, #4]
 8022086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8022088:	2b00      	cmp	r3, #0
 802208a:	d032      	beq.n	80220f2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 802208c:	687b      	ldr	r3, [r7, #4]
 802208e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8022090:	f003 0301 	and.w	r3, r3, #1
 8022094:	2b00      	cmp	r3, #0
 8022096:	d022      	beq.n	80220de <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8022098:	687b      	ldr	r3, [r7, #4]
 802209a:	2205      	movs	r2, #5
 802209c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80220a0:	687b      	ldr	r3, [r7, #4]
 80220a2:	681b      	ldr	r3, [r3, #0]
 80220a4:	681a      	ldr	r2, [r3, #0]
 80220a6:	687b      	ldr	r3, [r7, #4]
 80220a8:	681b      	ldr	r3, [r3, #0]
 80220aa:	f022 0201 	bic.w	r2, r2, #1
 80220ae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80220b0:	68bb      	ldr	r3, [r7, #8]
 80220b2:	3301      	adds	r3, #1
 80220b4:	60bb      	str	r3, [r7, #8]
 80220b6:	697a      	ldr	r2, [r7, #20]
 80220b8:	429a      	cmp	r2, r3
 80220ba:	d307      	bcc.n	80220cc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80220bc:	687b      	ldr	r3, [r7, #4]
 80220be:	681b      	ldr	r3, [r3, #0]
 80220c0:	681b      	ldr	r3, [r3, #0]
 80220c2:	f003 0301 	and.w	r3, r3, #1
 80220c6:	2b00      	cmp	r3, #0
 80220c8:	d1f2      	bne.n	80220b0 <HAL_DMA_IRQHandler+0x2cc>
 80220ca:	e000      	b.n	80220ce <HAL_DMA_IRQHandler+0x2ea>
          break;
 80220cc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80220ce:	687b      	ldr	r3, [r7, #4]
 80220d0:	2201      	movs	r2, #1
 80220d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80220d6:	687b      	ldr	r3, [r7, #4]
 80220d8:	2200      	movs	r2, #0
 80220da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80220de:	687b      	ldr	r3, [r7, #4]
 80220e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80220e2:	2b00      	cmp	r3, #0
 80220e4:	d005      	beq.n	80220f2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80220e6:	687b      	ldr	r3, [r7, #4]
 80220e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80220ea:	6878      	ldr	r0, [r7, #4]
 80220ec:	4798      	blx	r3
 80220ee:	e000      	b.n	80220f2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80220f0:	bf00      	nop
    }
  }
}
 80220f2:	3718      	adds	r7, #24
 80220f4:	46bd      	mov	sp, r7
 80220f6:	bd80      	pop	{r7, pc}

080220f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80220f8:	b480      	push	{r7}
 80220fa:	b085      	sub	sp, #20
 80220fc:	af00      	add	r7, sp, #0
 80220fe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8022100:	687b      	ldr	r3, [r7, #4]
 8022102:	681b      	ldr	r3, [r3, #0]
 8022104:	b2db      	uxtb	r3, r3
 8022106:	3b10      	subs	r3, #16
 8022108:	4a14      	ldr	r2, [pc, #80]	@ (802215c <DMA_CalcBaseAndBitshift+0x64>)
 802210a:	fba2 2303 	umull	r2, r3, r2, r3
 802210e:	091b      	lsrs	r3, r3, #4
 8022110:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8022112:	4a13      	ldr	r2, [pc, #76]	@ (8022160 <DMA_CalcBaseAndBitshift+0x68>)
 8022114:	68fb      	ldr	r3, [r7, #12]
 8022116:	4413      	add	r3, r2
 8022118:	781b      	ldrb	r3, [r3, #0]
 802211a:	461a      	mov	r2, r3
 802211c:	687b      	ldr	r3, [r7, #4]
 802211e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8022120:	68fb      	ldr	r3, [r7, #12]
 8022122:	2b03      	cmp	r3, #3
 8022124:	d909      	bls.n	802213a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8022126:	687b      	ldr	r3, [r7, #4]
 8022128:	681b      	ldr	r3, [r3, #0]
 802212a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 802212e:	f023 0303 	bic.w	r3, r3, #3
 8022132:	1d1a      	adds	r2, r3, #4
 8022134:	687b      	ldr	r3, [r7, #4]
 8022136:	659a      	str	r2, [r3, #88]	@ 0x58
 8022138:	e007      	b.n	802214a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 802213a:	687b      	ldr	r3, [r7, #4]
 802213c:	681b      	ldr	r3, [r3, #0]
 802213e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8022142:	f023 0303 	bic.w	r3, r3, #3
 8022146:	687a      	ldr	r2, [r7, #4]
 8022148:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 802214a:	687b      	ldr	r3, [r7, #4]
 802214c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 802214e:	4618      	mov	r0, r3
 8022150:	3714      	adds	r7, #20
 8022152:	46bd      	mov	sp, r7
 8022154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022158:	4770      	bx	lr
 802215a:	bf00      	nop
 802215c:	aaaaaaab 	.word	0xaaaaaaab
 8022160:	08028cd8 	.word	0x08028cd8

08022164 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8022164:	b480      	push	{r7}
 8022166:	b085      	sub	sp, #20
 8022168:	af00      	add	r7, sp, #0
 802216a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 802216c:	2300      	movs	r3, #0
 802216e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8022170:	687b      	ldr	r3, [r7, #4]
 8022172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8022174:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8022176:	687b      	ldr	r3, [r7, #4]
 8022178:	699b      	ldr	r3, [r3, #24]
 802217a:	2b00      	cmp	r3, #0
 802217c:	d11f      	bne.n	80221be <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 802217e:	68bb      	ldr	r3, [r7, #8]
 8022180:	2b03      	cmp	r3, #3
 8022182:	d856      	bhi.n	8022232 <DMA_CheckFifoParam+0xce>
 8022184:	a201      	add	r2, pc, #4	@ (adr r2, 802218c <DMA_CheckFifoParam+0x28>)
 8022186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 802218a:	bf00      	nop
 802218c:	0802219d 	.word	0x0802219d
 8022190:	080221af 	.word	0x080221af
 8022194:	0802219d 	.word	0x0802219d
 8022198:	08022233 	.word	0x08022233
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 802219c:	687b      	ldr	r3, [r7, #4]
 802219e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80221a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80221a4:	2b00      	cmp	r3, #0
 80221a6:	d046      	beq.n	8022236 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80221a8:	2301      	movs	r3, #1
 80221aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80221ac:	e043      	b.n	8022236 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80221ae:	687b      	ldr	r3, [r7, #4]
 80221b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80221b2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80221b6:	d140      	bne.n	802223a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80221b8:	2301      	movs	r3, #1
 80221ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80221bc:	e03d      	b.n	802223a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80221be:	687b      	ldr	r3, [r7, #4]
 80221c0:	699b      	ldr	r3, [r3, #24]
 80221c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80221c6:	d121      	bne.n	802220c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80221c8:	68bb      	ldr	r3, [r7, #8]
 80221ca:	2b03      	cmp	r3, #3
 80221cc:	d837      	bhi.n	802223e <DMA_CheckFifoParam+0xda>
 80221ce:	a201      	add	r2, pc, #4	@ (adr r2, 80221d4 <DMA_CheckFifoParam+0x70>)
 80221d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80221d4:	080221e5 	.word	0x080221e5
 80221d8:	080221eb 	.word	0x080221eb
 80221dc:	080221e5 	.word	0x080221e5
 80221e0:	080221fd 	.word	0x080221fd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80221e4:	2301      	movs	r3, #1
 80221e6:	73fb      	strb	r3, [r7, #15]
      break;
 80221e8:	e030      	b.n	802224c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80221ea:	687b      	ldr	r3, [r7, #4]
 80221ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80221ee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80221f2:	2b00      	cmp	r3, #0
 80221f4:	d025      	beq.n	8022242 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80221f6:	2301      	movs	r3, #1
 80221f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80221fa:	e022      	b.n	8022242 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80221fc:	687b      	ldr	r3, [r7, #4]
 80221fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8022200:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8022204:	d11f      	bne.n	8022246 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8022206:	2301      	movs	r3, #1
 8022208:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 802220a:	e01c      	b.n	8022246 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 802220c:	68bb      	ldr	r3, [r7, #8]
 802220e:	2b02      	cmp	r3, #2
 8022210:	d903      	bls.n	802221a <DMA_CheckFifoParam+0xb6>
 8022212:	68bb      	ldr	r3, [r7, #8]
 8022214:	2b03      	cmp	r3, #3
 8022216:	d003      	beq.n	8022220 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8022218:	e018      	b.n	802224c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 802221a:	2301      	movs	r3, #1
 802221c:	73fb      	strb	r3, [r7, #15]
      break;
 802221e:	e015      	b.n	802224c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8022220:	687b      	ldr	r3, [r7, #4]
 8022222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8022224:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8022228:	2b00      	cmp	r3, #0
 802222a:	d00e      	beq.n	802224a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 802222c:	2301      	movs	r3, #1
 802222e:	73fb      	strb	r3, [r7, #15]
      break;
 8022230:	e00b      	b.n	802224a <DMA_CheckFifoParam+0xe6>
      break;
 8022232:	bf00      	nop
 8022234:	e00a      	b.n	802224c <DMA_CheckFifoParam+0xe8>
      break;
 8022236:	bf00      	nop
 8022238:	e008      	b.n	802224c <DMA_CheckFifoParam+0xe8>
      break;
 802223a:	bf00      	nop
 802223c:	e006      	b.n	802224c <DMA_CheckFifoParam+0xe8>
      break;
 802223e:	bf00      	nop
 8022240:	e004      	b.n	802224c <DMA_CheckFifoParam+0xe8>
      break;
 8022242:	bf00      	nop
 8022244:	e002      	b.n	802224c <DMA_CheckFifoParam+0xe8>
      break;   
 8022246:	bf00      	nop
 8022248:	e000      	b.n	802224c <DMA_CheckFifoParam+0xe8>
      break;
 802224a:	bf00      	nop
    }
  } 
  
  return status; 
 802224c:	7bfb      	ldrb	r3, [r7, #15]
}
 802224e:	4618      	mov	r0, r3
 8022250:	3714      	adds	r7, #20
 8022252:	46bd      	mov	sp, r7
 8022254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022258:	4770      	bx	lr
 802225a:	bf00      	nop

0802225c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 802225c:	b480      	push	{r7}
 802225e:	b089      	sub	sp, #36	@ 0x24
 8022260:	af00      	add	r7, sp, #0
 8022262:	6078      	str	r0, [r7, #4]
 8022264:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8022266:	2300      	movs	r3, #0
 8022268:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 802226a:	2300      	movs	r3, #0
 802226c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 802226e:	2300      	movs	r3, #0
 8022270:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8022272:	2300      	movs	r3, #0
 8022274:	61fb      	str	r3, [r7, #28]
 8022276:	e16b      	b.n	8022550 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8022278:	2201      	movs	r2, #1
 802227a:	69fb      	ldr	r3, [r7, #28]
 802227c:	fa02 f303 	lsl.w	r3, r2, r3
 8022280:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8022282:	683b      	ldr	r3, [r7, #0]
 8022284:	681b      	ldr	r3, [r3, #0]
 8022286:	697a      	ldr	r2, [r7, #20]
 8022288:	4013      	ands	r3, r2
 802228a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 802228c:	693a      	ldr	r2, [r7, #16]
 802228e:	697b      	ldr	r3, [r7, #20]
 8022290:	429a      	cmp	r2, r3
 8022292:	f040 815a 	bne.w	802254a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8022296:	683b      	ldr	r3, [r7, #0]
 8022298:	685b      	ldr	r3, [r3, #4]
 802229a:	f003 0303 	and.w	r3, r3, #3
 802229e:	2b01      	cmp	r3, #1
 80222a0:	d005      	beq.n	80222ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80222a2:	683b      	ldr	r3, [r7, #0]
 80222a4:	685b      	ldr	r3, [r3, #4]
 80222a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80222aa:	2b02      	cmp	r3, #2
 80222ac:	d130      	bne.n	8022310 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80222ae:	687b      	ldr	r3, [r7, #4]
 80222b0:	689b      	ldr	r3, [r3, #8]
 80222b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80222b4:	69fb      	ldr	r3, [r7, #28]
 80222b6:	005b      	lsls	r3, r3, #1
 80222b8:	2203      	movs	r2, #3
 80222ba:	fa02 f303 	lsl.w	r3, r2, r3
 80222be:	43db      	mvns	r3, r3
 80222c0:	69ba      	ldr	r2, [r7, #24]
 80222c2:	4013      	ands	r3, r2
 80222c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80222c6:	683b      	ldr	r3, [r7, #0]
 80222c8:	68da      	ldr	r2, [r3, #12]
 80222ca:	69fb      	ldr	r3, [r7, #28]
 80222cc:	005b      	lsls	r3, r3, #1
 80222ce:	fa02 f303 	lsl.w	r3, r2, r3
 80222d2:	69ba      	ldr	r2, [r7, #24]
 80222d4:	4313      	orrs	r3, r2
 80222d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80222d8:	687b      	ldr	r3, [r7, #4]
 80222da:	69ba      	ldr	r2, [r7, #24]
 80222dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80222de:	687b      	ldr	r3, [r7, #4]
 80222e0:	685b      	ldr	r3, [r3, #4]
 80222e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80222e4:	2201      	movs	r2, #1
 80222e6:	69fb      	ldr	r3, [r7, #28]
 80222e8:	fa02 f303 	lsl.w	r3, r2, r3
 80222ec:	43db      	mvns	r3, r3
 80222ee:	69ba      	ldr	r2, [r7, #24]
 80222f0:	4013      	ands	r3, r2
 80222f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80222f4:	683b      	ldr	r3, [r7, #0]
 80222f6:	685b      	ldr	r3, [r3, #4]
 80222f8:	091b      	lsrs	r3, r3, #4
 80222fa:	f003 0201 	and.w	r2, r3, #1
 80222fe:	69fb      	ldr	r3, [r7, #28]
 8022300:	fa02 f303 	lsl.w	r3, r2, r3
 8022304:	69ba      	ldr	r2, [r7, #24]
 8022306:	4313      	orrs	r3, r2
 8022308:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 802230a:	687b      	ldr	r3, [r7, #4]
 802230c:	69ba      	ldr	r2, [r7, #24]
 802230e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8022310:	683b      	ldr	r3, [r7, #0]
 8022312:	685b      	ldr	r3, [r3, #4]
 8022314:	f003 0303 	and.w	r3, r3, #3
 8022318:	2b03      	cmp	r3, #3
 802231a:	d017      	beq.n	802234c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 802231c:	687b      	ldr	r3, [r7, #4]
 802231e:	68db      	ldr	r3, [r3, #12]
 8022320:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8022322:	69fb      	ldr	r3, [r7, #28]
 8022324:	005b      	lsls	r3, r3, #1
 8022326:	2203      	movs	r2, #3
 8022328:	fa02 f303 	lsl.w	r3, r2, r3
 802232c:	43db      	mvns	r3, r3
 802232e:	69ba      	ldr	r2, [r7, #24]
 8022330:	4013      	ands	r3, r2
 8022332:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8022334:	683b      	ldr	r3, [r7, #0]
 8022336:	689a      	ldr	r2, [r3, #8]
 8022338:	69fb      	ldr	r3, [r7, #28]
 802233a:	005b      	lsls	r3, r3, #1
 802233c:	fa02 f303 	lsl.w	r3, r2, r3
 8022340:	69ba      	ldr	r2, [r7, #24]
 8022342:	4313      	orrs	r3, r2
 8022344:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8022346:	687b      	ldr	r3, [r7, #4]
 8022348:	69ba      	ldr	r2, [r7, #24]
 802234a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 802234c:	683b      	ldr	r3, [r7, #0]
 802234e:	685b      	ldr	r3, [r3, #4]
 8022350:	f003 0303 	and.w	r3, r3, #3
 8022354:	2b02      	cmp	r3, #2
 8022356:	d123      	bne.n	80223a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8022358:	69fb      	ldr	r3, [r7, #28]
 802235a:	08da      	lsrs	r2, r3, #3
 802235c:	687b      	ldr	r3, [r7, #4]
 802235e:	3208      	adds	r2, #8
 8022360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8022364:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8022366:	69fb      	ldr	r3, [r7, #28]
 8022368:	f003 0307 	and.w	r3, r3, #7
 802236c:	009b      	lsls	r3, r3, #2
 802236e:	220f      	movs	r2, #15
 8022370:	fa02 f303 	lsl.w	r3, r2, r3
 8022374:	43db      	mvns	r3, r3
 8022376:	69ba      	ldr	r2, [r7, #24]
 8022378:	4013      	ands	r3, r2
 802237a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 802237c:	683b      	ldr	r3, [r7, #0]
 802237e:	691a      	ldr	r2, [r3, #16]
 8022380:	69fb      	ldr	r3, [r7, #28]
 8022382:	f003 0307 	and.w	r3, r3, #7
 8022386:	009b      	lsls	r3, r3, #2
 8022388:	fa02 f303 	lsl.w	r3, r2, r3
 802238c:	69ba      	ldr	r2, [r7, #24]
 802238e:	4313      	orrs	r3, r2
 8022390:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8022392:	69fb      	ldr	r3, [r7, #28]
 8022394:	08da      	lsrs	r2, r3, #3
 8022396:	687b      	ldr	r3, [r7, #4]
 8022398:	3208      	adds	r2, #8
 802239a:	69b9      	ldr	r1, [r7, #24]
 802239c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80223a0:	687b      	ldr	r3, [r7, #4]
 80223a2:	681b      	ldr	r3, [r3, #0]
 80223a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80223a6:	69fb      	ldr	r3, [r7, #28]
 80223a8:	005b      	lsls	r3, r3, #1
 80223aa:	2203      	movs	r2, #3
 80223ac:	fa02 f303 	lsl.w	r3, r2, r3
 80223b0:	43db      	mvns	r3, r3
 80223b2:	69ba      	ldr	r2, [r7, #24]
 80223b4:	4013      	ands	r3, r2
 80223b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80223b8:	683b      	ldr	r3, [r7, #0]
 80223ba:	685b      	ldr	r3, [r3, #4]
 80223bc:	f003 0203 	and.w	r2, r3, #3
 80223c0:	69fb      	ldr	r3, [r7, #28]
 80223c2:	005b      	lsls	r3, r3, #1
 80223c4:	fa02 f303 	lsl.w	r3, r2, r3
 80223c8:	69ba      	ldr	r2, [r7, #24]
 80223ca:	4313      	orrs	r3, r2
 80223cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80223ce:	687b      	ldr	r3, [r7, #4]
 80223d0:	69ba      	ldr	r2, [r7, #24]
 80223d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80223d4:	683b      	ldr	r3, [r7, #0]
 80223d6:	685b      	ldr	r3, [r3, #4]
 80223d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80223dc:	2b00      	cmp	r3, #0
 80223de:	f000 80b4 	beq.w	802254a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80223e2:	2300      	movs	r3, #0
 80223e4:	60fb      	str	r3, [r7, #12]
 80223e6:	4b60      	ldr	r3, [pc, #384]	@ (8022568 <HAL_GPIO_Init+0x30c>)
 80223e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80223ea:	4a5f      	ldr	r2, [pc, #380]	@ (8022568 <HAL_GPIO_Init+0x30c>)
 80223ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80223f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80223f2:	4b5d      	ldr	r3, [pc, #372]	@ (8022568 <HAL_GPIO_Init+0x30c>)
 80223f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80223f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80223fa:	60fb      	str	r3, [r7, #12]
 80223fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80223fe:	4a5b      	ldr	r2, [pc, #364]	@ (802256c <HAL_GPIO_Init+0x310>)
 8022400:	69fb      	ldr	r3, [r7, #28]
 8022402:	089b      	lsrs	r3, r3, #2
 8022404:	3302      	adds	r3, #2
 8022406:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 802240a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 802240c:	69fb      	ldr	r3, [r7, #28]
 802240e:	f003 0303 	and.w	r3, r3, #3
 8022412:	009b      	lsls	r3, r3, #2
 8022414:	220f      	movs	r2, #15
 8022416:	fa02 f303 	lsl.w	r3, r2, r3
 802241a:	43db      	mvns	r3, r3
 802241c:	69ba      	ldr	r2, [r7, #24]
 802241e:	4013      	ands	r3, r2
 8022420:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8022422:	687b      	ldr	r3, [r7, #4]
 8022424:	4a52      	ldr	r2, [pc, #328]	@ (8022570 <HAL_GPIO_Init+0x314>)
 8022426:	4293      	cmp	r3, r2
 8022428:	d02b      	beq.n	8022482 <HAL_GPIO_Init+0x226>
 802242a:	687b      	ldr	r3, [r7, #4]
 802242c:	4a51      	ldr	r2, [pc, #324]	@ (8022574 <HAL_GPIO_Init+0x318>)
 802242e:	4293      	cmp	r3, r2
 8022430:	d025      	beq.n	802247e <HAL_GPIO_Init+0x222>
 8022432:	687b      	ldr	r3, [r7, #4]
 8022434:	4a50      	ldr	r2, [pc, #320]	@ (8022578 <HAL_GPIO_Init+0x31c>)
 8022436:	4293      	cmp	r3, r2
 8022438:	d01f      	beq.n	802247a <HAL_GPIO_Init+0x21e>
 802243a:	687b      	ldr	r3, [r7, #4]
 802243c:	4a4f      	ldr	r2, [pc, #316]	@ (802257c <HAL_GPIO_Init+0x320>)
 802243e:	4293      	cmp	r3, r2
 8022440:	d019      	beq.n	8022476 <HAL_GPIO_Init+0x21a>
 8022442:	687b      	ldr	r3, [r7, #4]
 8022444:	4a4e      	ldr	r2, [pc, #312]	@ (8022580 <HAL_GPIO_Init+0x324>)
 8022446:	4293      	cmp	r3, r2
 8022448:	d013      	beq.n	8022472 <HAL_GPIO_Init+0x216>
 802244a:	687b      	ldr	r3, [r7, #4]
 802244c:	4a4d      	ldr	r2, [pc, #308]	@ (8022584 <HAL_GPIO_Init+0x328>)
 802244e:	4293      	cmp	r3, r2
 8022450:	d00d      	beq.n	802246e <HAL_GPIO_Init+0x212>
 8022452:	687b      	ldr	r3, [r7, #4]
 8022454:	4a4c      	ldr	r2, [pc, #304]	@ (8022588 <HAL_GPIO_Init+0x32c>)
 8022456:	4293      	cmp	r3, r2
 8022458:	d007      	beq.n	802246a <HAL_GPIO_Init+0x20e>
 802245a:	687b      	ldr	r3, [r7, #4]
 802245c:	4a4b      	ldr	r2, [pc, #300]	@ (802258c <HAL_GPIO_Init+0x330>)
 802245e:	4293      	cmp	r3, r2
 8022460:	d101      	bne.n	8022466 <HAL_GPIO_Init+0x20a>
 8022462:	2307      	movs	r3, #7
 8022464:	e00e      	b.n	8022484 <HAL_GPIO_Init+0x228>
 8022466:	2308      	movs	r3, #8
 8022468:	e00c      	b.n	8022484 <HAL_GPIO_Init+0x228>
 802246a:	2306      	movs	r3, #6
 802246c:	e00a      	b.n	8022484 <HAL_GPIO_Init+0x228>
 802246e:	2305      	movs	r3, #5
 8022470:	e008      	b.n	8022484 <HAL_GPIO_Init+0x228>
 8022472:	2304      	movs	r3, #4
 8022474:	e006      	b.n	8022484 <HAL_GPIO_Init+0x228>
 8022476:	2303      	movs	r3, #3
 8022478:	e004      	b.n	8022484 <HAL_GPIO_Init+0x228>
 802247a:	2302      	movs	r3, #2
 802247c:	e002      	b.n	8022484 <HAL_GPIO_Init+0x228>
 802247e:	2301      	movs	r3, #1
 8022480:	e000      	b.n	8022484 <HAL_GPIO_Init+0x228>
 8022482:	2300      	movs	r3, #0
 8022484:	69fa      	ldr	r2, [r7, #28]
 8022486:	f002 0203 	and.w	r2, r2, #3
 802248a:	0092      	lsls	r2, r2, #2
 802248c:	4093      	lsls	r3, r2
 802248e:	69ba      	ldr	r2, [r7, #24]
 8022490:	4313      	orrs	r3, r2
 8022492:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8022494:	4935      	ldr	r1, [pc, #212]	@ (802256c <HAL_GPIO_Init+0x310>)
 8022496:	69fb      	ldr	r3, [r7, #28]
 8022498:	089b      	lsrs	r3, r3, #2
 802249a:	3302      	adds	r3, #2
 802249c:	69ba      	ldr	r2, [r7, #24]
 802249e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80224a2:	4b3b      	ldr	r3, [pc, #236]	@ (8022590 <HAL_GPIO_Init+0x334>)
 80224a4:	689b      	ldr	r3, [r3, #8]
 80224a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80224a8:	693b      	ldr	r3, [r7, #16]
 80224aa:	43db      	mvns	r3, r3
 80224ac:	69ba      	ldr	r2, [r7, #24]
 80224ae:	4013      	ands	r3, r2
 80224b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80224b2:	683b      	ldr	r3, [r7, #0]
 80224b4:	685b      	ldr	r3, [r3, #4]
 80224b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80224ba:	2b00      	cmp	r3, #0
 80224bc:	d003      	beq.n	80224c6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80224be:	69ba      	ldr	r2, [r7, #24]
 80224c0:	693b      	ldr	r3, [r7, #16]
 80224c2:	4313      	orrs	r3, r2
 80224c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80224c6:	4a32      	ldr	r2, [pc, #200]	@ (8022590 <HAL_GPIO_Init+0x334>)
 80224c8:	69bb      	ldr	r3, [r7, #24]
 80224ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80224cc:	4b30      	ldr	r3, [pc, #192]	@ (8022590 <HAL_GPIO_Init+0x334>)
 80224ce:	68db      	ldr	r3, [r3, #12]
 80224d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80224d2:	693b      	ldr	r3, [r7, #16]
 80224d4:	43db      	mvns	r3, r3
 80224d6:	69ba      	ldr	r2, [r7, #24]
 80224d8:	4013      	ands	r3, r2
 80224da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80224dc:	683b      	ldr	r3, [r7, #0]
 80224de:	685b      	ldr	r3, [r3, #4]
 80224e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80224e4:	2b00      	cmp	r3, #0
 80224e6:	d003      	beq.n	80224f0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80224e8:	69ba      	ldr	r2, [r7, #24]
 80224ea:	693b      	ldr	r3, [r7, #16]
 80224ec:	4313      	orrs	r3, r2
 80224ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80224f0:	4a27      	ldr	r2, [pc, #156]	@ (8022590 <HAL_GPIO_Init+0x334>)
 80224f2:	69bb      	ldr	r3, [r7, #24]
 80224f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80224f6:	4b26      	ldr	r3, [pc, #152]	@ (8022590 <HAL_GPIO_Init+0x334>)
 80224f8:	685b      	ldr	r3, [r3, #4]
 80224fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80224fc:	693b      	ldr	r3, [r7, #16]
 80224fe:	43db      	mvns	r3, r3
 8022500:	69ba      	ldr	r2, [r7, #24]
 8022502:	4013      	ands	r3, r2
 8022504:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8022506:	683b      	ldr	r3, [r7, #0]
 8022508:	685b      	ldr	r3, [r3, #4]
 802250a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802250e:	2b00      	cmp	r3, #0
 8022510:	d003      	beq.n	802251a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8022512:	69ba      	ldr	r2, [r7, #24]
 8022514:	693b      	ldr	r3, [r7, #16]
 8022516:	4313      	orrs	r3, r2
 8022518:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 802251a:	4a1d      	ldr	r2, [pc, #116]	@ (8022590 <HAL_GPIO_Init+0x334>)
 802251c:	69bb      	ldr	r3, [r7, #24]
 802251e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8022520:	4b1b      	ldr	r3, [pc, #108]	@ (8022590 <HAL_GPIO_Init+0x334>)
 8022522:	681b      	ldr	r3, [r3, #0]
 8022524:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8022526:	693b      	ldr	r3, [r7, #16]
 8022528:	43db      	mvns	r3, r3
 802252a:	69ba      	ldr	r2, [r7, #24]
 802252c:	4013      	ands	r3, r2
 802252e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8022530:	683b      	ldr	r3, [r7, #0]
 8022532:	685b      	ldr	r3, [r3, #4]
 8022534:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8022538:	2b00      	cmp	r3, #0
 802253a:	d003      	beq.n	8022544 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 802253c:	69ba      	ldr	r2, [r7, #24]
 802253e:	693b      	ldr	r3, [r7, #16]
 8022540:	4313      	orrs	r3, r2
 8022542:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8022544:	4a12      	ldr	r2, [pc, #72]	@ (8022590 <HAL_GPIO_Init+0x334>)
 8022546:	69bb      	ldr	r3, [r7, #24]
 8022548:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 802254a:	69fb      	ldr	r3, [r7, #28]
 802254c:	3301      	adds	r3, #1
 802254e:	61fb      	str	r3, [r7, #28]
 8022550:	69fb      	ldr	r3, [r7, #28]
 8022552:	2b0f      	cmp	r3, #15
 8022554:	f67f ae90 	bls.w	8022278 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8022558:	bf00      	nop
 802255a:	bf00      	nop
 802255c:	3724      	adds	r7, #36	@ 0x24
 802255e:	46bd      	mov	sp, r7
 8022560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022564:	4770      	bx	lr
 8022566:	bf00      	nop
 8022568:	40023800 	.word	0x40023800
 802256c:	40013800 	.word	0x40013800
 8022570:	40020000 	.word	0x40020000
 8022574:	40020400 	.word	0x40020400
 8022578:	40020800 	.word	0x40020800
 802257c:	40020c00 	.word	0x40020c00
 8022580:	40021000 	.word	0x40021000
 8022584:	40021400 	.word	0x40021400
 8022588:	40021800 	.word	0x40021800
 802258c:	40021c00 	.word	0x40021c00
 8022590:	40013c00 	.word	0x40013c00

08022594 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8022594:	b480      	push	{r7}
 8022596:	b083      	sub	sp, #12
 8022598:	af00      	add	r7, sp, #0
 802259a:	6078      	str	r0, [r7, #4]
 802259c:	460b      	mov	r3, r1
 802259e:	807b      	strh	r3, [r7, #2]
 80225a0:	4613      	mov	r3, r2
 80225a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80225a4:	787b      	ldrb	r3, [r7, #1]
 80225a6:	2b00      	cmp	r3, #0
 80225a8:	d003      	beq.n	80225b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80225aa:	887a      	ldrh	r2, [r7, #2]
 80225ac:	687b      	ldr	r3, [r7, #4]
 80225ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80225b0:	e003      	b.n	80225ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80225b2:	887b      	ldrh	r3, [r7, #2]
 80225b4:	041a      	lsls	r2, r3, #16
 80225b6:	687b      	ldr	r3, [r7, #4]
 80225b8:	619a      	str	r2, [r3, #24]
}
 80225ba:	bf00      	nop
 80225bc:	370c      	adds	r7, #12
 80225be:	46bd      	mov	sp, r7
 80225c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80225c4:	4770      	bx	lr
	...

080225c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80225c8:	b580      	push	{r7, lr}
 80225ca:	b086      	sub	sp, #24
 80225cc:	af00      	add	r7, sp, #0
 80225ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80225d0:	687b      	ldr	r3, [r7, #4]
 80225d2:	2b00      	cmp	r3, #0
 80225d4:	d101      	bne.n	80225da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80225d6:	2301      	movs	r3, #1
 80225d8:	e267      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80225da:	687b      	ldr	r3, [r7, #4]
 80225dc:	681b      	ldr	r3, [r3, #0]
 80225de:	f003 0301 	and.w	r3, r3, #1
 80225e2:	2b00      	cmp	r3, #0
 80225e4:	d075      	beq.n	80226d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80225e6:	4b88      	ldr	r3, [pc, #544]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 80225e8:	689b      	ldr	r3, [r3, #8]
 80225ea:	f003 030c 	and.w	r3, r3, #12
 80225ee:	2b04      	cmp	r3, #4
 80225f0:	d00c      	beq.n	802260c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80225f2:	4b85      	ldr	r3, [pc, #532]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 80225f4:	689b      	ldr	r3, [r3, #8]
 80225f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80225fa:	2b08      	cmp	r3, #8
 80225fc:	d112      	bne.n	8022624 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80225fe:	4b82      	ldr	r3, [pc, #520]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 8022600:	685b      	ldr	r3, [r3, #4]
 8022602:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8022606:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 802260a:	d10b      	bne.n	8022624 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 802260c:	4b7e      	ldr	r3, [pc, #504]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 802260e:	681b      	ldr	r3, [r3, #0]
 8022610:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8022614:	2b00      	cmp	r3, #0
 8022616:	d05b      	beq.n	80226d0 <HAL_RCC_OscConfig+0x108>
 8022618:	687b      	ldr	r3, [r7, #4]
 802261a:	685b      	ldr	r3, [r3, #4]
 802261c:	2b00      	cmp	r3, #0
 802261e:	d157      	bne.n	80226d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8022620:	2301      	movs	r3, #1
 8022622:	e242      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8022624:	687b      	ldr	r3, [r7, #4]
 8022626:	685b      	ldr	r3, [r3, #4]
 8022628:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 802262c:	d106      	bne.n	802263c <HAL_RCC_OscConfig+0x74>
 802262e:	4b76      	ldr	r3, [pc, #472]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 8022630:	681b      	ldr	r3, [r3, #0]
 8022632:	4a75      	ldr	r2, [pc, #468]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 8022634:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8022638:	6013      	str	r3, [r2, #0]
 802263a:	e01d      	b.n	8022678 <HAL_RCC_OscConfig+0xb0>
 802263c:	687b      	ldr	r3, [r7, #4]
 802263e:	685b      	ldr	r3, [r3, #4]
 8022640:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8022644:	d10c      	bne.n	8022660 <HAL_RCC_OscConfig+0x98>
 8022646:	4b70      	ldr	r3, [pc, #448]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 8022648:	681b      	ldr	r3, [r3, #0]
 802264a:	4a6f      	ldr	r2, [pc, #444]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 802264c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8022650:	6013      	str	r3, [r2, #0]
 8022652:	4b6d      	ldr	r3, [pc, #436]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 8022654:	681b      	ldr	r3, [r3, #0]
 8022656:	4a6c      	ldr	r2, [pc, #432]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 8022658:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 802265c:	6013      	str	r3, [r2, #0]
 802265e:	e00b      	b.n	8022678 <HAL_RCC_OscConfig+0xb0>
 8022660:	4b69      	ldr	r3, [pc, #420]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 8022662:	681b      	ldr	r3, [r3, #0]
 8022664:	4a68      	ldr	r2, [pc, #416]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 8022666:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 802266a:	6013      	str	r3, [r2, #0]
 802266c:	4b66      	ldr	r3, [pc, #408]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 802266e:	681b      	ldr	r3, [r3, #0]
 8022670:	4a65      	ldr	r2, [pc, #404]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 8022672:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8022676:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8022678:	687b      	ldr	r3, [r7, #4]
 802267a:	685b      	ldr	r3, [r3, #4]
 802267c:	2b00      	cmp	r3, #0
 802267e:	d013      	beq.n	80226a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8022680:	f7ff f92e 	bl	80218e0 <HAL_GetTick>
 8022684:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8022686:	e008      	b.n	802269a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8022688:	f7ff f92a 	bl	80218e0 <HAL_GetTick>
 802268c:	4602      	mov	r2, r0
 802268e:	693b      	ldr	r3, [r7, #16]
 8022690:	1ad3      	subs	r3, r2, r3
 8022692:	2b64      	cmp	r3, #100	@ 0x64
 8022694:	d901      	bls.n	802269a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8022696:	2303      	movs	r3, #3
 8022698:	e207      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 802269a:	4b5b      	ldr	r3, [pc, #364]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 802269c:	681b      	ldr	r3, [r3, #0]
 802269e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80226a2:	2b00      	cmp	r3, #0
 80226a4:	d0f0      	beq.n	8022688 <HAL_RCC_OscConfig+0xc0>
 80226a6:	e014      	b.n	80226d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80226a8:	f7ff f91a 	bl	80218e0 <HAL_GetTick>
 80226ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80226ae:	e008      	b.n	80226c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80226b0:	f7ff f916 	bl	80218e0 <HAL_GetTick>
 80226b4:	4602      	mov	r2, r0
 80226b6:	693b      	ldr	r3, [r7, #16]
 80226b8:	1ad3      	subs	r3, r2, r3
 80226ba:	2b64      	cmp	r3, #100	@ 0x64
 80226bc:	d901      	bls.n	80226c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80226be:	2303      	movs	r3, #3
 80226c0:	e1f3      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80226c2:	4b51      	ldr	r3, [pc, #324]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 80226c4:	681b      	ldr	r3, [r3, #0]
 80226c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80226ca:	2b00      	cmp	r3, #0
 80226cc:	d1f0      	bne.n	80226b0 <HAL_RCC_OscConfig+0xe8>
 80226ce:	e000      	b.n	80226d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80226d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80226d2:	687b      	ldr	r3, [r7, #4]
 80226d4:	681b      	ldr	r3, [r3, #0]
 80226d6:	f003 0302 	and.w	r3, r3, #2
 80226da:	2b00      	cmp	r3, #0
 80226dc:	d063      	beq.n	80227a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80226de:	4b4a      	ldr	r3, [pc, #296]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 80226e0:	689b      	ldr	r3, [r3, #8]
 80226e2:	f003 030c 	and.w	r3, r3, #12
 80226e6:	2b00      	cmp	r3, #0
 80226e8:	d00b      	beq.n	8022702 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80226ea:	4b47      	ldr	r3, [pc, #284]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 80226ec:	689b      	ldr	r3, [r3, #8]
 80226ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80226f2:	2b08      	cmp	r3, #8
 80226f4:	d11c      	bne.n	8022730 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80226f6:	4b44      	ldr	r3, [pc, #272]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 80226f8:	685b      	ldr	r3, [r3, #4]
 80226fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80226fe:	2b00      	cmp	r3, #0
 8022700:	d116      	bne.n	8022730 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8022702:	4b41      	ldr	r3, [pc, #260]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 8022704:	681b      	ldr	r3, [r3, #0]
 8022706:	f003 0302 	and.w	r3, r3, #2
 802270a:	2b00      	cmp	r3, #0
 802270c:	d005      	beq.n	802271a <HAL_RCC_OscConfig+0x152>
 802270e:	687b      	ldr	r3, [r7, #4]
 8022710:	68db      	ldr	r3, [r3, #12]
 8022712:	2b01      	cmp	r3, #1
 8022714:	d001      	beq.n	802271a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8022716:	2301      	movs	r3, #1
 8022718:	e1c7      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 802271a:	4b3b      	ldr	r3, [pc, #236]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 802271c:	681b      	ldr	r3, [r3, #0]
 802271e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8022722:	687b      	ldr	r3, [r7, #4]
 8022724:	691b      	ldr	r3, [r3, #16]
 8022726:	00db      	lsls	r3, r3, #3
 8022728:	4937      	ldr	r1, [pc, #220]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 802272a:	4313      	orrs	r3, r2
 802272c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 802272e:	e03a      	b.n	80227a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8022730:	687b      	ldr	r3, [r7, #4]
 8022732:	68db      	ldr	r3, [r3, #12]
 8022734:	2b00      	cmp	r3, #0
 8022736:	d020      	beq.n	802277a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8022738:	4b34      	ldr	r3, [pc, #208]	@ (802280c <HAL_RCC_OscConfig+0x244>)
 802273a:	2201      	movs	r2, #1
 802273c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 802273e:	f7ff f8cf 	bl	80218e0 <HAL_GetTick>
 8022742:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8022744:	e008      	b.n	8022758 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8022746:	f7ff f8cb 	bl	80218e0 <HAL_GetTick>
 802274a:	4602      	mov	r2, r0
 802274c:	693b      	ldr	r3, [r7, #16]
 802274e:	1ad3      	subs	r3, r2, r3
 8022750:	2b02      	cmp	r3, #2
 8022752:	d901      	bls.n	8022758 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8022754:	2303      	movs	r3, #3
 8022756:	e1a8      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8022758:	4b2b      	ldr	r3, [pc, #172]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 802275a:	681b      	ldr	r3, [r3, #0]
 802275c:	f003 0302 	and.w	r3, r3, #2
 8022760:	2b00      	cmp	r3, #0
 8022762:	d0f0      	beq.n	8022746 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8022764:	4b28      	ldr	r3, [pc, #160]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 8022766:	681b      	ldr	r3, [r3, #0]
 8022768:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 802276c:	687b      	ldr	r3, [r7, #4]
 802276e:	691b      	ldr	r3, [r3, #16]
 8022770:	00db      	lsls	r3, r3, #3
 8022772:	4925      	ldr	r1, [pc, #148]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 8022774:	4313      	orrs	r3, r2
 8022776:	600b      	str	r3, [r1, #0]
 8022778:	e015      	b.n	80227a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 802277a:	4b24      	ldr	r3, [pc, #144]	@ (802280c <HAL_RCC_OscConfig+0x244>)
 802277c:	2200      	movs	r2, #0
 802277e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8022780:	f7ff f8ae 	bl	80218e0 <HAL_GetTick>
 8022784:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8022786:	e008      	b.n	802279a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8022788:	f7ff f8aa 	bl	80218e0 <HAL_GetTick>
 802278c:	4602      	mov	r2, r0
 802278e:	693b      	ldr	r3, [r7, #16]
 8022790:	1ad3      	subs	r3, r2, r3
 8022792:	2b02      	cmp	r3, #2
 8022794:	d901      	bls.n	802279a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8022796:	2303      	movs	r3, #3
 8022798:	e187      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 802279a:	4b1b      	ldr	r3, [pc, #108]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 802279c:	681b      	ldr	r3, [r3, #0]
 802279e:	f003 0302 	and.w	r3, r3, #2
 80227a2:	2b00      	cmp	r3, #0
 80227a4:	d1f0      	bne.n	8022788 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80227a6:	687b      	ldr	r3, [r7, #4]
 80227a8:	681b      	ldr	r3, [r3, #0]
 80227aa:	f003 0308 	and.w	r3, r3, #8
 80227ae:	2b00      	cmp	r3, #0
 80227b0:	d036      	beq.n	8022820 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80227b2:	687b      	ldr	r3, [r7, #4]
 80227b4:	695b      	ldr	r3, [r3, #20]
 80227b6:	2b00      	cmp	r3, #0
 80227b8:	d016      	beq.n	80227e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80227ba:	4b15      	ldr	r3, [pc, #84]	@ (8022810 <HAL_RCC_OscConfig+0x248>)
 80227bc:	2201      	movs	r2, #1
 80227be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80227c0:	f7ff f88e 	bl	80218e0 <HAL_GetTick>
 80227c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80227c6:	e008      	b.n	80227da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80227c8:	f7ff f88a 	bl	80218e0 <HAL_GetTick>
 80227cc:	4602      	mov	r2, r0
 80227ce:	693b      	ldr	r3, [r7, #16]
 80227d0:	1ad3      	subs	r3, r2, r3
 80227d2:	2b02      	cmp	r3, #2
 80227d4:	d901      	bls.n	80227da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80227d6:	2303      	movs	r3, #3
 80227d8:	e167      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80227da:	4b0b      	ldr	r3, [pc, #44]	@ (8022808 <HAL_RCC_OscConfig+0x240>)
 80227dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80227de:	f003 0302 	and.w	r3, r3, #2
 80227e2:	2b00      	cmp	r3, #0
 80227e4:	d0f0      	beq.n	80227c8 <HAL_RCC_OscConfig+0x200>
 80227e6:	e01b      	b.n	8022820 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80227e8:	4b09      	ldr	r3, [pc, #36]	@ (8022810 <HAL_RCC_OscConfig+0x248>)
 80227ea:	2200      	movs	r2, #0
 80227ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80227ee:	f7ff f877 	bl	80218e0 <HAL_GetTick>
 80227f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80227f4:	e00e      	b.n	8022814 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80227f6:	f7ff f873 	bl	80218e0 <HAL_GetTick>
 80227fa:	4602      	mov	r2, r0
 80227fc:	693b      	ldr	r3, [r7, #16]
 80227fe:	1ad3      	subs	r3, r2, r3
 8022800:	2b02      	cmp	r3, #2
 8022802:	d907      	bls.n	8022814 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8022804:	2303      	movs	r3, #3
 8022806:	e150      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
 8022808:	40023800 	.word	0x40023800
 802280c:	42470000 	.word	0x42470000
 8022810:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8022814:	4b88      	ldr	r3, [pc, #544]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 8022816:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8022818:	f003 0302 	and.w	r3, r3, #2
 802281c:	2b00      	cmp	r3, #0
 802281e:	d1ea      	bne.n	80227f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8022820:	687b      	ldr	r3, [r7, #4]
 8022822:	681b      	ldr	r3, [r3, #0]
 8022824:	f003 0304 	and.w	r3, r3, #4
 8022828:	2b00      	cmp	r3, #0
 802282a:	f000 8097 	beq.w	802295c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 802282e:	2300      	movs	r3, #0
 8022830:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8022832:	4b81      	ldr	r3, [pc, #516]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 8022834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8022836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 802283a:	2b00      	cmp	r3, #0
 802283c:	d10f      	bne.n	802285e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 802283e:	2300      	movs	r3, #0
 8022840:	60bb      	str	r3, [r7, #8]
 8022842:	4b7d      	ldr	r3, [pc, #500]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 8022844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8022846:	4a7c      	ldr	r2, [pc, #496]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 8022848:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 802284c:	6413      	str	r3, [r2, #64]	@ 0x40
 802284e:	4b7a      	ldr	r3, [pc, #488]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 8022850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8022852:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8022856:	60bb      	str	r3, [r7, #8]
 8022858:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 802285a:	2301      	movs	r3, #1
 802285c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 802285e:	4b77      	ldr	r3, [pc, #476]	@ (8022a3c <HAL_RCC_OscConfig+0x474>)
 8022860:	681b      	ldr	r3, [r3, #0]
 8022862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8022866:	2b00      	cmp	r3, #0
 8022868:	d118      	bne.n	802289c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 802286a:	4b74      	ldr	r3, [pc, #464]	@ (8022a3c <HAL_RCC_OscConfig+0x474>)
 802286c:	681b      	ldr	r3, [r3, #0]
 802286e:	4a73      	ldr	r2, [pc, #460]	@ (8022a3c <HAL_RCC_OscConfig+0x474>)
 8022870:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8022874:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8022876:	f7ff f833 	bl	80218e0 <HAL_GetTick>
 802287a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 802287c:	e008      	b.n	8022890 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 802287e:	f7ff f82f 	bl	80218e0 <HAL_GetTick>
 8022882:	4602      	mov	r2, r0
 8022884:	693b      	ldr	r3, [r7, #16]
 8022886:	1ad3      	subs	r3, r2, r3
 8022888:	2b02      	cmp	r3, #2
 802288a:	d901      	bls.n	8022890 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 802288c:	2303      	movs	r3, #3
 802288e:	e10c      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8022890:	4b6a      	ldr	r3, [pc, #424]	@ (8022a3c <HAL_RCC_OscConfig+0x474>)
 8022892:	681b      	ldr	r3, [r3, #0]
 8022894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8022898:	2b00      	cmp	r3, #0
 802289a:	d0f0      	beq.n	802287e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 802289c:	687b      	ldr	r3, [r7, #4]
 802289e:	689b      	ldr	r3, [r3, #8]
 80228a0:	2b01      	cmp	r3, #1
 80228a2:	d106      	bne.n	80228b2 <HAL_RCC_OscConfig+0x2ea>
 80228a4:	4b64      	ldr	r3, [pc, #400]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 80228a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80228a8:	4a63      	ldr	r2, [pc, #396]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 80228aa:	f043 0301 	orr.w	r3, r3, #1
 80228ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80228b0:	e01c      	b.n	80228ec <HAL_RCC_OscConfig+0x324>
 80228b2:	687b      	ldr	r3, [r7, #4]
 80228b4:	689b      	ldr	r3, [r3, #8]
 80228b6:	2b05      	cmp	r3, #5
 80228b8:	d10c      	bne.n	80228d4 <HAL_RCC_OscConfig+0x30c>
 80228ba:	4b5f      	ldr	r3, [pc, #380]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 80228bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80228be:	4a5e      	ldr	r2, [pc, #376]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 80228c0:	f043 0304 	orr.w	r3, r3, #4
 80228c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80228c6:	4b5c      	ldr	r3, [pc, #368]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 80228c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80228ca:	4a5b      	ldr	r2, [pc, #364]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 80228cc:	f043 0301 	orr.w	r3, r3, #1
 80228d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80228d2:	e00b      	b.n	80228ec <HAL_RCC_OscConfig+0x324>
 80228d4:	4b58      	ldr	r3, [pc, #352]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 80228d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80228d8:	4a57      	ldr	r2, [pc, #348]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 80228da:	f023 0301 	bic.w	r3, r3, #1
 80228de:	6713      	str	r3, [r2, #112]	@ 0x70
 80228e0:	4b55      	ldr	r3, [pc, #340]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 80228e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80228e4:	4a54      	ldr	r2, [pc, #336]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 80228e6:	f023 0304 	bic.w	r3, r3, #4
 80228ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80228ec:	687b      	ldr	r3, [r7, #4]
 80228ee:	689b      	ldr	r3, [r3, #8]
 80228f0:	2b00      	cmp	r3, #0
 80228f2:	d015      	beq.n	8022920 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80228f4:	f7fe fff4 	bl	80218e0 <HAL_GetTick>
 80228f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80228fa:	e00a      	b.n	8022912 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80228fc:	f7fe fff0 	bl	80218e0 <HAL_GetTick>
 8022900:	4602      	mov	r2, r0
 8022902:	693b      	ldr	r3, [r7, #16]
 8022904:	1ad3      	subs	r3, r2, r3
 8022906:	f241 3288 	movw	r2, #5000	@ 0x1388
 802290a:	4293      	cmp	r3, r2
 802290c:	d901      	bls.n	8022912 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 802290e:	2303      	movs	r3, #3
 8022910:	e0cb      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8022912:	4b49      	ldr	r3, [pc, #292]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 8022914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8022916:	f003 0302 	and.w	r3, r3, #2
 802291a:	2b00      	cmp	r3, #0
 802291c:	d0ee      	beq.n	80228fc <HAL_RCC_OscConfig+0x334>
 802291e:	e014      	b.n	802294a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8022920:	f7fe ffde 	bl	80218e0 <HAL_GetTick>
 8022924:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8022926:	e00a      	b.n	802293e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8022928:	f7fe ffda 	bl	80218e0 <HAL_GetTick>
 802292c:	4602      	mov	r2, r0
 802292e:	693b      	ldr	r3, [r7, #16]
 8022930:	1ad3      	subs	r3, r2, r3
 8022932:	f241 3288 	movw	r2, #5000	@ 0x1388
 8022936:	4293      	cmp	r3, r2
 8022938:	d901      	bls.n	802293e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 802293a:	2303      	movs	r3, #3
 802293c:	e0b5      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 802293e:	4b3e      	ldr	r3, [pc, #248]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 8022940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8022942:	f003 0302 	and.w	r3, r3, #2
 8022946:	2b00      	cmp	r3, #0
 8022948:	d1ee      	bne.n	8022928 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 802294a:	7dfb      	ldrb	r3, [r7, #23]
 802294c:	2b01      	cmp	r3, #1
 802294e:	d105      	bne.n	802295c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8022950:	4b39      	ldr	r3, [pc, #228]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 8022952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8022954:	4a38      	ldr	r2, [pc, #224]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 8022956:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 802295a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 802295c:	687b      	ldr	r3, [r7, #4]
 802295e:	699b      	ldr	r3, [r3, #24]
 8022960:	2b00      	cmp	r3, #0
 8022962:	f000 80a1 	beq.w	8022aa8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8022966:	4b34      	ldr	r3, [pc, #208]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 8022968:	689b      	ldr	r3, [r3, #8]
 802296a:	f003 030c 	and.w	r3, r3, #12
 802296e:	2b08      	cmp	r3, #8
 8022970:	d05c      	beq.n	8022a2c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8022972:	687b      	ldr	r3, [r7, #4]
 8022974:	699b      	ldr	r3, [r3, #24]
 8022976:	2b02      	cmp	r3, #2
 8022978:	d141      	bne.n	80229fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 802297a:	4b31      	ldr	r3, [pc, #196]	@ (8022a40 <HAL_RCC_OscConfig+0x478>)
 802297c:	2200      	movs	r2, #0
 802297e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8022980:	f7fe ffae 	bl	80218e0 <HAL_GetTick>
 8022984:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8022986:	e008      	b.n	802299a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8022988:	f7fe ffaa 	bl	80218e0 <HAL_GetTick>
 802298c:	4602      	mov	r2, r0
 802298e:	693b      	ldr	r3, [r7, #16]
 8022990:	1ad3      	subs	r3, r2, r3
 8022992:	2b02      	cmp	r3, #2
 8022994:	d901      	bls.n	802299a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8022996:	2303      	movs	r3, #3
 8022998:	e087      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 802299a:	4b27      	ldr	r3, [pc, #156]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 802299c:	681b      	ldr	r3, [r3, #0]
 802299e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80229a2:	2b00      	cmp	r3, #0
 80229a4:	d1f0      	bne.n	8022988 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80229a6:	687b      	ldr	r3, [r7, #4]
 80229a8:	69da      	ldr	r2, [r3, #28]
 80229aa:	687b      	ldr	r3, [r7, #4]
 80229ac:	6a1b      	ldr	r3, [r3, #32]
 80229ae:	431a      	orrs	r2, r3
 80229b0:	687b      	ldr	r3, [r7, #4]
 80229b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80229b4:	019b      	lsls	r3, r3, #6
 80229b6:	431a      	orrs	r2, r3
 80229b8:	687b      	ldr	r3, [r7, #4]
 80229ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80229bc:	085b      	lsrs	r3, r3, #1
 80229be:	3b01      	subs	r3, #1
 80229c0:	041b      	lsls	r3, r3, #16
 80229c2:	431a      	orrs	r2, r3
 80229c4:	687b      	ldr	r3, [r7, #4]
 80229c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80229c8:	061b      	lsls	r3, r3, #24
 80229ca:	491b      	ldr	r1, [pc, #108]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 80229cc:	4313      	orrs	r3, r2
 80229ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80229d0:	4b1b      	ldr	r3, [pc, #108]	@ (8022a40 <HAL_RCC_OscConfig+0x478>)
 80229d2:	2201      	movs	r2, #1
 80229d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80229d6:	f7fe ff83 	bl	80218e0 <HAL_GetTick>
 80229da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80229dc:	e008      	b.n	80229f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80229de:	f7fe ff7f 	bl	80218e0 <HAL_GetTick>
 80229e2:	4602      	mov	r2, r0
 80229e4:	693b      	ldr	r3, [r7, #16]
 80229e6:	1ad3      	subs	r3, r2, r3
 80229e8:	2b02      	cmp	r3, #2
 80229ea:	d901      	bls.n	80229f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80229ec:	2303      	movs	r3, #3
 80229ee:	e05c      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80229f0:	4b11      	ldr	r3, [pc, #68]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 80229f2:	681b      	ldr	r3, [r3, #0]
 80229f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80229f8:	2b00      	cmp	r3, #0
 80229fa:	d0f0      	beq.n	80229de <HAL_RCC_OscConfig+0x416>
 80229fc:	e054      	b.n	8022aa8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80229fe:	4b10      	ldr	r3, [pc, #64]	@ (8022a40 <HAL_RCC_OscConfig+0x478>)
 8022a00:	2200      	movs	r2, #0
 8022a02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8022a04:	f7fe ff6c 	bl	80218e0 <HAL_GetTick>
 8022a08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8022a0a:	e008      	b.n	8022a1e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8022a0c:	f7fe ff68 	bl	80218e0 <HAL_GetTick>
 8022a10:	4602      	mov	r2, r0
 8022a12:	693b      	ldr	r3, [r7, #16]
 8022a14:	1ad3      	subs	r3, r2, r3
 8022a16:	2b02      	cmp	r3, #2
 8022a18:	d901      	bls.n	8022a1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8022a1a:	2303      	movs	r3, #3
 8022a1c:	e045      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8022a1e:	4b06      	ldr	r3, [pc, #24]	@ (8022a38 <HAL_RCC_OscConfig+0x470>)
 8022a20:	681b      	ldr	r3, [r3, #0]
 8022a22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8022a26:	2b00      	cmp	r3, #0
 8022a28:	d1f0      	bne.n	8022a0c <HAL_RCC_OscConfig+0x444>
 8022a2a:	e03d      	b.n	8022aa8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8022a2c:	687b      	ldr	r3, [r7, #4]
 8022a2e:	699b      	ldr	r3, [r3, #24]
 8022a30:	2b01      	cmp	r3, #1
 8022a32:	d107      	bne.n	8022a44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8022a34:	2301      	movs	r3, #1
 8022a36:	e038      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
 8022a38:	40023800 	.word	0x40023800
 8022a3c:	40007000 	.word	0x40007000
 8022a40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8022a44:	4b1b      	ldr	r3, [pc, #108]	@ (8022ab4 <HAL_RCC_OscConfig+0x4ec>)
 8022a46:	685b      	ldr	r3, [r3, #4]
 8022a48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8022a4a:	687b      	ldr	r3, [r7, #4]
 8022a4c:	699b      	ldr	r3, [r3, #24]
 8022a4e:	2b01      	cmp	r3, #1
 8022a50:	d028      	beq.n	8022aa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8022a52:	68fb      	ldr	r3, [r7, #12]
 8022a54:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8022a58:	687b      	ldr	r3, [r7, #4]
 8022a5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8022a5c:	429a      	cmp	r2, r3
 8022a5e:	d121      	bne.n	8022aa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8022a60:	68fb      	ldr	r3, [r7, #12]
 8022a62:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8022a66:	687b      	ldr	r3, [r7, #4]
 8022a68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8022a6a:	429a      	cmp	r2, r3
 8022a6c:	d11a      	bne.n	8022aa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8022a6e:	68fa      	ldr	r2, [r7, #12]
 8022a70:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8022a74:	4013      	ands	r3, r2
 8022a76:	687a      	ldr	r2, [r7, #4]
 8022a78:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8022a7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8022a7c:	4293      	cmp	r3, r2
 8022a7e:	d111      	bne.n	8022aa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8022a80:	68fb      	ldr	r3, [r7, #12]
 8022a82:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8022a86:	687b      	ldr	r3, [r7, #4]
 8022a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8022a8a:	085b      	lsrs	r3, r3, #1
 8022a8c:	3b01      	subs	r3, #1
 8022a8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8022a90:	429a      	cmp	r2, r3
 8022a92:	d107      	bne.n	8022aa4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8022a94:	68fb      	ldr	r3, [r7, #12]
 8022a96:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8022a9a:	687b      	ldr	r3, [r7, #4]
 8022a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8022a9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8022aa0:	429a      	cmp	r2, r3
 8022aa2:	d001      	beq.n	8022aa8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8022aa4:	2301      	movs	r3, #1
 8022aa6:	e000      	b.n	8022aaa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8022aa8:	2300      	movs	r3, #0
}
 8022aaa:	4618      	mov	r0, r3
 8022aac:	3718      	adds	r7, #24
 8022aae:	46bd      	mov	sp, r7
 8022ab0:	bd80      	pop	{r7, pc}
 8022ab2:	bf00      	nop
 8022ab4:	40023800 	.word	0x40023800

08022ab8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8022ab8:	b580      	push	{r7, lr}
 8022aba:	b084      	sub	sp, #16
 8022abc:	af00      	add	r7, sp, #0
 8022abe:	6078      	str	r0, [r7, #4]
 8022ac0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8022ac2:	687b      	ldr	r3, [r7, #4]
 8022ac4:	2b00      	cmp	r3, #0
 8022ac6:	d101      	bne.n	8022acc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8022ac8:	2301      	movs	r3, #1
 8022aca:	e0cc      	b.n	8022c66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8022acc:	4b68      	ldr	r3, [pc, #416]	@ (8022c70 <HAL_RCC_ClockConfig+0x1b8>)
 8022ace:	681b      	ldr	r3, [r3, #0]
 8022ad0:	f003 0307 	and.w	r3, r3, #7
 8022ad4:	683a      	ldr	r2, [r7, #0]
 8022ad6:	429a      	cmp	r2, r3
 8022ad8:	d90c      	bls.n	8022af4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8022ada:	4b65      	ldr	r3, [pc, #404]	@ (8022c70 <HAL_RCC_ClockConfig+0x1b8>)
 8022adc:	683a      	ldr	r2, [r7, #0]
 8022ade:	b2d2      	uxtb	r2, r2
 8022ae0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8022ae2:	4b63      	ldr	r3, [pc, #396]	@ (8022c70 <HAL_RCC_ClockConfig+0x1b8>)
 8022ae4:	681b      	ldr	r3, [r3, #0]
 8022ae6:	f003 0307 	and.w	r3, r3, #7
 8022aea:	683a      	ldr	r2, [r7, #0]
 8022aec:	429a      	cmp	r2, r3
 8022aee:	d001      	beq.n	8022af4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8022af0:	2301      	movs	r3, #1
 8022af2:	e0b8      	b.n	8022c66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8022af4:	687b      	ldr	r3, [r7, #4]
 8022af6:	681b      	ldr	r3, [r3, #0]
 8022af8:	f003 0302 	and.w	r3, r3, #2
 8022afc:	2b00      	cmp	r3, #0
 8022afe:	d020      	beq.n	8022b42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8022b00:	687b      	ldr	r3, [r7, #4]
 8022b02:	681b      	ldr	r3, [r3, #0]
 8022b04:	f003 0304 	and.w	r3, r3, #4
 8022b08:	2b00      	cmp	r3, #0
 8022b0a:	d005      	beq.n	8022b18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8022b0c:	4b59      	ldr	r3, [pc, #356]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022b0e:	689b      	ldr	r3, [r3, #8]
 8022b10:	4a58      	ldr	r2, [pc, #352]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022b12:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8022b16:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8022b18:	687b      	ldr	r3, [r7, #4]
 8022b1a:	681b      	ldr	r3, [r3, #0]
 8022b1c:	f003 0308 	and.w	r3, r3, #8
 8022b20:	2b00      	cmp	r3, #0
 8022b22:	d005      	beq.n	8022b30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8022b24:	4b53      	ldr	r3, [pc, #332]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022b26:	689b      	ldr	r3, [r3, #8]
 8022b28:	4a52      	ldr	r2, [pc, #328]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022b2a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8022b2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8022b30:	4b50      	ldr	r3, [pc, #320]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022b32:	689b      	ldr	r3, [r3, #8]
 8022b34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8022b38:	687b      	ldr	r3, [r7, #4]
 8022b3a:	689b      	ldr	r3, [r3, #8]
 8022b3c:	494d      	ldr	r1, [pc, #308]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022b3e:	4313      	orrs	r3, r2
 8022b40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8022b42:	687b      	ldr	r3, [r7, #4]
 8022b44:	681b      	ldr	r3, [r3, #0]
 8022b46:	f003 0301 	and.w	r3, r3, #1
 8022b4a:	2b00      	cmp	r3, #0
 8022b4c:	d044      	beq.n	8022bd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8022b4e:	687b      	ldr	r3, [r7, #4]
 8022b50:	685b      	ldr	r3, [r3, #4]
 8022b52:	2b01      	cmp	r3, #1
 8022b54:	d107      	bne.n	8022b66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8022b56:	4b47      	ldr	r3, [pc, #284]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022b58:	681b      	ldr	r3, [r3, #0]
 8022b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8022b5e:	2b00      	cmp	r3, #0
 8022b60:	d119      	bne.n	8022b96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8022b62:	2301      	movs	r3, #1
 8022b64:	e07f      	b.n	8022c66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8022b66:	687b      	ldr	r3, [r7, #4]
 8022b68:	685b      	ldr	r3, [r3, #4]
 8022b6a:	2b02      	cmp	r3, #2
 8022b6c:	d003      	beq.n	8022b76 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8022b6e:	687b      	ldr	r3, [r7, #4]
 8022b70:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8022b72:	2b03      	cmp	r3, #3
 8022b74:	d107      	bne.n	8022b86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8022b76:	4b3f      	ldr	r3, [pc, #252]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022b78:	681b      	ldr	r3, [r3, #0]
 8022b7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8022b7e:	2b00      	cmp	r3, #0
 8022b80:	d109      	bne.n	8022b96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8022b82:	2301      	movs	r3, #1
 8022b84:	e06f      	b.n	8022c66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8022b86:	4b3b      	ldr	r3, [pc, #236]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022b88:	681b      	ldr	r3, [r3, #0]
 8022b8a:	f003 0302 	and.w	r3, r3, #2
 8022b8e:	2b00      	cmp	r3, #0
 8022b90:	d101      	bne.n	8022b96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8022b92:	2301      	movs	r3, #1
 8022b94:	e067      	b.n	8022c66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8022b96:	4b37      	ldr	r3, [pc, #220]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022b98:	689b      	ldr	r3, [r3, #8]
 8022b9a:	f023 0203 	bic.w	r2, r3, #3
 8022b9e:	687b      	ldr	r3, [r7, #4]
 8022ba0:	685b      	ldr	r3, [r3, #4]
 8022ba2:	4934      	ldr	r1, [pc, #208]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022ba4:	4313      	orrs	r3, r2
 8022ba6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8022ba8:	f7fe fe9a 	bl	80218e0 <HAL_GetTick>
 8022bac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8022bae:	e00a      	b.n	8022bc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8022bb0:	f7fe fe96 	bl	80218e0 <HAL_GetTick>
 8022bb4:	4602      	mov	r2, r0
 8022bb6:	68fb      	ldr	r3, [r7, #12]
 8022bb8:	1ad3      	subs	r3, r2, r3
 8022bba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8022bbe:	4293      	cmp	r3, r2
 8022bc0:	d901      	bls.n	8022bc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8022bc2:	2303      	movs	r3, #3
 8022bc4:	e04f      	b.n	8022c66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8022bc6:	4b2b      	ldr	r3, [pc, #172]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022bc8:	689b      	ldr	r3, [r3, #8]
 8022bca:	f003 020c 	and.w	r2, r3, #12
 8022bce:	687b      	ldr	r3, [r7, #4]
 8022bd0:	685b      	ldr	r3, [r3, #4]
 8022bd2:	009b      	lsls	r3, r3, #2
 8022bd4:	429a      	cmp	r2, r3
 8022bd6:	d1eb      	bne.n	8022bb0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8022bd8:	4b25      	ldr	r3, [pc, #148]	@ (8022c70 <HAL_RCC_ClockConfig+0x1b8>)
 8022bda:	681b      	ldr	r3, [r3, #0]
 8022bdc:	f003 0307 	and.w	r3, r3, #7
 8022be0:	683a      	ldr	r2, [r7, #0]
 8022be2:	429a      	cmp	r2, r3
 8022be4:	d20c      	bcs.n	8022c00 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8022be6:	4b22      	ldr	r3, [pc, #136]	@ (8022c70 <HAL_RCC_ClockConfig+0x1b8>)
 8022be8:	683a      	ldr	r2, [r7, #0]
 8022bea:	b2d2      	uxtb	r2, r2
 8022bec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8022bee:	4b20      	ldr	r3, [pc, #128]	@ (8022c70 <HAL_RCC_ClockConfig+0x1b8>)
 8022bf0:	681b      	ldr	r3, [r3, #0]
 8022bf2:	f003 0307 	and.w	r3, r3, #7
 8022bf6:	683a      	ldr	r2, [r7, #0]
 8022bf8:	429a      	cmp	r2, r3
 8022bfa:	d001      	beq.n	8022c00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8022bfc:	2301      	movs	r3, #1
 8022bfe:	e032      	b.n	8022c66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8022c00:	687b      	ldr	r3, [r7, #4]
 8022c02:	681b      	ldr	r3, [r3, #0]
 8022c04:	f003 0304 	and.w	r3, r3, #4
 8022c08:	2b00      	cmp	r3, #0
 8022c0a:	d008      	beq.n	8022c1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8022c0c:	4b19      	ldr	r3, [pc, #100]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022c0e:	689b      	ldr	r3, [r3, #8]
 8022c10:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8022c14:	687b      	ldr	r3, [r7, #4]
 8022c16:	68db      	ldr	r3, [r3, #12]
 8022c18:	4916      	ldr	r1, [pc, #88]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022c1a:	4313      	orrs	r3, r2
 8022c1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8022c1e:	687b      	ldr	r3, [r7, #4]
 8022c20:	681b      	ldr	r3, [r3, #0]
 8022c22:	f003 0308 	and.w	r3, r3, #8
 8022c26:	2b00      	cmp	r3, #0
 8022c28:	d009      	beq.n	8022c3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8022c2a:	4b12      	ldr	r3, [pc, #72]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022c2c:	689b      	ldr	r3, [r3, #8]
 8022c2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8022c32:	687b      	ldr	r3, [r7, #4]
 8022c34:	691b      	ldr	r3, [r3, #16]
 8022c36:	00db      	lsls	r3, r3, #3
 8022c38:	490e      	ldr	r1, [pc, #56]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022c3a:	4313      	orrs	r3, r2
 8022c3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8022c3e:	f000 f821 	bl	8022c84 <HAL_RCC_GetSysClockFreq>
 8022c42:	4602      	mov	r2, r0
 8022c44:	4b0b      	ldr	r3, [pc, #44]	@ (8022c74 <HAL_RCC_ClockConfig+0x1bc>)
 8022c46:	689b      	ldr	r3, [r3, #8]
 8022c48:	091b      	lsrs	r3, r3, #4
 8022c4a:	f003 030f 	and.w	r3, r3, #15
 8022c4e:	490a      	ldr	r1, [pc, #40]	@ (8022c78 <HAL_RCC_ClockConfig+0x1c0>)
 8022c50:	5ccb      	ldrb	r3, [r1, r3]
 8022c52:	fa22 f303 	lsr.w	r3, r2, r3
 8022c56:	4a09      	ldr	r2, [pc, #36]	@ (8022c7c <HAL_RCC_ClockConfig+0x1c4>)
 8022c58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8022c5a:	4b09      	ldr	r3, [pc, #36]	@ (8022c80 <HAL_RCC_ClockConfig+0x1c8>)
 8022c5c:	681b      	ldr	r3, [r3, #0]
 8022c5e:	4618      	mov	r0, r3
 8022c60:	f7fe fdfa 	bl	8021858 <HAL_InitTick>

  return HAL_OK;
 8022c64:	2300      	movs	r3, #0
}
 8022c66:	4618      	mov	r0, r3
 8022c68:	3710      	adds	r7, #16
 8022c6a:	46bd      	mov	sp, r7
 8022c6c:	bd80      	pop	{r7, pc}
 8022c6e:	bf00      	nop
 8022c70:	40023c00 	.word	0x40023c00
 8022c74:	40023800 	.word	0x40023800
 8022c78:	08028cc0 	.word	0x08028cc0
 8022c7c:	20000000 	.word	0x20000000
 8022c80:	20000004 	.word	0x20000004

08022c84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8022c84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8022c88:	b094      	sub	sp, #80	@ 0x50
 8022c8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8022c8c:	2300      	movs	r3, #0
 8022c8e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8022c90:	2300      	movs	r3, #0
 8022c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8022c94:	2300      	movs	r3, #0
 8022c96:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8022c98:	2300      	movs	r3, #0
 8022c9a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8022c9c:	4b79      	ldr	r3, [pc, #484]	@ (8022e84 <HAL_RCC_GetSysClockFreq+0x200>)
 8022c9e:	689b      	ldr	r3, [r3, #8]
 8022ca0:	f003 030c 	and.w	r3, r3, #12
 8022ca4:	2b08      	cmp	r3, #8
 8022ca6:	d00d      	beq.n	8022cc4 <HAL_RCC_GetSysClockFreq+0x40>
 8022ca8:	2b08      	cmp	r3, #8
 8022caa:	f200 80e1 	bhi.w	8022e70 <HAL_RCC_GetSysClockFreq+0x1ec>
 8022cae:	2b00      	cmp	r3, #0
 8022cb0:	d002      	beq.n	8022cb8 <HAL_RCC_GetSysClockFreq+0x34>
 8022cb2:	2b04      	cmp	r3, #4
 8022cb4:	d003      	beq.n	8022cbe <HAL_RCC_GetSysClockFreq+0x3a>
 8022cb6:	e0db      	b.n	8022e70 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8022cb8:	4b73      	ldr	r3, [pc, #460]	@ (8022e88 <HAL_RCC_GetSysClockFreq+0x204>)
 8022cba:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8022cbc:	e0db      	b.n	8022e76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8022cbe:	4b73      	ldr	r3, [pc, #460]	@ (8022e8c <HAL_RCC_GetSysClockFreq+0x208>)
 8022cc0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8022cc2:	e0d8      	b.n	8022e76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8022cc4:	4b6f      	ldr	r3, [pc, #444]	@ (8022e84 <HAL_RCC_GetSysClockFreq+0x200>)
 8022cc6:	685b      	ldr	r3, [r3, #4]
 8022cc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8022ccc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8022cce:	4b6d      	ldr	r3, [pc, #436]	@ (8022e84 <HAL_RCC_GetSysClockFreq+0x200>)
 8022cd0:	685b      	ldr	r3, [r3, #4]
 8022cd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8022cd6:	2b00      	cmp	r3, #0
 8022cd8:	d063      	beq.n	8022da2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8022cda:	4b6a      	ldr	r3, [pc, #424]	@ (8022e84 <HAL_RCC_GetSysClockFreq+0x200>)
 8022cdc:	685b      	ldr	r3, [r3, #4]
 8022cde:	099b      	lsrs	r3, r3, #6
 8022ce0:	2200      	movs	r2, #0
 8022ce2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8022ce4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8022ce6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8022ce8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8022cec:	633b      	str	r3, [r7, #48]	@ 0x30
 8022cee:	2300      	movs	r3, #0
 8022cf0:	637b      	str	r3, [r7, #52]	@ 0x34
 8022cf2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8022cf6:	4622      	mov	r2, r4
 8022cf8:	462b      	mov	r3, r5
 8022cfa:	f04f 0000 	mov.w	r0, #0
 8022cfe:	f04f 0100 	mov.w	r1, #0
 8022d02:	0159      	lsls	r1, r3, #5
 8022d04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8022d08:	0150      	lsls	r0, r2, #5
 8022d0a:	4602      	mov	r2, r0
 8022d0c:	460b      	mov	r3, r1
 8022d0e:	4621      	mov	r1, r4
 8022d10:	1a51      	subs	r1, r2, r1
 8022d12:	6139      	str	r1, [r7, #16]
 8022d14:	4629      	mov	r1, r5
 8022d16:	eb63 0301 	sbc.w	r3, r3, r1
 8022d1a:	617b      	str	r3, [r7, #20]
 8022d1c:	f04f 0200 	mov.w	r2, #0
 8022d20:	f04f 0300 	mov.w	r3, #0
 8022d24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8022d28:	4659      	mov	r1, fp
 8022d2a:	018b      	lsls	r3, r1, #6
 8022d2c:	4651      	mov	r1, sl
 8022d2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8022d32:	4651      	mov	r1, sl
 8022d34:	018a      	lsls	r2, r1, #6
 8022d36:	4651      	mov	r1, sl
 8022d38:	ebb2 0801 	subs.w	r8, r2, r1
 8022d3c:	4659      	mov	r1, fp
 8022d3e:	eb63 0901 	sbc.w	r9, r3, r1
 8022d42:	f04f 0200 	mov.w	r2, #0
 8022d46:	f04f 0300 	mov.w	r3, #0
 8022d4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8022d4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8022d52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8022d56:	4690      	mov	r8, r2
 8022d58:	4699      	mov	r9, r3
 8022d5a:	4623      	mov	r3, r4
 8022d5c:	eb18 0303 	adds.w	r3, r8, r3
 8022d60:	60bb      	str	r3, [r7, #8]
 8022d62:	462b      	mov	r3, r5
 8022d64:	eb49 0303 	adc.w	r3, r9, r3
 8022d68:	60fb      	str	r3, [r7, #12]
 8022d6a:	f04f 0200 	mov.w	r2, #0
 8022d6e:	f04f 0300 	mov.w	r3, #0
 8022d72:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8022d76:	4629      	mov	r1, r5
 8022d78:	024b      	lsls	r3, r1, #9
 8022d7a:	4621      	mov	r1, r4
 8022d7c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8022d80:	4621      	mov	r1, r4
 8022d82:	024a      	lsls	r2, r1, #9
 8022d84:	4610      	mov	r0, r2
 8022d86:	4619      	mov	r1, r3
 8022d88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8022d8a:	2200      	movs	r2, #0
 8022d8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8022d8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8022d90:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8022d94:	f7fd ff78 	bl	8020c88 <__aeabi_uldivmod>
 8022d98:	4602      	mov	r2, r0
 8022d9a:	460b      	mov	r3, r1
 8022d9c:	4613      	mov	r3, r2
 8022d9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8022da0:	e058      	b.n	8022e54 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8022da2:	4b38      	ldr	r3, [pc, #224]	@ (8022e84 <HAL_RCC_GetSysClockFreq+0x200>)
 8022da4:	685b      	ldr	r3, [r3, #4]
 8022da6:	099b      	lsrs	r3, r3, #6
 8022da8:	2200      	movs	r2, #0
 8022daa:	4618      	mov	r0, r3
 8022dac:	4611      	mov	r1, r2
 8022dae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8022db2:	623b      	str	r3, [r7, #32]
 8022db4:	2300      	movs	r3, #0
 8022db6:	627b      	str	r3, [r7, #36]	@ 0x24
 8022db8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8022dbc:	4642      	mov	r2, r8
 8022dbe:	464b      	mov	r3, r9
 8022dc0:	f04f 0000 	mov.w	r0, #0
 8022dc4:	f04f 0100 	mov.w	r1, #0
 8022dc8:	0159      	lsls	r1, r3, #5
 8022dca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8022dce:	0150      	lsls	r0, r2, #5
 8022dd0:	4602      	mov	r2, r0
 8022dd2:	460b      	mov	r3, r1
 8022dd4:	4641      	mov	r1, r8
 8022dd6:	ebb2 0a01 	subs.w	sl, r2, r1
 8022dda:	4649      	mov	r1, r9
 8022ddc:	eb63 0b01 	sbc.w	fp, r3, r1
 8022de0:	f04f 0200 	mov.w	r2, #0
 8022de4:	f04f 0300 	mov.w	r3, #0
 8022de8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8022dec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8022df0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8022df4:	ebb2 040a 	subs.w	r4, r2, sl
 8022df8:	eb63 050b 	sbc.w	r5, r3, fp
 8022dfc:	f04f 0200 	mov.w	r2, #0
 8022e00:	f04f 0300 	mov.w	r3, #0
 8022e04:	00eb      	lsls	r3, r5, #3
 8022e06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8022e0a:	00e2      	lsls	r2, r4, #3
 8022e0c:	4614      	mov	r4, r2
 8022e0e:	461d      	mov	r5, r3
 8022e10:	4643      	mov	r3, r8
 8022e12:	18e3      	adds	r3, r4, r3
 8022e14:	603b      	str	r3, [r7, #0]
 8022e16:	464b      	mov	r3, r9
 8022e18:	eb45 0303 	adc.w	r3, r5, r3
 8022e1c:	607b      	str	r3, [r7, #4]
 8022e1e:	f04f 0200 	mov.w	r2, #0
 8022e22:	f04f 0300 	mov.w	r3, #0
 8022e26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8022e2a:	4629      	mov	r1, r5
 8022e2c:	028b      	lsls	r3, r1, #10
 8022e2e:	4621      	mov	r1, r4
 8022e30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8022e34:	4621      	mov	r1, r4
 8022e36:	028a      	lsls	r2, r1, #10
 8022e38:	4610      	mov	r0, r2
 8022e3a:	4619      	mov	r1, r3
 8022e3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8022e3e:	2200      	movs	r2, #0
 8022e40:	61bb      	str	r3, [r7, #24]
 8022e42:	61fa      	str	r2, [r7, #28]
 8022e44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8022e48:	f7fd ff1e 	bl	8020c88 <__aeabi_uldivmod>
 8022e4c:	4602      	mov	r2, r0
 8022e4e:	460b      	mov	r3, r1
 8022e50:	4613      	mov	r3, r2
 8022e52:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8022e54:	4b0b      	ldr	r3, [pc, #44]	@ (8022e84 <HAL_RCC_GetSysClockFreq+0x200>)
 8022e56:	685b      	ldr	r3, [r3, #4]
 8022e58:	0c1b      	lsrs	r3, r3, #16
 8022e5a:	f003 0303 	and.w	r3, r3, #3
 8022e5e:	3301      	adds	r3, #1
 8022e60:	005b      	lsls	r3, r3, #1
 8022e62:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8022e64:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8022e66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8022e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8022e6c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8022e6e:	e002      	b.n	8022e76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8022e70:	4b05      	ldr	r3, [pc, #20]	@ (8022e88 <HAL_RCC_GetSysClockFreq+0x204>)
 8022e72:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8022e74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8022e76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8022e78:	4618      	mov	r0, r3
 8022e7a:	3750      	adds	r7, #80	@ 0x50
 8022e7c:	46bd      	mov	sp, r7
 8022e7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8022e82:	bf00      	nop
 8022e84:	40023800 	.word	0x40023800
 8022e88:	00f42400 	.word	0x00f42400
 8022e8c:	007a1200 	.word	0x007a1200

08022e90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8022e90:	b480      	push	{r7}
 8022e92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8022e94:	4b03      	ldr	r3, [pc, #12]	@ (8022ea4 <HAL_RCC_GetHCLKFreq+0x14>)
 8022e96:	681b      	ldr	r3, [r3, #0]
}
 8022e98:	4618      	mov	r0, r3
 8022e9a:	46bd      	mov	sp, r7
 8022e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022ea0:	4770      	bx	lr
 8022ea2:	bf00      	nop
 8022ea4:	20000000 	.word	0x20000000

08022ea8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8022ea8:	b580      	push	{r7, lr}
 8022eaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8022eac:	f7ff fff0 	bl	8022e90 <HAL_RCC_GetHCLKFreq>
 8022eb0:	4602      	mov	r2, r0
 8022eb2:	4b05      	ldr	r3, [pc, #20]	@ (8022ec8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8022eb4:	689b      	ldr	r3, [r3, #8]
 8022eb6:	0a9b      	lsrs	r3, r3, #10
 8022eb8:	f003 0307 	and.w	r3, r3, #7
 8022ebc:	4903      	ldr	r1, [pc, #12]	@ (8022ecc <HAL_RCC_GetPCLK1Freq+0x24>)
 8022ebe:	5ccb      	ldrb	r3, [r1, r3]
 8022ec0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8022ec4:	4618      	mov	r0, r3
 8022ec6:	bd80      	pop	{r7, pc}
 8022ec8:	40023800 	.word	0x40023800
 8022ecc:	08028cd0 	.word	0x08028cd0

08022ed0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8022ed0:	b580      	push	{r7, lr}
 8022ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8022ed4:	f7ff ffdc 	bl	8022e90 <HAL_RCC_GetHCLKFreq>
 8022ed8:	4602      	mov	r2, r0
 8022eda:	4b05      	ldr	r3, [pc, #20]	@ (8022ef0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8022edc:	689b      	ldr	r3, [r3, #8]
 8022ede:	0b5b      	lsrs	r3, r3, #13
 8022ee0:	f003 0307 	and.w	r3, r3, #7
 8022ee4:	4903      	ldr	r1, [pc, #12]	@ (8022ef4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8022ee6:	5ccb      	ldrb	r3, [r1, r3]
 8022ee8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8022eec:	4618      	mov	r0, r3
 8022eee:	bd80      	pop	{r7, pc}
 8022ef0:	40023800 	.word	0x40023800
 8022ef4:	08028cd0 	.word	0x08028cd0

08022ef8 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8022ef8:	b580      	push	{r7, lr}
 8022efa:	b082      	sub	sp, #8
 8022efc:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8022efe:	f7fe fcef 	bl	80218e0 <HAL_GetTick>
 8022f02:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8022f04:	4b5d      	ldr	r3, [pc, #372]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8022f06:	681b      	ldr	r3, [r3, #0]
 8022f08:	4a5c      	ldr	r2, [pc, #368]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8022f0a:	f043 0301 	orr.w	r3, r3, #1
 8022f0e:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8022f10:	e008      	b.n	8022f24 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8022f12:	f7fe fce5 	bl	80218e0 <HAL_GetTick>
 8022f16:	4602      	mov	r2, r0
 8022f18:	687b      	ldr	r3, [r7, #4]
 8022f1a:	1ad3      	subs	r3, r2, r3
 8022f1c:	2b02      	cmp	r3, #2
 8022f1e:	d901      	bls.n	8022f24 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8022f20:	2303      	movs	r3, #3
 8022f22:	e0a7      	b.n	8023074 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8022f24:	4b55      	ldr	r3, [pc, #340]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8022f26:	681b      	ldr	r3, [r3, #0]
 8022f28:	f003 0302 	and.w	r3, r3, #2
 8022f2c:	2b00      	cmp	r3, #0
 8022f2e:	d0f0      	beq.n	8022f12 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8022f30:	4b52      	ldr	r3, [pc, #328]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8022f32:	681b      	ldr	r3, [r3, #0]
 8022f34:	4a51      	ldr	r2, [pc, #324]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8022f36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8022f3a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8022f3c:	f7fe fcd0 	bl	80218e0 <HAL_GetTick>
 8022f40:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8022f42:	4b4e      	ldr	r3, [pc, #312]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8022f44:	2200      	movs	r2, #0
 8022f46:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8022f48:	e00a      	b.n	8022f60 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8022f4a:	f7fe fcc9 	bl	80218e0 <HAL_GetTick>
 8022f4e:	4602      	mov	r2, r0
 8022f50:	687b      	ldr	r3, [r7, #4]
 8022f52:	1ad3      	subs	r3, r2, r3
 8022f54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8022f58:	4293      	cmp	r3, r2
 8022f5a:	d901      	bls.n	8022f60 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8022f5c:	2303      	movs	r3, #3
 8022f5e:	e089      	b.n	8023074 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8022f60:	4b46      	ldr	r3, [pc, #280]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8022f62:	689b      	ldr	r3, [r3, #8]
 8022f64:	f003 030c 	and.w	r3, r3, #12
 8022f68:	2b00      	cmp	r3, #0
 8022f6a:	d1ee      	bne.n	8022f4a <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8022f6c:	f7fe fcb8 	bl	80218e0 <HAL_GetTick>
 8022f70:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8022f72:	4b42      	ldr	r3, [pc, #264]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8022f74:	681b      	ldr	r3, [r3, #0]
 8022f76:	4a41      	ldr	r2, [pc, #260]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8022f78:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 8022f7c:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8022f7e:	e008      	b.n	8022f92 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8022f80:	f7fe fcae 	bl	80218e0 <HAL_GetTick>
 8022f84:	4602      	mov	r2, r0
 8022f86:	687b      	ldr	r3, [r7, #4]
 8022f88:	1ad3      	subs	r3, r2, r3
 8022f8a:	2b64      	cmp	r3, #100	@ 0x64
 8022f8c:	d901      	bls.n	8022f92 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 8022f8e:	2303      	movs	r3, #3
 8022f90:	e070      	b.n	8023074 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8022f92:	4b3a      	ldr	r3, [pc, #232]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8022f94:	681b      	ldr	r3, [r3, #0]
 8022f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8022f9a:	2b00      	cmp	r3, #0
 8022f9c:	d1f0      	bne.n	8022f80 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8022f9e:	f7fe fc9f 	bl	80218e0 <HAL_GetTick>
 8022fa2:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8022fa4:	4b35      	ldr	r3, [pc, #212]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8022fa6:	681b      	ldr	r3, [r3, #0]
 8022fa8:	4a34      	ldr	r2, [pc, #208]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8022faa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8022fae:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8022fb0:	e008      	b.n	8022fc4 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8022fb2:	f7fe fc95 	bl	80218e0 <HAL_GetTick>
 8022fb6:	4602      	mov	r2, r0
 8022fb8:	687b      	ldr	r3, [r7, #4]
 8022fba:	1ad3      	subs	r3, r2, r3
 8022fbc:	2b02      	cmp	r3, #2
 8022fbe:	d901      	bls.n	8022fc4 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8022fc0:	2303      	movs	r3, #3
 8022fc2:	e057      	b.n	8023074 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8022fc4:	4b2d      	ldr	r3, [pc, #180]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8022fc6:	681b      	ldr	r3, [r3, #0]
 8022fc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8022fcc:	2b00      	cmp	r3, #0
 8022fce:	d1f0      	bne.n	8022fb2 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8022fd0:	f7fe fc86 	bl	80218e0 <HAL_GetTick>
 8022fd4:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8022fd6:	4b29      	ldr	r3, [pc, #164]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8022fd8:	681b      	ldr	r3, [r3, #0]
 8022fda:	4a28      	ldr	r2, [pc, #160]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8022fdc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8022fe0:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8022fe2:	e008      	b.n	8022ff6 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8022fe4:	f7fe fc7c 	bl	80218e0 <HAL_GetTick>
 8022fe8:	4602      	mov	r2, r0
 8022fea:	687b      	ldr	r3, [r7, #4]
 8022fec:	1ad3      	subs	r3, r2, r3
 8022fee:	2b02      	cmp	r3, #2
 8022ff0:	d901      	bls.n	8022ff6 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8022ff2:	2303      	movs	r3, #3
 8022ff4:	e03e      	b.n	8023074 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8022ff6:	4b21      	ldr	r3, [pc, #132]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8022ff8:	681b      	ldr	r3, [r3, #0]
 8022ffa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8022ffe:	2b00      	cmp	r3, #0
 8023000:	d1f0      	bne.n	8022fe4 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 8023002:	4b1e      	ldr	r3, [pc, #120]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8023004:	4a1e      	ldr	r2, [pc, #120]	@ (8023080 <HAL_RCC_DeInit+0x188>)
 8023006:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8023008:	4b1c      	ldr	r3, [pc, #112]	@ (802307c <HAL_RCC_DeInit+0x184>)
 802300a:	4a1e      	ldr	r2, [pc, #120]	@ (8023084 <HAL_RCC_DeInit+0x18c>)
 802300c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 8023010:	4b1a      	ldr	r3, [pc, #104]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8023012:	68db      	ldr	r3, [r3, #12]
 8023014:	4a19      	ldr	r2, [pc, #100]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8023016:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 802301a:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 802301c:	4b17      	ldr	r3, [pc, #92]	@ (802307c <HAL_RCC_DeInit+0x184>)
 802301e:	68db      	ldr	r3, [r3, #12]
 8023020:	4a16      	ldr	r2, [pc, #88]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8023022:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8023026:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
 8023028:	4b14      	ldr	r3, [pc, #80]	@ (802307c <HAL_RCC_DeInit+0x184>)
 802302a:	68db      	ldr	r3, [r3, #12]
 802302c:	4a13      	ldr	r2, [pc, #76]	@ (802307c <HAL_RCC_DeInit+0x184>)
 802302e:	f443 031f 	orr.w	r3, r3, #10420224	@ 0x9f0000
 8023032:	60d3      	str	r3, [r2, #12]
          RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8023034:	4b11      	ldr	r3, [pc, #68]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8023036:	68db      	ldr	r3, [r3, #12]
 8023038:	4a10      	ldr	r2, [pc, #64]	@ (802307c <HAL_RCC_DeInit+0x184>)
 802303a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 802303e:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8023040:	4b0e      	ldr	r3, [pc, #56]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8023042:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8023044:	4a0d      	ldr	r2, [pc, #52]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8023046:	f023 0301 	bic.w	r3, r3, #1
 802304a:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 802304c:	4b0b      	ldr	r3, [pc, #44]	@ (802307c <HAL_RCC_DeInit+0x184>)
 802304e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8023050:	4a0a      	ldr	r2, [pc, #40]	@ (802307c <HAL_RCC_DeInit+0x184>)
 8023052:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8023056:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8023058:	4b0b      	ldr	r3, [pc, #44]	@ (8023088 <HAL_RCC_DeInit+0x190>)
 802305a:	4a0c      	ldr	r2, [pc, #48]	@ (802308c <HAL_RCC_DeInit+0x194>)
 802305c:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 802305e:	4b0c      	ldr	r3, [pc, #48]	@ (8023090 <HAL_RCC_DeInit+0x198>)
 8023060:	681b      	ldr	r3, [r3, #0]
 8023062:	4618      	mov	r0, r3
 8023064:	f7fe fbf8 	bl	8021858 <HAL_InitTick>
 8023068:	4603      	mov	r3, r0
 802306a:	2b00      	cmp	r3, #0
 802306c:	d001      	beq.n	8023072 <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 802306e:	2301      	movs	r3, #1
 8023070:	e000      	b.n	8023074 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 8023072:	2300      	movs	r3, #0
  }
}
 8023074:	4618      	mov	r0, r3
 8023076:	3708      	adds	r7, #8
 8023078:	46bd      	mov	sp, r7
 802307a:	bd80      	pop	{r7, pc}
 802307c:	40023800 	.word	0x40023800
 8023080:	04003010 	.word	0x04003010
 8023084:	20003000 	.word	0x20003000
 8023088:	20000000 	.word	0x20000000
 802308c:	00f42400 	.word	0x00f42400
 8023090:	20000004 	.word	0x20000004

08023094 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8023094:	b580      	push	{r7, lr}
 8023096:	b082      	sub	sp, #8
 8023098:	af00      	add	r7, sp, #0
 802309a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 802309c:	687b      	ldr	r3, [r7, #4]
 802309e:	2b00      	cmp	r3, #0
 80230a0:	d101      	bne.n	80230a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80230a2:	2301      	movs	r3, #1
 80230a4:	e042      	b.n	802312c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80230a6:	687b      	ldr	r3, [r7, #4]
 80230a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80230ac:	b2db      	uxtb	r3, r3
 80230ae:	2b00      	cmp	r3, #0
 80230b0:	d106      	bne.n	80230c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80230b2:	687b      	ldr	r3, [r7, #4]
 80230b4:	2200      	movs	r2, #0
 80230b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80230ba:	6878      	ldr	r0, [r7, #4]
 80230bc:	f7fe fa96 	bl	80215ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80230c0:	687b      	ldr	r3, [r7, #4]
 80230c2:	2224      	movs	r2, #36	@ 0x24
 80230c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80230c8:	687b      	ldr	r3, [r7, #4]
 80230ca:	681b      	ldr	r3, [r3, #0]
 80230cc:	68da      	ldr	r2, [r3, #12]
 80230ce:	687b      	ldr	r3, [r7, #4]
 80230d0:	681b      	ldr	r3, [r3, #0]
 80230d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80230d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80230d8:	6878      	ldr	r0, [r7, #4]
 80230da:	f000 fd7f 	bl	8023bdc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80230de:	687b      	ldr	r3, [r7, #4]
 80230e0:	681b      	ldr	r3, [r3, #0]
 80230e2:	691a      	ldr	r2, [r3, #16]
 80230e4:	687b      	ldr	r3, [r7, #4]
 80230e6:	681b      	ldr	r3, [r3, #0]
 80230e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80230ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80230ee:	687b      	ldr	r3, [r7, #4]
 80230f0:	681b      	ldr	r3, [r3, #0]
 80230f2:	695a      	ldr	r2, [r3, #20]
 80230f4:	687b      	ldr	r3, [r7, #4]
 80230f6:	681b      	ldr	r3, [r3, #0]
 80230f8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80230fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80230fe:	687b      	ldr	r3, [r7, #4]
 8023100:	681b      	ldr	r3, [r3, #0]
 8023102:	68da      	ldr	r2, [r3, #12]
 8023104:	687b      	ldr	r3, [r7, #4]
 8023106:	681b      	ldr	r3, [r3, #0]
 8023108:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 802310c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 802310e:	687b      	ldr	r3, [r7, #4]
 8023110:	2200      	movs	r2, #0
 8023112:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8023114:	687b      	ldr	r3, [r7, #4]
 8023116:	2220      	movs	r2, #32
 8023118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 802311c:	687b      	ldr	r3, [r7, #4]
 802311e:	2220      	movs	r2, #32
 8023120:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8023124:	687b      	ldr	r3, [r7, #4]
 8023126:	2200      	movs	r2, #0
 8023128:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 802312a:	2300      	movs	r3, #0
}
 802312c:	4618      	mov	r0, r3
 802312e:	3708      	adds	r7, #8
 8023130:	46bd      	mov	sp, r7
 8023132:	bd80      	pop	{r7, pc}

08023134 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8023134:	b580      	push	{r7, lr}
 8023136:	b08a      	sub	sp, #40	@ 0x28
 8023138:	af02      	add	r7, sp, #8
 802313a:	60f8      	str	r0, [r7, #12]
 802313c:	60b9      	str	r1, [r7, #8]
 802313e:	603b      	str	r3, [r7, #0]
 8023140:	4613      	mov	r3, r2
 8023142:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8023144:	2300      	movs	r3, #0
 8023146:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8023148:	68fb      	ldr	r3, [r7, #12]
 802314a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 802314e:	b2db      	uxtb	r3, r3
 8023150:	2b20      	cmp	r3, #32
 8023152:	d175      	bne.n	8023240 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8023154:	68bb      	ldr	r3, [r7, #8]
 8023156:	2b00      	cmp	r3, #0
 8023158:	d002      	beq.n	8023160 <HAL_UART_Transmit+0x2c>
 802315a:	88fb      	ldrh	r3, [r7, #6]
 802315c:	2b00      	cmp	r3, #0
 802315e:	d101      	bne.n	8023164 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8023160:	2301      	movs	r3, #1
 8023162:	e06e      	b.n	8023242 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8023164:	68fb      	ldr	r3, [r7, #12]
 8023166:	2200      	movs	r2, #0
 8023168:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 802316a:	68fb      	ldr	r3, [r7, #12]
 802316c:	2221      	movs	r2, #33	@ 0x21
 802316e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8023172:	f7fe fbb5 	bl	80218e0 <HAL_GetTick>
 8023176:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8023178:	68fb      	ldr	r3, [r7, #12]
 802317a:	88fa      	ldrh	r2, [r7, #6]
 802317c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 802317e:	68fb      	ldr	r3, [r7, #12]
 8023180:	88fa      	ldrh	r2, [r7, #6]
 8023182:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8023184:	68fb      	ldr	r3, [r7, #12]
 8023186:	689b      	ldr	r3, [r3, #8]
 8023188:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 802318c:	d108      	bne.n	80231a0 <HAL_UART_Transmit+0x6c>
 802318e:	68fb      	ldr	r3, [r7, #12]
 8023190:	691b      	ldr	r3, [r3, #16]
 8023192:	2b00      	cmp	r3, #0
 8023194:	d104      	bne.n	80231a0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8023196:	2300      	movs	r3, #0
 8023198:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 802319a:	68bb      	ldr	r3, [r7, #8]
 802319c:	61bb      	str	r3, [r7, #24]
 802319e:	e003      	b.n	80231a8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80231a0:	68bb      	ldr	r3, [r7, #8]
 80231a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80231a4:	2300      	movs	r3, #0
 80231a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80231a8:	e02e      	b.n	8023208 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80231aa:	683b      	ldr	r3, [r7, #0]
 80231ac:	9300      	str	r3, [sp, #0]
 80231ae:	697b      	ldr	r3, [r7, #20]
 80231b0:	2200      	movs	r2, #0
 80231b2:	2180      	movs	r1, #128	@ 0x80
 80231b4:	68f8      	ldr	r0, [r7, #12]
 80231b6:	f000 fb1d 	bl	80237f4 <UART_WaitOnFlagUntilTimeout>
 80231ba:	4603      	mov	r3, r0
 80231bc:	2b00      	cmp	r3, #0
 80231be:	d005      	beq.n	80231cc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80231c0:	68fb      	ldr	r3, [r7, #12]
 80231c2:	2220      	movs	r2, #32
 80231c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80231c8:	2303      	movs	r3, #3
 80231ca:	e03a      	b.n	8023242 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80231cc:	69fb      	ldr	r3, [r7, #28]
 80231ce:	2b00      	cmp	r3, #0
 80231d0:	d10b      	bne.n	80231ea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80231d2:	69bb      	ldr	r3, [r7, #24]
 80231d4:	881b      	ldrh	r3, [r3, #0]
 80231d6:	461a      	mov	r2, r3
 80231d8:	68fb      	ldr	r3, [r7, #12]
 80231da:	681b      	ldr	r3, [r3, #0]
 80231dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80231e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80231e2:	69bb      	ldr	r3, [r7, #24]
 80231e4:	3302      	adds	r3, #2
 80231e6:	61bb      	str	r3, [r7, #24]
 80231e8:	e007      	b.n	80231fa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80231ea:	69fb      	ldr	r3, [r7, #28]
 80231ec:	781a      	ldrb	r2, [r3, #0]
 80231ee:	68fb      	ldr	r3, [r7, #12]
 80231f0:	681b      	ldr	r3, [r3, #0]
 80231f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80231f4:	69fb      	ldr	r3, [r7, #28]
 80231f6:	3301      	adds	r3, #1
 80231f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80231fa:	68fb      	ldr	r3, [r7, #12]
 80231fc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80231fe:	b29b      	uxth	r3, r3
 8023200:	3b01      	subs	r3, #1
 8023202:	b29a      	uxth	r2, r3
 8023204:	68fb      	ldr	r3, [r7, #12]
 8023206:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8023208:	68fb      	ldr	r3, [r7, #12]
 802320a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 802320c:	b29b      	uxth	r3, r3
 802320e:	2b00      	cmp	r3, #0
 8023210:	d1cb      	bne.n	80231aa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8023212:	683b      	ldr	r3, [r7, #0]
 8023214:	9300      	str	r3, [sp, #0]
 8023216:	697b      	ldr	r3, [r7, #20]
 8023218:	2200      	movs	r2, #0
 802321a:	2140      	movs	r1, #64	@ 0x40
 802321c:	68f8      	ldr	r0, [r7, #12]
 802321e:	f000 fae9 	bl	80237f4 <UART_WaitOnFlagUntilTimeout>
 8023222:	4603      	mov	r3, r0
 8023224:	2b00      	cmp	r3, #0
 8023226:	d005      	beq.n	8023234 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8023228:	68fb      	ldr	r3, [r7, #12]
 802322a:	2220      	movs	r2, #32
 802322c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8023230:	2303      	movs	r3, #3
 8023232:	e006      	b.n	8023242 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8023234:	68fb      	ldr	r3, [r7, #12]
 8023236:	2220      	movs	r2, #32
 8023238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 802323c:	2300      	movs	r3, #0
 802323e:	e000      	b.n	8023242 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8023240:	2302      	movs	r3, #2
  }
}
 8023242:	4618      	mov	r0, r3
 8023244:	3720      	adds	r7, #32
 8023246:	46bd      	mov	sp, r7
 8023248:	bd80      	pop	{r7, pc}
	...

0802324c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 802324c:	b580      	push	{r7, lr}
 802324e:	b0ba      	sub	sp, #232	@ 0xe8
 8023250:	af00      	add	r7, sp, #0
 8023252:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8023254:	687b      	ldr	r3, [r7, #4]
 8023256:	681b      	ldr	r3, [r3, #0]
 8023258:	681b      	ldr	r3, [r3, #0]
 802325a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 802325e:	687b      	ldr	r3, [r7, #4]
 8023260:	681b      	ldr	r3, [r3, #0]
 8023262:	68db      	ldr	r3, [r3, #12]
 8023264:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8023268:	687b      	ldr	r3, [r7, #4]
 802326a:	681b      	ldr	r3, [r3, #0]
 802326c:	695b      	ldr	r3, [r3, #20]
 802326e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8023272:	2300      	movs	r3, #0
 8023274:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8023278:	2300      	movs	r3, #0
 802327a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 802327e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8023282:	f003 030f 	and.w	r3, r3, #15
 8023286:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 802328a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 802328e:	2b00      	cmp	r3, #0
 8023290:	d10f      	bne.n	80232b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8023292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8023296:	f003 0320 	and.w	r3, r3, #32
 802329a:	2b00      	cmp	r3, #0
 802329c:	d009      	beq.n	80232b2 <HAL_UART_IRQHandler+0x66>
 802329e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80232a2:	f003 0320 	and.w	r3, r3, #32
 80232a6:	2b00      	cmp	r3, #0
 80232a8:	d003      	beq.n	80232b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80232aa:	6878      	ldr	r0, [r7, #4]
 80232ac:	f000 fbd7 	bl	8023a5e <UART_Receive_IT>
      return;
 80232b0:	e273      	b.n	802379a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80232b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80232b6:	2b00      	cmp	r3, #0
 80232b8:	f000 80de 	beq.w	8023478 <HAL_UART_IRQHandler+0x22c>
 80232bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80232c0:	f003 0301 	and.w	r3, r3, #1
 80232c4:	2b00      	cmp	r3, #0
 80232c6:	d106      	bne.n	80232d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80232c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80232cc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80232d0:	2b00      	cmp	r3, #0
 80232d2:	f000 80d1 	beq.w	8023478 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80232d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80232da:	f003 0301 	and.w	r3, r3, #1
 80232de:	2b00      	cmp	r3, #0
 80232e0:	d00b      	beq.n	80232fa <HAL_UART_IRQHandler+0xae>
 80232e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80232e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80232ea:	2b00      	cmp	r3, #0
 80232ec:	d005      	beq.n	80232fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80232ee:	687b      	ldr	r3, [r7, #4]
 80232f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80232f2:	f043 0201 	orr.w	r2, r3, #1
 80232f6:	687b      	ldr	r3, [r7, #4]
 80232f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80232fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80232fe:	f003 0304 	and.w	r3, r3, #4
 8023302:	2b00      	cmp	r3, #0
 8023304:	d00b      	beq.n	802331e <HAL_UART_IRQHandler+0xd2>
 8023306:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 802330a:	f003 0301 	and.w	r3, r3, #1
 802330e:	2b00      	cmp	r3, #0
 8023310:	d005      	beq.n	802331e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8023312:	687b      	ldr	r3, [r7, #4]
 8023314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8023316:	f043 0202 	orr.w	r2, r3, #2
 802331a:	687b      	ldr	r3, [r7, #4]
 802331c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 802331e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8023322:	f003 0302 	and.w	r3, r3, #2
 8023326:	2b00      	cmp	r3, #0
 8023328:	d00b      	beq.n	8023342 <HAL_UART_IRQHandler+0xf6>
 802332a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 802332e:	f003 0301 	and.w	r3, r3, #1
 8023332:	2b00      	cmp	r3, #0
 8023334:	d005      	beq.n	8023342 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8023336:	687b      	ldr	r3, [r7, #4]
 8023338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802333a:	f043 0204 	orr.w	r2, r3, #4
 802333e:	687b      	ldr	r3, [r7, #4]
 8023340:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8023342:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8023346:	f003 0308 	and.w	r3, r3, #8
 802334a:	2b00      	cmp	r3, #0
 802334c:	d011      	beq.n	8023372 <HAL_UART_IRQHandler+0x126>
 802334e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8023352:	f003 0320 	and.w	r3, r3, #32
 8023356:	2b00      	cmp	r3, #0
 8023358:	d105      	bne.n	8023366 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 802335a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 802335e:	f003 0301 	and.w	r3, r3, #1
 8023362:	2b00      	cmp	r3, #0
 8023364:	d005      	beq.n	8023372 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8023366:	687b      	ldr	r3, [r7, #4]
 8023368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 802336a:	f043 0208 	orr.w	r2, r3, #8
 802336e:	687b      	ldr	r3, [r7, #4]
 8023370:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8023372:	687b      	ldr	r3, [r7, #4]
 8023374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8023376:	2b00      	cmp	r3, #0
 8023378:	f000 820a 	beq.w	8023790 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 802337c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8023380:	f003 0320 	and.w	r3, r3, #32
 8023384:	2b00      	cmp	r3, #0
 8023386:	d008      	beq.n	802339a <HAL_UART_IRQHandler+0x14e>
 8023388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 802338c:	f003 0320 	and.w	r3, r3, #32
 8023390:	2b00      	cmp	r3, #0
 8023392:	d002      	beq.n	802339a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8023394:	6878      	ldr	r0, [r7, #4]
 8023396:	f000 fb62 	bl	8023a5e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 802339a:	687b      	ldr	r3, [r7, #4]
 802339c:	681b      	ldr	r3, [r3, #0]
 802339e:	695b      	ldr	r3, [r3, #20]
 80233a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80233a4:	2b40      	cmp	r3, #64	@ 0x40
 80233a6:	bf0c      	ite	eq
 80233a8:	2301      	moveq	r3, #1
 80233aa:	2300      	movne	r3, #0
 80233ac:	b2db      	uxtb	r3, r3
 80233ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80233b2:	687b      	ldr	r3, [r7, #4]
 80233b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80233b6:	f003 0308 	and.w	r3, r3, #8
 80233ba:	2b00      	cmp	r3, #0
 80233bc:	d103      	bne.n	80233c6 <HAL_UART_IRQHandler+0x17a>
 80233be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80233c2:	2b00      	cmp	r3, #0
 80233c4:	d04f      	beq.n	8023466 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80233c6:	6878      	ldr	r0, [r7, #4]
 80233c8:	f000 fa6d 	bl	80238a6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80233cc:	687b      	ldr	r3, [r7, #4]
 80233ce:	681b      	ldr	r3, [r3, #0]
 80233d0:	695b      	ldr	r3, [r3, #20]
 80233d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80233d6:	2b40      	cmp	r3, #64	@ 0x40
 80233d8:	d141      	bne.n	802345e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80233da:	687b      	ldr	r3, [r7, #4]
 80233dc:	681b      	ldr	r3, [r3, #0]
 80233de:	3314      	adds	r3, #20
 80233e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80233e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80233e8:	e853 3f00 	ldrex	r3, [r3]
 80233ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80233f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80233f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80233f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80233fc:	687b      	ldr	r3, [r7, #4]
 80233fe:	681b      	ldr	r3, [r3, #0]
 8023400:	3314      	adds	r3, #20
 8023402:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8023406:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 802340a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802340e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8023412:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8023416:	e841 2300 	strex	r3, r2, [r1]
 802341a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 802341e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8023422:	2b00      	cmp	r3, #0
 8023424:	d1d9      	bne.n	80233da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8023426:	687b      	ldr	r3, [r7, #4]
 8023428:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802342a:	2b00      	cmp	r3, #0
 802342c:	d013      	beq.n	8023456 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 802342e:	687b      	ldr	r3, [r7, #4]
 8023430:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8023432:	4a8a      	ldr	r2, [pc, #552]	@ (802365c <HAL_UART_IRQHandler+0x410>)
 8023434:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8023436:	687b      	ldr	r3, [r7, #4]
 8023438:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802343a:	4618      	mov	r0, r3
 802343c:	f7fe fcb0 	bl	8021da0 <HAL_DMA_Abort_IT>
 8023440:	4603      	mov	r3, r0
 8023442:	2b00      	cmp	r3, #0
 8023444:	d016      	beq.n	8023474 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8023446:	687b      	ldr	r3, [r7, #4]
 8023448:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802344a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 802344c:	687a      	ldr	r2, [r7, #4]
 802344e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8023450:	4610      	mov	r0, r2
 8023452:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8023454:	e00e      	b.n	8023474 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8023456:	6878      	ldr	r0, [r7, #4]
 8023458:	f000 f9b6 	bl	80237c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 802345c:	e00a      	b.n	8023474 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 802345e:	6878      	ldr	r0, [r7, #4]
 8023460:	f000 f9b2 	bl	80237c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8023464:	e006      	b.n	8023474 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8023466:	6878      	ldr	r0, [r7, #4]
 8023468:	f000 f9ae 	bl	80237c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 802346c:	687b      	ldr	r3, [r7, #4]
 802346e:	2200      	movs	r2, #0
 8023470:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8023472:	e18d      	b.n	8023790 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8023474:	bf00      	nop
    return;
 8023476:	e18b      	b.n	8023790 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8023478:	687b      	ldr	r3, [r7, #4]
 802347a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802347c:	2b01      	cmp	r3, #1
 802347e:	f040 8167 	bne.w	8023750 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8023482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8023486:	f003 0310 	and.w	r3, r3, #16
 802348a:	2b00      	cmp	r3, #0
 802348c:	f000 8160 	beq.w	8023750 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8023490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8023494:	f003 0310 	and.w	r3, r3, #16
 8023498:	2b00      	cmp	r3, #0
 802349a:	f000 8159 	beq.w	8023750 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 802349e:	2300      	movs	r3, #0
 80234a0:	60bb      	str	r3, [r7, #8]
 80234a2:	687b      	ldr	r3, [r7, #4]
 80234a4:	681b      	ldr	r3, [r3, #0]
 80234a6:	681b      	ldr	r3, [r3, #0]
 80234a8:	60bb      	str	r3, [r7, #8]
 80234aa:	687b      	ldr	r3, [r7, #4]
 80234ac:	681b      	ldr	r3, [r3, #0]
 80234ae:	685b      	ldr	r3, [r3, #4]
 80234b0:	60bb      	str	r3, [r7, #8]
 80234b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80234b4:	687b      	ldr	r3, [r7, #4]
 80234b6:	681b      	ldr	r3, [r3, #0]
 80234b8:	695b      	ldr	r3, [r3, #20]
 80234ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80234be:	2b40      	cmp	r3, #64	@ 0x40
 80234c0:	f040 80ce 	bne.w	8023660 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80234c4:	687b      	ldr	r3, [r7, #4]
 80234c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80234c8:	681b      	ldr	r3, [r3, #0]
 80234ca:	685b      	ldr	r3, [r3, #4]
 80234cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80234d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80234d4:	2b00      	cmp	r3, #0
 80234d6:	f000 80a9 	beq.w	802362c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80234da:	687b      	ldr	r3, [r7, #4]
 80234dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80234de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80234e2:	429a      	cmp	r2, r3
 80234e4:	f080 80a2 	bcs.w	802362c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80234e8:	687b      	ldr	r3, [r7, #4]
 80234ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80234ee:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80234f0:	687b      	ldr	r3, [r7, #4]
 80234f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80234f4:	69db      	ldr	r3, [r3, #28]
 80234f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80234fa:	f000 8088 	beq.w	802360e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80234fe:	687b      	ldr	r3, [r7, #4]
 8023500:	681b      	ldr	r3, [r3, #0]
 8023502:	330c      	adds	r3, #12
 8023504:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8023508:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 802350c:	e853 3f00 	ldrex	r3, [r3]
 8023510:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8023514:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8023518:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 802351c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8023520:	687b      	ldr	r3, [r7, #4]
 8023522:	681b      	ldr	r3, [r3, #0]
 8023524:	330c      	adds	r3, #12
 8023526:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 802352a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 802352e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8023532:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8023536:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 802353a:	e841 2300 	strex	r3, r2, [r1]
 802353e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8023542:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8023546:	2b00      	cmp	r3, #0
 8023548:	d1d9      	bne.n	80234fe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 802354a:	687b      	ldr	r3, [r7, #4]
 802354c:	681b      	ldr	r3, [r3, #0]
 802354e:	3314      	adds	r3, #20
 8023550:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8023552:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8023554:	e853 3f00 	ldrex	r3, [r3]
 8023558:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 802355a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 802355c:	f023 0301 	bic.w	r3, r3, #1
 8023560:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8023564:	687b      	ldr	r3, [r7, #4]
 8023566:	681b      	ldr	r3, [r3, #0]
 8023568:	3314      	adds	r3, #20
 802356a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 802356e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8023572:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8023574:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8023576:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 802357a:	e841 2300 	strex	r3, r2, [r1]
 802357e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8023580:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8023582:	2b00      	cmp	r3, #0
 8023584:	d1e1      	bne.n	802354a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8023586:	687b      	ldr	r3, [r7, #4]
 8023588:	681b      	ldr	r3, [r3, #0]
 802358a:	3314      	adds	r3, #20
 802358c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802358e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8023590:	e853 3f00 	ldrex	r3, [r3]
 8023594:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8023596:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8023598:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 802359c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80235a0:	687b      	ldr	r3, [r7, #4]
 80235a2:	681b      	ldr	r3, [r3, #0]
 80235a4:	3314      	adds	r3, #20
 80235a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80235aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80235ac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80235ae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80235b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80235b2:	e841 2300 	strex	r3, r2, [r1]
 80235b6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80235b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80235ba:	2b00      	cmp	r3, #0
 80235bc:	d1e3      	bne.n	8023586 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80235be:	687b      	ldr	r3, [r7, #4]
 80235c0:	2220      	movs	r2, #32
 80235c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80235c6:	687b      	ldr	r3, [r7, #4]
 80235c8:	2200      	movs	r2, #0
 80235ca:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80235cc:	687b      	ldr	r3, [r7, #4]
 80235ce:	681b      	ldr	r3, [r3, #0]
 80235d0:	330c      	adds	r3, #12
 80235d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80235d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80235d6:	e853 3f00 	ldrex	r3, [r3]
 80235da:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80235dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80235de:	f023 0310 	bic.w	r3, r3, #16
 80235e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80235e6:	687b      	ldr	r3, [r7, #4]
 80235e8:	681b      	ldr	r3, [r3, #0]
 80235ea:	330c      	adds	r3, #12
 80235ec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80235f0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80235f2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80235f4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80235f6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80235f8:	e841 2300 	strex	r3, r2, [r1]
 80235fc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80235fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8023600:	2b00      	cmp	r3, #0
 8023602:	d1e3      	bne.n	80235cc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8023604:	687b      	ldr	r3, [r7, #4]
 8023606:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8023608:	4618      	mov	r0, r3
 802360a:	f7fe fb59 	bl	8021cc0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 802360e:	687b      	ldr	r3, [r7, #4]
 8023610:	2202      	movs	r2, #2
 8023612:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8023614:	687b      	ldr	r3, [r7, #4]
 8023616:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8023618:	687b      	ldr	r3, [r7, #4]
 802361a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 802361c:	b29b      	uxth	r3, r3
 802361e:	1ad3      	subs	r3, r2, r3
 8023620:	b29b      	uxth	r3, r3
 8023622:	4619      	mov	r1, r3
 8023624:	6878      	ldr	r0, [r7, #4]
 8023626:	f000 f8d9 	bl	80237dc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 802362a:	e0b3      	b.n	8023794 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 802362c:	687b      	ldr	r3, [r7, #4]
 802362e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8023630:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8023634:	429a      	cmp	r2, r3
 8023636:	f040 80ad 	bne.w	8023794 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 802363a:	687b      	ldr	r3, [r7, #4]
 802363c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 802363e:	69db      	ldr	r3, [r3, #28]
 8023640:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8023644:	f040 80a6 	bne.w	8023794 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8023648:	687b      	ldr	r3, [r7, #4]
 802364a:	2202      	movs	r2, #2
 802364c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 802364e:	687b      	ldr	r3, [r7, #4]
 8023650:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8023652:	4619      	mov	r1, r3
 8023654:	6878      	ldr	r0, [r7, #4]
 8023656:	f000 f8c1 	bl	80237dc <HAL_UARTEx_RxEventCallback>
      return;
 802365a:	e09b      	b.n	8023794 <HAL_UART_IRQHandler+0x548>
 802365c:	0802396d 	.word	0x0802396d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8023660:	687b      	ldr	r3, [r7, #4]
 8023662:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8023664:	687b      	ldr	r3, [r7, #4]
 8023666:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8023668:	b29b      	uxth	r3, r3
 802366a:	1ad3      	subs	r3, r2, r3
 802366c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8023670:	687b      	ldr	r3, [r7, #4]
 8023672:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8023674:	b29b      	uxth	r3, r3
 8023676:	2b00      	cmp	r3, #0
 8023678:	f000 808e 	beq.w	8023798 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 802367c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8023680:	2b00      	cmp	r3, #0
 8023682:	f000 8089 	beq.w	8023798 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8023686:	687b      	ldr	r3, [r7, #4]
 8023688:	681b      	ldr	r3, [r3, #0]
 802368a:	330c      	adds	r3, #12
 802368c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802368e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8023690:	e853 3f00 	ldrex	r3, [r3]
 8023694:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8023696:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8023698:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 802369c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80236a0:	687b      	ldr	r3, [r7, #4]
 80236a2:	681b      	ldr	r3, [r3, #0]
 80236a4:	330c      	adds	r3, #12
 80236a6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80236aa:	647a      	str	r2, [r7, #68]	@ 0x44
 80236ac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80236ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80236b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80236b2:	e841 2300 	strex	r3, r2, [r1]
 80236b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80236b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80236ba:	2b00      	cmp	r3, #0
 80236bc:	d1e3      	bne.n	8023686 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80236be:	687b      	ldr	r3, [r7, #4]
 80236c0:	681b      	ldr	r3, [r3, #0]
 80236c2:	3314      	adds	r3, #20
 80236c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80236c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80236c8:	e853 3f00 	ldrex	r3, [r3]
 80236cc:	623b      	str	r3, [r7, #32]
   return(result);
 80236ce:	6a3b      	ldr	r3, [r7, #32]
 80236d0:	f023 0301 	bic.w	r3, r3, #1
 80236d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80236d8:	687b      	ldr	r3, [r7, #4]
 80236da:	681b      	ldr	r3, [r3, #0]
 80236dc:	3314      	adds	r3, #20
 80236de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80236e2:	633a      	str	r2, [r7, #48]	@ 0x30
 80236e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80236e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80236e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80236ea:	e841 2300 	strex	r3, r2, [r1]
 80236ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80236f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80236f2:	2b00      	cmp	r3, #0
 80236f4:	d1e3      	bne.n	80236be <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80236f6:	687b      	ldr	r3, [r7, #4]
 80236f8:	2220      	movs	r2, #32
 80236fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80236fe:	687b      	ldr	r3, [r7, #4]
 8023700:	2200      	movs	r2, #0
 8023702:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8023704:	687b      	ldr	r3, [r7, #4]
 8023706:	681b      	ldr	r3, [r3, #0]
 8023708:	330c      	adds	r3, #12
 802370a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 802370c:	693b      	ldr	r3, [r7, #16]
 802370e:	e853 3f00 	ldrex	r3, [r3]
 8023712:	60fb      	str	r3, [r7, #12]
   return(result);
 8023714:	68fb      	ldr	r3, [r7, #12]
 8023716:	f023 0310 	bic.w	r3, r3, #16
 802371a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 802371e:	687b      	ldr	r3, [r7, #4]
 8023720:	681b      	ldr	r3, [r3, #0]
 8023722:	330c      	adds	r3, #12
 8023724:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8023728:	61fa      	str	r2, [r7, #28]
 802372a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 802372c:	69b9      	ldr	r1, [r7, #24]
 802372e:	69fa      	ldr	r2, [r7, #28]
 8023730:	e841 2300 	strex	r3, r2, [r1]
 8023734:	617b      	str	r3, [r7, #20]
   return(result);
 8023736:	697b      	ldr	r3, [r7, #20]
 8023738:	2b00      	cmp	r3, #0
 802373a:	d1e3      	bne.n	8023704 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 802373c:	687b      	ldr	r3, [r7, #4]
 802373e:	2202      	movs	r2, #2
 8023740:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8023742:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8023746:	4619      	mov	r1, r3
 8023748:	6878      	ldr	r0, [r7, #4]
 802374a:	f000 f847 	bl	80237dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 802374e:	e023      	b.n	8023798 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8023750:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8023754:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8023758:	2b00      	cmp	r3, #0
 802375a:	d009      	beq.n	8023770 <HAL_UART_IRQHandler+0x524>
 802375c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8023760:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8023764:	2b00      	cmp	r3, #0
 8023766:	d003      	beq.n	8023770 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8023768:	6878      	ldr	r0, [r7, #4]
 802376a:	f000 f910 	bl	802398e <UART_Transmit_IT>
    return;
 802376e:	e014      	b.n	802379a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8023770:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8023774:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8023778:	2b00      	cmp	r3, #0
 802377a:	d00e      	beq.n	802379a <HAL_UART_IRQHandler+0x54e>
 802377c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8023780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8023784:	2b00      	cmp	r3, #0
 8023786:	d008      	beq.n	802379a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8023788:	6878      	ldr	r0, [r7, #4]
 802378a:	f000 f950 	bl	8023a2e <UART_EndTransmit_IT>
    return;
 802378e:	e004      	b.n	802379a <HAL_UART_IRQHandler+0x54e>
    return;
 8023790:	bf00      	nop
 8023792:	e002      	b.n	802379a <HAL_UART_IRQHandler+0x54e>
      return;
 8023794:	bf00      	nop
 8023796:	e000      	b.n	802379a <HAL_UART_IRQHandler+0x54e>
      return;
 8023798:	bf00      	nop
  }
}
 802379a:	37e8      	adds	r7, #232	@ 0xe8
 802379c:	46bd      	mov	sp, r7
 802379e:	bd80      	pop	{r7, pc}

080237a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80237a0:	b480      	push	{r7}
 80237a2:	b083      	sub	sp, #12
 80237a4:	af00      	add	r7, sp, #0
 80237a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80237a8:	bf00      	nop
 80237aa:	370c      	adds	r7, #12
 80237ac:	46bd      	mov	sp, r7
 80237ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80237b2:	4770      	bx	lr

080237b4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80237b4:	b480      	push	{r7}
 80237b6:	b083      	sub	sp, #12
 80237b8:	af00      	add	r7, sp, #0
 80237ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80237bc:	bf00      	nop
 80237be:	370c      	adds	r7, #12
 80237c0:	46bd      	mov	sp, r7
 80237c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80237c6:	4770      	bx	lr

080237c8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80237c8:	b480      	push	{r7}
 80237ca:	b083      	sub	sp, #12
 80237cc:	af00      	add	r7, sp, #0
 80237ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80237d0:	bf00      	nop
 80237d2:	370c      	adds	r7, #12
 80237d4:	46bd      	mov	sp, r7
 80237d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80237da:	4770      	bx	lr

080237dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80237dc:	b480      	push	{r7}
 80237de:	b083      	sub	sp, #12
 80237e0:	af00      	add	r7, sp, #0
 80237e2:	6078      	str	r0, [r7, #4]
 80237e4:	460b      	mov	r3, r1
 80237e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80237e8:	bf00      	nop
 80237ea:	370c      	adds	r7, #12
 80237ec:	46bd      	mov	sp, r7
 80237ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80237f2:	4770      	bx	lr

080237f4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80237f4:	b580      	push	{r7, lr}
 80237f6:	b086      	sub	sp, #24
 80237f8:	af00      	add	r7, sp, #0
 80237fa:	60f8      	str	r0, [r7, #12]
 80237fc:	60b9      	str	r1, [r7, #8]
 80237fe:	603b      	str	r3, [r7, #0]
 8023800:	4613      	mov	r3, r2
 8023802:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8023804:	e03b      	b.n	802387e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8023806:	6a3b      	ldr	r3, [r7, #32]
 8023808:	f1b3 3fff 	cmp.w	r3, #4294967295
 802380c:	d037      	beq.n	802387e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 802380e:	f7fe f867 	bl	80218e0 <HAL_GetTick>
 8023812:	4602      	mov	r2, r0
 8023814:	683b      	ldr	r3, [r7, #0]
 8023816:	1ad3      	subs	r3, r2, r3
 8023818:	6a3a      	ldr	r2, [r7, #32]
 802381a:	429a      	cmp	r2, r3
 802381c:	d302      	bcc.n	8023824 <UART_WaitOnFlagUntilTimeout+0x30>
 802381e:	6a3b      	ldr	r3, [r7, #32]
 8023820:	2b00      	cmp	r3, #0
 8023822:	d101      	bne.n	8023828 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8023824:	2303      	movs	r3, #3
 8023826:	e03a      	b.n	802389e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8023828:	68fb      	ldr	r3, [r7, #12]
 802382a:	681b      	ldr	r3, [r3, #0]
 802382c:	68db      	ldr	r3, [r3, #12]
 802382e:	f003 0304 	and.w	r3, r3, #4
 8023832:	2b00      	cmp	r3, #0
 8023834:	d023      	beq.n	802387e <UART_WaitOnFlagUntilTimeout+0x8a>
 8023836:	68bb      	ldr	r3, [r7, #8]
 8023838:	2b80      	cmp	r3, #128	@ 0x80
 802383a:	d020      	beq.n	802387e <UART_WaitOnFlagUntilTimeout+0x8a>
 802383c:	68bb      	ldr	r3, [r7, #8]
 802383e:	2b40      	cmp	r3, #64	@ 0x40
 8023840:	d01d      	beq.n	802387e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8023842:	68fb      	ldr	r3, [r7, #12]
 8023844:	681b      	ldr	r3, [r3, #0]
 8023846:	681b      	ldr	r3, [r3, #0]
 8023848:	f003 0308 	and.w	r3, r3, #8
 802384c:	2b08      	cmp	r3, #8
 802384e:	d116      	bne.n	802387e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8023850:	2300      	movs	r3, #0
 8023852:	617b      	str	r3, [r7, #20]
 8023854:	68fb      	ldr	r3, [r7, #12]
 8023856:	681b      	ldr	r3, [r3, #0]
 8023858:	681b      	ldr	r3, [r3, #0]
 802385a:	617b      	str	r3, [r7, #20]
 802385c:	68fb      	ldr	r3, [r7, #12]
 802385e:	681b      	ldr	r3, [r3, #0]
 8023860:	685b      	ldr	r3, [r3, #4]
 8023862:	617b      	str	r3, [r7, #20]
 8023864:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8023866:	68f8      	ldr	r0, [r7, #12]
 8023868:	f000 f81d 	bl	80238a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 802386c:	68fb      	ldr	r3, [r7, #12]
 802386e:	2208      	movs	r2, #8
 8023870:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8023872:	68fb      	ldr	r3, [r7, #12]
 8023874:	2200      	movs	r2, #0
 8023876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 802387a:	2301      	movs	r3, #1
 802387c:	e00f      	b.n	802389e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 802387e:	68fb      	ldr	r3, [r7, #12]
 8023880:	681b      	ldr	r3, [r3, #0]
 8023882:	681a      	ldr	r2, [r3, #0]
 8023884:	68bb      	ldr	r3, [r7, #8]
 8023886:	4013      	ands	r3, r2
 8023888:	68ba      	ldr	r2, [r7, #8]
 802388a:	429a      	cmp	r2, r3
 802388c:	bf0c      	ite	eq
 802388e:	2301      	moveq	r3, #1
 8023890:	2300      	movne	r3, #0
 8023892:	b2db      	uxtb	r3, r3
 8023894:	461a      	mov	r2, r3
 8023896:	79fb      	ldrb	r3, [r7, #7]
 8023898:	429a      	cmp	r2, r3
 802389a:	d0b4      	beq.n	8023806 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 802389c:	2300      	movs	r3, #0
}
 802389e:	4618      	mov	r0, r3
 80238a0:	3718      	adds	r7, #24
 80238a2:	46bd      	mov	sp, r7
 80238a4:	bd80      	pop	{r7, pc}

080238a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80238a6:	b480      	push	{r7}
 80238a8:	b095      	sub	sp, #84	@ 0x54
 80238aa:	af00      	add	r7, sp, #0
 80238ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80238ae:	687b      	ldr	r3, [r7, #4]
 80238b0:	681b      	ldr	r3, [r3, #0]
 80238b2:	330c      	adds	r3, #12
 80238b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80238b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80238b8:	e853 3f00 	ldrex	r3, [r3]
 80238bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80238be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80238c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80238c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80238c6:	687b      	ldr	r3, [r7, #4]
 80238c8:	681b      	ldr	r3, [r3, #0]
 80238ca:	330c      	adds	r3, #12
 80238cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80238ce:	643a      	str	r2, [r7, #64]	@ 0x40
 80238d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80238d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80238d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80238d6:	e841 2300 	strex	r3, r2, [r1]
 80238da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80238dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80238de:	2b00      	cmp	r3, #0
 80238e0:	d1e5      	bne.n	80238ae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80238e2:	687b      	ldr	r3, [r7, #4]
 80238e4:	681b      	ldr	r3, [r3, #0]
 80238e6:	3314      	adds	r3, #20
 80238e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80238ea:	6a3b      	ldr	r3, [r7, #32]
 80238ec:	e853 3f00 	ldrex	r3, [r3]
 80238f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80238f2:	69fb      	ldr	r3, [r7, #28]
 80238f4:	f023 0301 	bic.w	r3, r3, #1
 80238f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80238fa:	687b      	ldr	r3, [r7, #4]
 80238fc:	681b      	ldr	r3, [r3, #0]
 80238fe:	3314      	adds	r3, #20
 8023900:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8023902:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8023904:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8023906:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8023908:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 802390a:	e841 2300 	strex	r3, r2, [r1]
 802390e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8023910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8023912:	2b00      	cmp	r3, #0
 8023914:	d1e5      	bne.n	80238e2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8023916:	687b      	ldr	r3, [r7, #4]
 8023918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 802391a:	2b01      	cmp	r3, #1
 802391c:	d119      	bne.n	8023952 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 802391e:	687b      	ldr	r3, [r7, #4]
 8023920:	681b      	ldr	r3, [r3, #0]
 8023922:	330c      	adds	r3, #12
 8023924:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8023926:	68fb      	ldr	r3, [r7, #12]
 8023928:	e853 3f00 	ldrex	r3, [r3]
 802392c:	60bb      	str	r3, [r7, #8]
   return(result);
 802392e:	68bb      	ldr	r3, [r7, #8]
 8023930:	f023 0310 	bic.w	r3, r3, #16
 8023934:	647b      	str	r3, [r7, #68]	@ 0x44
 8023936:	687b      	ldr	r3, [r7, #4]
 8023938:	681b      	ldr	r3, [r3, #0]
 802393a:	330c      	adds	r3, #12
 802393c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 802393e:	61ba      	str	r2, [r7, #24]
 8023940:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8023942:	6979      	ldr	r1, [r7, #20]
 8023944:	69ba      	ldr	r2, [r7, #24]
 8023946:	e841 2300 	strex	r3, r2, [r1]
 802394a:	613b      	str	r3, [r7, #16]
   return(result);
 802394c:	693b      	ldr	r3, [r7, #16]
 802394e:	2b00      	cmp	r3, #0
 8023950:	d1e5      	bne.n	802391e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8023952:	687b      	ldr	r3, [r7, #4]
 8023954:	2220      	movs	r2, #32
 8023956:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 802395a:	687b      	ldr	r3, [r7, #4]
 802395c:	2200      	movs	r2, #0
 802395e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8023960:	bf00      	nop
 8023962:	3754      	adds	r7, #84	@ 0x54
 8023964:	46bd      	mov	sp, r7
 8023966:	f85d 7b04 	ldr.w	r7, [sp], #4
 802396a:	4770      	bx	lr

0802396c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 802396c:	b580      	push	{r7, lr}
 802396e:	b084      	sub	sp, #16
 8023970:	af00      	add	r7, sp, #0
 8023972:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8023974:	687b      	ldr	r3, [r7, #4]
 8023976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8023978:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 802397a:	68fb      	ldr	r3, [r7, #12]
 802397c:	2200      	movs	r2, #0
 802397e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8023980:	68f8      	ldr	r0, [r7, #12]
 8023982:	f7ff ff21 	bl	80237c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8023986:	bf00      	nop
 8023988:	3710      	adds	r7, #16
 802398a:	46bd      	mov	sp, r7
 802398c:	bd80      	pop	{r7, pc}

0802398e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 802398e:	b480      	push	{r7}
 8023990:	b085      	sub	sp, #20
 8023992:	af00      	add	r7, sp, #0
 8023994:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8023996:	687b      	ldr	r3, [r7, #4]
 8023998:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 802399c:	b2db      	uxtb	r3, r3
 802399e:	2b21      	cmp	r3, #33	@ 0x21
 80239a0:	d13e      	bne.n	8023a20 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80239a2:	687b      	ldr	r3, [r7, #4]
 80239a4:	689b      	ldr	r3, [r3, #8]
 80239a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80239aa:	d114      	bne.n	80239d6 <UART_Transmit_IT+0x48>
 80239ac:	687b      	ldr	r3, [r7, #4]
 80239ae:	691b      	ldr	r3, [r3, #16]
 80239b0:	2b00      	cmp	r3, #0
 80239b2:	d110      	bne.n	80239d6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80239b4:	687b      	ldr	r3, [r7, #4]
 80239b6:	6a1b      	ldr	r3, [r3, #32]
 80239b8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80239ba:	68fb      	ldr	r3, [r7, #12]
 80239bc:	881b      	ldrh	r3, [r3, #0]
 80239be:	461a      	mov	r2, r3
 80239c0:	687b      	ldr	r3, [r7, #4]
 80239c2:	681b      	ldr	r3, [r3, #0]
 80239c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80239c8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80239ca:	687b      	ldr	r3, [r7, #4]
 80239cc:	6a1b      	ldr	r3, [r3, #32]
 80239ce:	1c9a      	adds	r2, r3, #2
 80239d0:	687b      	ldr	r3, [r7, #4]
 80239d2:	621a      	str	r2, [r3, #32]
 80239d4:	e008      	b.n	80239e8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80239d6:	687b      	ldr	r3, [r7, #4]
 80239d8:	6a1b      	ldr	r3, [r3, #32]
 80239da:	1c59      	adds	r1, r3, #1
 80239dc:	687a      	ldr	r2, [r7, #4]
 80239de:	6211      	str	r1, [r2, #32]
 80239e0:	781a      	ldrb	r2, [r3, #0]
 80239e2:	687b      	ldr	r3, [r7, #4]
 80239e4:	681b      	ldr	r3, [r3, #0]
 80239e6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80239e8:	687b      	ldr	r3, [r7, #4]
 80239ea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80239ec:	b29b      	uxth	r3, r3
 80239ee:	3b01      	subs	r3, #1
 80239f0:	b29b      	uxth	r3, r3
 80239f2:	687a      	ldr	r2, [r7, #4]
 80239f4:	4619      	mov	r1, r3
 80239f6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80239f8:	2b00      	cmp	r3, #0
 80239fa:	d10f      	bne.n	8023a1c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80239fc:	687b      	ldr	r3, [r7, #4]
 80239fe:	681b      	ldr	r3, [r3, #0]
 8023a00:	68da      	ldr	r2, [r3, #12]
 8023a02:	687b      	ldr	r3, [r7, #4]
 8023a04:	681b      	ldr	r3, [r3, #0]
 8023a06:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8023a0a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8023a0c:	687b      	ldr	r3, [r7, #4]
 8023a0e:	681b      	ldr	r3, [r3, #0]
 8023a10:	68da      	ldr	r2, [r3, #12]
 8023a12:	687b      	ldr	r3, [r7, #4]
 8023a14:	681b      	ldr	r3, [r3, #0]
 8023a16:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8023a1a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8023a1c:	2300      	movs	r3, #0
 8023a1e:	e000      	b.n	8023a22 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8023a20:	2302      	movs	r3, #2
  }
}
 8023a22:	4618      	mov	r0, r3
 8023a24:	3714      	adds	r7, #20
 8023a26:	46bd      	mov	sp, r7
 8023a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8023a2c:	4770      	bx	lr

08023a2e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8023a2e:	b580      	push	{r7, lr}
 8023a30:	b082      	sub	sp, #8
 8023a32:	af00      	add	r7, sp, #0
 8023a34:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8023a36:	687b      	ldr	r3, [r7, #4]
 8023a38:	681b      	ldr	r3, [r3, #0]
 8023a3a:	68da      	ldr	r2, [r3, #12]
 8023a3c:	687b      	ldr	r3, [r7, #4]
 8023a3e:	681b      	ldr	r3, [r3, #0]
 8023a40:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8023a44:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8023a46:	687b      	ldr	r3, [r7, #4]
 8023a48:	2220      	movs	r2, #32
 8023a4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8023a4e:	6878      	ldr	r0, [r7, #4]
 8023a50:	f7ff fea6 	bl	80237a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8023a54:	2300      	movs	r3, #0
}
 8023a56:	4618      	mov	r0, r3
 8023a58:	3708      	adds	r7, #8
 8023a5a:	46bd      	mov	sp, r7
 8023a5c:	bd80      	pop	{r7, pc}

08023a5e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8023a5e:	b580      	push	{r7, lr}
 8023a60:	b08c      	sub	sp, #48	@ 0x30
 8023a62:	af00      	add	r7, sp, #0
 8023a64:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8023a66:	2300      	movs	r3, #0
 8023a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8023a6a:	2300      	movs	r3, #0
 8023a6c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8023a6e:	687b      	ldr	r3, [r7, #4]
 8023a70:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8023a74:	b2db      	uxtb	r3, r3
 8023a76:	2b22      	cmp	r3, #34	@ 0x22
 8023a78:	f040 80aa 	bne.w	8023bd0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8023a7c:	687b      	ldr	r3, [r7, #4]
 8023a7e:	689b      	ldr	r3, [r3, #8]
 8023a80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8023a84:	d115      	bne.n	8023ab2 <UART_Receive_IT+0x54>
 8023a86:	687b      	ldr	r3, [r7, #4]
 8023a88:	691b      	ldr	r3, [r3, #16]
 8023a8a:	2b00      	cmp	r3, #0
 8023a8c:	d111      	bne.n	8023ab2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8023a8e:	687b      	ldr	r3, [r7, #4]
 8023a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8023a92:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8023a94:	687b      	ldr	r3, [r7, #4]
 8023a96:	681b      	ldr	r3, [r3, #0]
 8023a98:	685b      	ldr	r3, [r3, #4]
 8023a9a:	b29b      	uxth	r3, r3
 8023a9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8023aa0:	b29a      	uxth	r2, r3
 8023aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8023aa4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8023aa6:	687b      	ldr	r3, [r7, #4]
 8023aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8023aaa:	1c9a      	adds	r2, r3, #2
 8023aac:	687b      	ldr	r3, [r7, #4]
 8023aae:	629a      	str	r2, [r3, #40]	@ 0x28
 8023ab0:	e024      	b.n	8023afc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8023ab2:	687b      	ldr	r3, [r7, #4]
 8023ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8023ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8023ab8:	687b      	ldr	r3, [r7, #4]
 8023aba:	689b      	ldr	r3, [r3, #8]
 8023abc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8023ac0:	d007      	beq.n	8023ad2 <UART_Receive_IT+0x74>
 8023ac2:	687b      	ldr	r3, [r7, #4]
 8023ac4:	689b      	ldr	r3, [r3, #8]
 8023ac6:	2b00      	cmp	r3, #0
 8023ac8:	d10a      	bne.n	8023ae0 <UART_Receive_IT+0x82>
 8023aca:	687b      	ldr	r3, [r7, #4]
 8023acc:	691b      	ldr	r3, [r3, #16]
 8023ace:	2b00      	cmp	r3, #0
 8023ad0:	d106      	bne.n	8023ae0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8023ad2:	687b      	ldr	r3, [r7, #4]
 8023ad4:	681b      	ldr	r3, [r3, #0]
 8023ad6:	685b      	ldr	r3, [r3, #4]
 8023ad8:	b2da      	uxtb	r2, r3
 8023ada:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8023adc:	701a      	strb	r2, [r3, #0]
 8023ade:	e008      	b.n	8023af2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8023ae0:	687b      	ldr	r3, [r7, #4]
 8023ae2:	681b      	ldr	r3, [r3, #0]
 8023ae4:	685b      	ldr	r3, [r3, #4]
 8023ae6:	b2db      	uxtb	r3, r3
 8023ae8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8023aec:	b2da      	uxtb	r2, r3
 8023aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8023af0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8023af2:	687b      	ldr	r3, [r7, #4]
 8023af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8023af6:	1c5a      	adds	r2, r3, #1
 8023af8:	687b      	ldr	r3, [r7, #4]
 8023afa:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8023afc:	687b      	ldr	r3, [r7, #4]
 8023afe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8023b00:	b29b      	uxth	r3, r3
 8023b02:	3b01      	subs	r3, #1
 8023b04:	b29b      	uxth	r3, r3
 8023b06:	687a      	ldr	r2, [r7, #4]
 8023b08:	4619      	mov	r1, r3
 8023b0a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8023b0c:	2b00      	cmp	r3, #0
 8023b0e:	d15d      	bne.n	8023bcc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8023b10:	687b      	ldr	r3, [r7, #4]
 8023b12:	681b      	ldr	r3, [r3, #0]
 8023b14:	68da      	ldr	r2, [r3, #12]
 8023b16:	687b      	ldr	r3, [r7, #4]
 8023b18:	681b      	ldr	r3, [r3, #0]
 8023b1a:	f022 0220 	bic.w	r2, r2, #32
 8023b1e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8023b20:	687b      	ldr	r3, [r7, #4]
 8023b22:	681b      	ldr	r3, [r3, #0]
 8023b24:	68da      	ldr	r2, [r3, #12]
 8023b26:	687b      	ldr	r3, [r7, #4]
 8023b28:	681b      	ldr	r3, [r3, #0]
 8023b2a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8023b2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8023b30:	687b      	ldr	r3, [r7, #4]
 8023b32:	681b      	ldr	r3, [r3, #0]
 8023b34:	695a      	ldr	r2, [r3, #20]
 8023b36:	687b      	ldr	r3, [r7, #4]
 8023b38:	681b      	ldr	r3, [r3, #0]
 8023b3a:	f022 0201 	bic.w	r2, r2, #1
 8023b3e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8023b40:	687b      	ldr	r3, [r7, #4]
 8023b42:	2220      	movs	r2, #32
 8023b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8023b48:	687b      	ldr	r3, [r7, #4]
 8023b4a:	2200      	movs	r2, #0
 8023b4c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8023b4e:	687b      	ldr	r3, [r7, #4]
 8023b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8023b52:	2b01      	cmp	r3, #1
 8023b54:	d135      	bne.n	8023bc2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8023b56:	687b      	ldr	r3, [r7, #4]
 8023b58:	2200      	movs	r2, #0
 8023b5a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8023b5c:	687b      	ldr	r3, [r7, #4]
 8023b5e:	681b      	ldr	r3, [r3, #0]
 8023b60:	330c      	adds	r3, #12
 8023b62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8023b64:	697b      	ldr	r3, [r7, #20]
 8023b66:	e853 3f00 	ldrex	r3, [r3]
 8023b6a:	613b      	str	r3, [r7, #16]
   return(result);
 8023b6c:	693b      	ldr	r3, [r7, #16]
 8023b6e:	f023 0310 	bic.w	r3, r3, #16
 8023b72:	627b      	str	r3, [r7, #36]	@ 0x24
 8023b74:	687b      	ldr	r3, [r7, #4]
 8023b76:	681b      	ldr	r3, [r3, #0]
 8023b78:	330c      	adds	r3, #12
 8023b7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8023b7c:	623a      	str	r2, [r7, #32]
 8023b7e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8023b80:	69f9      	ldr	r1, [r7, #28]
 8023b82:	6a3a      	ldr	r2, [r7, #32]
 8023b84:	e841 2300 	strex	r3, r2, [r1]
 8023b88:	61bb      	str	r3, [r7, #24]
   return(result);
 8023b8a:	69bb      	ldr	r3, [r7, #24]
 8023b8c:	2b00      	cmp	r3, #0
 8023b8e:	d1e5      	bne.n	8023b5c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8023b90:	687b      	ldr	r3, [r7, #4]
 8023b92:	681b      	ldr	r3, [r3, #0]
 8023b94:	681b      	ldr	r3, [r3, #0]
 8023b96:	f003 0310 	and.w	r3, r3, #16
 8023b9a:	2b10      	cmp	r3, #16
 8023b9c:	d10a      	bne.n	8023bb4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8023b9e:	2300      	movs	r3, #0
 8023ba0:	60fb      	str	r3, [r7, #12]
 8023ba2:	687b      	ldr	r3, [r7, #4]
 8023ba4:	681b      	ldr	r3, [r3, #0]
 8023ba6:	681b      	ldr	r3, [r3, #0]
 8023ba8:	60fb      	str	r3, [r7, #12]
 8023baa:	687b      	ldr	r3, [r7, #4]
 8023bac:	681b      	ldr	r3, [r3, #0]
 8023bae:	685b      	ldr	r3, [r3, #4]
 8023bb0:	60fb      	str	r3, [r7, #12]
 8023bb2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8023bb4:	687b      	ldr	r3, [r7, #4]
 8023bb6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8023bb8:	4619      	mov	r1, r3
 8023bba:	6878      	ldr	r0, [r7, #4]
 8023bbc:	f7ff fe0e 	bl	80237dc <HAL_UARTEx_RxEventCallback>
 8023bc0:	e002      	b.n	8023bc8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8023bc2:	6878      	ldr	r0, [r7, #4]
 8023bc4:	f7ff fdf6 	bl	80237b4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8023bc8:	2300      	movs	r3, #0
 8023bca:	e002      	b.n	8023bd2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8023bcc:	2300      	movs	r3, #0
 8023bce:	e000      	b.n	8023bd2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8023bd0:	2302      	movs	r3, #2
  }
}
 8023bd2:	4618      	mov	r0, r3
 8023bd4:	3730      	adds	r7, #48	@ 0x30
 8023bd6:	46bd      	mov	sp, r7
 8023bd8:	bd80      	pop	{r7, pc}
	...

08023bdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8023bdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8023be0:	b0c0      	sub	sp, #256	@ 0x100
 8023be2:	af00      	add	r7, sp, #0
 8023be4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8023be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023bec:	681b      	ldr	r3, [r3, #0]
 8023bee:	691b      	ldr	r3, [r3, #16]
 8023bf0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8023bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023bf8:	68d9      	ldr	r1, [r3, #12]
 8023bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023bfe:	681a      	ldr	r2, [r3, #0]
 8023c00:	ea40 0301 	orr.w	r3, r0, r1
 8023c04:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8023c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023c0a:	689a      	ldr	r2, [r3, #8]
 8023c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023c10:	691b      	ldr	r3, [r3, #16]
 8023c12:	431a      	orrs	r2, r3
 8023c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023c18:	695b      	ldr	r3, [r3, #20]
 8023c1a:	431a      	orrs	r2, r3
 8023c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023c20:	69db      	ldr	r3, [r3, #28]
 8023c22:	4313      	orrs	r3, r2
 8023c24:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8023c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023c2c:	681b      	ldr	r3, [r3, #0]
 8023c2e:	68db      	ldr	r3, [r3, #12]
 8023c30:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8023c34:	f021 010c 	bic.w	r1, r1, #12
 8023c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023c3c:	681a      	ldr	r2, [r3, #0]
 8023c3e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8023c42:	430b      	orrs	r3, r1
 8023c44:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8023c46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023c4a:	681b      	ldr	r3, [r3, #0]
 8023c4c:	695b      	ldr	r3, [r3, #20]
 8023c4e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8023c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023c56:	6999      	ldr	r1, [r3, #24]
 8023c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023c5c:	681a      	ldr	r2, [r3, #0]
 8023c5e:	ea40 0301 	orr.w	r3, r0, r1
 8023c62:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8023c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023c68:	681a      	ldr	r2, [r3, #0]
 8023c6a:	4b8f      	ldr	r3, [pc, #572]	@ (8023ea8 <UART_SetConfig+0x2cc>)
 8023c6c:	429a      	cmp	r2, r3
 8023c6e:	d005      	beq.n	8023c7c <UART_SetConfig+0xa0>
 8023c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023c74:	681a      	ldr	r2, [r3, #0]
 8023c76:	4b8d      	ldr	r3, [pc, #564]	@ (8023eac <UART_SetConfig+0x2d0>)
 8023c78:	429a      	cmp	r2, r3
 8023c7a:	d104      	bne.n	8023c86 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8023c7c:	f7ff f928 	bl	8022ed0 <HAL_RCC_GetPCLK2Freq>
 8023c80:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8023c84:	e003      	b.n	8023c8e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8023c86:	f7ff f90f 	bl	8022ea8 <HAL_RCC_GetPCLK1Freq>
 8023c8a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8023c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023c92:	69db      	ldr	r3, [r3, #28]
 8023c94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8023c98:	f040 810c 	bne.w	8023eb4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8023c9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8023ca0:	2200      	movs	r2, #0
 8023ca2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8023ca6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8023caa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8023cae:	4622      	mov	r2, r4
 8023cb0:	462b      	mov	r3, r5
 8023cb2:	1891      	adds	r1, r2, r2
 8023cb4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8023cb6:	415b      	adcs	r3, r3
 8023cb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8023cba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8023cbe:	4621      	mov	r1, r4
 8023cc0:	eb12 0801 	adds.w	r8, r2, r1
 8023cc4:	4629      	mov	r1, r5
 8023cc6:	eb43 0901 	adc.w	r9, r3, r1
 8023cca:	f04f 0200 	mov.w	r2, #0
 8023cce:	f04f 0300 	mov.w	r3, #0
 8023cd2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8023cd6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8023cda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8023cde:	4690      	mov	r8, r2
 8023ce0:	4699      	mov	r9, r3
 8023ce2:	4623      	mov	r3, r4
 8023ce4:	eb18 0303 	adds.w	r3, r8, r3
 8023ce8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8023cec:	462b      	mov	r3, r5
 8023cee:	eb49 0303 	adc.w	r3, r9, r3
 8023cf2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8023cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023cfa:	685b      	ldr	r3, [r3, #4]
 8023cfc:	2200      	movs	r2, #0
 8023cfe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8023d02:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8023d06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8023d0a:	460b      	mov	r3, r1
 8023d0c:	18db      	adds	r3, r3, r3
 8023d0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8023d10:	4613      	mov	r3, r2
 8023d12:	eb42 0303 	adc.w	r3, r2, r3
 8023d16:	657b      	str	r3, [r7, #84]	@ 0x54
 8023d18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8023d1c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8023d20:	f7fc ffb2 	bl	8020c88 <__aeabi_uldivmod>
 8023d24:	4602      	mov	r2, r0
 8023d26:	460b      	mov	r3, r1
 8023d28:	4b61      	ldr	r3, [pc, #388]	@ (8023eb0 <UART_SetConfig+0x2d4>)
 8023d2a:	fba3 2302 	umull	r2, r3, r3, r2
 8023d2e:	095b      	lsrs	r3, r3, #5
 8023d30:	011c      	lsls	r4, r3, #4
 8023d32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8023d36:	2200      	movs	r2, #0
 8023d38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8023d3c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8023d40:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8023d44:	4642      	mov	r2, r8
 8023d46:	464b      	mov	r3, r9
 8023d48:	1891      	adds	r1, r2, r2
 8023d4a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8023d4c:	415b      	adcs	r3, r3
 8023d4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8023d50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8023d54:	4641      	mov	r1, r8
 8023d56:	eb12 0a01 	adds.w	sl, r2, r1
 8023d5a:	4649      	mov	r1, r9
 8023d5c:	eb43 0b01 	adc.w	fp, r3, r1
 8023d60:	f04f 0200 	mov.w	r2, #0
 8023d64:	f04f 0300 	mov.w	r3, #0
 8023d68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8023d6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8023d70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8023d74:	4692      	mov	sl, r2
 8023d76:	469b      	mov	fp, r3
 8023d78:	4643      	mov	r3, r8
 8023d7a:	eb1a 0303 	adds.w	r3, sl, r3
 8023d7e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8023d82:	464b      	mov	r3, r9
 8023d84:	eb4b 0303 	adc.w	r3, fp, r3
 8023d88:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8023d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023d90:	685b      	ldr	r3, [r3, #4]
 8023d92:	2200      	movs	r2, #0
 8023d94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8023d98:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8023d9c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8023da0:	460b      	mov	r3, r1
 8023da2:	18db      	adds	r3, r3, r3
 8023da4:	643b      	str	r3, [r7, #64]	@ 0x40
 8023da6:	4613      	mov	r3, r2
 8023da8:	eb42 0303 	adc.w	r3, r2, r3
 8023dac:	647b      	str	r3, [r7, #68]	@ 0x44
 8023dae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8023db2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8023db6:	f7fc ff67 	bl	8020c88 <__aeabi_uldivmod>
 8023dba:	4602      	mov	r2, r0
 8023dbc:	460b      	mov	r3, r1
 8023dbe:	4611      	mov	r1, r2
 8023dc0:	4b3b      	ldr	r3, [pc, #236]	@ (8023eb0 <UART_SetConfig+0x2d4>)
 8023dc2:	fba3 2301 	umull	r2, r3, r3, r1
 8023dc6:	095b      	lsrs	r3, r3, #5
 8023dc8:	2264      	movs	r2, #100	@ 0x64
 8023dca:	fb02 f303 	mul.w	r3, r2, r3
 8023dce:	1acb      	subs	r3, r1, r3
 8023dd0:	00db      	lsls	r3, r3, #3
 8023dd2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8023dd6:	4b36      	ldr	r3, [pc, #216]	@ (8023eb0 <UART_SetConfig+0x2d4>)
 8023dd8:	fba3 2302 	umull	r2, r3, r3, r2
 8023ddc:	095b      	lsrs	r3, r3, #5
 8023dde:	005b      	lsls	r3, r3, #1
 8023de0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8023de4:	441c      	add	r4, r3
 8023de6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8023dea:	2200      	movs	r2, #0
 8023dec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8023df0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8023df4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8023df8:	4642      	mov	r2, r8
 8023dfa:	464b      	mov	r3, r9
 8023dfc:	1891      	adds	r1, r2, r2
 8023dfe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8023e00:	415b      	adcs	r3, r3
 8023e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8023e04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8023e08:	4641      	mov	r1, r8
 8023e0a:	1851      	adds	r1, r2, r1
 8023e0c:	6339      	str	r1, [r7, #48]	@ 0x30
 8023e0e:	4649      	mov	r1, r9
 8023e10:	414b      	adcs	r3, r1
 8023e12:	637b      	str	r3, [r7, #52]	@ 0x34
 8023e14:	f04f 0200 	mov.w	r2, #0
 8023e18:	f04f 0300 	mov.w	r3, #0
 8023e1c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8023e20:	4659      	mov	r1, fp
 8023e22:	00cb      	lsls	r3, r1, #3
 8023e24:	4651      	mov	r1, sl
 8023e26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8023e2a:	4651      	mov	r1, sl
 8023e2c:	00ca      	lsls	r2, r1, #3
 8023e2e:	4610      	mov	r0, r2
 8023e30:	4619      	mov	r1, r3
 8023e32:	4603      	mov	r3, r0
 8023e34:	4642      	mov	r2, r8
 8023e36:	189b      	adds	r3, r3, r2
 8023e38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8023e3c:	464b      	mov	r3, r9
 8023e3e:	460a      	mov	r2, r1
 8023e40:	eb42 0303 	adc.w	r3, r2, r3
 8023e44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8023e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023e4c:	685b      	ldr	r3, [r3, #4]
 8023e4e:	2200      	movs	r2, #0
 8023e50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8023e54:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8023e58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8023e5c:	460b      	mov	r3, r1
 8023e5e:	18db      	adds	r3, r3, r3
 8023e60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8023e62:	4613      	mov	r3, r2
 8023e64:	eb42 0303 	adc.w	r3, r2, r3
 8023e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8023e6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8023e6e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8023e72:	f7fc ff09 	bl	8020c88 <__aeabi_uldivmod>
 8023e76:	4602      	mov	r2, r0
 8023e78:	460b      	mov	r3, r1
 8023e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8023eb0 <UART_SetConfig+0x2d4>)
 8023e7c:	fba3 1302 	umull	r1, r3, r3, r2
 8023e80:	095b      	lsrs	r3, r3, #5
 8023e82:	2164      	movs	r1, #100	@ 0x64
 8023e84:	fb01 f303 	mul.w	r3, r1, r3
 8023e88:	1ad3      	subs	r3, r2, r3
 8023e8a:	00db      	lsls	r3, r3, #3
 8023e8c:	3332      	adds	r3, #50	@ 0x32
 8023e8e:	4a08      	ldr	r2, [pc, #32]	@ (8023eb0 <UART_SetConfig+0x2d4>)
 8023e90:	fba2 2303 	umull	r2, r3, r2, r3
 8023e94:	095b      	lsrs	r3, r3, #5
 8023e96:	f003 0207 	and.w	r2, r3, #7
 8023e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023e9e:	681b      	ldr	r3, [r3, #0]
 8023ea0:	4422      	add	r2, r4
 8023ea2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8023ea4:	e106      	b.n	80240b4 <UART_SetConfig+0x4d8>
 8023ea6:	bf00      	nop
 8023ea8:	40011000 	.word	0x40011000
 8023eac:	40011400 	.word	0x40011400
 8023eb0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8023eb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8023eb8:	2200      	movs	r2, #0
 8023eba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8023ebe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8023ec2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8023ec6:	4642      	mov	r2, r8
 8023ec8:	464b      	mov	r3, r9
 8023eca:	1891      	adds	r1, r2, r2
 8023ecc:	6239      	str	r1, [r7, #32]
 8023ece:	415b      	adcs	r3, r3
 8023ed0:	627b      	str	r3, [r7, #36]	@ 0x24
 8023ed2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8023ed6:	4641      	mov	r1, r8
 8023ed8:	1854      	adds	r4, r2, r1
 8023eda:	4649      	mov	r1, r9
 8023edc:	eb43 0501 	adc.w	r5, r3, r1
 8023ee0:	f04f 0200 	mov.w	r2, #0
 8023ee4:	f04f 0300 	mov.w	r3, #0
 8023ee8:	00eb      	lsls	r3, r5, #3
 8023eea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8023eee:	00e2      	lsls	r2, r4, #3
 8023ef0:	4614      	mov	r4, r2
 8023ef2:	461d      	mov	r5, r3
 8023ef4:	4643      	mov	r3, r8
 8023ef6:	18e3      	adds	r3, r4, r3
 8023ef8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8023efc:	464b      	mov	r3, r9
 8023efe:	eb45 0303 	adc.w	r3, r5, r3
 8023f02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8023f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023f0a:	685b      	ldr	r3, [r3, #4]
 8023f0c:	2200      	movs	r2, #0
 8023f0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8023f12:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8023f16:	f04f 0200 	mov.w	r2, #0
 8023f1a:	f04f 0300 	mov.w	r3, #0
 8023f1e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8023f22:	4629      	mov	r1, r5
 8023f24:	008b      	lsls	r3, r1, #2
 8023f26:	4621      	mov	r1, r4
 8023f28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8023f2c:	4621      	mov	r1, r4
 8023f2e:	008a      	lsls	r2, r1, #2
 8023f30:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8023f34:	f7fc fea8 	bl	8020c88 <__aeabi_uldivmod>
 8023f38:	4602      	mov	r2, r0
 8023f3a:	460b      	mov	r3, r1
 8023f3c:	4b60      	ldr	r3, [pc, #384]	@ (80240c0 <UART_SetConfig+0x4e4>)
 8023f3e:	fba3 2302 	umull	r2, r3, r3, r2
 8023f42:	095b      	lsrs	r3, r3, #5
 8023f44:	011c      	lsls	r4, r3, #4
 8023f46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8023f4a:	2200      	movs	r2, #0
 8023f4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8023f50:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8023f54:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8023f58:	4642      	mov	r2, r8
 8023f5a:	464b      	mov	r3, r9
 8023f5c:	1891      	adds	r1, r2, r2
 8023f5e:	61b9      	str	r1, [r7, #24]
 8023f60:	415b      	adcs	r3, r3
 8023f62:	61fb      	str	r3, [r7, #28]
 8023f64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8023f68:	4641      	mov	r1, r8
 8023f6a:	1851      	adds	r1, r2, r1
 8023f6c:	6139      	str	r1, [r7, #16]
 8023f6e:	4649      	mov	r1, r9
 8023f70:	414b      	adcs	r3, r1
 8023f72:	617b      	str	r3, [r7, #20]
 8023f74:	f04f 0200 	mov.w	r2, #0
 8023f78:	f04f 0300 	mov.w	r3, #0
 8023f7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8023f80:	4659      	mov	r1, fp
 8023f82:	00cb      	lsls	r3, r1, #3
 8023f84:	4651      	mov	r1, sl
 8023f86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8023f8a:	4651      	mov	r1, sl
 8023f8c:	00ca      	lsls	r2, r1, #3
 8023f8e:	4610      	mov	r0, r2
 8023f90:	4619      	mov	r1, r3
 8023f92:	4603      	mov	r3, r0
 8023f94:	4642      	mov	r2, r8
 8023f96:	189b      	adds	r3, r3, r2
 8023f98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8023f9c:	464b      	mov	r3, r9
 8023f9e:	460a      	mov	r2, r1
 8023fa0:	eb42 0303 	adc.w	r3, r2, r3
 8023fa4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8023fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8023fac:	685b      	ldr	r3, [r3, #4]
 8023fae:	2200      	movs	r2, #0
 8023fb0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8023fb2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8023fb4:	f04f 0200 	mov.w	r2, #0
 8023fb8:	f04f 0300 	mov.w	r3, #0
 8023fbc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8023fc0:	4649      	mov	r1, r9
 8023fc2:	008b      	lsls	r3, r1, #2
 8023fc4:	4641      	mov	r1, r8
 8023fc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8023fca:	4641      	mov	r1, r8
 8023fcc:	008a      	lsls	r2, r1, #2
 8023fce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8023fd2:	f7fc fe59 	bl	8020c88 <__aeabi_uldivmod>
 8023fd6:	4602      	mov	r2, r0
 8023fd8:	460b      	mov	r3, r1
 8023fda:	4611      	mov	r1, r2
 8023fdc:	4b38      	ldr	r3, [pc, #224]	@ (80240c0 <UART_SetConfig+0x4e4>)
 8023fde:	fba3 2301 	umull	r2, r3, r3, r1
 8023fe2:	095b      	lsrs	r3, r3, #5
 8023fe4:	2264      	movs	r2, #100	@ 0x64
 8023fe6:	fb02 f303 	mul.w	r3, r2, r3
 8023fea:	1acb      	subs	r3, r1, r3
 8023fec:	011b      	lsls	r3, r3, #4
 8023fee:	3332      	adds	r3, #50	@ 0x32
 8023ff0:	4a33      	ldr	r2, [pc, #204]	@ (80240c0 <UART_SetConfig+0x4e4>)
 8023ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8023ff6:	095b      	lsrs	r3, r3, #5
 8023ff8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8023ffc:	441c      	add	r4, r3
 8023ffe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8024002:	2200      	movs	r2, #0
 8024004:	673b      	str	r3, [r7, #112]	@ 0x70
 8024006:	677a      	str	r2, [r7, #116]	@ 0x74
 8024008:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 802400c:	4642      	mov	r2, r8
 802400e:	464b      	mov	r3, r9
 8024010:	1891      	adds	r1, r2, r2
 8024012:	60b9      	str	r1, [r7, #8]
 8024014:	415b      	adcs	r3, r3
 8024016:	60fb      	str	r3, [r7, #12]
 8024018:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 802401c:	4641      	mov	r1, r8
 802401e:	1851      	adds	r1, r2, r1
 8024020:	6039      	str	r1, [r7, #0]
 8024022:	4649      	mov	r1, r9
 8024024:	414b      	adcs	r3, r1
 8024026:	607b      	str	r3, [r7, #4]
 8024028:	f04f 0200 	mov.w	r2, #0
 802402c:	f04f 0300 	mov.w	r3, #0
 8024030:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8024034:	4659      	mov	r1, fp
 8024036:	00cb      	lsls	r3, r1, #3
 8024038:	4651      	mov	r1, sl
 802403a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 802403e:	4651      	mov	r1, sl
 8024040:	00ca      	lsls	r2, r1, #3
 8024042:	4610      	mov	r0, r2
 8024044:	4619      	mov	r1, r3
 8024046:	4603      	mov	r3, r0
 8024048:	4642      	mov	r2, r8
 802404a:	189b      	adds	r3, r3, r2
 802404c:	66bb      	str	r3, [r7, #104]	@ 0x68
 802404e:	464b      	mov	r3, r9
 8024050:	460a      	mov	r2, r1
 8024052:	eb42 0303 	adc.w	r3, r2, r3
 8024056:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8024058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 802405c:	685b      	ldr	r3, [r3, #4]
 802405e:	2200      	movs	r2, #0
 8024060:	663b      	str	r3, [r7, #96]	@ 0x60
 8024062:	667a      	str	r2, [r7, #100]	@ 0x64
 8024064:	f04f 0200 	mov.w	r2, #0
 8024068:	f04f 0300 	mov.w	r3, #0
 802406c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8024070:	4649      	mov	r1, r9
 8024072:	008b      	lsls	r3, r1, #2
 8024074:	4641      	mov	r1, r8
 8024076:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 802407a:	4641      	mov	r1, r8
 802407c:	008a      	lsls	r2, r1, #2
 802407e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8024082:	f7fc fe01 	bl	8020c88 <__aeabi_uldivmod>
 8024086:	4602      	mov	r2, r0
 8024088:	460b      	mov	r3, r1
 802408a:	4b0d      	ldr	r3, [pc, #52]	@ (80240c0 <UART_SetConfig+0x4e4>)
 802408c:	fba3 1302 	umull	r1, r3, r3, r2
 8024090:	095b      	lsrs	r3, r3, #5
 8024092:	2164      	movs	r1, #100	@ 0x64
 8024094:	fb01 f303 	mul.w	r3, r1, r3
 8024098:	1ad3      	subs	r3, r2, r3
 802409a:	011b      	lsls	r3, r3, #4
 802409c:	3332      	adds	r3, #50	@ 0x32
 802409e:	4a08      	ldr	r2, [pc, #32]	@ (80240c0 <UART_SetConfig+0x4e4>)
 80240a0:	fba2 2303 	umull	r2, r3, r2, r3
 80240a4:	095b      	lsrs	r3, r3, #5
 80240a6:	f003 020f 	and.w	r2, r3, #15
 80240aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80240ae:	681b      	ldr	r3, [r3, #0]
 80240b0:	4422      	add	r2, r4
 80240b2:	609a      	str	r2, [r3, #8]
}
 80240b4:	bf00      	nop
 80240b6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80240ba:	46bd      	mov	sp, r7
 80240bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80240c0:	51eb851f 	.word	0x51eb851f

080240c4 <LED_Init_User>:
/* led  led ------- */
	s_LED LED0;
	s_LED LED1;

void LED_Init_User(void)//LED--
{
 80240c4:	b580      	push	{r7, lr}
 80240c6:	af00      	add	r7, sp, #0
	LED0_Register();  //led0
 80240c8:	f000 f80e 	bl	80240e8 <LED0_Register>
	LED1_Register();  //led1
 80240cc:	f000 f82e 	bl	802412c <LED1_Register>

}
 80240d0:	bf00      	nop
 80240d2:	bd80      	pop	{r7, pc}

080240d4 <LED_Handler_User>:

void LED_Handler_User(void)//LED--1ms
{
 80240d4:	b580      	push	{r7, lr}
 80240d6:	af00      	add	r7, sp, #0
	//void SysTick_Handler(void)
#if 0
	ledAPI.Led_handler(&LED0);
	ledAPI.Led_handler(&LED1);
#else
	ledAPI.Led_Poll();
 80240d8:	4b02      	ldr	r3, [pc, #8]	@ (80240e4 <LED_Handler_User+0x10>)
 80240da:	695b      	ldr	r3, [r3, #20]
 80240dc:	4798      	blx	r3
#endif
}
 80240de:	bf00      	nop
 80240e0:	bd80      	pop	{r7, pc}
 80240e2:	bf00      	nop
 80240e4:	2000000c 	.word	0x2000000c

080240e8 <LED0_Register>:

void LED0_Register(void)  //led0
{
 80240e8:	b590      	push	{r4, r7, lr}
 80240ea:	b083      	sub	sp, #12
 80240ec:	af02      	add	r7, sp, #8
	ledAPI.Led_Init(&LED0, Valid_Low, pfLED0_Set_PinLevel);
 80240ee:	4b0c      	ldr	r3, [pc, #48]	@ (8024120 <LED0_Register+0x38>)
 80240f0:	681b      	ldr	r3, [r3, #0]
 80240f2:	4a0c      	ldr	r2, [pc, #48]	@ (8024124 <LED0_Register+0x3c>)
 80240f4:	2100      	movs	r1, #0
 80240f6:	480c      	ldr	r0, [pc, #48]	@ (8024128 <LED0_Register+0x40>)
 80240f8:	4798      	blx	r3
	ledAPI.Led_Set(&LED0, 1000, 1000, 5, 0);
 80240fa:	4b09      	ldr	r3, [pc, #36]	@ (8024120 <LED0_Register+0x38>)
 80240fc:	685c      	ldr	r4, [r3, #4]
 80240fe:	2300      	movs	r3, #0
 8024100:	9300      	str	r3, [sp, #0]
 8024102:	2305      	movs	r3, #5
 8024104:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8024108:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 802410c:	4806      	ldr	r0, [pc, #24]	@ (8024128 <LED0_Register+0x40>)
 802410e:	47a0      	blx	r4
	ledAPI.Led_Link(&LED0);
 8024110:	4b03      	ldr	r3, [pc, #12]	@ (8024120 <LED0_Register+0x38>)
 8024112:	689b      	ldr	r3, [r3, #8]
 8024114:	4804      	ldr	r0, [pc, #16]	@ (8024128 <LED0_Register+0x40>)
 8024116:	4798      	blx	r3
}
 8024118:	bf00      	nop
 802411a:	3704      	adds	r7, #4
 802411c:	46bd      	mov	sp, r7
 802411e:	bd90      	pop	{r4, r7, pc}
 8024120:	2000000c 	.word	0x2000000c
 8024124:	08024171 	.word	0x08024171
 8024128:	20000360 	.word	0x20000360

0802412c <LED1_Register>:

void LED1_Register(void)  //led1
{
 802412c:	b590      	push	{r4, r7, lr}
 802412e:	b083      	sub	sp, #12
 8024130:	af02      	add	r7, sp, #8
	ledAPI.Led_Init(&LED1, Valid_Low, pfLED1_Set_PinLevel); 
 8024132:	4b0c      	ldr	r3, [pc, #48]	@ (8024164 <LED1_Register+0x38>)
 8024134:	681b      	ldr	r3, [r3, #0]
 8024136:	4a0c      	ldr	r2, [pc, #48]	@ (8024168 <LED1_Register+0x3c>)
 8024138:	2100      	movs	r1, #0
 802413a:	480c      	ldr	r0, [pc, #48]	@ (802416c <LED1_Register+0x40>)
 802413c:	4798      	blx	r3
	ledAPI.Led_Set(&LED1, 1000, 1000, 5, 0);
 802413e:	4b09      	ldr	r3, [pc, #36]	@ (8024164 <LED1_Register+0x38>)
 8024140:	685c      	ldr	r4, [r3, #4]
 8024142:	2300      	movs	r3, #0
 8024144:	9300      	str	r3, [sp, #0]
 8024146:	2305      	movs	r3, #5
 8024148:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 802414c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8024150:	4806      	ldr	r0, [pc, #24]	@ (802416c <LED1_Register+0x40>)
 8024152:	47a0      	blx	r4
	ledAPI.Led_Link(&LED1);
 8024154:	4b03      	ldr	r3, [pc, #12]	@ (8024164 <LED1_Register+0x38>)
 8024156:	689b      	ldr	r3, [r3, #8]
 8024158:	4804      	ldr	r0, [pc, #16]	@ (802416c <LED1_Register+0x40>)
 802415a:	4798      	blx	r3
}
 802415c:	bf00      	nop
 802415e:	3704      	adds	r7, #4
 8024160:	46bd      	mov	sp, r7
 8024162:	bd90      	pop	{r4, r7, pc}
 8024164:	2000000c 	.word	0x2000000c
 8024168:	080241a5 	.word	0x080241a5
 802416c:	20000374 	.word	0x20000374

08024170 <pfLED0_Set_PinLevel>:
#include "Bsp_led.h"


#ifdef LED0_GPIO_Port
	void pfLED0_Set_PinLevel(uint8_t level)/*  */
	{
 8024170:	b480      	push	{r7}
 8024172:	b083      	sub	sp, #12
 8024174:	af00      	add	r7, sp, #0
 8024176:	4603      	mov	r3, r0
 8024178:	71fb      	strb	r3, [r7, #7]
		if (level != GPIO_PIN_RESET) LED0_GPIO_Port->BSRR = LED0_Pin;
 802417a:	79fb      	ldrb	r3, [r7, #7]
 802417c:	2b00      	cmp	r3, #0
 802417e:	d004      	beq.n	802418a <pfLED0_Set_PinLevel+0x1a>
 8024180:	4b07      	ldr	r3, [pc, #28]	@ (80241a0 <pfLED0_Set_PinLevel+0x30>)
 8024182:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8024186:	619a      	str	r2, [r3, #24]
		else	LED0_GPIO_Port->BSRR = (uint32_t) LED0_Pin << 16U;
	}
 8024188:	e003      	b.n	8024192 <pfLED0_Set_PinLevel+0x22>
		else	LED0_GPIO_Port->BSRR = (uint32_t) LED0_Pin << 16U;
 802418a:	4b05      	ldr	r3, [pc, #20]	@ (80241a0 <pfLED0_Set_PinLevel+0x30>)
 802418c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8024190:	619a      	str	r2, [r3, #24]
	}
 8024192:	bf00      	nop
 8024194:	370c      	adds	r7, #12
 8024196:	46bd      	mov	sp, r7
 8024198:	f85d 7b04 	ldr.w	r7, [sp], #4
 802419c:	4770      	bx	lr
 802419e:	bf00      	nop
 80241a0:	40021400 	.word	0x40021400

080241a4 <pfLED1_Set_PinLevel>:
#endif

#ifdef LED1_GPIO_Port
	void pfLED1_Set_PinLevel(uint8_t level) /*  */
	{
 80241a4:	b480      	push	{r7}
 80241a6:	b083      	sub	sp, #12
 80241a8:	af00      	add	r7, sp, #0
 80241aa:	4603      	mov	r3, r0
 80241ac:	71fb      	strb	r3, [r7, #7]
		if (level != GPIO_PIN_RESET) LED1_GPIO_Port->BSRR = LED1_Pin;
 80241ae:	79fb      	ldrb	r3, [r7, #7]
 80241b0:	2b00      	cmp	r3, #0
 80241b2:	d004      	beq.n	80241be <pfLED1_Set_PinLevel+0x1a>
 80241b4:	4b07      	ldr	r3, [pc, #28]	@ (80241d4 <pfLED1_Set_PinLevel+0x30>)
 80241b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80241ba:	619a      	str	r2, [r3, #24]
		else	LED1_GPIO_Port->BSRR = (uint32_t) LED1_Pin << 16U;
	}
 80241bc:	e003      	b.n	80241c6 <pfLED1_Set_PinLevel+0x22>
		else	LED1_GPIO_Port->BSRR = (uint32_t) LED1_Pin << 16U;
 80241be:	4b05      	ldr	r3, [pc, #20]	@ (80241d4 <pfLED1_Set_PinLevel+0x30>)
 80241c0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80241c4:	619a      	str	r2, [r3, #24]
	}
 80241c6:	bf00      	nop
 80241c8:	370c      	adds	r7, #12
 80241ca:	46bd      	mov	sp, r7
 80241cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80241d0:	4770      	bx	lr
 80241d2:	bf00      	nop
 80241d4:	40021400 	.word	0x40021400

080241d8 <Dri_Led_Init>:
 * sLEDx:LED
 * bLED_Set_LevelOnLED,1bit(bool)01
 * pfLED_Set_PinLevel:LED
*/
void Dri_Led_Init(s_LED* sLEDx, uint8_t LED_Set_LevelOn,void(*pfLEDx_Set_PinLevel)(uint8_t))
{
 80241d8:	b580      	push	{r7, lr}
 80241da:	b084      	sub	sp, #16
 80241dc:	af00      	add	r7, sp, #0
 80241de:	60f8      	str	r0, [r7, #12]
 80241e0:	460b      	mov	r3, r1
 80241e2:	607a      	str	r2, [r7, #4]
 80241e4:	72fb      	strb	r3, [r7, #11]
	memset(sLEDx,0,sizeof(s_LED));
 80241e6:	2214      	movs	r2, #20
 80241e8:	2100      	movs	r1, #0
 80241ea:	68f8      	ldr	r0, [r7, #12]
 80241ec:	f001 fa12 	bl	8025614 <memset>
	sLEDx->LED_Set_LevelOn		= LED_Set_LevelOn;
 80241f0:	7afb      	ldrb	r3, [r7, #11]
 80241f2:	f003 0301 	and.w	r3, r3, #1
 80241f6:	b2d9      	uxtb	r1, r3
 80241f8:	68fa      	ldr	r2, [r7, #12]
 80241fa:	7813      	ldrb	r3, [r2, #0]
 80241fc:	f361 0300 	bfi	r3, r1, #0, #1
 8024200:	7013      	strb	r3, [r2, #0]
	sLEDx->LED_Set_LEDLevel		= pfLEDx_Set_PinLevel;
 8024202:	68fb      	ldr	r3, [r7, #12]
 8024204:	687a      	ldr	r2, [r7, #4]
 8024206:	60da      	str	r2, [r3, #12]
	sLEDx->LED_Read_LevelNow	= !sLEDx->LED_Set_LevelOn;
 8024208:	68fb      	ldr	r3, [r7, #12]
 802420a:	781b      	ldrb	r3, [r3, #0]
 802420c:	f003 0301 	and.w	r3, r3, #1
 8024210:	b2db      	uxtb	r3, r3
 8024212:	2b00      	cmp	r3, #0
 8024214:	bf0c      	ite	eq
 8024216:	2301      	moveq	r3, #1
 8024218:	2300      	movne	r3, #0
 802421a:	b2d9      	uxtb	r1, r3
 802421c:	68fa      	ldr	r2, [r7, #12]
 802421e:	7813      	ldrb	r3, [r2, #0]
 8024220:	f361 0341 	bfi	r3, r1, #1, #1
 8024224:	7013      	strb	r3, [r2, #0]
	sLEDx->LED_Set_LEDLevel(sLEDx->LED_Read_LevelNow);
 8024226:	68fb      	ldr	r3, [r7, #12]
 8024228:	68db      	ldr	r3, [r3, #12]
 802422a:	68fa      	ldr	r2, [r7, #12]
 802422c:	7812      	ldrb	r2, [r2, #0]
 802422e:	f3c2 0240 	ubfx	r2, r2, #1, #1
 8024232:	b2d2      	uxtb	r2, r2
 8024234:	4610      	mov	r0, r2
 8024236:	4798      	blx	r3
	sLEDx->LED_Read_LevelOld	= sLEDx->LED_Read_LevelNow;
 8024238:	68fb      	ldr	r3, [r7, #12]
 802423a:	781b      	ldrb	r3, [r3, #0]
 802423c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8024240:	b2d9      	uxtb	r1, r3
 8024242:	68fa      	ldr	r2, [r7, #12]
 8024244:	7813      	ldrb	r3, [r2, #0]
 8024246:	f361 0382 	bfi	r3, r1, #2, #1
 802424a:	7013      	strb	r3, [r2, #0]
}
 802424c:	bf00      	nop
 802424e:	3710      	adds	r7, #16
 8024250:	46bd      	mov	sp, r7
 8024252:	bd80      	pop	{r7, pc}

08024254 <Dri_Led_Set>:
				 uint16_t LED_Set_LevelOn_Time,
				 uint16_t LED_Set_LevelOff_Time,
				 uint8_t  LED_Set_FlickerNum,
				 uint16_t LED_Set_Interval_Time
				 )
{
 8024254:	b480      	push	{r7}
 8024256:	b085      	sub	sp, #20
 8024258:	af00      	add	r7, sp, #0
 802425a:	60f8      	str	r0, [r7, #12]
 802425c:	4608      	mov	r0, r1
 802425e:	4611      	mov	r1, r2
 8024260:	461a      	mov	r2, r3
 8024262:	4603      	mov	r3, r0
 8024264:	817b      	strh	r3, [r7, #10]
 8024266:	460b      	mov	r3, r1
 8024268:	813b      	strh	r3, [r7, #8]
 802426a:	4613      	mov	r3, r2
 802426c:	71fb      	strb	r3, [r7, #7]
	sLEDx->LED_Set_LevelOn_Time		= LED_Set_LevelOn_Time;
 802426e:	68fb      	ldr	r3, [r7, #12]
 8024270:	897a      	ldrh	r2, [r7, #10]
 8024272:	809a      	strh	r2, [r3, #4]
	sLEDx->LED_Set_LevelOff_Time	= LED_Set_LevelOff_Time;
 8024274:	68fb      	ldr	r3, [r7, #12]
 8024276:	893a      	ldrh	r2, [r7, #8]
 8024278:	80da      	strh	r2, [r3, #6]
	sLEDx->LED_Set_FlickerNum		= LED_Set_FlickerNum;
 802427a:	68fb      	ldr	r3, [r7, #12]
 802427c:	79fa      	ldrb	r2, [r7, #7]
 802427e:	705a      	strb	r2, [r3, #1]
	sLEDx->LED_Set_Interval_Time	= LED_Set_Interval_Time;
 8024280:	68fb      	ldr	r3, [r7, #12]
 8024282:	8b3a      	ldrh	r2, [r7, #24]
 8024284:	811a      	strh	r2, [r3, #8]
	sLEDx->LED_Read_FlickerNum		= 0;
 8024286:	68fb      	ldr	r3, [r7, #12]
 8024288:	2200      	movs	r2, #0
 802428a:	709a      	strb	r2, [r3, #2]
	sLEDx->LED_Read_Time			= 0;
 802428c:	68fb      	ldr	r3, [r7, #12]
 802428e:	2200      	movs	r2, #0
 8024290:	815a      	strh	r2, [r3, #10]
}
 8024292:	bf00      	nop
 8024294:	3714      	adds	r7, #20
 8024296:	46bd      	mov	sp, r7
 8024298:	f85d 7b04 	ldr.w	r7, [sp], #4
 802429c:	4770      	bx	lr
	...

080242a0 <Dri_Led_Link>:
 2.sLED1LED_Head_handle(sLED1)->next=sLED0
 	 LED_Head_handle(sLED1)->sLED0->NULL
 	 ....
*/
int Dri_Led_Link(s_LED* sLEDx)
{
 80242a0:	b480      	push	{r7}
 80242a2:	b085      	sub	sp, #20
 80242a4:	af00      	add	r7, sp, #0
 80242a6:	6078      	str	r0, [r7, #4]
    //  NULLS
    if (sLEDx == NULL) {
 80242a8:	687b      	ldr	r3, [r7, #4]
 80242aa:	2b00      	cmp	r3, #0
 80242ac:	d102      	bne.n	80242b4 <Dri_Led_Link+0x14>
        return -1; // 
 80242ae:	f04f 33ff 	mov.w	r3, #4294967295
 80242b2:	e01b      	b.n	80242ec <Dri_Led_Link+0x4c>
    }
    // 
    sLEDx->LED_Read_Time = 0;
 80242b4:	687b      	ldr	r3, [r7, #4]
 80242b6:	2200      	movs	r2, #0
 80242b8:	815a      	strh	r2, [r3, #10]
    // 
    s_LED* current = LED_Head_handle;
 80242ba:	4b0f      	ldr	r3, [pc, #60]	@ (80242f8 <Dri_Led_Link+0x58>)
 80242bc:	681b      	ldr	r3, [r3, #0]
 80242be:	60fb      	str	r3, [r7, #12]
    while (current != NULL)
 80242c0:	e009      	b.n	80242d6 <Dri_Led_Link+0x36>
    {
        if (current == sLEDx)
 80242c2:	68fa      	ldr	r2, [r7, #12]
 80242c4:	687b      	ldr	r3, [r7, #4]
 80242c6:	429a      	cmp	r2, r3
 80242c8:	d102      	bne.n	80242d0 <Dri_Led_Link+0x30>
        {
            return -1; // 
 80242ca:	f04f 33ff 	mov.w	r3, #4294967295
 80242ce:	e00d      	b.n	80242ec <Dri_Led_Link+0x4c>
        }
        current = current->next;
 80242d0:	68fb      	ldr	r3, [r7, #12]
 80242d2:	691b      	ldr	r3, [r3, #16]
 80242d4:	60fb      	str	r3, [r7, #12]
    while (current != NULL)
 80242d6:	68fb      	ldr	r3, [r7, #12]
 80242d8:	2b00      	cmp	r3, #0
 80242da:	d1f2      	bne.n	80242c2 <Dri_Led_Link+0x22>
    }

    // 
    sLEDx->next = LED_Head_handle;
 80242dc:	4b06      	ldr	r3, [pc, #24]	@ (80242f8 <Dri_Led_Link+0x58>)
 80242de:	681a      	ldr	r2, [r3, #0]
 80242e0:	687b      	ldr	r3, [r7, #4]
 80242e2:	611a      	str	r2, [r3, #16]
    LED_Head_handle = sLEDx;
 80242e4:	4a04      	ldr	r2, [pc, #16]	@ (80242f8 <Dri_Led_Link+0x58>)
 80242e6:	687b      	ldr	r3, [r7, #4]
 80242e8:	6013      	str	r3, [r2, #0]
    return 0; // 
 80242ea:	2300      	movs	r3, #0
}
 80242ec:	4618      	mov	r0, r3
 80242ee:	3714      	adds	r7, #20
 80242f0:	46bd      	mov	sp, r7
 80242f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80242f6:	4770      	bx	lr
 80242f8:	20000388 	.word	0x20000388

080242fc <Dri_Led_RemoveLink>:

/* LED
 * s_LED:LED
*/
void Dri_Led_RemoveLink(s_LED* sLEDx)
{
 80242fc:	b580      	push	{r7, lr}
 80242fe:	b084      	sub	sp, #16
 8024300:	af00      	add	r7, sp, #0
 8024302:	6078      	str	r0, [r7, #4]
	if (sLEDx == NULL) {
 8024304:	687b      	ldr	r3, [r7, #4]
 8024306:	2b00      	cmp	r3, #0
 8024308:	d024      	beq.n	8024354 <Dri_Led_RemoveLink+0x58>
		return; // 
	}
	// 
	s_LED **curr = &LED_Head_handle;
 802430a:	4b14      	ldr	r3, [pc, #80]	@ (802435c <Dri_Led_RemoveLink+0x60>)
 802430c:	60fb      	str	r3, [r7, #12]

	// 
	while (*curr != NULL)
 802430e:	e01c      	b.n	802434a <Dri_Led_RemoveLink+0x4e>
	{
		s_LED *entry = *curr; // 
 8024310:	68fb      	ldr	r3, [r7, #12]
 8024312:	681b      	ldr	r3, [r3, #0]
 8024314:	60bb      	str	r3, [r7, #8]
		// 
		if (sLEDx == entry)
 8024316:	687a      	ldr	r2, [r7, #4]
 8024318:	68bb      	ldr	r3, [r7, #8]
 802431a:	429a      	cmp	r2, r3
 802431c:	d112      	bne.n	8024344 <Dri_Led_RemoveLink+0x48>
		{
			sLEDx->LED_Set_LEDLevel(!sLEDx->LED_Set_LevelOn); // LED
 802431e:	687b      	ldr	r3, [r7, #4]
 8024320:	68db      	ldr	r3, [r3, #12]
 8024322:	687a      	ldr	r2, [r7, #4]
 8024324:	7812      	ldrb	r2, [r2, #0]
 8024326:	f002 0201 	and.w	r2, r2, #1
 802432a:	b2d2      	uxtb	r2, r2
 802432c:	2a00      	cmp	r2, #0
 802432e:	bf0c      	ite	eq
 8024330:	2201      	moveq	r2, #1
 8024332:	2200      	movne	r2, #0
 8024334:	b2d2      	uxtb	r2, r2
 8024336:	4610      	mov	r0, r2
 8024338:	4798      	blx	r3
			*curr = entry->next;	// 
 802433a:	68bb      	ldr	r3, [r7, #8]
 802433c:	691a      	ldr	r2, [r3, #16]
 802433e:	68fb      	ldr	r3, [r7, #12]
 8024340:	601a      	str	r2, [r3, #0]
			break; // 
 8024342:	e008      	b.n	8024356 <Dri_Led_RemoveLink+0x5a>
		}
		// 
		curr = &entry->next;
 8024344:	68bb      	ldr	r3, [r7, #8]
 8024346:	3310      	adds	r3, #16
 8024348:	60fb      	str	r3, [r7, #12]
	while (*curr != NULL)
 802434a:	68fb      	ldr	r3, [r7, #12]
 802434c:	681b      	ldr	r3, [r3, #0]
 802434e:	2b00      	cmp	r3, #0
 8024350:	d1de      	bne.n	8024310 <Dri_Led_RemoveLink+0x14>
 8024352:	e000      	b.n	8024356 <Dri_Led_RemoveLink+0x5a>
		return; // 
 8024354:	bf00      	nop
	}
}
 8024356:	3710      	adds	r7, #16
 8024358:	46bd      	mov	sp, r7
 802435a:	bd80      	pop	{r7, pc}
 802435c:	20000388 	.word	0x20000388

08024360 <Dri_Led_handler>:

/* LED
 * sLEDx:LED
*/
void Dri_Led_handler(s_LED* s_LEDx)
{
 8024360:	b580      	push	{r7, lr}
 8024362:	b082      	sub	sp, #8
 8024364:	af00      	add	r7, sp, #0
 8024366:	6078      	str	r0, [r7, #4]
    if (s_LEDx == NULL) return; // NULL 
 8024368:	687b      	ldr	r3, [r7, #4]
 802436a:	2b00      	cmp	r3, #0
 802436c:	f000 80b2 	beq.w	80244d4 <Dri_Led_handler+0x174>
    //  TIME
    if (s_LEDx->LED_Read_Time > 0)
 8024370:	687b      	ldr	r3, [r7, #4]
 8024372:	895b      	ldrh	r3, [r3, #10]
 8024374:	2b00      	cmp	r3, #0
 8024376:	d005      	beq.n	8024384 <Dri_Led_handler+0x24>
    {
    	s_LEDx->LED_Read_Time--;
 8024378:	687b      	ldr	r3, [r7, #4]
 802437a:	895b      	ldrh	r3, [r3, #10]
 802437c:	3b01      	subs	r3, #1
 802437e:	b29a      	uxth	r2, r3
 8024380:	687b      	ldr	r3, [r7, #4]
 8024382:	815a      	strh	r2, [r3, #10]
    }

    //  TIME  0 
    if (s_LEDx->LED_Read_Time == 0)
 8024384:	687b      	ldr	r3, [r7, #4]
 8024386:	895b      	ldrh	r3, [r3, #10]
 8024388:	2b00      	cmp	r3, #0
 802438a:	f040 8083 	bne.w	8024494 <Dri_Led_handler+0x134>
    {
        switch (s_LEDx->LED_Read_State)
 802438e:	687b      	ldr	r3, [r7, #4]
 8024390:	781b      	ldrb	r3, [r3, #0]
 8024392:	f3c3 03c4 	ubfx	r3, r3, #3, #5
 8024396:	b2db      	uxtb	r3, r3
 8024398:	2b03      	cmp	r3, #3
 802439a:	d87b      	bhi.n	8024494 <Dri_Led_handler+0x134>
 802439c:	a201      	add	r2, pc, #4	@ (adr r2, 80243a4 <Dri_Led_handler+0x44>)
 802439e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80243a2:	bf00      	nop
 80243a4:	080243b5 	.word	0x080243b5
 80243a8:	080243e7 	.word	0x080243e7
 80243ac:	08024423 	.word	0x08024423
 80243b0:	0802447f 	.word	0x0802447f
        {
            case 0: // 
                if (s_LEDx->LED_Set_LevelOn_Time > 0)
 80243b4:	687b      	ldr	r3, [r7, #4]
 80243b6:	889b      	ldrh	r3, [r3, #4]
 80243b8:	2b00      	cmp	r3, #0
 80243ba:	d066      	beq.n	802448a <Dri_Led_handler+0x12a>
                {
                	s_LEDx->LED_Read_LevelNow 	= s_LEDx->LED_Set_LevelOn;
 80243bc:	687b      	ldr	r3, [r7, #4]
 80243be:	781b      	ldrb	r3, [r3, #0]
 80243c0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80243c4:	b2d9      	uxtb	r1, r3
 80243c6:	687a      	ldr	r2, [r7, #4]
 80243c8:	7813      	ldrb	r3, [r2, #0]
 80243ca:	f361 0341 	bfi	r3, r1, #1, #1
 80243ce:	7013      	strb	r3, [r2, #0]
                	s_LEDx->LED_Read_Time 		= s_LEDx->LED_Set_LevelOn_Time;
 80243d0:	687b      	ldr	r3, [r7, #4]
 80243d2:	889a      	ldrh	r2, [r3, #4]
 80243d4:	687b      	ldr	r3, [r7, #4]
 80243d6:	815a      	strh	r2, [r3, #10]
                	s_LEDx->LED_Read_State = 1;
 80243d8:	687a      	ldr	r2, [r7, #4]
 80243da:	7813      	ldrb	r3, [r2, #0]
 80243dc:	2101      	movs	r1, #1
 80243de:	f361 03c7 	bfi	r3, r1, #3, #5
 80243e2:	7013      	strb	r3, [r2, #0]
                }
                break;
 80243e4:	e051      	b.n	802448a <Dri_Led_handler+0x12a>
            case 1: // 
                if (s_LEDx->LED_Set_LevelOff_Time > 0)
 80243e6:	687b      	ldr	r3, [r7, #4]
 80243e8:	88db      	ldrh	r3, [r3, #6]
 80243ea:	2b00      	cmp	r3, #0
 80243ec:	d04f      	beq.n	802448e <Dri_Led_handler+0x12e>
                {
                	s_LEDx->LED_Read_LevelNow = s_LEDx->LED_Set_LevelOn ? 0 : 1;
 80243ee:	687b      	ldr	r3, [r7, #4]
 80243f0:	781b      	ldrb	r3, [r3, #0]
 80243f2:	f003 0301 	and.w	r3, r3, #1
 80243f6:	b2db      	uxtb	r3, r3
 80243f8:	2b00      	cmp	r3, #0
 80243fa:	bf0c      	ite	eq
 80243fc:	2301      	moveq	r3, #1
 80243fe:	2300      	movne	r3, #0
 8024400:	b2d9      	uxtb	r1, r3
 8024402:	687a      	ldr	r2, [r7, #4]
 8024404:	7813      	ldrb	r3, [r2, #0]
 8024406:	f361 0341 	bfi	r3, r1, #1, #1
 802440a:	7013      	strb	r3, [r2, #0]
                	s_LEDx->LED_Read_Time = s_LEDx->LED_Set_LevelOff_Time;
 802440c:	687b      	ldr	r3, [r7, #4]
 802440e:	88da      	ldrh	r2, [r3, #6]
 8024410:	687b      	ldr	r3, [r7, #4]
 8024412:	815a      	strh	r2, [r3, #10]
                	s_LEDx->LED_Read_State = 2;
 8024414:	687a      	ldr	r2, [r7, #4]
 8024416:	7813      	ldrb	r3, [r2, #0]
 8024418:	2102      	movs	r1, #2
 802441a:	f361 03c7 	bfi	r3, r1, #3, #5
 802441e:	7013      	strb	r3, [r2, #0]
                }
                break;
 8024420:	e035      	b.n	802448e <Dri_Led_handler+0x12e>
            case 2: // 
                if (s_LEDx->LED_Set_Interval_Time != 0)
 8024422:	687b      	ldr	r3, [r7, #4]
 8024424:	891b      	ldrh	r3, [r3, #8]
 8024426:	2b00      	cmp	r3, #0
 8024428:	d01c      	beq.n	8024464 <Dri_Led_handler+0x104>
                {
                    if (s_LEDx->LED_Set_FlickerNum > 0)
 802442a:	687b      	ldr	r3, [r7, #4]
 802442c:	785b      	ldrb	r3, [r3, #1]
 802442e:	2b00      	cmp	r3, #0
 8024430:	d018      	beq.n	8024464 <Dri_Led_handler+0x104>
                    {
                    	s_LEDx->LED_Read_FlickerNum++;
 8024432:	687b      	ldr	r3, [r7, #4]
 8024434:	789b      	ldrb	r3, [r3, #2]
 8024436:	3301      	adds	r3, #1
 8024438:	b2da      	uxtb	r2, r3
 802443a:	687b      	ldr	r3, [r7, #4]
 802443c:	709a      	strb	r2, [r3, #2]
                        // 
                        if (s_LEDx->LED_Read_FlickerNum >= s_LEDx->LED_Set_FlickerNum)
 802443e:	687b      	ldr	r3, [r7, #4]
 8024440:	789a      	ldrb	r2, [r3, #2]
 8024442:	687b      	ldr	r3, [r7, #4]
 8024444:	785b      	ldrb	r3, [r3, #1]
 8024446:	429a      	cmp	r2, r3
 8024448:	d30c      	bcc.n	8024464 <Dri_Led_handler+0x104>
                        {
                        	s_LEDx->LED_Read_Time = s_LEDx->LED_Set_Interval_Time;
 802444a:	687b      	ldr	r3, [r7, #4]
 802444c:	891a      	ldrh	r2, [r3, #8]
 802444e:	687b      	ldr	r3, [r7, #4]
 8024450:	815a      	strh	r2, [r3, #10]
                        	s_LEDx->LED_Read_State = 3;
 8024452:	687a      	ldr	r2, [r7, #4]
 8024454:	7813      	ldrb	r3, [r2, #0]
 8024456:	2103      	movs	r1, #3
 8024458:	f361 03c7 	bfi	r3, r1, #3, #5
 802445c:	7013      	strb	r3, [r2, #0]
                        	s_LEDx->LED_Read_FlickerNum = 0; // 
 802445e:	687b      	ldr	r3, [r7, #4]
 8024460:	2200      	movs	r2, #0
 8024462:	709a      	strb	r2, [r3, #2]
                        }
                    }
                }
                // 
                if (s_LEDx->LED_Read_State == 2)
 8024464:	687b      	ldr	r3, [r7, #4]
 8024466:	781b      	ldrb	r3, [r3, #0]
 8024468:	f023 0307 	bic.w	r3, r3, #7
 802446c:	b2db      	uxtb	r3, r3
 802446e:	2b10      	cmp	r3, #16
 8024470:	d10f      	bne.n	8024492 <Dri_Led_handler+0x132>
                {
                	s_LEDx->LED_Read_State = 0; // 
 8024472:	687a      	ldr	r2, [r7, #4]
 8024474:	7813      	ldrb	r3, [r2, #0]
 8024476:	f36f 03c7 	bfc	r3, #3, #5
 802447a:	7013      	strb	r3, [r2, #0]
                }
                break;
 802447c:	e009      	b.n	8024492 <Dri_Led_handler+0x132>
            case 3: // 
            	s_LEDx->LED_Read_State = 0; // 
 802447e:	687a      	ldr	r2, [r7, #4]
 8024480:	7813      	ldrb	r3, [r2, #0]
 8024482:	f36f 03c7 	bfc	r3, #3, #5
 8024486:	7013      	strb	r3, [r2, #0]
                break;
 8024488:	e004      	b.n	8024494 <Dri_Led_handler+0x134>
                break;
 802448a:	bf00      	nop
 802448c:	e002      	b.n	8024494 <Dri_Led_handler+0x134>
                break;
 802448e:	bf00      	nop
 8024490:	e000      	b.n	8024494 <Dri_Led_handler+0x134>
                break;
 8024492:	bf00      	nop
        }
    }
    //  LED
    if (s_LEDx->LED_Read_LevelOld != s_LEDx->LED_Read_LevelNow)
 8024494:	687b      	ldr	r3, [r7, #4]
 8024496:	781b      	ldrb	r3, [r3, #0]
 8024498:	f3c3 0380 	ubfx	r3, r3, #2, #1
 802449c:	b2da      	uxtb	r2, r3
 802449e:	687b      	ldr	r3, [r7, #4]
 80244a0:	781b      	ldrb	r3, [r3, #0]
 80244a2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80244a6:	b2db      	uxtb	r3, r3
 80244a8:	429a      	cmp	r2, r3
 80244aa:	d014      	beq.n	80244d6 <Dri_Led_handler+0x176>
    {
    	s_LEDx->LED_Set_LEDLevel(s_LEDx->LED_Read_LevelNow);
 80244ac:	687b      	ldr	r3, [r7, #4]
 80244ae:	68db      	ldr	r3, [r3, #12]
 80244b0:	687a      	ldr	r2, [r7, #4]
 80244b2:	7812      	ldrb	r2, [r2, #0]
 80244b4:	f3c2 0240 	ubfx	r2, r2, #1, #1
 80244b8:	b2d2      	uxtb	r2, r2
 80244ba:	4610      	mov	r0, r2
 80244bc:	4798      	blx	r3
    	s_LEDx->LED_Read_LevelOld = s_LEDx->LED_Read_LevelNow; // 
 80244be:	687b      	ldr	r3, [r7, #4]
 80244c0:	781b      	ldrb	r3, [r3, #0]
 80244c2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80244c6:	b2d9      	uxtb	r1, r3
 80244c8:	687a      	ldr	r2, [r7, #4]
 80244ca:	7813      	ldrb	r3, [r2, #0]
 80244cc:	f361 0382 	bfi	r3, r1, #2, #1
 80244d0:	7013      	strb	r3, [r2, #0]
 80244d2:	e000      	b.n	80244d6 <Dri_Led_handler+0x176>
    if (s_LEDx == NULL) return; // NULL 
 80244d4:	bf00      	nop
    }
}
 80244d6:	3708      	adds	r7, #8
 80244d8:	46bd      	mov	sp, r7
 80244da:	bd80      	pop	{r7, pc}

080244dc <Dri_Led_Poll>:

/* 
	
*/
void Dri_Led_Poll(void)
{
 80244dc:	b580      	push	{r7, lr}
 80244de:	b082      	sub	sp, #8
 80244e0:	af00      	add	r7, sp, #0
	s_LED* target;
	for(target=LED_Head_handle; target; target=target->next) 
 80244e2:	4b09      	ldr	r3, [pc, #36]	@ (8024508 <Dri_Led_Poll+0x2c>)
 80244e4:	681b      	ldr	r3, [r3, #0]
 80244e6:	607b      	str	r3, [r7, #4]
 80244e8:	e005      	b.n	80244f6 <Dri_Led_Poll+0x1a>
	{
		Dri_Led_handler(target);
 80244ea:	6878      	ldr	r0, [r7, #4]
 80244ec:	f7ff ff38 	bl	8024360 <Dri_Led_handler>
	for(target=LED_Head_handle; target; target=target->next) 
 80244f0:	687b      	ldr	r3, [r7, #4]
 80244f2:	691b      	ldr	r3, [r3, #16]
 80244f4:	607b      	str	r3, [r7, #4]
 80244f6:	687b      	ldr	r3, [r7, #4]
 80244f8:	2b00      	cmp	r3, #0
 80244fa:	d1f6      	bne.n	80244ea <Dri_Led_Poll+0xe>
	}
}
 80244fc:	bf00      	nop
 80244fe:	bf00      	nop
 8024500:	3708      	adds	r7, #8
 8024502:	46bd      	mov	sp, r7
 8024504:	bd80      	pop	{r7, pc}
 8024506:	bf00      	nop
 8024508:	20000388 	.word	0x20000388

0802450c <__cvt>:
 802450c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8024510:	ec57 6b10 	vmov	r6, r7, d0
 8024514:	2f00      	cmp	r7, #0
 8024516:	460c      	mov	r4, r1
 8024518:	4619      	mov	r1, r3
 802451a:	463b      	mov	r3, r7
 802451c:	bfbb      	ittet	lt
 802451e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8024522:	461f      	movlt	r7, r3
 8024524:	2300      	movge	r3, #0
 8024526:	232d      	movlt	r3, #45	@ 0x2d
 8024528:	700b      	strb	r3, [r1, #0]
 802452a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 802452c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8024530:	4691      	mov	r9, r2
 8024532:	f023 0820 	bic.w	r8, r3, #32
 8024536:	bfbc      	itt	lt
 8024538:	4632      	movlt	r2, r6
 802453a:	4616      	movlt	r6, r2
 802453c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8024540:	d005      	beq.n	802454e <__cvt+0x42>
 8024542:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8024546:	d100      	bne.n	802454a <__cvt+0x3e>
 8024548:	3401      	adds	r4, #1
 802454a:	2102      	movs	r1, #2
 802454c:	e000      	b.n	8024550 <__cvt+0x44>
 802454e:	2103      	movs	r1, #3
 8024550:	ab03      	add	r3, sp, #12
 8024552:	9301      	str	r3, [sp, #4]
 8024554:	ab02      	add	r3, sp, #8
 8024556:	9300      	str	r3, [sp, #0]
 8024558:	ec47 6b10 	vmov	d0, r6, r7
 802455c:	4653      	mov	r3, sl
 802455e:	4622      	mov	r2, r4
 8024560:	f001 f966 	bl	8025830 <_dtoa_r>
 8024564:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8024568:	4605      	mov	r5, r0
 802456a:	d119      	bne.n	80245a0 <__cvt+0x94>
 802456c:	f019 0f01 	tst.w	r9, #1
 8024570:	d00e      	beq.n	8024590 <__cvt+0x84>
 8024572:	eb00 0904 	add.w	r9, r0, r4
 8024576:	2200      	movs	r2, #0
 8024578:	2300      	movs	r3, #0
 802457a:	4630      	mov	r0, r6
 802457c:	4639      	mov	r1, r7
 802457e:	f7fc faa3 	bl	8020ac8 <__aeabi_dcmpeq>
 8024582:	b108      	cbz	r0, 8024588 <__cvt+0x7c>
 8024584:	f8cd 900c 	str.w	r9, [sp, #12]
 8024588:	2230      	movs	r2, #48	@ 0x30
 802458a:	9b03      	ldr	r3, [sp, #12]
 802458c:	454b      	cmp	r3, r9
 802458e:	d31e      	bcc.n	80245ce <__cvt+0xc2>
 8024590:	9b03      	ldr	r3, [sp, #12]
 8024592:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8024594:	1b5b      	subs	r3, r3, r5
 8024596:	4628      	mov	r0, r5
 8024598:	6013      	str	r3, [r2, #0]
 802459a:	b004      	add	sp, #16
 802459c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80245a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80245a4:	eb00 0904 	add.w	r9, r0, r4
 80245a8:	d1e5      	bne.n	8024576 <__cvt+0x6a>
 80245aa:	7803      	ldrb	r3, [r0, #0]
 80245ac:	2b30      	cmp	r3, #48	@ 0x30
 80245ae:	d10a      	bne.n	80245c6 <__cvt+0xba>
 80245b0:	2200      	movs	r2, #0
 80245b2:	2300      	movs	r3, #0
 80245b4:	4630      	mov	r0, r6
 80245b6:	4639      	mov	r1, r7
 80245b8:	f7fc fa86 	bl	8020ac8 <__aeabi_dcmpeq>
 80245bc:	b918      	cbnz	r0, 80245c6 <__cvt+0xba>
 80245be:	f1c4 0401 	rsb	r4, r4, #1
 80245c2:	f8ca 4000 	str.w	r4, [sl]
 80245c6:	f8da 3000 	ldr.w	r3, [sl]
 80245ca:	4499      	add	r9, r3
 80245cc:	e7d3      	b.n	8024576 <__cvt+0x6a>
 80245ce:	1c59      	adds	r1, r3, #1
 80245d0:	9103      	str	r1, [sp, #12]
 80245d2:	701a      	strb	r2, [r3, #0]
 80245d4:	e7d9      	b.n	802458a <__cvt+0x7e>

080245d6 <__exponent>:
 80245d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80245d8:	2900      	cmp	r1, #0
 80245da:	bfba      	itte	lt
 80245dc:	4249      	neglt	r1, r1
 80245de:	232d      	movlt	r3, #45	@ 0x2d
 80245e0:	232b      	movge	r3, #43	@ 0x2b
 80245e2:	2909      	cmp	r1, #9
 80245e4:	7002      	strb	r2, [r0, #0]
 80245e6:	7043      	strb	r3, [r0, #1]
 80245e8:	dd29      	ble.n	802463e <__exponent+0x68>
 80245ea:	f10d 0307 	add.w	r3, sp, #7
 80245ee:	461d      	mov	r5, r3
 80245f0:	270a      	movs	r7, #10
 80245f2:	461a      	mov	r2, r3
 80245f4:	fbb1 f6f7 	udiv	r6, r1, r7
 80245f8:	fb07 1416 	mls	r4, r7, r6, r1
 80245fc:	3430      	adds	r4, #48	@ 0x30
 80245fe:	f802 4c01 	strb.w	r4, [r2, #-1]
 8024602:	460c      	mov	r4, r1
 8024604:	2c63      	cmp	r4, #99	@ 0x63
 8024606:	f103 33ff 	add.w	r3, r3, #4294967295
 802460a:	4631      	mov	r1, r6
 802460c:	dcf1      	bgt.n	80245f2 <__exponent+0x1c>
 802460e:	3130      	adds	r1, #48	@ 0x30
 8024610:	1e94      	subs	r4, r2, #2
 8024612:	f803 1c01 	strb.w	r1, [r3, #-1]
 8024616:	1c41      	adds	r1, r0, #1
 8024618:	4623      	mov	r3, r4
 802461a:	42ab      	cmp	r3, r5
 802461c:	d30a      	bcc.n	8024634 <__exponent+0x5e>
 802461e:	f10d 0309 	add.w	r3, sp, #9
 8024622:	1a9b      	subs	r3, r3, r2
 8024624:	42ac      	cmp	r4, r5
 8024626:	bf88      	it	hi
 8024628:	2300      	movhi	r3, #0
 802462a:	3302      	adds	r3, #2
 802462c:	4403      	add	r3, r0
 802462e:	1a18      	subs	r0, r3, r0
 8024630:	b003      	add	sp, #12
 8024632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024634:	f813 6b01 	ldrb.w	r6, [r3], #1
 8024638:	f801 6f01 	strb.w	r6, [r1, #1]!
 802463c:	e7ed      	b.n	802461a <__exponent+0x44>
 802463e:	2330      	movs	r3, #48	@ 0x30
 8024640:	3130      	adds	r1, #48	@ 0x30
 8024642:	7083      	strb	r3, [r0, #2]
 8024644:	70c1      	strb	r1, [r0, #3]
 8024646:	1d03      	adds	r3, r0, #4
 8024648:	e7f1      	b.n	802462e <__exponent+0x58>
	...

0802464c <_printf_float>:
 802464c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024650:	b08d      	sub	sp, #52	@ 0x34
 8024652:	460c      	mov	r4, r1
 8024654:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8024658:	4616      	mov	r6, r2
 802465a:	461f      	mov	r7, r3
 802465c:	4605      	mov	r5, r0
 802465e:	f000 ffe1 	bl	8025624 <_localeconv_r>
 8024662:	6803      	ldr	r3, [r0, #0]
 8024664:	9304      	str	r3, [sp, #16]
 8024666:	4618      	mov	r0, r3
 8024668:	f7fb fe02 	bl	8020270 <strlen>
 802466c:	2300      	movs	r3, #0
 802466e:	930a      	str	r3, [sp, #40]	@ 0x28
 8024670:	f8d8 3000 	ldr.w	r3, [r8]
 8024674:	9005      	str	r0, [sp, #20]
 8024676:	3307      	adds	r3, #7
 8024678:	f023 0307 	bic.w	r3, r3, #7
 802467c:	f103 0208 	add.w	r2, r3, #8
 8024680:	f894 a018 	ldrb.w	sl, [r4, #24]
 8024684:	f8d4 b000 	ldr.w	fp, [r4]
 8024688:	f8c8 2000 	str.w	r2, [r8]
 802468c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8024690:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8024694:	9307      	str	r3, [sp, #28]
 8024696:	f8cd 8018 	str.w	r8, [sp, #24]
 802469a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 802469e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80246a2:	4b9c      	ldr	r3, [pc, #624]	@ (8024914 <_printf_float+0x2c8>)
 80246a4:	f04f 32ff 	mov.w	r2, #4294967295
 80246a8:	f7fc fa40 	bl	8020b2c <__aeabi_dcmpun>
 80246ac:	bb70      	cbnz	r0, 802470c <_printf_float+0xc0>
 80246ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80246b2:	4b98      	ldr	r3, [pc, #608]	@ (8024914 <_printf_float+0x2c8>)
 80246b4:	f04f 32ff 	mov.w	r2, #4294967295
 80246b8:	f7fc fa1a 	bl	8020af0 <__aeabi_dcmple>
 80246bc:	bb30      	cbnz	r0, 802470c <_printf_float+0xc0>
 80246be:	2200      	movs	r2, #0
 80246c0:	2300      	movs	r3, #0
 80246c2:	4640      	mov	r0, r8
 80246c4:	4649      	mov	r1, r9
 80246c6:	f7fc fa09 	bl	8020adc <__aeabi_dcmplt>
 80246ca:	b110      	cbz	r0, 80246d2 <_printf_float+0x86>
 80246cc:	232d      	movs	r3, #45	@ 0x2d
 80246ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80246d2:	4a91      	ldr	r2, [pc, #580]	@ (8024918 <_printf_float+0x2cc>)
 80246d4:	4b91      	ldr	r3, [pc, #580]	@ (802491c <_printf_float+0x2d0>)
 80246d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80246da:	bf94      	ite	ls
 80246dc:	4690      	movls	r8, r2
 80246de:	4698      	movhi	r8, r3
 80246e0:	2303      	movs	r3, #3
 80246e2:	6123      	str	r3, [r4, #16]
 80246e4:	f02b 0304 	bic.w	r3, fp, #4
 80246e8:	6023      	str	r3, [r4, #0]
 80246ea:	f04f 0900 	mov.w	r9, #0
 80246ee:	9700      	str	r7, [sp, #0]
 80246f0:	4633      	mov	r3, r6
 80246f2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80246f4:	4621      	mov	r1, r4
 80246f6:	4628      	mov	r0, r5
 80246f8:	f000 f9d2 	bl	8024aa0 <_printf_common>
 80246fc:	3001      	adds	r0, #1
 80246fe:	f040 808d 	bne.w	802481c <_printf_float+0x1d0>
 8024702:	f04f 30ff 	mov.w	r0, #4294967295
 8024706:	b00d      	add	sp, #52	@ 0x34
 8024708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802470c:	4642      	mov	r2, r8
 802470e:	464b      	mov	r3, r9
 8024710:	4640      	mov	r0, r8
 8024712:	4649      	mov	r1, r9
 8024714:	f7fc fa0a 	bl	8020b2c <__aeabi_dcmpun>
 8024718:	b140      	cbz	r0, 802472c <_printf_float+0xe0>
 802471a:	464b      	mov	r3, r9
 802471c:	2b00      	cmp	r3, #0
 802471e:	bfbc      	itt	lt
 8024720:	232d      	movlt	r3, #45	@ 0x2d
 8024722:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8024726:	4a7e      	ldr	r2, [pc, #504]	@ (8024920 <_printf_float+0x2d4>)
 8024728:	4b7e      	ldr	r3, [pc, #504]	@ (8024924 <_printf_float+0x2d8>)
 802472a:	e7d4      	b.n	80246d6 <_printf_float+0x8a>
 802472c:	6863      	ldr	r3, [r4, #4]
 802472e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8024732:	9206      	str	r2, [sp, #24]
 8024734:	1c5a      	adds	r2, r3, #1
 8024736:	d13b      	bne.n	80247b0 <_printf_float+0x164>
 8024738:	2306      	movs	r3, #6
 802473a:	6063      	str	r3, [r4, #4]
 802473c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8024740:	2300      	movs	r3, #0
 8024742:	6022      	str	r2, [r4, #0]
 8024744:	9303      	str	r3, [sp, #12]
 8024746:	ab0a      	add	r3, sp, #40	@ 0x28
 8024748:	e9cd a301 	strd	sl, r3, [sp, #4]
 802474c:	ab09      	add	r3, sp, #36	@ 0x24
 802474e:	9300      	str	r3, [sp, #0]
 8024750:	6861      	ldr	r1, [r4, #4]
 8024752:	ec49 8b10 	vmov	d0, r8, r9
 8024756:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 802475a:	4628      	mov	r0, r5
 802475c:	f7ff fed6 	bl	802450c <__cvt>
 8024760:	9b06      	ldr	r3, [sp, #24]
 8024762:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8024764:	2b47      	cmp	r3, #71	@ 0x47
 8024766:	4680      	mov	r8, r0
 8024768:	d129      	bne.n	80247be <_printf_float+0x172>
 802476a:	1cc8      	adds	r0, r1, #3
 802476c:	db02      	blt.n	8024774 <_printf_float+0x128>
 802476e:	6863      	ldr	r3, [r4, #4]
 8024770:	4299      	cmp	r1, r3
 8024772:	dd41      	ble.n	80247f8 <_printf_float+0x1ac>
 8024774:	f1aa 0a02 	sub.w	sl, sl, #2
 8024778:	fa5f fa8a 	uxtb.w	sl, sl
 802477c:	3901      	subs	r1, #1
 802477e:	4652      	mov	r2, sl
 8024780:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8024784:	9109      	str	r1, [sp, #36]	@ 0x24
 8024786:	f7ff ff26 	bl	80245d6 <__exponent>
 802478a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 802478c:	1813      	adds	r3, r2, r0
 802478e:	2a01      	cmp	r2, #1
 8024790:	4681      	mov	r9, r0
 8024792:	6123      	str	r3, [r4, #16]
 8024794:	dc02      	bgt.n	802479c <_printf_float+0x150>
 8024796:	6822      	ldr	r2, [r4, #0]
 8024798:	07d2      	lsls	r2, r2, #31
 802479a:	d501      	bpl.n	80247a0 <_printf_float+0x154>
 802479c:	3301      	adds	r3, #1
 802479e:	6123      	str	r3, [r4, #16]
 80247a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80247a4:	2b00      	cmp	r3, #0
 80247a6:	d0a2      	beq.n	80246ee <_printf_float+0xa2>
 80247a8:	232d      	movs	r3, #45	@ 0x2d
 80247aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80247ae:	e79e      	b.n	80246ee <_printf_float+0xa2>
 80247b0:	9a06      	ldr	r2, [sp, #24]
 80247b2:	2a47      	cmp	r2, #71	@ 0x47
 80247b4:	d1c2      	bne.n	802473c <_printf_float+0xf0>
 80247b6:	2b00      	cmp	r3, #0
 80247b8:	d1c0      	bne.n	802473c <_printf_float+0xf0>
 80247ba:	2301      	movs	r3, #1
 80247bc:	e7bd      	b.n	802473a <_printf_float+0xee>
 80247be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80247c2:	d9db      	bls.n	802477c <_printf_float+0x130>
 80247c4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80247c8:	d118      	bne.n	80247fc <_printf_float+0x1b0>
 80247ca:	2900      	cmp	r1, #0
 80247cc:	6863      	ldr	r3, [r4, #4]
 80247ce:	dd0b      	ble.n	80247e8 <_printf_float+0x19c>
 80247d0:	6121      	str	r1, [r4, #16]
 80247d2:	b913      	cbnz	r3, 80247da <_printf_float+0x18e>
 80247d4:	6822      	ldr	r2, [r4, #0]
 80247d6:	07d0      	lsls	r0, r2, #31
 80247d8:	d502      	bpl.n	80247e0 <_printf_float+0x194>
 80247da:	3301      	adds	r3, #1
 80247dc:	440b      	add	r3, r1
 80247de:	6123      	str	r3, [r4, #16]
 80247e0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80247e2:	f04f 0900 	mov.w	r9, #0
 80247e6:	e7db      	b.n	80247a0 <_printf_float+0x154>
 80247e8:	b913      	cbnz	r3, 80247f0 <_printf_float+0x1a4>
 80247ea:	6822      	ldr	r2, [r4, #0]
 80247ec:	07d2      	lsls	r2, r2, #31
 80247ee:	d501      	bpl.n	80247f4 <_printf_float+0x1a8>
 80247f0:	3302      	adds	r3, #2
 80247f2:	e7f4      	b.n	80247de <_printf_float+0x192>
 80247f4:	2301      	movs	r3, #1
 80247f6:	e7f2      	b.n	80247de <_printf_float+0x192>
 80247f8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80247fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80247fe:	4299      	cmp	r1, r3
 8024800:	db05      	blt.n	802480e <_printf_float+0x1c2>
 8024802:	6823      	ldr	r3, [r4, #0]
 8024804:	6121      	str	r1, [r4, #16]
 8024806:	07d8      	lsls	r0, r3, #31
 8024808:	d5ea      	bpl.n	80247e0 <_printf_float+0x194>
 802480a:	1c4b      	adds	r3, r1, #1
 802480c:	e7e7      	b.n	80247de <_printf_float+0x192>
 802480e:	2900      	cmp	r1, #0
 8024810:	bfd4      	ite	le
 8024812:	f1c1 0202 	rsble	r2, r1, #2
 8024816:	2201      	movgt	r2, #1
 8024818:	4413      	add	r3, r2
 802481a:	e7e0      	b.n	80247de <_printf_float+0x192>
 802481c:	6823      	ldr	r3, [r4, #0]
 802481e:	055a      	lsls	r2, r3, #21
 8024820:	d407      	bmi.n	8024832 <_printf_float+0x1e6>
 8024822:	6923      	ldr	r3, [r4, #16]
 8024824:	4642      	mov	r2, r8
 8024826:	4631      	mov	r1, r6
 8024828:	4628      	mov	r0, r5
 802482a:	47b8      	blx	r7
 802482c:	3001      	adds	r0, #1
 802482e:	d12b      	bne.n	8024888 <_printf_float+0x23c>
 8024830:	e767      	b.n	8024702 <_printf_float+0xb6>
 8024832:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8024836:	f240 80dd 	bls.w	80249f4 <_printf_float+0x3a8>
 802483a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 802483e:	2200      	movs	r2, #0
 8024840:	2300      	movs	r3, #0
 8024842:	f7fc f941 	bl	8020ac8 <__aeabi_dcmpeq>
 8024846:	2800      	cmp	r0, #0
 8024848:	d033      	beq.n	80248b2 <_printf_float+0x266>
 802484a:	4a37      	ldr	r2, [pc, #220]	@ (8024928 <_printf_float+0x2dc>)
 802484c:	2301      	movs	r3, #1
 802484e:	4631      	mov	r1, r6
 8024850:	4628      	mov	r0, r5
 8024852:	47b8      	blx	r7
 8024854:	3001      	adds	r0, #1
 8024856:	f43f af54 	beq.w	8024702 <_printf_float+0xb6>
 802485a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 802485e:	4543      	cmp	r3, r8
 8024860:	db02      	blt.n	8024868 <_printf_float+0x21c>
 8024862:	6823      	ldr	r3, [r4, #0]
 8024864:	07d8      	lsls	r0, r3, #31
 8024866:	d50f      	bpl.n	8024888 <_printf_float+0x23c>
 8024868:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 802486c:	4631      	mov	r1, r6
 802486e:	4628      	mov	r0, r5
 8024870:	47b8      	blx	r7
 8024872:	3001      	adds	r0, #1
 8024874:	f43f af45 	beq.w	8024702 <_printf_float+0xb6>
 8024878:	f04f 0900 	mov.w	r9, #0
 802487c:	f108 38ff 	add.w	r8, r8, #4294967295
 8024880:	f104 0a1a 	add.w	sl, r4, #26
 8024884:	45c8      	cmp	r8, r9
 8024886:	dc09      	bgt.n	802489c <_printf_float+0x250>
 8024888:	6823      	ldr	r3, [r4, #0]
 802488a:	079b      	lsls	r3, r3, #30
 802488c:	f100 8103 	bmi.w	8024a96 <_printf_float+0x44a>
 8024890:	68e0      	ldr	r0, [r4, #12]
 8024892:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8024894:	4298      	cmp	r0, r3
 8024896:	bfb8      	it	lt
 8024898:	4618      	movlt	r0, r3
 802489a:	e734      	b.n	8024706 <_printf_float+0xba>
 802489c:	2301      	movs	r3, #1
 802489e:	4652      	mov	r2, sl
 80248a0:	4631      	mov	r1, r6
 80248a2:	4628      	mov	r0, r5
 80248a4:	47b8      	blx	r7
 80248a6:	3001      	adds	r0, #1
 80248a8:	f43f af2b 	beq.w	8024702 <_printf_float+0xb6>
 80248ac:	f109 0901 	add.w	r9, r9, #1
 80248b0:	e7e8      	b.n	8024884 <_printf_float+0x238>
 80248b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80248b4:	2b00      	cmp	r3, #0
 80248b6:	dc39      	bgt.n	802492c <_printf_float+0x2e0>
 80248b8:	4a1b      	ldr	r2, [pc, #108]	@ (8024928 <_printf_float+0x2dc>)
 80248ba:	2301      	movs	r3, #1
 80248bc:	4631      	mov	r1, r6
 80248be:	4628      	mov	r0, r5
 80248c0:	47b8      	blx	r7
 80248c2:	3001      	adds	r0, #1
 80248c4:	f43f af1d 	beq.w	8024702 <_printf_float+0xb6>
 80248c8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80248cc:	ea59 0303 	orrs.w	r3, r9, r3
 80248d0:	d102      	bne.n	80248d8 <_printf_float+0x28c>
 80248d2:	6823      	ldr	r3, [r4, #0]
 80248d4:	07d9      	lsls	r1, r3, #31
 80248d6:	d5d7      	bpl.n	8024888 <_printf_float+0x23c>
 80248d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80248dc:	4631      	mov	r1, r6
 80248de:	4628      	mov	r0, r5
 80248e0:	47b8      	blx	r7
 80248e2:	3001      	adds	r0, #1
 80248e4:	f43f af0d 	beq.w	8024702 <_printf_float+0xb6>
 80248e8:	f04f 0a00 	mov.w	sl, #0
 80248ec:	f104 0b1a 	add.w	fp, r4, #26
 80248f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80248f2:	425b      	negs	r3, r3
 80248f4:	4553      	cmp	r3, sl
 80248f6:	dc01      	bgt.n	80248fc <_printf_float+0x2b0>
 80248f8:	464b      	mov	r3, r9
 80248fa:	e793      	b.n	8024824 <_printf_float+0x1d8>
 80248fc:	2301      	movs	r3, #1
 80248fe:	465a      	mov	r2, fp
 8024900:	4631      	mov	r1, r6
 8024902:	4628      	mov	r0, r5
 8024904:	47b8      	blx	r7
 8024906:	3001      	adds	r0, #1
 8024908:	f43f aefb 	beq.w	8024702 <_printf_float+0xb6>
 802490c:	f10a 0a01 	add.w	sl, sl, #1
 8024910:	e7ee      	b.n	80248f0 <_printf_float+0x2a4>
 8024912:	bf00      	nop
 8024914:	7fefffff 	.word	0x7fefffff
 8024918:	08028ce0 	.word	0x08028ce0
 802491c:	08028ce4 	.word	0x08028ce4
 8024920:	08028ce8 	.word	0x08028ce8
 8024924:	08028cec 	.word	0x08028cec
 8024928:	08028cf0 	.word	0x08028cf0
 802492c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 802492e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8024932:	4553      	cmp	r3, sl
 8024934:	bfa8      	it	ge
 8024936:	4653      	movge	r3, sl
 8024938:	2b00      	cmp	r3, #0
 802493a:	4699      	mov	r9, r3
 802493c:	dc36      	bgt.n	80249ac <_printf_float+0x360>
 802493e:	f04f 0b00 	mov.w	fp, #0
 8024942:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8024946:	f104 021a 	add.w	r2, r4, #26
 802494a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 802494c:	9306      	str	r3, [sp, #24]
 802494e:	eba3 0309 	sub.w	r3, r3, r9
 8024952:	455b      	cmp	r3, fp
 8024954:	dc31      	bgt.n	80249ba <_printf_float+0x36e>
 8024956:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8024958:	459a      	cmp	sl, r3
 802495a:	dc3a      	bgt.n	80249d2 <_printf_float+0x386>
 802495c:	6823      	ldr	r3, [r4, #0]
 802495e:	07da      	lsls	r2, r3, #31
 8024960:	d437      	bmi.n	80249d2 <_printf_float+0x386>
 8024962:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8024964:	ebaa 0903 	sub.w	r9, sl, r3
 8024968:	9b06      	ldr	r3, [sp, #24]
 802496a:	ebaa 0303 	sub.w	r3, sl, r3
 802496e:	4599      	cmp	r9, r3
 8024970:	bfa8      	it	ge
 8024972:	4699      	movge	r9, r3
 8024974:	f1b9 0f00 	cmp.w	r9, #0
 8024978:	dc33      	bgt.n	80249e2 <_printf_float+0x396>
 802497a:	f04f 0800 	mov.w	r8, #0
 802497e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8024982:	f104 0b1a 	add.w	fp, r4, #26
 8024986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8024988:	ebaa 0303 	sub.w	r3, sl, r3
 802498c:	eba3 0309 	sub.w	r3, r3, r9
 8024990:	4543      	cmp	r3, r8
 8024992:	f77f af79 	ble.w	8024888 <_printf_float+0x23c>
 8024996:	2301      	movs	r3, #1
 8024998:	465a      	mov	r2, fp
 802499a:	4631      	mov	r1, r6
 802499c:	4628      	mov	r0, r5
 802499e:	47b8      	blx	r7
 80249a0:	3001      	adds	r0, #1
 80249a2:	f43f aeae 	beq.w	8024702 <_printf_float+0xb6>
 80249a6:	f108 0801 	add.w	r8, r8, #1
 80249aa:	e7ec      	b.n	8024986 <_printf_float+0x33a>
 80249ac:	4642      	mov	r2, r8
 80249ae:	4631      	mov	r1, r6
 80249b0:	4628      	mov	r0, r5
 80249b2:	47b8      	blx	r7
 80249b4:	3001      	adds	r0, #1
 80249b6:	d1c2      	bne.n	802493e <_printf_float+0x2f2>
 80249b8:	e6a3      	b.n	8024702 <_printf_float+0xb6>
 80249ba:	2301      	movs	r3, #1
 80249bc:	4631      	mov	r1, r6
 80249be:	4628      	mov	r0, r5
 80249c0:	9206      	str	r2, [sp, #24]
 80249c2:	47b8      	blx	r7
 80249c4:	3001      	adds	r0, #1
 80249c6:	f43f ae9c 	beq.w	8024702 <_printf_float+0xb6>
 80249ca:	9a06      	ldr	r2, [sp, #24]
 80249cc:	f10b 0b01 	add.w	fp, fp, #1
 80249d0:	e7bb      	b.n	802494a <_printf_float+0x2fe>
 80249d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80249d6:	4631      	mov	r1, r6
 80249d8:	4628      	mov	r0, r5
 80249da:	47b8      	blx	r7
 80249dc:	3001      	adds	r0, #1
 80249de:	d1c0      	bne.n	8024962 <_printf_float+0x316>
 80249e0:	e68f      	b.n	8024702 <_printf_float+0xb6>
 80249e2:	9a06      	ldr	r2, [sp, #24]
 80249e4:	464b      	mov	r3, r9
 80249e6:	4442      	add	r2, r8
 80249e8:	4631      	mov	r1, r6
 80249ea:	4628      	mov	r0, r5
 80249ec:	47b8      	blx	r7
 80249ee:	3001      	adds	r0, #1
 80249f0:	d1c3      	bne.n	802497a <_printf_float+0x32e>
 80249f2:	e686      	b.n	8024702 <_printf_float+0xb6>
 80249f4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80249f8:	f1ba 0f01 	cmp.w	sl, #1
 80249fc:	dc01      	bgt.n	8024a02 <_printf_float+0x3b6>
 80249fe:	07db      	lsls	r3, r3, #31
 8024a00:	d536      	bpl.n	8024a70 <_printf_float+0x424>
 8024a02:	2301      	movs	r3, #1
 8024a04:	4642      	mov	r2, r8
 8024a06:	4631      	mov	r1, r6
 8024a08:	4628      	mov	r0, r5
 8024a0a:	47b8      	blx	r7
 8024a0c:	3001      	adds	r0, #1
 8024a0e:	f43f ae78 	beq.w	8024702 <_printf_float+0xb6>
 8024a12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8024a16:	4631      	mov	r1, r6
 8024a18:	4628      	mov	r0, r5
 8024a1a:	47b8      	blx	r7
 8024a1c:	3001      	adds	r0, #1
 8024a1e:	f43f ae70 	beq.w	8024702 <_printf_float+0xb6>
 8024a22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8024a26:	2200      	movs	r2, #0
 8024a28:	2300      	movs	r3, #0
 8024a2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8024a2e:	f7fc f84b 	bl	8020ac8 <__aeabi_dcmpeq>
 8024a32:	b9c0      	cbnz	r0, 8024a66 <_printf_float+0x41a>
 8024a34:	4653      	mov	r3, sl
 8024a36:	f108 0201 	add.w	r2, r8, #1
 8024a3a:	4631      	mov	r1, r6
 8024a3c:	4628      	mov	r0, r5
 8024a3e:	47b8      	blx	r7
 8024a40:	3001      	adds	r0, #1
 8024a42:	d10c      	bne.n	8024a5e <_printf_float+0x412>
 8024a44:	e65d      	b.n	8024702 <_printf_float+0xb6>
 8024a46:	2301      	movs	r3, #1
 8024a48:	465a      	mov	r2, fp
 8024a4a:	4631      	mov	r1, r6
 8024a4c:	4628      	mov	r0, r5
 8024a4e:	47b8      	blx	r7
 8024a50:	3001      	adds	r0, #1
 8024a52:	f43f ae56 	beq.w	8024702 <_printf_float+0xb6>
 8024a56:	f108 0801 	add.w	r8, r8, #1
 8024a5a:	45d0      	cmp	r8, sl
 8024a5c:	dbf3      	blt.n	8024a46 <_printf_float+0x3fa>
 8024a5e:	464b      	mov	r3, r9
 8024a60:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8024a64:	e6df      	b.n	8024826 <_printf_float+0x1da>
 8024a66:	f04f 0800 	mov.w	r8, #0
 8024a6a:	f104 0b1a 	add.w	fp, r4, #26
 8024a6e:	e7f4      	b.n	8024a5a <_printf_float+0x40e>
 8024a70:	2301      	movs	r3, #1
 8024a72:	4642      	mov	r2, r8
 8024a74:	e7e1      	b.n	8024a3a <_printf_float+0x3ee>
 8024a76:	2301      	movs	r3, #1
 8024a78:	464a      	mov	r2, r9
 8024a7a:	4631      	mov	r1, r6
 8024a7c:	4628      	mov	r0, r5
 8024a7e:	47b8      	blx	r7
 8024a80:	3001      	adds	r0, #1
 8024a82:	f43f ae3e 	beq.w	8024702 <_printf_float+0xb6>
 8024a86:	f108 0801 	add.w	r8, r8, #1
 8024a8a:	68e3      	ldr	r3, [r4, #12]
 8024a8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8024a8e:	1a5b      	subs	r3, r3, r1
 8024a90:	4543      	cmp	r3, r8
 8024a92:	dcf0      	bgt.n	8024a76 <_printf_float+0x42a>
 8024a94:	e6fc      	b.n	8024890 <_printf_float+0x244>
 8024a96:	f04f 0800 	mov.w	r8, #0
 8024a9a:	f104 0919 	add.w	r9, r4, #25
 8024a9e:	e7f4      	b.n	8024a8a <_printf_float+0x43e>

08024aa0 <_printf_common>:
 8024aa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8024aa4:	4616      	mov	r6, r2
 8024aa6:	4698      	mov	r8, r3
 8024aa8:	688a      	ldr	r2, [r1, #8]
 8024aaa:	690b      	ldr	r3, [r1, #16]
 8024aac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8024ab0:	4293      	cmp	r3, r2
 8024ab2:	bfb8      	it	lt
 8024ab4:	4613      	movlt	r3, r2
 8024ab6:	6033      	str	r3, [r6, #0]
 8024ab8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8024abc:	4607      	mov	r7, r0
 8024abe:	460c      	mov	r4, r1
 8024ac0:	b10a      	cbz	r2, 8024ac6 <_printf_common+0x26>
 8024ac2:	3301      	adds	r3, #1
 8024ac4:	6033      	str	r3, [r6, #0]
 8024ac6:	6823      	ldr	r3, [r4, #0]
 8024ac8:	0699      	lsls	r1, r3, #26
 8024aca:	bf42      	ittt	mi
 8024acc:	6833      	ldrmi	r3, [r6, #0]
 8024ace:	3302      	addmi	r3, #2
 8024ad0:	6033      	strmi	r3, [r6, #0]
 8024ad2:	6825      	ldr	r5, [r4, #0]
 8024ad4:	f015 0506 	ands.w	r5, r5, #6
 8024ad8:	d106      	bne.n	8024ae8 <_printf_common+0x48>
 8024ada:	f104 0a19 	add.w	sl, r4, #25
 8024ade:	68e3      	ldr	r3, [r4, #12]
 8024ae0:	6832      	ldr	r2, [r6, #0]
 8024ae2:	1a9b      	subs	r3, r3, r2
 8024ae4:	42ab      	cmp	r3, r5
 8024ae6:	dc26      	bgt.n	8024b36 <_printf_common+0x96>
 8024ae8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8024aec:	6822      	ldr	r2, [r4, #0]
 8024aee:	3b00      	subs	r3, #0
 8024af0:	bf18      	it	ne
 8024af2:	2301      	movne	r3, #1
 8024af4:	0692      	lsls	r2, r2, #26
 8024af6:	d42b      	bmi.n	8024b50 <_printf_common+0xb0>
 8024af8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8024afc:	4641      	mov	r1, r8
 8024afe:	4638      	mov	r0, r7
 8024b00:	47c8      	blx	r9
 8024b02:	3001      	adds	r0, #1
 8024b04:	d01e      	beq.n	8024b44 <_printf_common+0xa4>
 8024b06:	6823      	ldr	r3, [r4, #0]
 8024b08:	6922      	ldr	r2, [r4, #16]
 8024b0a:	f003 0306 	and.w	r3, r3, #6
 8024b0e:	2b04      	cmp	r3, #4
 8024b10:	bf02      	ittt	eq
 8024b12:	68e5      	ldreq	r5, [r4, #12]
 8024b14:	6833      	ldreq	r3, [r6, #0]
 8024b16:	1aed      	subeq	r5, r5, r3
 8024b18:	68a3      	ldr	r3, [r4, #8]
 8024b1a:	bf0c      	ite	eq
 8024b1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8024b20:	2500      	movne	r5, #0
 8024b22:	4293      	cmp	r3, r2
 8024b24:	bfc4      	itt	gt
 8024b26:	1a9b      	subgt	r3, r3, r2
 8024b28:	18ed      	addgt	r5, r5, r3
 8024b2a:	2600      	movs	r6, #0
 8024b2c:	341a      	adds	r4, #26
 8024b2e:	42b5      	cmp	r5, r6
 8024b30:	d11a      	bne.n	8024b68 <_printf_common+0xc8>
 8024b32:	2000      	movs	r0, #0
 8024b34:	e008      	b.n	8024b48 <_printf_common+0xa8>
 8024b36:	2301      	movs	r3, #1
 8024b38:	4652      	mov	r2, sl
 8024b3a:	4641      	mov	r1, r8
 8024b3c:	4638      	mov	r0, r7
 8024b3e:	47c8      	blx	r9
 8024b40:	3001      	adds	r0, #1
 8024b42:	d103      	bne.n	8024b4c <_printf_common+0xac>
 8024b44:	f04f 30ff 	mov.w	r0, #4294967295
 8024b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8024b4c:	3501      	adds	r5, #1
 8024b4e:	e7c6      	b.n	8024ade <_printf_common+0x3e>
 8024b50:	18e1      	adds	r1, r4, r3
 8024b52:	1c5a      	adds	r2, r3, #1
 8024b54:	2030      	movs	r0, #48	@ 0x30
 8024b56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8024b5a:	4422      	add	r2, r4
 8024b5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8024b60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8024b64:	3302      	adds	r3, #2
 8024b66:	e7c7      	b.n	8024af8 <_printf_common+0x58>
 8024b68:	2301      	movs	r3, #1
 8024b6a:	4622      	mov	r2, r4
 8024b6c:	4641      	mov	r1, r8
 8024b6e:	4638      	mov	r0, r7
 8024b70:	47c8      	blx	r9
 8024b72:	3001      	adds	r0, #1
 8024b74:	d0e6      	beq.n	8024b44 <_printf_common+0xa4>
 8024b76:	3601      	adds	r6, #1
 8024b78:	e7d9      	b.n	8024b2e <_printf_common+0x8e>
	...

08024b7c <_printf_i>:
 8024b7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8024b80:	7e0f      	ldrb	r7, [r1, #24]
 8024b82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8024b84:	2f78      	cmp	r7, #120	@ 0x78
 8024b86:	4691      	mov	r9, r2
 8024b88:	4680      	mov	r8, r0
 8024b8a:	460c      	mov	r4, r1
 8024b8c:	469a      	mov	sl, r3
 8024b8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8024b92:	d807      	bhi.n	8024ba4 <_printf_i+0x28>
 8024b94:	2f62      	cmp	r7, #98	@ 0x62
 8024b96:	d80a      	bhi.n	8024bae <_printf_i+0x32>
 8024b98:	2f00      	cmp	r7, #0
 8024b9a:	f000 80d2 	beq.w	8024d42 <_printf_i+0x1c6>
 8024b9e:	2f58      	cmp	r7, #88	@ 0x58
 8024ba0:	f000 80b9 	beq.w	8024d16 <_printf_i+0x19a>
 8024ba4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8024ba8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8024bac:	e03a      	b.n	8024c24 <_printf_i+0xa8>
 8024bae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8024bb2:	2b15      	cmp	r3, #21
 8024bb4:	d8f6      	bhi.n	8024ba4 <_printf_i+0x28>
 8024bb6:	a101      	add	r1, pc, #4	@ (adr r1, 8024bbc <_printf_i+0x40>)
 8024bb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8024bbc:	08024c15 	.word	0x08024c15
 8024bc0:	08024c29 	.word	0x08024c29
 8024bc4:	08024ba5 	.word	0x08024ba5
 8024bc8:	08024ba5 	.word	0x08024ba5
 8024bcc:	08024ba5 	.word	0x08024ba5
 8024bd0:	08024ba5 	.word	0x08024ba5
 8024bd4:	08024c29 	.word	0x08024c29
 8024bd8:	08024ba5 	.word	0x08024ba5
 8024bdc:	08024ba5 	.word	0x08024ba5
 8024be0:	08024ba5 	.word	0x08024ba5
 8024be4:	08024ba5 	.word	0x08024ba5
 8024be8:	08024d29 	.word	0x08024d29
 8024bec:	08024c53 	.word	0x08024c53
 8024bf0:	08024ce3 	.word	0x08024ce3
 8024bf4:	08024ba5 	.word	0x08024ba5
 8024bf8:	08024ba5 	.word	0x08024ba5
 8024bfc:	08024d4b 	.word	0x08024d4b
 8024c00:	08024ba5 	.word	0x08024ba5
 8024c04:	08024c53 	.word	0x08024c53
 8024c08:	08024ba5 	.word	0x08024ba5
 8024c0c:	08024ba5 	.word	0x08024ba5
 8024c10:	08024ceb 	.word	0x08024ceb
 8024c14:	6833      	ldr	r3, [r6, #0]
 8024c16:	1d1a      	adds	r2, r3, #4
 8024c18:	681b      	ldr	r3, [r3, #0]
 8024c1a:	6032      	str	r2, [r6, #0]
 8024c1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8024c20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8024c24:	2301      	movs	r3, #1
 8024c26:	e09d      	b.n	8024d64 <_printf_i+0x1e8>
 8024c28:	6833      	ldr	r3, [r6, #0]
 8024c2a:	6820      	ldr	r0, [r4, #0]
 8024c2c:	1d19      	adds	r1, r3, #4
 8024c2e:	6031      	str	r1, [r6, #0]
 8024c30:	0606      	lsls	r6, r0, #24
 8024c32:	d501      	bpl.n	8024c38 <_printf_i+0xbc>
 8024c34:	681d      	ldr	r5, [r3, #0]
 8024c36:	e003      	b.n	8024c40 <_printf_i+0xc4>
 8024c38:	0645      	lsls	r5, r0, #25
 8024c3a:	d5fb      	bpl.n	8024c34 <_printf_i+0xb8>
 8024c3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8024c40:	2d00      	cmp	r5, #0
 8024c42:	da03      	bge.n	8024c4c <_printf_i+0xd0>
 8024c44:	232d      	movs	r3, #45	@ 0x2d
 8024c46:	426d      	negs	r5, r5
 8024c48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8024c4c:	4859      	ldr	r0, [pc, #356]	@ (8024db4 <_printf_i+0x238>)
 8024c4e:	230a      	movs	r3, #10
 8024c50:	e011      	b.n	8024c76 <_printf_i+0xfa>
 8024c52:	6821      	ldr	r1, [r4, #0]
 8024c54:	6833      	ldr	r3, [r6, #0]
 8024c56:	0608      	lsls	r0, r1, #24
 8024c58:	f853 5b04 	ldr.w	r5, [r3], #4
 8024c5c:	d402      	bmi.n	8024c64 <_printf_i+0xe8>
 8024c5e:	0649      	lsls	r1, r1, #25
 8024c60:	bf48      	it	mi
 8024c62:	b2ad      	uxthmi	r5, r5
 8024c64:	2f6f      	cmp	r7, #111	@ 0x6f
 8024c66:	4853      	ldr	r0, [pc, #332]	@ (8024db4 <_printf_i+0x238>)
 8024c68:	6033      	str	r3, [r6, #0]
 8024c6a:	bf14      	ite	ne
 8024c6c:	230a      	movne	r3, #10
 8024c6e:	2308      	moveq	r3, #8
 8024c70:	2100      	movs	r1, #0
 8024c72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8024c76:	6866      	ldr	r6, [r4, #4]
 8024c78:	60a6      	str	r6, [r4, #8]
 8024c7a:	2e00      	cmp	r6, #0
 8024c7c:	bfa2      	ittt	ge
 8024c7e:	6821      	ldrge	r1, [r4, #0]
 8024c80:	f021 0104 	bicge.w	r1, r1, #4
 8024c84:	6021      	strge	r1, [r4, #0]
 8024c86:	b90d      	cbnz	r5, 8024c8c <_printf_i+0x110>
 8024c88:	2e00      	cmp	r6, #0
 8024c8a:	d04b      	beq.n	8024d24 <_printf_i+0x1a8>
 8024c8c:	4616      	mov	r6, r2
 8024c8e:	fbb5 f1f3 	udiv	r1, r5, r3
 8024c92:	fb03 5711 	mls	r7, r3, r1, r5
 8024c96:	5dc7      	ldrb	r7, [r0, r7]
 8024c98:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8024c9c:	462f      	mov	r7, r5
 8024c9e:	42bb      	cmp	r3, r7
 8024ca0:	460d      	mov	r5, r1
 8024ca2:	d9f4      	bls.n	8024c8e <_printf_i+0x112>
 8024ca4:	2b08      	cmp	r3, #8
 8024ca6:	d10b      	bne.n	8024cc0 <_printf_i+0x144>
 8024ca8:	6823      	ldr	r3, [r4, #0]
 8024caa:	07df      	lsls	r7, r3, #31
 8024cac:	d508      	bpl.n	8024cc0 <_printf_i+0x144>
 8024cae:	6923      	ldr	r3, [r4, #16]
 8024cb0:	6861      	ldr	r1, [r4, #4]
 8024cb2:	4299      	cmp	r1, r3
 8024cb4:	bfde      	ittt	le
 8024cb6:	2330      	movle	r3, #48	@ 0x30
 8024cb8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8024cbc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8024cc0:	1b92      	subs	r2, r2, r6
 8024cc2:	6122      	str	r2, [r4, #16]
 8024cc4:	f8cd a000 	str.w	sl, [sp]
 8024cc8:	464b      	mov	r3, r9
 8024cca:	aa03      	add	r2, sp, #12
 8024ccc:	4621      	mov	r1, r4
 8024cce:	4640      	mov	r0, r8
 8024cd0:	f7ff fee6 	bl	8024aa0 <_printf_common>
 8024cd4:	3001      	adds	r0, #1
 8024cd6:	d14a      	bne.n	8024d6e <_printf_i+0x1f2>
 8024cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8024cdc:	b004      	add	sp, #16
 8024cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8024ce2:	6823      	ldr	r3, [r4, #0]
 8024ce4:	f043 0320 	orr.w	r3, r3, #32
 8024ce8:	6023      	str	r3, [r4, #0]
 8024cea:	4833      	ldr	r0, [pc, #204]	@ (8024db8 <_printf_i+0x23c>)
 8024cec:	2778      	movs	r7, #120	@ 0x78
 8024cee:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8024cf2:	6823      	ldr	r3, [r4, #0]
 8024cf4:	6831      	ldr	r1, [r6, #0]
 8024cf6:	061f      	lsls	r7, r3, #24
 8024cf8:	f851 5b04 	ldr.w	r5, [r1], #4
 8024cfc:	d402      	bmi.n	8024d04 <_printf_i+0x188>
 8024cfe:	065f      	lsls	r7, r3, #25
 8024d00:	bf48      	it	mi
 8024d02:	b2ad      	uxthmi	r5, r5
 8024d04:	6031      	str	r1, [r6, #0]
 8024d06:	07d9      	lsls	r1, r3, #31
 8024d08:	bf44      	itt	mi
 8024d0a:	f043 0320 	orrmi.w	r3, r3, #32
 8024d0e:	6023      	strmi	r3, [r4, #0]
 8024d10:	b11d      	cbz	r5, 8024d1a <_printf_i+0x19e>
 8024d12:	2310      	movs	r3, #16
 8024d14:	e7ac      	b.n	8024c70 <_printf_i+0xf4>
 8024d16:	4827      	ldr	r0, [pc, #156]	@ (8024db4 <_printf_i+0x238>)
 8024d18:	e7e9      	b.n	8024cee <_printf_i+0x172>
 8024d1a:	6823      	ldr	r3, [r4, #0]
 8024d1c:	f023 0320 	bic.w	r3, r3, #32
 8024d20:	6023      	str	r3, [r4, #0]
 8024d22:	e7f6      	b.n	8024d12 <_printf_i+0x196>
 8024d24:	4616      	mov	r6, r2
 8024d26:	e7bd      	b.n	8024ca4 <_printf_i+0x128>
 8024d28:	6833      	ldr	r3, [r6, #0]
 8024d2a:	6825      	ldr	r5, [r4, #0]
 8024d2c:	6961      	ldr	r1, [r4, #20]
 8024d2e:	1d18      	adds	r0, r3, #4
 8024d30:	6030      	str	r0, [r6, #0]
 8024d32:	062e      	lsls	r6, r5, #24
 8024d34:	681b      	ldr	r3, [r3, #0]
 8024d36:	d501      	bpl.n	8024d3c <_printf_i+0x1c0>
 8024d38:	6019      	str	r1, [r3, #0]
 8024d3a:	e002      	b.n	8024d42 <_printf_i+0x1c6>
 8024d3c:	0668      	lsls	r0, r5, #25
 8024d3e:	d5fb      	bpl.n	8024d38 <_printf_i+0x1bc>
 8024d40:	8019      	strh	r1, [r3, #0]
 8024d42:	2300      	movs	r3, #0
 8024d44:	6123      	str	r3, [r4, #16]
 8024d46:	4616      	mov	r6, r2
 8024d48:	e7bc      	b.n	8024cc4 <_printf_i+0x148>
 8024d4a:	6833      	ldr	r3, [r6, #0]
 8024d4c:	1d1a      	adds	r2, r3, #4
 8024d4e:	6032      	str	r2, [r6, #0]
 8024d50:	681e      	ldr	r6, [r3, #0]
 8024d52:	6862      	ldr	r2, [r4, #4]
 8024d54:	2100      	movs	r1, #0
 8024d56:	4630      	mov	r0, r6
 8024d58:	f7fb fa3a 	bl	80201d0 <memchr>
 8024d5c:	b108      	cbz	r0, 8024d62 <_printf_i+0x1e6>
 8024d5e:	1b80      	subs	r0, r0, r6
 8024d60:	6060      	str	r0, [r4, #4]
 8024d62:	6863      	ldr	r3, [r4, #4]
 8024d64:	6123      	str	r3, [r4, #16]
 8024d66:	2300      	movs	r3, #0
 8024d68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8024d6c:	e7aa      	b.n	8024cc4 <_printf_i+0x148>
 8024d6e:	6923      	ldr	r3, [r4, #16]
 8024d70:	4632      	mov	r2, r6
 8024d72:	4649      	mov	r1, r9
 8024d74:	4640      	mov	r0, r8
 8024d76:	47d0      	blx	sl
 8024d78:	3001      	adds	r0, #1
 8024d7a:	d0ad      	beq.n	8024cd8 <_printf_i+0x15c>
 8024d7c:	6823      	ldr	r3, [r4, #0]
 8024d7e:	079b      	lsls	r3, r3, #30
 8024d80:	d413      	bmi.n	8024daa <_printf_i+0x22e>
 8024d82:	68e0      	ldr	r0, [r4, #12]
 8024d84:	9b03      	ldr	r3, [sp, #12]
 8024d86:	4298      	cmp	r0, r3
 8024d88:	bfb8      	it	lt
 8024d8a:	4618      	movlt	r0, r3
 8024d8c:	e7a6      	b.n	8024cdc <_printf_i+0x160>
 8024d8e:	2301      	movs	r3, #1
 8024d90:	4632      	mov	r2, r6
 8024d92:	4649      	mov	r1, r9
 8024d94:	4640      	mov	r0, r8
 8024d96:	47d0      	blx	sl
 8024d98:	3001      	adds	r0, #1
 8024d9a:	d09d      	beq.n	8024cd8 <_printf_i+0x15c>
 8024d9c:	3501      	adds	r5, #1
 8024d9e:	68e3      	ldr	r3, [r4, #12]
 8024da0:	9903      	ldr	r1, [sp, #12]
 8024da2:	1a5b      	subs	r3, r3, r1
 8024da4:	42ab      	cmp	r3, r5
 8024da6:	dcf2      	bgt.n	8024d8e <_printf_i+0x212>
 8024da8:	e7eb      	b.n	8024d82 <_printf_i+0x206>
 8024daa:	2500      	movs	r5, #0
 8024dac:	f104 0619 	add.w	r6, r4, #25
 8024db0:	e7f5      	b.n	8024d9e <_printf_i+0x222>
 8024db2:	bf00      	nop
 8024db4:	08028cf2 	.word	0x08028cf2
 8024db8:	08028d03 	.word	0x08028d03

08024dbc <_scanf_float>:
 8024dbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024dc0:	b087      	sub	sp, #28
 8024dc2:	4617      	mov	r7, r2
 8024dc4:	9303      	str	r3, [sp, #12]
 8024dc6:	688b      	ldr	r3, [r1, #8]
 8024dc8:	1e5a      	subs	r2, r3, #1
 8024dca:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8024dce:	bf81      	itttt	hi
 8024dd0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8024dd4:	eb03 0b05 	addhi.w	fp, r3, r5
 8024dd8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8024ddc:	608b      	strhi	r3, [r1, #8]
 8024dde:	680b      	ldr	r3, [r1, #0]
 8024de0:	460a      	mov	r2, r1
 8024de2:	f04f 0500 	mov.w	r5, #0
 8024de6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8024dea:	f842 3b1c 	str.w	r3, [r2], #28
 8024dee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8024df2:	4680      	mov	r8, r0
 8024df4:	460c      	mov	r4, r1
 8024df6:	bf98      	it	ls
 8024df8:	f04f 0b00 	movls.w	fp, #0
 8024dfc:	9201      	str	r2, [sp, #4]
 8024dfe:	4616      	mov	r6, r2
 8024e00:	46aa      	mov	sl, r5
 8024e02:	46a9      	mov	r9, r5
 8024e04:	9502      	str	r5, [sp, #8]
 8024e06:	68a2      	ldr	r2, [r4, #8]
 8024e08:	b152      	cbz	r2, 8024e20 <_scanf_float+0x64>
 8024e0a:	683b      	ldr	r3, [r7, #0]
 8024e0c:	781b      	ldrb	r3, [r3, #0]
 8024e0e:	2b4e      	cmp	r3, #78	@ 0x4e
 8024e10:	d864      	bhi.n	8024edc <_scanf_float+0x120>
 8024e12:	2b40      	cmp	r3, #64	@ 0x40
 8024e14:	d83c      	bhi.n	8024e90 <_scanf_float+0xd4>
 8024e16:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8024e1a:	b2c8      	uxtb	r0, r1
 8024e1c:	280e      	cmp	r0, #14
 8024e1e:	d93a      	bls.n	8024e96 <_scanf_float+0xda>
 8024e20:	f1b9 0f00 	cmp.w	r9, #0
 8024e24:	d003      	beq.n	8024e2e <_scanf_float+0x72>
 8024e26:	6823      	ldr	r3, [r4, #0]
 8024e28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8024e2c:	6023      	str	r3, [r4, #0]
 8024e2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8024e32:	f1ba 0f01 	cmp.w	sl, #1
 8024e36:	f200 8117 	bhi.w	8025068 <_scanf_float+0x2ac>
 8024e3a:	9b01      	ldr	r3, [sp, #4]
 8024e3c:	429e      	cmp	r6, r3
 8024e3e:	f200 8108 	bhi.w	8025052 <_scanf_float+0x296>
 8024e42:	2001      	movs	r0, #1
 8024e44:	b007      	add	sp, #28
 8024e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8024e4a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8024e4e:	2a0d      	cmp	r2, #13
 8024e50:	d8e6      	bhi.n	8024e20 <_scanf_float+0x64>
 8024e52:	a101      	add	r1, pc, #4	@ (adr r1, 8024e58 <_scanf_float+0x9c>)
 8024e54:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8024e58:	08024f9f 	.word	0x08024f9f
 8024e5c:	08024e21 	.word	0x08024e21
 8024e60:	08024e21 	.word	0x08024e21
 8024e64:	08024e21 	.word	0x08024e21
 8024e68:	08024fff 	.word	0x08024fff
 8024e6c:	08024fd7 	.word	0x08024fd7
 8024e70:	08024e21 	.word	0x08024e21
 8024e74:	08024e21 	.word	0x08024e21
 8024e78:	08024fad 	.word	0x08024fad
 8024e7c:	08024e21 	.word	0x08024e21
 8024e80:	08024e21 	.word	0x08024e21
 8024e84:	08024e21 	.word	0x08024e21
 8024e88:	08024e21 	.word	0x08024e21
 8024e8c:	08024f65 	.word	0x08024f65
 8024e90:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8024e94:	e7db      	b.n	8024e4e <_scanf_float+0x92>
 8024e96:	290e      	cmp	r1, #14
 8024e98:	d8c2      	bhi.n	8024e20 <_scanf_float+0x64>
 8024e9a:	a001      	add	r0, pc, #4	@ (adr r0, 8024ea0 <_scanf_float+0xe4>)
 8024e9c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8024ea0:	08024f55 	.word	0x08024f55
 8024ea4:	08024e21 	.word	0x08024e21
 8024ea8:	08024f55 	.word	0x08024f55
 8024eac:	08024feb 	.word	0x08024feb
 8024eb0:	08024e21 	.word	0x08024e21
 8024eb4:	08024efd 	.word	0x08024efd
 8024eb8:	08024f3b 	.word	0x08024f3b
 8024ebc:	08024f3b 	.word	0x08024f3b
 8024ec0:	08024f3b 	.word	0x08024f3b
 8024ec4:	08024f3b 	.word	0x08024f3b
 8024ec8:	08024f3b 	.word	0x08024f3b
 8024ecc:	08024f3b 	.word	0x08024f3b
 8024ed0:	08024f3b 	.word	0x08024f3b
 8024ed4:	08024f3b 	.word	0x08024f3b
 8024ed8:	08024f3b 	.word	0x08024f3b
 8024edc:	2b6e      	cmp	r3, #110	@ 0x6e
 8024ede:	d809      	bhi.n	8024ef4 <_scanf_float+0x138>
 8024ee0:	2b60      	cmp	r3, #96	@ 0x60
 8024ee2:	d8b2      	bhi.n	8024e4a <_scanf_float+0x8e>
 8024ee4:	2b54      	cmp	r3, #84	@ 0x54
 8024ee6:	d07b      	beq.n	8024fe0 <_scanf_float+0x224>
 8024ee8:	2b59      	cmp	r3, #89	@ 0x59
 8024eea:	d199      	bne.n	8024e20 <_scanf_float+0x64>
 8024eec:	2d07      	cmp	r5, #7
 8024eee:	d197      	bne.n	8024e20 <_scanf_float+0x64>
 8024ef0:	2508      	movs	r5, #8
 8024ef2:	e02c      	b.n	8024f4e <_scanf_float+0x192>
 8024ef4:	2b74      	cmp	r3, #116	@ 0x74
 8024ef6:	d073      	beq.n	8024fe0 <_scanf_float+0x224>
 8024ef8:	2b79      	cmp	r3, #121	@ 0x79
 8024efa:	e7f6      	b.n	8024eea <_scanf_float+0x12e>
 8024efc:	6821      	ldr	r1, [r4, #0]
 8024efe:	05c8      	lsls	r0, r1, #23
 8024f00:	d51b      	bpl.n	8024f3a <_scanf_float+0x17e>
 8024f02:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8024f06:	6021      	str	r1, [r4, #0]
 8024f08:	f109 0901 	add.w	r9, r9, #1
 8024f0c:	f1bb 0f00 	cmp.w	fp, #0
 8024f10:	d003      	beq.n	8024f1a <_scanf_float+0x15e>
 8024f12:	3201      	adds	r2, #1
 8024f14:	f10b 3bff 	add.w	fp, fp, #4294967295
 8024f18:	60a2      	str	r2, [r4, #8]
 8024f1a:	68a3      	ldr	r3, [r4, #8]
 8024f1c:	3b01      	subs	r3, #1
 8024f1e:	60a3      	str	r3, [r4, #8]
 8024f20:	6923      	ldr	r3, [r4, #16]
 8024f22:	3301      	adds	r3, #1
 8024f24:	6123      	str	r3, [r4, #16]
 8024f26:	687b      	ldr	r3, [r7, #4]
 8024f28:	3b01      	subs	r3, #1
 8024f2a:	2b00      	cmp	r3, #0
 8024f2c:	607b      	str	r3, [r7, #4]
 8024f2e:	f340 8087 	ble.w	8025040 <_scanf_float+0x284>
 8024f32:	683b      	ldr	r3, [r7, #0]
 8024f34:	3301      	adds	r3, #1
 8024f36:	603b      	str	r3, [r7, #0]
 8024f38:	e765      	b.n	8024e06 <_scanf_float+0x4a>
 8024f3a:	eb1a 0105 	adds.w	r1, sl, r5
 8024f3e:	f47f af6f 	bne.w	8024e20 <_scanf_float+0x64>
 8024f42:	6822      	ldr	r2, [r4, #0]
 8024f44:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8024f48:	6022      	str	r2, [r4, #0]
 8024f4a:	460d      	mov	r5, r1
 8024f4c:	468a      	mov	sl, r1
 8024f4e:	f806 3b01 	strb.w	r3, [r6], #1
 8024f52:	e7e2      	b.n	8024f1a <_scanf_float+0x15e>
 8024f54:	6822      	ldr	r2, [r4, #0]
 8024f56:	0610      	lsls	r0, r2, #24
 8024f58:	f57f af62 	bpl.w	8024e20 <_scanf_float+0x64>
 8024f5c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8024f60:	6022      	str	r2, [r4, #0]
 8024f62:	e7f4      	b.n	8024f4e <_scanf_float+0x192>
 8024f64:	f1ba 0f00 	cmp.w	sl, #0
 8024f68:	d10e      	bne.n	8024f88 <_scanf_float+0x1cc>
 8024f6a:	f1b9 0f00 	cmp.w	r9, #0
 8024f6e:	d10e      	bne.n	8024f8e <_scanf_float+0x1d2>
 8024f70:	6822      	ldr	r2, [r4, #0]
 8024f72:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8024f76:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8024f7a:	d108      	bne.n	8024f8e <_scanf_float+0x1d2>
 8024f7c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8024f80:	6022      	str	r2, [r4, #0]
 8024f82:	f04f 0a01 	mov.w	sl, #1
 8024f86:	e7e2      	b.n	8024f4e <_scanf_float+0x192>
 8024f88:	f1ba 0f02 	cmp.w	sl, #2
 8024f8c:	d055      	beq.n	802503a <_scanf_float+0x27e>
 8024f8e:	2d01      	cmp	r5, #1
 8024f90:	d002      	beq.n	8024f98 <_scanf_float+0x1dc>
 8024f92:	2d04      	cmp	r5, #4
 8024f94:	f47f af44 	bne.w	8024e20 <_scanf_float+0x64>
 8024f98:	3501      	adds	r5, #1
 8024f9a:	b2ed      	uxtb	r5, r5
 8024f9c:	e7d7      	b.n	8024f4e <_scanf_float+0x192>
 8024f9e:	f1ba 0f01 	cmp.w	sl, #1
 8024fa2:	f47f af3d 	bne.w	8024e20 <_scanf_float+0x64>
 8024fa6:	f04f 0a02 	mov.w	sl, #2
 8024faa:	e7d0      	b.n	8024f4e <_scanf_float+0x192>
 8024fac:	b97d      	cbnz	r5, 8024fce <_scanf_float+0x212>
 8024fae:	f1b9 0f00 	cmp.w	r9, #0
 8024fb2:	f47f af38 	bne.w	8024e26 <_scanf_float+0x6a>
 8024fb6:	6822      	ldr	r2, [r4, #0]
 8024fb8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8024fbc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8024fc0:	f040 8108 	bne.w	80251d4 <_scanf_float+0x418>
 8024fc4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8024fc8:	6022      	str	r2, [r4, #0]
 8024fca:	2501      	movs	r5, #1
 8024fcc:	e7bf      	b.n	8024f4e <_scanf_float+0x192>
 8024fce:	2d03      	cmp	r5, #3
 8024fd0:	d0e2      	beq.n	8024f98 <_scanf_float+0x1dc>
 8024fd2:	2d05      	cmp	r5, #5
 8024fd4:	e7de      	b.n	8024f94 <_scanf_float+0x1d8>
 8024fd6:	2d02      	cmp	r5, #2
 8024fd8:	f47f af22 	bne.w	8024e20 <_scanf_float+0x64>
 8024fdc:	2503      	movs	r5, #3
 8024fde:	e7b6      	b.n	8024f4e <_scanf_float+0x192>
 8024fe0:	2d06      	cmp	r5, #6
 8024fe2:	f47f af1d 	bne.w	8024e20 <_scanf_float+0x64>
 8024fe6:	2507      	movs	r5, #7
 8024fe8:	e7b1      	b.n	8024f4e <_scanf_float+0x192>
 8024fea:	6822      	ldr	r2, [r4, #0]
 8024fec:	0591      	lsls	r1, r2, #22
 8024fee:	f57f af17 	bpl.w	8024e20 <_scanf_float+0x64>
 8024ff2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8024ff6:	6022      	str	r2, [r4, #0]
 8024ff8:	f8cd 9008 	str.w	r9, [sp, #8]
 8024ffc:	e7a7      	b.n	8024f4e <_scanf_float+0x192>
 8024ffe:	6822      	ldr	r2, [r4, #0]
 8025000:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8025004:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8025008:	d006      	beq.n	8025018 <_scanf_float+0x25c>
 802500a:	0550      	lsls	r0, r2, #21
 802500c:	f57f af08 	bpl.w	8024e20 <_scanf_float+0x64>
 8025010:	f1b9 0f00 	cmp.w	r9, #0
 8025014:	f000 80de 	beq.w	80251d4 <_scanf_float+0x418>
 8025018:	0591      	lsls	r1, r2, #22
 802501a:	bf58      	it	pl
 802501c:	9902      	ldrpl	r1, [sp, #8]
 802501e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8025022:	bf58      	it	pl
 8025024:	eba9 0101 	subpl.w	r1, r9, r1
 8025028:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 802502c:	bf58      	it	pl
 802502e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8025032:	6022      	str	r2, [r4, #0]
 8025034:	f04f 0900 	mov.w	r9, #0
 8025038:	e789      	b.n	8024f4e <_scanf_float+0x192>
 802503a:	f04f 0a03 	mov.w	sl, #3
 802503e:	e786      	b.n	8024f4e <_scanf_float+0x192>
 8025040:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8025044:	4639      	mov	r1, r7
 8025046:	4640      	mov	r0, r8
 8025048:	4798      	blx	r3
 802504a:	2800      	cmp	r0, #0
 802504c:	f43f aedb 	beq.w	8024e06 <_scanf_float+0x4a>
 8025050:	e6e6      	b.n	8024e20 <_scanf_float+0x64>
 8025052:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8025056:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 802505a:	463a      	mov	r2, r7
 802505c:	4640      	mov	r0, r8
 802505e:	4798      	blx	r3
 8025060:	6923      	ldr	r3, [r4, #16]
 8025062:	3b01      	subs	r3, #1
 8025064:	6123      	str	r3, [r4, #16]
 8025066:	e6e8      	b.n	8024e3a <_scanf_float+0x7e>
 8025068:	1e6b      	subs	r3, r5, #1
 802506a:	2b06      	cmp	r3, #6
 802506c:	d824      	bhi.n	80250b8 <_scanf_float+0x2fc>
 802506e:	2d02      	cmp	r5, #2
 8025070:	d836      	bhi.n	80250e0 <_scanf_float+0x324>
 8025072:	9b01      	ldr	r3, [sp, #4]
 8025074:	429e      	cmp	r6, r3
 8025076:	f67f aee4 	bls.w	8024e42 <_scanf_float+0x86>
 802507a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 802507e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8025082:	463a      	mov	r2, r7
 8025084:	4640      	mov	r0, r8
 8025086:	4798      	blx	r3
 8025088:	6923      	ldr	r3, [r4, #16]
 802508a:	3b01      	subs	r3, #1
 802508c:	6123      	str	r3, [r4, #16]
 802508e:	e7f0      	b.n	8025072 <_scanf_float+0x2b6>
 8025090:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8025094:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8025098:	463a      	mov	r2, r7
 802509a:	4640      	mov	r0, r8
 802509c:	4798      	blx	r3
 802509e:	6923      	ldr	r3, [r4, #16]
 80250a0:	3b01      	subs	r3, #1
 80250a2:	6123      	str	r3, [r4, #16]
 80250a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80250a8:	fa5f fa8a 	uxtb.w	sl, sl
 80250ac:	f1ba 0f02 	cmp.w	sl, #2
 80250b0:	d1ee      	bne.n	8025090 <_scanf_float+0x2d4>
 80250b2:	3d03      	subs	r5, #3
 80250b4:	b2ed      	uxtb	r5, r5
 80250b6:	1b76      	subs	r6, r6, r5
 80250b8:	6823      	ldr	r3, [r4, #0]
 80250ba:	05da      	lsls	r2, r3, #23
 80250bc:	d530      	bpl.n	8025120 <_scanf_float+0x364>
 80250be:	055b      	lsls	r3, r3, #21
 80250c0:	d511      	bpl.n	80250e6 <_scanf_float+0x32a>
 80250c2:	9b01      	ldr	r3, [sp, #4]
 80250c4:	429e      	cmp	r6, r3
 80250c6:	f67f aebc 	bls.w	8024e42 <_scanf_float+0x86>
 80250ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80250ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80250d2:	463a      	mov	r2, r7
 80250d4:	4640      	mov	r0, r8
 80250d6:	4798      	blx	r3
 80250d8:	6923      	ldr	r3, [r4, #16]
 80250da:	3b01      	subs	r3, #1
 80250dc:	6123      	str	r3, [r4, #16]
 80250de:	e7f0      	b.n	80250c2 <_scanf_float+0x306>
 80250e0:	46aa      	mov	sl, r5
 80250e2:	46b3      	mov	fp, r6
 80250e4:	e7de      	b.n	80250a4 <_scanf_float+0x2e8>
 80250e6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80250ea:	6923      	ldr	r3, [r4, #16]
 80250ec:	2965      	cmp	r1, #101	@ 0x65
 80250ee:	f103 33ff 	add.w	r3, r3, #4294967295
 80250f2:	f106 35ff 	add.w	r5, r6, #4294967295
 80250f6:	6123      	str	r3, [r4, #16]
 80250f8:	d00c      	beq.n	8025114 <_scanf_float+0x358>
 80250fa:	2945      	cmp	r1, #69	@ 0x45
 80250fc:	d00a      	beq.n	8025114 <_scanf_float+0x358>
 80250fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8025102:	463a      	mov	r2, r7
 8025104:	4640      	mov	r0, r8
 8025106:	4798      	blx	r3
 8025108:	6923      	ldr	r3, [r4, #16]
 802510a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 802510e:	3b01      	subs	r3, #1
 8025110:	1eb5      	subs	r5, r6, #2
 8025112:	6123      	str	r3, [r4, #16]
 8025114:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8025118:	463a      	mov	r2, r7
 802511a:	4640      	mov	r0, r8
 802511c:	4798      	blx	r3
 802511e:	462e      	mov	r6, r5
 8025120:	6822      	ldr	r2, [r4, #0]
 8025122:	f012 0210 	ands.w	r2, r2, #16
 8025126:	d001      	beq.n	802512c <_scanf_float+0x370>
 8025128:	2000      	movs	r0, #0
 802512a:	e68b      	b.n	8024e44 <_scanf_float+0x88>
 802512c:	7032      	strb	r2, [r6, #0]
 802512e:	6823      	ldr	r3, [r4, #0]
 8025130:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8025134:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8025138:	d11c      	bne.n	8025174 <_scanf_float+0x3b8>
 802513a:	9b02      	ldr	r3, [sp, #8]
 802513c:	454b      	cmp	r3, r9
 802513e:	eba3 0209 	sub.w	r2, r3, r9
 8025142:	d123      	bne.n	802518c <_scanf_float+0x3d0>
 8025144:	9901      	ldr	r1, [sp, #4]
 8025146:	2200      	movs	r2, #0
 8025148:	4640      	mov	r0, r8
 802514a:	f002 fce9 	bl	8027b20 <_strtod_r>
 802514e:	9b03      	ldr	r3, [sp, #12]
 8025150:	6821      	ldr	r1, [r4, #0]
 8025152:	681b      	ldr	r3, [r3, #0]
 8025154:	f011 0f02 	tst.w	r1, #2
 8025158:	ec57 6b10 	vmov	r6, r7, d0
 802515c:	f103 0204 	add.w	r2, r3, #4
 8025160:	d01f      	beq.n	80251a2 <_scanf_float+0x3e6>
 8025162:	9903      	ldr	r1, [sp, #12]
 8025164:	600a      	str	r2, [r1, #0]
 8025166:	681b      	ldr	r3, [r3, #0]
 8025168:	e9c3 6700 	strd	r6, r7, [r3]
 802516c:	68e3      	ldr	r3, [r4, #12]
 802516e:	3301      	adds	r3, #1
 8025170:	60e3      	str	r3, [r4, #12]
 8025172:	e7d9      	b.n	8025128 <_scanf_float+0x36c>
 8025174:	9b04      	ldr	r3, [sp, #16]
 8025176:	2b00      	cmp	r3, #0
 8025178:	d0e4      	beq.n	8025144 <_scanf_float+0x388>
 802517a:	9905      	ldr	r1, [sp, #20]
 802517c:	230a      	movs	r3, #10
 802517e:	3101      	adds	r1, #1
 8025180:	4640      	mov	r0, r8
 8025182:	f002 fd4d 	bl	8027c20 <_strtol_r>
 8025186:	9b04      	ldr	r3, [sp, #16]
 8025188:	9e05      	ldr	r6, [sp, #20]
 802518a:	1ac2      	subs	r2, r0, r3
 802518c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8025190:	429e      	cmp	r6, r3
 8025192:	bf28      	it	cs
 8025194:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8025198:	4910      	ldr	r1, [pc, #64]	@ (80251dc <_scanf_float+0x420>)
 802519a:	4630      	mov	r0, r6
 802519c:	f000 f942 	bl	8025424 <siprintf>
 80251a0:	e7d0      	b.n	8025144 <_scanf_float+0x388>
 80251a2:	f011 0f04 	tst.w	r1, #4
 80251a6:	9903      	ldr	r1, [sp, #12]
 80251a8:	600a      	str	r2, [r1, #0]
 80251aa:	d1dc      	bne.n	8025166 <_scanf_float+0x3aa>
 80251ac:	681d      	ldr	r5, [r3, #0]
 80251ae:	4632      	mov	r2, r6
 80251b0:	463b      	mov	r3, r7
 80251b2:	4630      	mov	r0, r6
 80251b4:	4639      	mov	r1, r7
 80251b6:	f7fb fcb9 	bl	8020b2c <__aeabi_dcmpun>
 80251ba:	b128      	cbz	r0, 80251c8 <_scanf_float+0x40c>
 80251bc:	4808      	ldr	r0, [pc, #32]	@ (80251e0 <_scanf_float+0x424>)
 80251be:	f000 faa9 	bl	8025714 <nanf>
 80251c2:	ed85 0a00 	vstr	s0, [r5]
 80251c6:	e7d1      	b.n	802516c <_scanf_float+0x3b0>
 80251c8:	4630      	mov	r0, r6
 80251ca:	4639      	mov	r1, r7
 80251cc:	f7fb fd0c 	bl	8020be8 <__aeabi_d2f>
 80251d0:	6028      	str	r0, [r5, #0]
 80251d2:	e7cb      	b.n	802516c <_scanf_float+0x3b0>
 80251d4:	f04f 0900 	mov.w	r9, #0
 80251d8:	e629      	b.n	8024e2e <_scanf_float+0x72>
 80251da:	bf00      	nop
 80251dc:	08028d14 	.word	0x08028d14
 80251e0:	080290ad 	.word	0x080290ad

080251e4 <std>:
 80251e4:	2300      	movs	r3, #0
 80251e6:	b510      	push	{r4, lr}
 80251e8:	4604      	mov	r4, r0
 80251ea:	e9c0 3300 	strd	r3, r3, [r0]
 80251ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80251f2:	6083      	str	r3, [r0, #8]
 80251f4:	8181      	strh	r1, [r0, #12]
 80251f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80251f8:	81c2      	strh	r2, [r0, #14]
 80251fa:	6183      	str	r3, [r0, #24]
 80251fc:	4619      	mov	r1, r3
 80251fe:	2208      	movs	r2, #8
 8025200:	305c      	adds	r0, #92	@ 0x5c
 8025202:	f000 fa07 	bl	8025614 <memset>
 8025206:	4b0d      	ldr	r3, [pc, #52]	@ (802523c <std+0x58>)
 8025208:	6263      	str	r3, [r4, #36]	@ 0x24
 802520a:	4b0d      	ldr	r3, [pc, #52]	@ (8025240 <std+0x5c>)
 802520c:	62a3      	str	r3, [r4, #40]	@ 0x28
 802520e:	4b0d      	ldr	r3, [pc, #52]	@ (8025244 <std+0x60>)
 8025210:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8025212:	4b0d      	ldr	r3, [pc, #52]	@ (8025248 <std+0x64>)
 8025214:	6323      	str	r3, [r4, #48]	@ 0x30
 8025216:	4b0d      	ldr	r3, [pc, #52]	@ (802524c <std+0x68>)
 8025218:	6224      	str	r4, [r4, #32]
 802521a:	429c      	cmp	r4, r3
 802521c:	d006      	beq.n	802522c <std+0x48>
 802521e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8025222:	4294      	cmp	r4, r2
 8025224:	d002      	beq.n	802522c <std+0x48>
 8025226:	33d0      	adds	r3, #208	@ 0xd0
 8025228:	429c      	cmp	r4, r3
 802522a:	d105      	bne.n	8025238 <std+0x54>
 802522c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8025230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8025234:	f000 ba6a 	b.w	802570c <__retarget_lock_init_recursive>
 8025238:	bd10      	pop	{r4, pc}
 802523a:	bf00      	nop
 802523c:	08025465 	.word	0x08025465
 8025240:	08025487 	.word	0x08025487
 8025244:	080254bf 	.word	0x080254bf
 8025248:	080254e3 	.word	0x080254e3
 802524c:	2000038c 	.word	0x2000038c

08025250 <stdio_exit_handler>:
 8025250:	4a02      	ldr	r2, [pc, #8]	@ (802525c <stdio_exit_handler+0xc>)
 8025252:	4903      	ldr	r1, [pc, #12]	@ (8025260 <stdio_exit_handler+0x10>)
 8025254:	4803      	ldr	r0, [pc, #12]	@ (8025264 <stdio_exit_handler+0x14>)
 8025256:	f000 b869 	b.w	802532c <_fwalk_sglue>
 802525a:	bf00      	nop
 802525c:	20000024 	.word	0x20000024
 8025260:	08027fdd 	.word	0x08027fdd
 8025264:	20000034 	.word	0x20000034

08025268 <cleanup_stdio>:
 8025268:	6841      	ldr	r1, [r0, #4]
 802526a:	4b0c      	ldr	r3, [pc, #48]	@ (802529c <cleanup_stdio+0x34>)
 802526c:	4299      	cmp	r1, r3
 802526e:	b510      	push	{r4, lr}
 8025270:	4604      	mov	r4, r0
 8025272:	d001      	beq.n	8025278 <cleanup_stdio+0x10>
 8025274:	f002 feb2 	bl	8027fdc <_fflush_r>
 8025278:	68a1      	ldr	r1, [r4, #8]
 802527a:	4b09      	ldr	r3, [pc, #36]	@ (80252a0 <cleanup_stdio+0x38>)
 802527c:	4299      	cmp	r1, r3
 802527e:	d002      	beq.n	8025286 <cleanup_stdio+0x1e>
 8025280:	4620      	mov	r0, r4
 8025282:	f002 feab 	bl	8027fdc <_fflush_r>
 8025286:	68e1      	ldr	r1, [r4, #12]
 8025288:	4b06      	ldr	r3, [pc, #24]	@ (80252a4 <cleanup_stdio+0x3c>)
 802528a:	4299      	cmp	r1, r3
 802528c:	d004      	beq.n	8025298 <cleanup_stdio+0x30>
 802528e:	4620      	mov	r0, r4
 8025290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8025294:	f002 bea2 	b.w	8027fdc <_fflush_r>
 8025298:	bd10      	pop	{r4, pc}
 802529a:	bf00      	nop
 802529c:	2000038c 	.word	0x2000038c
 80252a0:	200003f4 	.word	0x200003f4
 80252a4:	2000045c 	.word	0x2000045c

080252a8 <global_stdio_init.part.0>:
 80252a8:	b510      	push	{r4, lr}
 80252aa:	4b0b      	ldr	r3, [pc, #44]	@ (80252d8 <global_stdio_init.part.0+0x30>)
 80252ac:	4c0b      	ldr	r4, [pc, #44]	@ (80252dc <global_stdio_init.part.0+0x34>)
 80252ae:	4a0c      	ldr	r2, [pc, #48]	@ (80252e0 <global_stdio_init.part.0+0x38>)
 80252b0:	601a      	str	r2, [r3, #0]
 80252b2:	4620      	mov	r0, r4
 80252b4:	2200      	movs	r2, #0
 80252b6:	2104      	movs	r1, #4
 80252b8:	f7ff ff94 	bl	80251e4 <std>
 80252bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80252c0:	2201      	movs	r2, #1
 80252c2:	2109      	movs	r1, #9
 80252c4:	f7ff ff8e 	bl	80251e4 <std>
 80252c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80252cc:	2202      	movs	r2, #2
 80252ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80252d2:	2112      	movs	r1, #18
 80252d4:	f7ff bf86 	b.w	80251e4 <std>
 80252d8:	200004c4 	.word	0x200004c4
 80252dc:	2000038c 	.word	0x2000038c
 80252e0:	08025251 	.word	0x08025251

080252e4 <__sfp_lock_acquire>:
 80252e4:	4801      	ldr	r0, [pc, #4]	@ (80252ec <__sfp_lock_acquire+0x8>)
 80252e6:	f000 ba12 	b.w	802570e <__retarget_lock_acquire_recursive>
 80252ea:	bf00      	nop
 80252ec:	200004cd 	.word	0x200004cd

080252f0 <__sfp_lock_release>:
 80252f0:	4801      	ldr	r0, [pc, #4]	@ (80252f8 <__sfp_lock_release+0x8>)
 80252f2:	f000 ba0d 	b.w	8025710 <__retarget_lock_release_recursive>
 80252f6:	bf00      	nop
 80252f8:	200004cd 	.word	0x200004cd

080252fc <__sinit>:
 80252fc:	b510      	push	{r4, lr}
 80252fe:	4604      	mov	r4, r0
 8025300:	f7ff fff0 	bl	80252e4 <__sfp_lock_acquire>
 8025304:	6a23      	ldr	r3, [r4, #32]
 8025306:	b11b      	cbz	r3, 8025310 <__sinit+0x14>
 8025308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802530c:	f7ff bff0 	b.w	80252f0 <__sfp_lock_release>
 8025310:	4b04      	ldr	r3, [pc, #16]	@ (8025324 <__sinit+0x28>)
 8025312:	6223      	str	r3, [r4, #32]
 8025314:	4b04      	ldr	r3, [pc, #16]	@ (8025328 <__sinit+0x2c>)
 8025316:	681b      	ldr	r3, [r3, #0]
 8025318:	2b00      	cmp	r3, #0
 802531a:	d1f5      	bne.n	8025308 <__sinit+0xc>
 802531c:	f7ff ffc4 	bl	80252a8 <global_stdio_init.part.0>
 8025320:	e7f2      	b.n	8025308 <__sinit+0xc>
 8025322:	bf00      	nop
 8025324:	08025269 	.word	0x08025269
 8025328:	200004c4 	.word	0x200004c4

0802532c <_fwalk_sglue>:
 802532c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8025330:	4607      	mov	r7, r0
 8025332:	4688      	mov	r8, r1
 8025334:	4614      	mov	r4, r2
 8025336:	2600      	movs	r6, #0
 8025338:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 802533c:	f1b9 0901 	subs.w	r9, r9, #1
 8025340:	d505      	bpl.n	802534e <_fwalk_sglue+0x22>
 8025342:	6824      	ldr	r4, [r4, #0]
 8025344:	2c00      	cmp	r4, #0
 8025346:	d1f7      	bne.n	8025338 <_fwalk_sglue+0xc>
 8025348:	4630      	mov	r0, r6
 802534a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802534e:	89ab      	ldrh	r3, [r5, #12]
 8025350:	2b01      	cmp	r3, #1
 8025352:	d907      	bls.n	8025364 <_fwalk_sglue+0x38>
 8025354:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8025358:	3301      	adds	r3, #1
 802535a:	d003      	beq.n	8025364 <_fwalk_sglue+0x38>
 802535c:	4629      	mov	r1, r5
 802535e:	4638      	mov	r0, r7
 8025360:	47c0      	blx	r8
 8025362:	4306      	orrs	r6, r0
 8025364:	3568      	adds	r5, #104	@ 0x68
 8025366:	e7e9      	b.n	802533c <_fwalk_sglue+0x10>

08025368 <_puts_r>:
 8025368:	6a03      	ldr	r3, [r0, #32]
 802536a:	b570      	push	{r4, r5, r6, lr}
 802536c:	6884      	ldr	r4, [r0, #8]
 802536e:	4605      	mov	r5, r0
 8025370:	460e      	mov	r6, r1
 8025372:	b90b      	cbnz	r3, 8025378 <_puts_r+0x10>
 8025374:	f7ff ffc2 	bl	80252fc <__sinit>
 8025378:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802537a:	07db      	lsls	r3, r3, #31
 802537c:	d405      	bmi.n	802538a <_puts_r+0x22>
 802537e:	89a3      	ldrh	r3, [r4, #12]
 8025380:	0598      	lsls	r0, r3, #22
 8025382:	d402      	bmi.n	802538a <_puts_r+0x22>
 8025384:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8025386:	f000 f9c2 	bl	802570e <__retarget_lock_acquire_recursive>
 802538a:	89a3      	ldrh	r3, [r4, #12]
 802538c:	0719      	lsls	r1, r3, #28
 802538e:	d502      	bpl.n	8025396 <_puts_r+0x2e>
 8025390:	6923      	ldr	r3, [r4, #16]
 8025392:	2b00      	cmp	r3, #0
 8025394:	d135      	bne.n	8025402 <_puts_r+0x9a>
 8025396:	4621      	mov	r1, r4
 8025398:	4628      	mov	r0, r5
 802539a:	f000 f8e5 	bl	8025568 <__swsetup_r>
 802539e:	b380      	cbz	r0, 8025402 <_puts_r+0x9a>
 80253a0:	f04f 35ff 	mov.w	r5, #4294967295
 80253a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80253a6:	07da      	lsls	r2, r3, #31
 80253a8:	d405      	bmi.n	80253b6 <_puts_r+0x4e>
 80253aa:	89a3      	ldrh	r3, [r4, #12]
 80253ac:	059b      	lsls	r3, r3, #22
 80253ae:	d402      	bmi.n	80253b6 <_puts_r+0x4e>
 80253b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80253b2:	f000 f9ad 	bl	8025710 <__retarget_lock_release_recursive>
 80253b6:	4628      	mov	r0, r5
 80253b8:	bd70      	pop	{r4, r5, r6, pc}
 80253ba:	2b00      	cmp	r3, #0
 80253bc:	da04      	bge.n	80253c8 <_puts_r+0x60>
 80253be:	69a2      	ldr	r2, [r4, #24]
 80253c0:	429a      	cmp	r2, r3
 80253c2:	dc17      	bgt.n	80253f4 <_puts_r+0x8c>
 80253c4:	290a      	cmp	r1, #10
 80253c6:	d015      	beq.n	80253f4 <_puts_r+0x8c>
 80253c8:	6823      	ldr	r3, [r4, #0]
 80253ca:	1c5a      	adds	r2, r3, #1
 80253cc:	6022      	str	r2, [r4, #0]
 80253ce:	7019      	strb	r1, [r3, #0]
 80253d0:	68a3      	ldr	r3, [r4, #8]
 80253d2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80253d6:	3b01      	subs	r3, #1
 80253d8:	60a3      	str	r3, [r4, #8]
 80253da:	2900      	cmp	r1, #0
 80253dc:	d1ed      	bne.n	80253ba <_puts_r+0x52>
 80253de:	2b00      	cmp	r3, #0
 80253e0:	da11      	bge.n	8025406 <_puts_r+0x9e>
 80253e2:	4622      	mov	r2, r4
 80253e4:	210a      	movs	r1, #10
 80253e6:	4628      	mov	r0, r5
 80253e8:	f000 f87f 	bl	80254ea <__swbuf_r>
 80253ec:	3001      	adds	r0, #1
 80253ee:	d0d7      	beq.n	80253a0 <_puts_r+0x38>
 80253f0:	250a      	movs	r5, #10
 80253f2:	e7d7      	b.n	80253a4 <_puts_r+0x3c>
 80253f4:	4622      	mov	r2, r4
 80253f6:	4628      	mov	r0, r5
 80253f8:	f000 f877 	bl	80254ea <__swbuf_r>
 80253fc:	3001      	adds	r0, #1
 80253fe:	d1e7      	bne.n	80253d0 <_puts_r+0x68>
 8025400:	e7ce      	b.n	80253a0 <_puts_r+0x38>
 8025402:	3e01      	subs	r6, #1
 8025404:	e7e4      	b.n	80253d0 <_puts_r+0x68>
 8025406:	6823      	ldr	r3, [r4, #0]
 8025408:	1c5a      	adds	r2, r3, #1
 802540a:	6022      	str	r2, [r4, #0]
 802540c:	220a      	movs	r2, #10
 802540e:	701a      	strb	r2, [r3, #0]
 8025410:	e7ee      	b.n	80253f0 <_puts_r+0x88>
	...

08025414 <puts>:
 8025414:	4b02      	ldr	r3, [pc, #8]	@ (8025420 <puts+0xc>)
 8025416:	4601      	mov	r1, r0
 8025418:	6818      	ldr	r0, [r3, #0]
 802541a:	f7ff bfa5 	b.w	8025368 <_puts_r>
 802541e:	bf00      	nop
 8025420:	20000030 	.word	0x20000030

08025424 <siprintf>:
 8025424:	b40e      	push	{r1, r2, r3}
 8025426:	b500      	push	{lr}
 8025428:	b09c      	sub	sp, #112	@ 0x70
 802542a:	ab1d      	add	r3, sp, #116	@ 0x74
 802542c:	9002      	str	r0, [sp, #8]
 802542e:	9006      	str	r0, [sp, #24]
 8025430:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8025434:	4809      	ldr	r0, [pc, #36]	@ (802545c <siprintf+0x38>)
 8025436:	9107      	str	r1, [sp, #28]
 8025438:	9104      	str	r1, [sp, #16]
 802543a:	4909      	ldr	r1, [pc, #36]	@ (8025460 <siprintf+0x3c>)
 802543c:	f853 2b04 	ldr.w	r2, [r3], #4
 8025440:	9105      	str	r1, [sp, #20]
 8025442:	6800      	ldr	r0, [r0, #0]
 8025444:	9301      	str	r3, [sp, #4]
 8025446:	a902      	add	r1, sp, #8
 8025448:	f002 fc48 	bl	8027cdc <_svfiprintf_r>
 802544c:	9b02      	ldr	r3, [sp, #8]
 802544e:	2200      	movs	r2, #0
 8025450:	701a      	strb	r2, [r3, #0]
 8025452:	b01c      	add	sp, #112	@ 0x70
 8025454:	f85d eb04 	ldr.w	lr, [sp], #4
 8025458:	b003      	add	sp, #12
 802545a:	4770      	bx	lr
 802545c:	20000030 	.word	0x20000030
 8025460:	ffff0208 	.word	0xffff0208

08025464 <__sread>:
 8025464:	b510      	push	{r4, lr}
 8025466:	460c      	mov	r4, r1
 8025468:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802546c:	f000 f900 	bl	8025670 <_read_r>
 8025470:	2800      	cmp	r0, #0
 8025472:	bfab      	itete	ge
 8025474:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8025476:	89a3      	ldrhlt	r3, [r4, #12]
 8025478:	181b      	addge	r3, r3, r0
 802547a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 802547e:	bfac      	ite	ge
 8025480:	6563      	strge	r3, [r4, #84]	@ 0x54
 8025482:	81a3      	strhlt	r3, [r4, #12]
 8025484:	bd10      	pop	{r4, pc}

08025486 <__swrite>:
 8025486:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802548a:	461f      	mov	r7, r3
 802548c:	898b      	ldrh	r3, [r1, #12]
 802548e:	05db      	lsls	r3, r3, #23
 8025490:	4605      	mov	r5, r0
 8025492:	460c      	mov	r4, r1
 8025494:	4616      	mov	r6, r2
 8025496:	d505      	bpl.n	80254a4 <__swrite+0x1e>
 8025498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802549c:	2302      	movs	r3, #2
 802549e:	2200      	movs	r2, #0
 80254a0:	f000 f8d4 	bl	802564c <_lseek_r>
 80254a4:	89a3      	ldrh	r3, [r4, #12]
 80254a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80254aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80254ae:	81a3      	strh	r3, [r4, #12]
 80254b0:	4632      	mov	r2, r6
 80254b2:	463b      	mov	r3, r7
 80254b4:	4628      	mov	r0, r5
 80254b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80254ba:	f000 b8eb 	b.w	8025694 <_write_r>

080254be <__sseek>:
 80254be:	b510      	push	{r4, lr}
 80254c0:	460c      	mov	r4, r1
 80254c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80254c6:	f000 f8c1 	bl	802564c <_lseek_r>
 80254ca:	1c43      	adds	r3, r0, #1
 80254cc:	89a3      	ldrh	r3, [r4, #12]
 80254ce:	bf15      	itete	ne
 80254d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80254d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80254d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80254da:	81a3      	strheq	r3, [r4, #12]
 80254dc:	bf18      	it	ne
 80254de:	81a3      	strhne	r3, [r4, #12]
 80254e0:	bd10      	pop	{r4, pc}

080254e2 <__sclose>:
 80254e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80254e6:	f000 b8a1 	b.w	802562c <_close_r>

080254ea <__swbuf_r>:
 80254ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80254ec:	460e      	mov	r6, r1
 80254ee:	4614      	mov	r4, r2
 80254f0:	4605      	mov	r5, r0
 80254f2:	b118      	cbz	r0, 80254fc <__swbuf_r+0x12>
 80254f4:	6a03      	ldr	r3, [r0, #32]
 80254f6:	b90b      	cbnz	r3, 80254fc <__swbuf_r+0x12>
 80254f8:	f7ff ff00 	bl	80252fc <__sinit>
 80254fc:	69a3      	ldr	r3, [r4, #24]
 80254fe:	60a3      	str	r3, [r4, #8]
 8025500:	89a3      	ldrh	r3, [r4, #12]
 8025502:	071a      	lsls	r2, r3, #28
 8025504:	d501      	bpl.n	802550a <__swbuf_r+0x20>
 8025506:	6923      	ldr	r3, [r4, #16]
 8025508:	b943      	cbnz	r3, 802551c <__swbuf_r+0x32>
 802550a:	4621      	mov	r1, r4
 802550c:	4628      	mov	r0, r5
 802550e:	f000 f82b 	bl	8025568 <__swsetup_r>
 8025512:	b118      	cbz	r0, 802551c <__swbuf_r+0x32>
 8025514:	f04f 37ff 	mov.w	r7, #4294967295
 8025518:	4638      	mov	r0, r7
 802551a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802551c:	6823      	ldr	r3, [r4, #0]
 802551e:	6922      	ldr	r2, [r4, #16]
 8025520:	1a98      	subs	r0, r3, r2
 8025522:	6963      	ldr	r3, [r4, #20]
 8025524:	b2f6      	uxtb	r6, r6
 8025526:	4283      	cmp	r3, r0
 8025528:	4637      	mov	r7, r6
 802552a:	dc05      	bgt.n	8025538 <__swbuf_r+0x4e>
 802552c:	4621      	mov	r1, r4
 802552e:	4628      	mov	r0, r5
 8025530:	f002 fd54 	bl	8027fdc <_fflush_r>
 8025534:	2800      	cmp	r0, #0
 8025536:	d1ed      	bne.n	8025514 <__swbuf_r+0x2a>
 8025538:	68a3      	ldr	r3, [r4, #8]
 802553a:	3b01      	subs	r3, #1
 802553c:	60a3      	str	r3, [r4, #8]
 802553e:	6823      	ldr	r3, [r4, #0]
 8025540:	1c5a      	adds	r2, r3, #1
 8025542:	6022      	str	r2, [r4, #0]
 8025544:	701e      	strb	r6, [r3, #0]
 8025546:	6962      	ldr	r2, [r4, #20]
 8025548:	1c43      	adds	r3, r0, #1
 802554a:	429a      	cmp	r2, r3
 802554c:	d004      	beq.n	8025558 <__swbuf_r+0x6e>
 802554e:	89a3      	ldrh	r3, [r4, #12]
 8025550:	07db      	lsls	r3, r3, #31
 8025552:	d5e1      	bpl.n	8025518 <__swbuf_r+0x2e>
 8025554:	2e0a      	cmp	r6, #10
 8025556:	d1df      	bne.n	8025518 <__swbuf_r+0x2e>
 8025558:	4621      	mov	r1, r4
 802555a:	4628      	mov	r0, r5
 802555c:	f002 fd3e 	bl	8027fdc <_fflush_r>
 8025560:	2800      	cmp	r0, #0
 8025562:	d0d9      	beq.n	8025518 <__swbuf_r+0x2e>
 8025564:	e7d6      	b.n	8025514 <__swbuf_r+0x2a>
	...

08025568 <__swsetup_r>:
 8025568:	b538      	push	{r3, r4, r5, lr}
 802556a:	4b29      	ldr	r3, [pc, #164]	@ (8025610 <__swsetup_r+0xa8>)
 802556c:	4605      	mov	r5, r0
 802556e:	6818      	ldr	r0, [r3, #0]
 8025570:	460c      	mov	r4, r1
 8025572:	b118      	cbz	r0, 802557c <__swsetup_r+0x14>
 8025574:	6a03      	ldr	r3, [r0, #32]
 8025576:	b90b      	cbnz	r3, 802557c <__swsetup_r+0x14>
 8025578:	f7ff fec0 	bl	80252fc <__sinit>
 802557c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8025580:	0719      	lsls	r1, r3, #28
 8025582:	d422      	bmi.n	80255ca <__swsetup_r+0x62>
 8025584:	06da      	lsls	r2, r3, #27
 8025586:	d407      	bmi.n	8025598 <__swsetup_r+0x30>
 8025588:	2209      	movs	r2, #9
 802558a:	602a      	str	r2, [r5, #0]
 802558c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8025590:	81a3      	strh	r3, [r4, #12]
 8025592:	f04f 30ff 	mov.w	r0, #4294967295
 8025596:	e033      	b.n	8025600 <__swsetup_r+0x98>
 8025598:	0758      	lsls	r0, r3, #29
 802559a:	d512      	bpl.n	80255c2 <__swsetup_r+0x5a>
 802559c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802559e:	b141      	cbz	r1, 80255b2 <__swsetup_r+0x4a>
 80255a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80255a4:	4299      	cmp	r1, r3
 80255a6:	d002      	beq.n	80255ae <__swsetup_r+0x46>
 80255a8:	4628      	mov	r0, r5
 80255aa:	f000 ff05 	bl	80263b8 <_free_r>
 80255ae:	2300      	movs	r3, #0
 80255b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80255b2:	89a3      	ldrh	r3, [r4, #12]
 80255b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80255b8:	81a3      	strh	r3, [r4, #12]
 80255ba:	2300      	movs	r3, #0
 80255bc:	6063      	str	r3, [r4, #4]
 80255be:	6923      	ldr	r3, [r4, #16]
 80255c0:	6023      	str	r3, [r4, #0]
 80255c2:	89a3      	ldrh	r3, [r4, #12]
 80255c4:	f043 0308 	orr.w	r3, r3, #8
 80255c8:	81a3      	strh	r3, [r4, #12]
 80255ca:	6923      	ldr	r3, [r4, #16]
 80255cc:	b94b      	cbnz	r3, 80255e2 <__swsetup_r+0x7a>
 80255ce:	89a3      	ldrh	r3, [r4, #12]
 80255d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80255d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80255d8:	d003      	beq.n	80255e2 <__swsetup_r+0x7a>
 80255da:	4621      	mov	r1, r4
 80255dc:	4628      	mov	r0, r5
 80255de:	f002 fd4b 	bl	8028078 <__smakebuf_r>
 80255e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80255e6:	f013 0201 	ands.w	r2, r3, #1
 80255ea:	d00a      	beq.n	8025602 <__swsetup_r+0x9a>
 80255ec:	2200      	movs	r2, #0
 80255ee:	60a2      	str	r2, [r4, #8]
 80255f0:	6962      	ldr	r2, [r4, #20]
 80255f2:	4252      	negs	r2, r2
 80255f4:	61a2      	str	r2, [r4, #24]
 80255f6:	6922      	ldr	r2, [r4, #16]
 80255f8:	b942      	cbnz	r2, 802560c <__swsetup_r+0xa4>
 80255fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80255fe:	d1c5      	bne.n	802558c <__swsetup_r+0x24>
 8025600:	bd38      	pop	{r3, r4, r5, pc}
 8025602:	0799      	lsls	r1, r3, #30
 8025604:	bf58      	it	pl
 8025606:	6962      	ldrpl	r2, [r4, #20]
 8025608:	60a2      	str	r2, [r4, #8]
 802560a:	e7f4      	b.n	80255f6 <__swsetup_r+0x8e>
 802560c:	2000      	movs	r0, #0
 802560e:	e7f7      	b.n	8025600 <__swsetup_r+0x98>
 8025610:	20000030 	.word	0x20000030

08025614 <memset>:
 8025614:	4402      	add	r2, r0
 8025616:	4603      	mov	r3, r0
 8025618:	4293      	cmp	r3, r2
 802561a:	d100      	bne.n	802561e <memset+0xa>
 802561c:	4770      	bx	lr
 802561e:	f803 1b01 	strb.w	r1, [r3], #1
 8025622:	e7f9      	b.n	8025618 <memset+0x4>

08025624 <_localeconv_r>:
 8025624:	4800      	ldr	r0, [pc, #0]	@ (8025628 <_localeconv_r+0x4>)
 8025626:	4770      	bx	lr
 8025628:	20000170 	.word	0x20000170

0802562c <_close_r>:
 802562c:	b538      	push	{r3, r4, r5, lr}
 802562e:	4d06      	ldr	r5, [pc, #24]	@ (8025648 <_close_r+0x1c>)
 8025630:	2300      	movs	r3, #0
 8025632:	4604      	mov	r4, r0
 8025634:	4608      	mov	r0, r1
 8025636:	602b      	str	r3, [r5, #0]
 8025638:	f7fb fef2 	bl	8021420 <_close>
 802563c:	1c43      	adds	r3, r0, #1
 802563e:	d102      	bne.n	8025646 <_close_r+0x1a>
 8025640:	682b      	ldr	r3, [r5, #0]
 8025642:	b103      	cbz	r3, 8025646 <_close_r+0x1a>
 8025644:	6023      	str	r3, [r4, #0]
 8025646:	bd38      	pop	{r3, r4, r5, pc}
 8025648:	200004c8 	.word	0x200004c8

0802564c <_lseek_r>:
 802564c:	b538      	push	{r3, r4, r5, lr}
 802564e:	4d07      	ldr	r5, [pc, #28]	@ (802566c <_lseek_r+0x20>)
 8025650:	4604      	mov	r4, r0
 8025652:	4608      	mov	r0, r1
 8025654:	4611      	mov	r1, r2
 8025656:	2200      	movs	r2, #0
 8025658:	602a      	str	r2, [r5, #0]
 802565a:	461a      	mov	r2, r3
 802565c:	f7fb ff07 	bl	802146e <_lseek>
 8025660:	1c43      	adds	r3, r0, #1
 8025662:	d102      	bne.n	802566a <_lseek_r+0x1e>
 8025664:	682b      	ldr	r3, [r5, #0]
 8025666:	b103      	cbz	r3, 802566a <_lseek_r+0x1e>
 8025668:	6023      	str	r3, [r4, #0]
 802566a:	bd38      	pop	{r3, r4, r5, pc}
 802566c:	200004c8 	.word	0x200004c8

08025670 <_read_r>:
 8025670:	b538      	push	{r3, r4, r5, lr}
 8025672:	4d07      	ldr	r5, [pc, #28]	@ (8025690 <_read_r+0x20>)
 8025674:	4604      	mov	r4, r0
 8025676:	4608      	mov	r0, r1
 8025678:	4611      	mov	r1, r2
 802567a:	2200      	movs	r2, #0
 802567c:	602a      	str	r2, [r5, #0]
 802567e:	461a      	mov	r2, r3
 8025680:	f7fb fe95 	bl	80213ae <_read>
 8025684:	1c43      	adds	r3, r0, #1
 8025686:	d102      	bne.n	802568e <_read_r+0x1e>
 8025688:	682b      	ldr	r3, [r5, #0]
 802568a:	b103      	cbz	r3, 802568e <_read_r+0x1e>
 802568c:	6023      	str	r3, [r4, #0]
 802568e:	bd38      	pop	{r3, r4, r5, pc}
 8025690:	200004c8 	.word	0x200004c8

08025694 <_write_r>:
 8025694:	b538      	push	{r3, r4, r5, lr}
 8025696:	4d07      	ldr	r5, [pc, #28]	@ (80256b4 <_write_r+0x20>)
 8025698:	4604      	mov	r4, r0
 802569a:	4608      	mov	r0, r1
 802569c:	4611      	mov	r1, r2
 802569e:	2200      	movs	r2, #0
 80256a0:	602a      	str	r2, [r5, #0]
 80256a2:	461a      	mov	r2, r3
 80256a4:	f7fb fea0 	bl	80213e8 <_write>
 80256a8:	1c43      	adds	r3, r0, #1
 80256aa:	d102      	bne.n	80256b2 <_write_r+0x1e>
 80256ac:	682b      	ldr	r3, [r5, #0]
 80256ae:	b103      	cbz	r3, 80256b2 <_write_r+0x1e>
 80256b0:	6023      	str	r3, [r4, #0]
 80256b2:	bd38      	pop	{r3, r4, r5, pc}
 80256b4:	200004c8 	.word	0x200004c8

080256b8 <__errno>:
 80256b8:	4b01      	ldr	r3, [pc, #4]	@ (80256c0 <__errno+0x8>)
 80256ba:	6818      	ldr	r0, [r3, #0]
 80256bc:	4770      	bx	lr
 80256be:	bf00      	nop
 80256c0:	20000030 	.word	0x20000030

080256c4 <__libc_init_array>:
 80256c4:	b570      	push	{r4, r5, r6, lr}
 80256c6:	4d0d      	ldr	r5, [pc, #52]	@ (80256fc <__libc_init_array+0x38>)
 80256c8:	4c0d      	ldr	r4, [pc, #52]	@ (8025700 <__libc_init_array+0x3c>)
 80256ca:	1b64      	subs	r4, r4, r5
 80256cc:	10a4      	asrs	r4, r4, #2
 80256ce:	2600      	movs	r6, #0
 80256d0:	42a6      	cmp	r6, r4
 80256d2:	d109      	bne.n	80256e8 <__libc_init_array+0x24>
 80256d4:	4d0b      	ldr	r5, [pc, #44]	@ (8025704 <__libc_init_array+0x40>)
 80256d6:	4c0c      	ldr	r4, [pc, #48]	@ (8025708 <__libc_init_array+0x44>)
 80256d8:	f003 fadc 	bl	8028c94 <_init>
 80256dc:	1b64      	subs	r4, r4, r5
 80256de:	10a4      	asrs	r4, r4, #2
 80256e0:	2600      	movs	r6, #0
 80256e2:	42a6      	cmp	r6, r4
 80256e4:	d105      	bne.n	80256f2 <__libc_init_array+0x2e>
 80256e6:	bd70      	pop	{r4, r5, r6, pc}
 80256e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80256ec:	4798      	blx	r3
 80256ee:	3601      	adds	r6, #1
 80256f0:	e7ee      	b.n	80256d0 <__libc_init_array+0xc>
 80256f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80256f6:	4798      	blx	r3
 80256f8:	3601      	adds	r6, #1
 80256fa:	e7f2      	b.n	80256e2 <__libc_init_array+0x1e>
 80256fc:	08029118 	.word	0x08029118
 8025700:	08029118 	.word	0x08029118
 8025704:	08029118 	.word	0x08029118
 8025708:	0802911c 	.word	0x0802911c

0802570c <__retarget_lock_init_recursive>:
 802570c:	4770      	bx	lr

0802570e <__retarget_lock_acquire_recursive>:
 802570e:	4770      	bx	lr

08025710 <__retarget_lock_release_recursive>:
 8025710:	4770      	bx	lr
	...

08025714 <nanf>:
 8025714:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 802571c <nanf+0x8>
 8025718:	4770      	bx	lr
 802571a:	bf00      	nop
 802571c:	7fc00000 	.word	0x7fc00000

08025720 <quorem>:
 8025720:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025724:	6903      	ldr	r3, [r0, #16]
 8025726:	690c      	ldr	r4, [r1, #16]
 8025728:	42a3      	cmp	r3, r4
 802572a:	4607      	mov	r7, r0
 802572c:	db7e      	blt.n	802582c <quorem+0x10c>
 802572e:	3c01      	subs	r4, #1
 8025730:	f101 0814 	add.w	r8, r1, #20
 8025734:	00a3      	lsls	r3, r4, #2
 8025736:	f100 0514 	add.w	r5, r0, #20
 802573a:	9300      	str	r3, [sp, #0]
 802573c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8025740:	9301      	str	r3, [sp, #4]
 8025742:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8025746:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 802574a:	3301      	adds	r3, #1
 802574c:	429a      	cmp	r2, r3
 802574e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8025752:	fbb2 f6f3 	udiv	r6, r2, r3
 8025756:	d32e      	bcc.n	80257b6 <quorem+0x96>
 8025758:	f04f 0a00 	mov.w	sl, #0
 802575c:	46c4      	mov	ip, r8
 802575e:	46ae      	mov	lr, r5
 8025760:	46d3      	mov	fp, sl
 8025762:	f85c 3b04 	ldr.w	r3, [ip], #4
 8025766:	b298      	uxth	r0, r3
 8025768:	fb06 a000 	mla	r0, r6, r0, sl
 802576c:	0c02      	lsrs	r2, r0, #16
 802576e:	0c1b      	lsrs	r3, r3, #16
 8025770:	fb06 2303 	mla	r3, r6, r3, r2
 8025774:	f8de 2000 	ldr.w	r2, [lr]
 8025778:	b280      	uxth	r0, r0
 802577a:	b292      	uxth	r2, r2
 802577c:	1a12      	subs	r2, r2, r0
 802577e:	445a      	add	r2, fp
 8025780:	f8de 0000 	ldr.w	r0, [lr]
 8025784:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8025788:	b29b      	uxth	r3, r3
 802578a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 802578e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8025792:	b292      	uxth	r2, r2
 8025794:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8025798:	45e1      	cmp	r9, ip
 802579a:	f84e 2b04 	str.w	r2, [lr], #4
 802579e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80257a2:	d2de      	bcs.n	8025762 <quorem+0x42>
 80257a4:	9b00      	ldr	r3, [sp, #0]
 80257a6:	58eb      	ldr	r3, [r5, r3]
 80257a8:	b92b      	cbnz	r3, 80257b6 <quorem+0x96>
 80257aa:	9b01      	ldr	r3, [sp, #4]
 80257ac:	3b04      	subs	r3, #4
 80257ae:	429d      	cmp	r5, r3
 80257b0:	461a      	mov	r2, r3
 80257b2:	d32f      	bcc.n	8025814 <quorem+0xf4>
 80257b4:	613c      	str	r4, [r7, #16]
 80257b6:	4638      	mov	r0, r7
 80257b8:	f001 f9c2 	bl	8026b40 <__mcmp>
 80257bc:	2800      	cmp	r0, #0
 80257be:	db25      	blt.n	802580c <quorem+0xec>
 80257c0:	4629      	mov	r1, r5
 80257c2:	2000      	movs	r0, #0
 80257c4:	f858 2b04 	ldr.w	r2, [r8], #4
 80257c8:	f8d1 c000 	ldr.w	ip, [r1]
 80257cc:	fa1f fe82 	uxth.w	lr, r2
 80257d0:	fa1f f38c 	uxth.w	r3, ip
 80257d4:	eba3 030e 	sub.w	r3, r3, lr
 80257d8:	4403      	add	r3, r0
 80257da:	0c12      	lsrs	r2, r2, #16
 80257dc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80257e0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80257e4:	b29b      	uxth	r3, r3
 80257e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80257ea:	45c1      	cmp	r9, r8
 80257ec:	f841 3b04 	str.w	r3, [r1], #4
 80257f0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80257f4:	d2e6      	bcs.n	80257c4 <quorem+0xa4>
 80257f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80257fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80257fe:	b922      	cbnz	r2, 802580a <quorem+0xea>
 8025800:	3b04      	subs	r3, #4
 8025802:	429d      	cmp	r5, r3
 8025804:	461a      	mov	r2, r3
 8025806:	d30b      	bcc.n	8025820 <quorem+0x100>
 8025808:	613c      	str	r4, [r7, #16]
 802580a:	3601      	adds	r6, #1
 802580c:	4630      	mov	r0, r6
 802580e:	b003      	add	sp, #12
 8025810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8025814:	6812      	ldr	r2, [r2, #0]
 8025816:	3b04      	subs	r3, #4
 8025818:	2a00      	cmp	r2, #0
 802581a:	d1cb      	bne.n	80257b4 <quorem+0x94>
 802581c:	3c01      	subs	r4, #1
 802581e:	e7c6      	b.n	80257ae <quorem+0x8e>
 8025820:	6812      	ldr	r2, [r2, #0]
 8025822:	3b04      	subs	r3, #4
 8025824:	2a00      	cmp	r2, #0
 8025826:	d1ef      	bne.n	8025808 <quorem+0xe8>
 8025828:	3c01      	subs	r4, #1
 802582a:	e7ea      	b.n	8025802 <quorem+0xe2>
 802582c:	2000      	movs	r0, #0
 802582e:	e7ee      	b.n	802580e <quorem+0xee>

08025830 <_dtoa_r>:
 8025830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8025834:	69c7      	ldr	r7, [r0, #28]
 8025836:	b099      	sub	sp, #100	@ 0x64
 8025838:	ed8d 0b02 	vstr	d0, [sp, #8]
 802583c:	ec55 4b10 	vmov	r4, r5, d0
 8025840:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8025842:	9109      	str	r1, [sp, #36]	@ 0x24
 8025844:	4683      	mov	fp, r0
 8025846:	920e      	str	r2, [sp, #56]	@ 0x38
 8025848:	9313      	str	r3, [sp, #76]	@ 0x4c
 802584a:	b97f      	cbnz	r7, 802586c <_dtoa_r+0x3c>
 802584c:	2010      	movs	r0, #16
 802584e:	f000 fdfd 	bl	802644c <malloc>
 8025852:	4602      	mov	r2, r0
 8025854:	f8cb 001c 	str.w	r0, [fp, #28]
 8025858:	b920      	cbnz	r0, 8025864 <_dtoa_r+0x34>
 802585a:	4ba7      	ldr	r3, [pc, #668]	@ (8025af8 <_dtoa_r+0x2c8>)
 802585c:	21ef      	movs	r1, #239	@ 0xef
 802585e:	48a7      	ldr	r0, [pc, #668]	@ (8025afc <_dtoa_r+0x2cc>)
 8025860:	f002 fcba 	bl	80281d8 <__assert_func>
 8025864:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8025868:	6007      	str	r7, [r0, #0]
 802586a:	60c7      	str	r7, [r0, #12]
 802586c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8025870:	6819      	ldr	r1, [r3, #0]
 8025872:	b159      	cbz	r1, 802588c <_dtoa_r+0x5c>
 8025874:	685a      	ldr	r2, [r3, #4]
 8025876:	604a      	str	r2, [r1, #4]
 8025878:	2301      	movs	r3, #1
 802587a:	4093      	lsls	r3, r2
 802587c:	608b      	str	r3, [r1, #8]
 802587e:	4658      	mov	r0, fp
 8025880:	f000 feda 	bl	8026638 <_Bfree>
 8025884:	f8db 301c 	ldr.w	r3, [fp, #28]
 8025888:	2200      	movs	r2, #0
 802588a:	601a      	str	r2, [r3, #0]
 802588c:	1e2b      	subs	r3, r5, #0
 802588e:	bfb9      	ittee	lt
 8025890:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8025894:	9303      	strlt	r3, [sp, #12]
 8025896:	2300      	movge	r3, #0
 8025898:	6033      	strge	r3, [r6, #0]
 802589a:	9f03      	ldr	r7, [sp, #12]
 802589c:	4b98      	ldr	r3, [pc, #608]	@ (8025b00 <_dtoa_r+0x2d0>)
 802589e:	bfbc      	itt	lt
 80258a0:	2201      	movlt	r2, #1
 80258a2:	6032      	strlt	r2, [r6, #0]
 80258a4:	43bb      	bics	r3, r7
 80258a6:	d112      	bne.n	80258ce <_dtoa_r+0x9e>
 80258a8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80258aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80258ae:	6013      	str	r3, [r2, #0]
 80258b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80258b4:	4323      	orrs	r3, r4
 80258b6:	f000 854d 	beq.w	8026354 <_dtoa_r+0xb24>
 80258ba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80258bc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8025b14 <_dtoa_r+0x2e4>
 80258c0:	2b00      	cmp	r3, #0
 80258c2:	f000 854f 	beq.w	8026364 <_dtoa_r+0xb34>
 80258c6:	f10a 0303 	add.w	r3, sl, #3
 80258ca:	f000 bd49 	b.w	8026360 <_dtoa_r+0xb30>
 80258ce:	ed9d 7b02 	vldr	d7, [sp, #8]
 80258d2:	2200      	movs	r2, #0
 80258d4:	ec51 0b17 	vmov	r0, r1, d7
 80258d8:	2300      	movs	r3, #0
 80258da:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80258de:	f7fb f8f3 	bl	8020ac8 <__aeabi_dcmpeq>
 80258e2:	4680      	mov	r8, r0
 80258e4:	b158      	cbz	r0, 80258fe <_dtoa_r+0xce>
 80258e6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80258e8:	2301      	movs	r3, #1
 80258ea:	6013      	str	r3, [r2, #0]
 80258ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80258ee:	b113      	cbz	r3, 80258f6 <_dtoa_r+0xc6>
 80258f0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80258f2:	4b84      	ldr	r3, [pc, #528]	@ (8025b04 <_dtoa_r+0x2d4>)
 80258f4:	6013      	str	r3, [r2, #0]
 80258f6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8025b18 <_dtoa_r+0x2e8>
 80258fa:	f000 bd33 	b.w	8026364 <_dtoa_r+0xb34>
 80258fe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8025902:	aa16      	add	r2, sp, #88	@ 0x58
 8025904:	a917      	add	r1, sp, #92	@ 0x5c
 8025906:	4658      	mov	r0, fp
 8025908:	f001 fa3a 	bl	8026d80 <__d2b>
 802590c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8025910:	4681      	mov	r9, r0
 8025912:	2e00      	cmp	r6, #0
 8025914:	d077      	beq.n	8025a06 <_dtoa_r+0x1d6>
 8025916:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8025918:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 802591c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8025920:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8025924:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8025928:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 802592c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8025930:	4619      	mov	r1, r3
 8025932:	2200      	movs	r2, #0
 8025934:	4b74      	ldr	r3, [pc, #464]	@ (8025b08 <_dtoa_r+0x2d8>)
 8025936:	f7fa fca7 	bl	8020288 <__aeabi_dsub>
 802593a:	a369      	add	r3, pc, #420	@ (adr r3, 8025ae0 <_dtoa_r+0x2b0>)
 802593c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025940:	f7fa fe5a 	bl	80205f8 <__aeabi_dmul>
 8025944:	a368      	add	r3, pc, #416	@ (adr r3, 8025ae8 <_dtoa_r+0x2b8>)
 8025946:	e9d3 2300 	ldrd	r2, r3, [r3]
 802594a:	f7fa fc9f 	bl	802028c <__adddf3>
 802594e:	4604      	mov	r4, r0
 8025950:	4630      	mov	r0, r6
 8025952:	460d      	mov	r5, r1
 8025954:	f7fa fde6 	bl	8020524 <__aeabi_i2d>
 8025958:	a365      	add	r3, pc, #404	@ (adr r3, 8025af0 <_dtoa_r+0x2c0>)
 802595a:	e9d3 2300 	ldrd	r2, r3, [r3]
 802595e:	f7fa fe4b 	bl	80205f8 <__aeabi_dmul>
 8025962:	4602      	mov	r2, r0
 8025964:	460b      	mov	r3, r1
 8025966:	4620      	mov	r0, r4
 8025968:	4629      	mov	r1, r5
 802596a:	f7fa fc8f 	bl	802028c <__adddf3>
 802596e:	4604      	mov	r4, r0
 8025970:	460d      	mov	r5, r1
 8025972:	f7fb f8f1 	bl	8020b58 <__aeabi_d2iz>
 8025976:	2200      	movs	r2, #0
 8025978:	4607      	mov	r7, r0
 802597a:	2300      	movs	r3, #0
 802597c:	4620      	mov	r0, r4
 802597e:	4629      	mov	r1, r5
 8025980:	f7fb f8ac 	bl	8020adc <__aeabi_dcmplt>
 8025984:	b140      	cbz	r0, 8025998 <_dtoa_r+0x168>
 8025986:	4638      	mov	r0, r7
 8025988:	f7fa fdcc 	bl	8020524 <__aeabi_i2d>
 802598c:	4622      	mov	r2, r4
 802598e:	462b      	mov	r3, r5
 8025990:	f7fb f89a 	bl	8020ac8 <__aeabi_dcmpeq>
 8025994:	b900      	cbnz	r0, 8025998 <_dtoa_r+0x168>
 8025996:	3f01      	subs	r7, #1
 8025998:	2f16      	cmp	r7, #22
 802599a:	d851      	bhi.n	8025a40 <_dtoa_r+0x210>
 802599c:	4b5b      	ldr	r3, [pc, #364]	@ (8025b0c <_dtoa_r+0x2dc>)
 802599e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80259a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80259a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80259aa:	f7fb f897 	bl	8020adc <__aeabi_dcmplt>
 80259ae:	2800      	cmp	r0, #0
 80259b0:	d048      	beq.n	8025a44 <_dtoa_r+0x214>
 80259b2:	3f01      	subs	r7, #1
 80259b4:	2300      	movs	r3, #0
 80259b6:	9312      	str	r3, [sp, #72]	@ 0x48
 80259b8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80259ba:	1b9b      	subs	r3, r3, r6
 80259bc:	1e5a      	subs	r2, r3, #1
 80259be:	bf44      	itt	mi
 80259c0:	f1c3 0801 	rsbmi	r8, r3, #1
 80259c4:	2300      	movmi	r3, #0
 80259c6:	9208      	str	r2, [sp, #32]
 80259c8:	bf54      	ite	pl
 80259ca:	f04f 0800 	movpl.w	r8, #0
 80259ce:	9308      	strmi	r3, [sp, #32]
 80259d0:	2f00      	cmp	r7, #0
 80259d2:	db39      	blt.n	8025a48 <_dtoa_r+0x218>
 80259d4:	9b08      	ldr	r3, [sp, #32]
 80259d6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80259d8:	443b      	add	r3, r7
 80259da:	9308      	str	r3, [sp, #32]
 80259dc:	2300      	movs	r3, #0
 80259de:	930a      	str	r3, [sp, #40]	@ 0x28
 80259e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80259e2:	2b09      	cmp	r3, #9
 80259e4:	d864      	bhi.n	8025ab0 <_dtoa_r+0x280>
 80259e6:	2b05      	cmp	r3, #5
 80259e8:	bfc4      	itt	gt
 80259ea:	3b04      	subgt	r3, #4
 80259ec:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80259ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80259f0:	f1a3 0302 	sub.w	r3, r3, #2
 80259f4:	bfcc      	ite	gt
 80259f6:	2400      	movgt	r4, #0
 80259f8:	2401      	movle	r4, #1
 80259fa:	2b03      	cmp	r3, #3
 80259fc:	d863      	bhi.n	8025ac6 <_dtoa_r+0x296>
 80259fe:	e8df f003 	tbb	[pc, r3]
 8025a02:	372a      	.short	0x372a
 8025a04:	5535      	.short	0x5535
 8025a06:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8025a0a:	441e      	add	r6, r3
 8025a0c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8025a10:	2b20      	cmp	r3, #32
 8025a12:	bfc1      	itttt	gt
 8025a14:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8025a18:	409f      	lslgt	r7, r3
 8025a1a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8025a1e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8025a22:	bfd6      	itet	le
 8025a24:	f1c3 0320 	rsble	r3, r3, #32
 8025a28:	ea47 0003 	orrgt.w	r0, r7, r3
 8025a2c:	fa04 f003 	lslle.w	r0, r4, r3
 8025a30:	f7fa fd68 	bl	8020504 <__aeabi_ui2d>
 8025a34:	2201      	movs	r2, #1
 8025a36:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8025a3a:	3e01      	subs	r6, #1
 8025a3c:	9214      	str	r2, [sp, #80]	@ 0x50
 8025a3e:	e777      	b.n	8025930 <_dtoa_r+0x100>
 8025a40:	2301      	movs	r3, #1
 8025a42:	e7b8      	b.n	80259b6 <_dtoa_r+0x186>
 8025a44:	9012      	str	r0, [sp, #72]	@ 0x48
 8025a46:	e7b7      	b.n	80259b8 <_dtoa_r+0x188>
 8025a48:	427b      	negs	r3, r7
 8025a4a:	930a      	str	r3, [sp, #40]	@ 0x28
 8025a4c:	2300      	movs	r3, #0
 8025a4e:	eba8 0807 	sub.w	r8, r8, r7
 8025a52:	930f      	str	r3, [sp, #60]	@ 0x3c
 8025a54:	e7c4      	b.n	80259e0 <_dtoa_r+0x1b0>
 8025a56:	2300      	movs	r3, #0
 8025a58:	930b      	str	r3, [sp, #44]	@ 0x2c
 8025a5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8025a5c:	2b00      	cmp	r3, #0
 8025a5e:	dc35      	bgt.n	8025acc <_dtoa_r+0x29c>
 8025a60:	2301      	movs	r3, #1
 8025a62:	9300      	str	r3, [sp, #0]
 8025a64:	9307      	str	r3, [sp, #28]
 8025a66:	461a      	mov	r2, r3
 8025a68:	920e      	str	r2, [sp, #56]	@ 0x38
 8025a6a:	e00b      	b.n	8025a84 <_dtoa_r+0x254>
 8025a6c:	2301      	movs	r3, #1
 8025a6e:	e7f3      	b.n	8025a58 <_dtoa_r+0x228>
 8025a70:	2300      	movs	r3, #0
 8025a72:	930b      	str	r3, [sp, #44]	@ 0x2c
 8025a74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8025a76:	18fb      	adds	r3, r7, r3
 8025a78:	9300      	str	r3, [sp, #0]
 8025a7a:	3301      	adds	r3, #1
 8025a7c:	2b01      	cmp	r3, #1
 8025a7e:	9307      	str	r3, [sp, #28]
 8025a80:	bfb8      	it	lt
 8025a82:	2301      	movlt	r3, #1
 8025a84:	f8db 001c 	ldr.w	r0, [fp, #28]
 8025a88:	2100      	movs	r1, #0
 8025a8a:	2204      	movs	r2, #4
 8025a8c:	f102 0514 	add.w	r5, r2, #20
 8025a90:	429d      	cmp	r5, r3
 8025a92:	d91f      	bls.n	8025ad4 <_dtoa_r+0x2a4>
 8025a94:	6041      	str	r1, [r0, #4]
 8025a96:	4658      	mov	r0, fp
 8025a98:	f000 fd8e 	bl	80265b8 <_Balloc>
 8025a9c:	4682      	mov	sl, r0
 8025a9e:	2800      	cmp	r0, #0
 8025aa0:	d13c      	bne.n	8025b1c <_dtoa_r+0x2ec>
 8025aa2:	4b1b      	ldr	r3, [pc, #108]	@ (8025b10 <_dtoa_r+0x2e0>)
 8025aa4:	4602      	mov	r2, r0
 8025aa6:	f240 11af 	movw	r1, #431	@ 0x1af
 8025aaa:	e6d8      	b.n	802585e <_dtoa_r+0x2e>
 8025aac:	2301      	movs	r3, #1
 8025aae:	e7e0      	b.n	8025a72 <_dtoa_r+0x242>
 8025ab0:	2401      	movs	r4, #1
 8025ab2:	2300      	movs	r3, #0
 8025ab4:	9309      	str	r3, [sp, #36]	@ 0x24
 8025ab6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8025ab8:	f04f 33ff 	mov.w	r3, #4294967295
 8025abc:	9300      	str	r3, [sp, #0]
 8025abe:	9307      	str	r3, [sp, #28]
 8025ac0:	2200      	movs	r2, #0
 8025ac2:	2312      	movs	r3, #18
 8025ac4:	e7d0      	b.n	8025a68 <_dtoa_r+0x238>
 8025ac6:	2301      	movs	r3, #1
 8025ac8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8025aca:	e7f5      	b.n	8025ab8 <_dtoa_r+0x288>
 8025acc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8025ace:	9300      	str	r3, [sp, #0]
 8025ad0:	9307      	str	r3, [sp, #28]
 8025ad2:	e7d7      	b.n	8025a84 <_dtoa_r+0x254>
 8025ad4:	3101      	adds	r1, #1
 8025ad6:	0052      	lsls	r2, r2, #1
 8025ad8:	e7d8      	b.n	8025a8c <_dtoa_r+0x25c>
 8025ada:	bf00      	nop
 8025adc:	f3af 8000 	nop.w
 8025ae0:	636f4361 	.word	0x636f4361
 8025ae4:	3fd287a7 	.word	0x3fd287a7
 8025ae8:	8b60c8b3 	.word	0x8b60c8b3
 8025aec:	3fc68a28 	.word	0x3fc68a28
 8025af0:	509f79fb 	.word	0x509f79fb
 8025af4:	3fd34413 	.word	0x3fd34413
 8025af8:	08028d26 	.word	0x08028d26
 8025afc:	08028d3d 	.word	0x08028d3d
 8025b00:	7ff00000 	.word	0x7ff00000
 8025b04:	08028cf1 	.word	0x08028cf1
 8025b08:	3ff80000 	.word	0x3ff80000
 8025b0c:	08028e38 	.word	0x08028e38
 8025b10:	08028d95 	.word	0x08028d95
 8025b14:	08028d22 	.word	0x08028d22
 8025b18:	08028cf0 	.word	0x08028cf0
 8025b1c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8025b20:	6018      	str	r0, [r3, #0]
 8025b22:	9b07      	ldr	r3, [sp, #28]
 8025b24:	2b0e      	cmp	r3, #14
 8025b26:	f200 80a4 	bhi.w	8025c72 <_dtoa_r+0x442>
 8025b2a:	2c00      	cmp	r4, #0
 8025b2c:	f000 80a1 	beq.w	8025c72 <_dtoa_r+0x442>
 8025b30:	2f00      	cmp	r7, #0
 8025b32:	dd33      	ble.n	8025b9c <_dtoa_r+0x36c>
 8025b34:	4bad      	ldr	r3, [pc, #692]	@ (8025dec <_dtoa_r+0x5bc>)
 8025b36:	f007 020f 	and.w	r2, r7, #15
 8025b3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8025b3e:	ed93 7b00 	vldr	d7, [r3]
 8025b42:	05f8      	lsls	r0, r7, #23
 8025b44:	ed8d 7b04 	vstr	d7, [sp, #16]
 8025b48:	ea4f 1427 	mov.w	r4, r7, asr #4
 8025b4c:	d516      	bpl.n	8025b7c <_dtoa_r+0x34c>
 8025b4e:	4ba8      	ldr	r3, [pc, #672]	@ (8025df0 <_dtoa_r+0x5c0>)
 8025b50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8025b54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8025b58:	f7fa fe78 	bl	802084c <__aeabi_ddiv>
 8025b5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8025b60:	f004 040f 	and.w	r4, r4, #15
 8025b64:	2603      	movs	r6, #3
 8025b66:	4da2      	ldr	r5, [pc, #648]	@ (8025df0 <_dtoa_r+0x5c0>)
 8025b68:	b954      	cbnz	r4, 8025b80 <_dtoa_r+0x350>
 8025b6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8025b6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025b72:	f7fa fe6b 	bl	802084c <__aeabi_ddiv>
 8025b76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8025b7a:	e028      	b.n	8025bce <_dtoa_r+0x39e>
 8025b7c:	2602      	movs	r6, #2
 8025b7e:	e7f2      	b.n	8025b66 <_dtoa_r+0x336>
 8025b80:	07e1      	lsls	r1, r4, #31
 8025b82:	d508      	bpl.n	8025b96 <_dtoa_r+0x366>
 8025b84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8025b88:	e9d5 2300 	ldrd	r2, r3, [r5]
 8025b8c:	f7fa fd34 	bl	80205f8 <__aeabi_dmul>
 8025b90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8025b94:	3601      	adds	r6, #1
 8025b96:	1064      	asrs	r4, r4, #1
 8025b98:	3508      	adds	r5, #8
 8025b9a:	e7e5      	b.n	8025b68 <_dtoa_r+0x338>
 8025b9c:	f000 80d2 	beq.w	8025d44 <_dtoa_r+0x514>
 8025ba0:	427c      	negs	r4, r7
 8025ba2:	4b92      	ldr	r3, [pc, #584]	@ (8025dec <_dtoa_r+0x5bc>)
 8025ba4:	4d92      	ldr	r5, [pc, #584]	@ (8025df0 <_dtoa_r+0x5c0>)
 8025ba6:	f004 020f 	and.w	r2, r4, #15
 8025baa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8025bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025bb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8025bb6:	f7fa fd1f 	bl	80205f8 <__aeabi_dmul>
 8025bba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8025bbe:	1124      	asrs	r4, r4, #4
 8025bc0:	2300      	movs	r3, #0
 8025bc2:	2602      	movs	r6, #2
 8025bc4:	2c00      	cmp	r4, #0
 8025bc6:	f040 80b2 	bne.w	8025d2e <_dtoa_r+0x4fe>
 8025bca:	2b00      	cmp	r3, #0
 8025bcc:	d1d3      	bne.n	8025b76 <_dtoa_r+0x346>
 8025bce:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8025bd0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8025bd4:	2b00      	cmp	r3, #0
 8025bd6:	f000 80b7 	beq.w	8025d48 <_dtoa_r+0x518>
 8025bda:	4b86      	ldr	r3, [pc, #536]	@ (8025df4 <_dtoa_r+0x5c4>)
 8025bdc:	2200      	movs	r2, #0
 8025bde:	4620      	mov	r0, r4
 8025be0:	4629      	mov	r1, r5
 8025be2:	f7fa ff7b 	bl	8020adc <__aeabi_dcmplt>
 8025be6:	2800      	cmp	r0, #0
 8025be8:	f000 80ae 	beq.w	8025d48 <_dtoa_r+0x518>
 8025bec:	9b07      	ldr	r3, [sp, #28]
 8025bee:	2b00      	cmp	r3, #0
 8025bf0:	f000 80aa 	beq.w	8025d48 <_dtoa_r+0x518>
 8025bf4:	9b00      	ldr	r3, [sp, #0]
 8025bf6:	2b00      	cmp	r3, #0
 8025bf8:	dd37      	ble.n	8025c6a <_dtoa_r+0x43a>
 8025bfa:	1e7b      	subs	r3, r7, #1
 8025bfc:	9304      	str	r3, [sp, #16]
 8025bfe:	4620      	mov	r0, r4
 8025c00:	4b7d      	ldr	r3, [pc, #500]	@ (8025df8 <_dtoa_r+0x5c8>)
 8025c02:	2200      	movs	r2, #0
 8025c04:	4629      	mov	r1, r5
 8025c06:	f7fa fcf7 	bl	80205f8 <__aeabi_dmul>
 8025c0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8025c0e:	9c00      	ldr	r4, [sp, #0]
 8025c10:	3601      	adds	r6, #1
 8025c12:	4630      	mov	r0, r6
 8025c14:	f7fa fc86 	bl	8020524 <__aeabi_i2d>
 8025c18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8025c1c:	f7fa fcec 	bl	80205f8 <__aeabi_dmul>
 8025c20:	4b76      	ldr	r3, [pc, #472]	@ (8025dfc <_dtoa_r+0x5cc>)
 8025c22:	2200      	movs	r2, #0
 8025c24:	f7fa fb32 	bl	802028c <__adddf3>
 8025c28:	4605      	mov	r5, r0
 8025c2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8025c2e:	2c00      	cmp	r4, #0
 8025c30:	f040 808d 	bne.w	8025d4e <_dtoa_r+0x51e>
 8025c34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025c38:	4b71      	ldr	r3, [pc, #452]	@ (8025e00 <_dtoa_r+0x5d0>)
 8025c3a:	2200      	movs	r2, #0
 8025c3c:	f7fa fb24 	bl	8020288 <__aeabi_dsub>
 8025c40:	4602      	mov	r2, r0
 8025c42:	460b      	mov	r3, r1
 8025c44:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8025c48:	462a      	mov	r2, r5
 8025c4a:	4633      	mov	r3, r6
 8025c4c:	f7fa ff64 	bl	8020b18 <__aeabi_dcmpgt>
 8025c50:	2800      	cmp	r0, #0
 8025c52:	f040 828b 	bne.w	802616c <_dtoa_r+0x93c>
 8025c56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025c5a:	462a      	mov	r2, r5
 8025c5c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8025c60:	f7fa ff3c 	bl	8020adc <__aeabi_dcmplt>
 8025c64:	2800      	cmp	r0, #0
 8025c66:	f040 8128 	bne.w	8025eba <_dtoa_r+0x68a>
 8025c6a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8025c6e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8025c72:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8025c74:	2b00      	cmp	r3, #0
 8025c76:	f2c0 815a 	blt.w	8025f2e <_dtoa_r+0x6fe>
 8025c7a:	2f0e      	cmp	r7, #14
 8025c7c:	f300 8157 	bgt.w	8025f2e <_dtoa_r+0x6fe>
 8025c80:	4b5a      	ldr	r3, [pc, #360]	@ (8025dec <_dtoa_r+0x5bc>)
 8025c82:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8025c86:	ed93 7b00 	vldr	d7, [r3]
 8025c8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8025c8c:	2b00      	cmp	r3, #0
 8025c8e:	ed8d 7b00 	vstr	d7, [sp]
 8025c92:	da03      	bge.n	8025c9c <_dtoa_r+0x46c>
 8025c94:	9b07      	ldr	r3, [sp, #28]
 8025c96:	2b00      	cmp	r3, #0
 8025c98:	f340 8101 	ble.w	8025e9e <_dtoa_r+0x66e>
 8025c9c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8025ca0:	4656      	mov	r6, sl
 8025ca2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8025ca6:	4620      	mov	r0, r4
 8025ca8:	4629      	mov	r1, r5
 8025caa:	f7fa fdcf 	bl	802084c <__aeabi_ddiv>
 8025cae:	f7fa ff53 	bl	8020b58 <__aeabi_d2iz>
 8025cb2:	4680      	mov	r8, r0
 8025cb4:	f7fa fc36 	bl	8020524 <__aeabi_i2d>
 8025cb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8025cbc:	f7fa fc9c 	bl	80205f8 <__aeabi_dmul>
 8025cc0:	4602      	mov	r2, r0
 8025cc2:	460b      	mov	r3, r1
 8025cc4:	4620      	mov	r0, r4
 8025cc6:	4629      	mov	r1, r5
 8025cc8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8025ccc:	f7fa fadc 	bl	8020288 <__aeabi_dsub>
 8025cd0:	f806 4b01 	strb.w	r4, [r6], #1
 8025cd4:	9d07      	ldr	r5, [sp, #28]
 8025cd6:	eba6 040a 	sub.w	r4, r6, sl
 8025cda:	42a5      	cmp	r5, r4
 8025cdc:	4602      	mov	r2, r0
 8025cde:	460b      	mov	r3, r1
 8025ce0:	f040 8117 	bne.w	8025f12 <_dtoa_r+0x6e2>
 8025ce4:	f7fa fad2 	bl	802028c <__adddf3>
 8025ce8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8025cec:	4604      	mov	r4, r0
 8025cee:	460d      	mov	r5, r1
 8025cf0:	f7fa ff12 	bl	8020b18 <__aeabi_dcmpgt>
 8025cf4:	2800      	cmp	r0, #0
 8025cf6:	f040 80f9 	bne.w	8025eec <_dtoa_r+0x6bc>
 8025cfa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8025cfe:	4620      	mov	r0, r4
 8025d00:	4629      	mov	r1, r5
 8025d02:	f7fa fee1 	bl	8020ac8 <__aeabi_dcmpeq>
 8025d06:	b118      	cbz	r0, 8025d10 <_dtoa_r+0x4e0>
 8025d08:	f018 0f01 	tst.w	r8, #1
 8025d0c:	f040 80ee 	bne.w	8025eec <_dtoa_r+0x6bc>
 8025d10:	4649      	mov	r1, r9
 8025d12:	4658      	mov	r0, fp
 8025d14:	f000 fc90 	bl	8026638 <_Bfree>
 8025d18:	2300      	movs	r3, #0
 8025d1a:	7033      	strb	r3, [r6, #0]
 8025d1c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8025d1e:	3701      	adds	r7, #1
 8025d20:	601f      	str	r7, [r3, #0]
 8025d22:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8025d24:	2b00      	cmp	r3, #0
 8025d26:	f000 831d 	beq.w	8026364 <_dtoa_r+0xb34>
 8025d2a:	601e      	str	r6, [r3, #0]
 8025d2c:	e31a      	b.n	8026364 <_dtoa_r+0xb34>
 8025d2e:	07e2      	lsls	r2, r4, #31
 8025d30:	d505      	bpl.n	8025d3e <_dtoa_r+0x50e>
 8025d32:	e9d5 2300 	ldrd	r2, r3, [r5]
 8025d36:	f7fa fc5f 	bl	80205f8 <__aeabi_dmul>
 8025d3a:	3601      	adds	r6, #1
 8025d3c:	2301      	movs	r3, #1
 8025d3e:	1064      	asrs	r4, r4, #1
 8025d40:	3508      	adds	r5, #8
 8025d42:	e73f      	b.n	8025bc4 <_dtoa_r+0x394>
 8025d44:	2602      	movs	r6, #2
 8025d46:	e742      	b.n	8025bce <_dtoa_r+0x39e>
 8025d48:	9c07      	ldr	r4, [sp, #28]
 8025d4a:	9704      	str	r7, [sp, #16]
 8025d4c:	e761      	b.n	8025c12 <_dtoa_r+0x3e2>
 8025d4e:	4b27      	ldr	r3, [pc, #156]	@ (8025dec <_dtoa_r+0x5bc>)
 8025d50:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8025d52:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8025d56:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8025d5a:	4454      	add	r4, sl
 8025d5c:	2900      	cmp	r1, #0
 8025d5e:	d053      	beq.n	8025e08 <_dtoa_r+0x5d8>
 8025d60:	4928      	ldr	r1, [pc, #160]	@ (8025e04 <_dtoa_r+0x5d4>)
 8025d62:	2000      	movs	r0, #0
 8025d64:	f7fa fd72 	bl	802084c <__aeabi_ddiv>
 8025d68:	4633      	mov	r3, r6
 8025d6a:	462a      	mov	r2, r5
 8025d6c:	f7fa fa8c 	bl	8020288 <__aeabi_dsub>
 8025d70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8025d74:	4656      	mov	r6, sl
 8025d76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025d7a:	f7fa feed 	bl	8020b58 <__aeabi_d2iz>
 8025d7e:	4605      	mov	r5, r0
 8025d80:	f7fa fbd0 	bl	8020524 <__aeabi_i2d>
 8025d84:	4602      	mov	r2, r0
 8025d86:	460b      	mov	r3, r1
 8025d88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025d8c:	f7fa fa7c 	bl	8020288 <__aeabi_dsub>
 8025d90:	3530      	adds	r5, #48	@ 0x30
 8025d92:	4602      	mov	r2, r0
 8025d94:	460b      	mov	r3, r1
 8025d96:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8025d9a:	f806 5b01 	strb.w	r5, [r6], #1
 8025d9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8025da2:	f7fa fe9b 	bl	8020adc <__aeabi_dcmplt>
 8025da6:	2800      	cmp	r0, #0
 8025da8:	d171      	bne.n	8025e8e <_dtoa_r+0x65e>
 8025daa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8025dae:	4911      	ldr	r1, [pc, #68]	@ (8025df4 <_dtoa_r+0x5c4>)
 8025db0:	2000      	movs	r0, #0
 8025db2:	f7fa fa69 	bl	8020288 <__aeabi_dsub>
 8025db6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8025dba:	f7fa fe8f 	bl	8020adc <__aeabi_dcmplt>
 8025dbe:	2800      	cmp	r0, #0
 8025dc0:	f040 8095 	bne.w	8025eee <_dtoa_r+0x6be>
 8025dc4:	42a6      	cmp	r6, r4
 8025dc6:	f43f af50 	beq.w	8025c6a <_dtoa_r+0x43a>
 8025dca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8025dce:	4b0a      	ldr	r3, [pc, #40]	@ (8025df8 <_dtoa_r+0x5c8>)
 8025dd0:	2200      	movs	r2, #0
 8025dd2:	f7fa fc11 	bl	80205f8 <__aeabi_dmul>
 8025dd6:	4b08      	ldr	r3, [pc, #32]	@ (8025df8 <_dtoa_r+0x5c8>)
 8025dd8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8025ddc:	2200      	movs	r2, #0
 8025dde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025de2:	f7fa fc09 	bl	80205f8 <__aeabi_dmul>
 8025de6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8025dea:	e7c4      	b.n	8025d76 <_dtoa_r+0x546>
 8025dec:	08028e38 	.word	0x08028e38
 8025df0:	08028e10 	.word	0x08028e10
 8025df4:	3ff00000 	.word	0x3ff00000
 8025df8:	40240000 	.word	0x40240000
 8025dfc:	401c0000 	.word	0x401c0000
 8025e00:	40140000 	.word	0x40140000
 8025e04:	3fe00000 	.word	0x3fe00000
 8025e08:	4631      	mov	r1, r6
 8025e0a:	4628      	mov	r0, r5
 8025e0c:	f7fa fbf4 	bl	80205f8 <__aeabi_dmul>
 8025e10:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8025e14:	9415      	str	r4, [sp, #84]	@ 0x54
 8025e16:	4656      	mov	r6, sl
 8025e18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025e1c:	f7fa fe9c 	bl	8020b58 <__aeabi_d2iz>
 8025e20:	4605      	mov	r5, r0
 8025e22:	f7fa fb7f 	bl	8020524 <__aeabi_i2d>
 8025e26:	4602      	mov	r2, r0
 8025e28:	460b      	mov	r3, r1
 8025e2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025e2e:	f7fa fa2b 	bl	8020288 <__aeabi_dsub>
 8025e32:	3530      	adds	r5, #48	@ 0x30
 8025e34:	f806 5b01 	strb.w	r5, [r6], #1
 8025e38:	4602      	mov	r2, r0
 8025e3a:	460b      	mov	r3, r1
 8025e3c:	42a6      	cmp	r6, r4
 8025e3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8025e42:	f04f 0200 	mov.w	r2, #0
 8025e46:	d124      	bne.n	8025e92 <_dtoa_r+0x662>
 8025e48:	4bac      	ldr	r3, [pc, #688]	@ (80260fc <_dtoa_r+0x8cc>)
 8025e4a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8025e4e:	f7fa fa1d 	bl	802028c <__adddf3>
 8025e52:	4602      	mov	r2, r0
 8025e54:	460b      	mov	r3, r1
 8025e56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025e5a:	f7fa fe5d 	bl	8020b18 <__aeabi_dcmpgt>
 8025e5e:	2800      	cmp	r0, #0
 8025e60:	d145      	bne.n	8025eee <_dtoa_r+0x6be>
 8025e62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8025e66:	49a5      	ldr	r1, [pc, #660]	@ (80260fc <_dtoa_r+0x8cc>)
 8025e68:	2000      	movs	r0, #0
 8025e6a:	f7fa fa0d 	bl	8020288 <__aeabi_dsub>
 8025e6e:	4602      	mov	r2, r0
 8025e70:	460b      	mov	r3, r1
 8025e72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8025e76:	f7fa fe31 	bl	8020adc <__aeabi_dcmplt>
 8025e7a:	2800      	cmp	r0, #0
 8025e7c:	f43f aef5 	beq.w	8025c6a <_dtoa_r+0x43a>
 8025e80:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8025e82:	1e73      	subs	r3, r6, #1
 8025e84:	9315      	str	r3, [sp, #84]	@ 0x54
 8025e86:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8025e8a:	2b30      	cmp	r3, #48	@ 0x30
 8025e8c:	d0f8      	beq.n	8025e80 <_dtoa_r+0x650>
 8025e8e:	9f04      	ldr	r7, [sp, #16]
 8025e90:	e73e      	b.n	8025d10 <_dtoa_r+0x4e0>
 8025e92:	4b9b      	ldr	r3, [pc, #620]	@ (8026100 <_dtoa_r+0x8d0>)
 8025e94:	f7fa fbb0 	bl	80205f8 <__aeabi_dmul>
 8025e98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8025e9c:	e7bc      	b.n	8025e18 <_dtoa_r+0x5e8>
 8025e9e:	d10c      	bne.n	8025eba <_dtoa_r+0x68a>
 8025ea0:	4b98      	ldr	r3, [pc, #608]	@ (8026104 <_dtoa_r+0x8d4>)
 8025ea2:	2200      	movs	r2, #0
 8025ea4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8025ea8:	f7fa fba6 	bl	80205f8 <__aeabi_dmul>
 8025eac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8025eb0:	f7fa fe28 	bl	8020b04 <__aeabi_dcmpge>
 8025eb4:	2800      	cmp	r0, #0
 8025eb6:	f000 8157 	beq.w	8026168 <_dtoa_r+0x938>
 8025eba:	2400      	movs	r4, #0
 8025ebc:	4625      	mov	r5, r4
 8025ebe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8025ec0:	43db      	mvns	r3, r3
 8025ec2:	9304      	str	r3, [sp, #16]
 8025ec4:	4656      	mov	r6, sl
 8025ec6:	2700      	movs	r7, #0
 8025ec8:	4621      	mov	r1, r4
 8025eca:	4658      	mov	r0, fp
 8025ecc:	f000 fbb4 	bl	8026638 <_Bfree>
 8025ed0:	2d00      	cmp	r5, #0
 8025ed2:	d0dc      	beq.n	8025e8e <_dtoa_r+0x65e>
 8025ed4:	b12f      	cbz	r7, 8025ee2 <_dtoa_r+0x6b2>
 8025ed6:	42af      	cmp	r7, r5
 8025ed8:	d003      	beq.n	8025ee2 <_dtoa_r+0x6b2>
 8025eda:	4639      	mov	r1, r7
 8025edc:	4658      	mov	r0, fp
 8025ede:	f000 fbab 	bl	8026638 <_Bfree>
 8025ee2:	4629      	mov	r1, r5
 8025ee4:	4658      	mov	r0, fp
 8025ee6:	f000 fba7 	bl	8026638 <_Bfree>
 8025eea:	e7d0      	b.n	8025e8e <_dtoa_r+0x65e>
 8025eec:	9704      	str	r7, [sp, #16]
 8025eee:	4633      	mov	r3, r6
 8025ef0:	461e      	mov	r6, r3
 8025ef2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8025ef6:	2a39      	cmp	r2, #57	@ 0x39
 8025ef8:	d107      	bne.n	8025f0a <_dtoa_r+0x6da>
 8025efa:	459a      	cmp	sl, r3
 8025efc:	d1f8      	bne.n	8025ef0 <_dtoa_r+0x6c0>
 8025efe:	9a04      	ldr	r2, [sp, #16]
 8025f00:	3201      	adds	r2, #1
 8025f02:	9204      	str	r2, [sp, #16]
 8025f04:	2230      	movs	r2, #48	@ 0x30
 8025f06:	f88a 2000 	strb.w	r2, [sl]
 8025f0a:	781a      	ldrb	r2, [r3, #0]
 8025f0c:	3201      	adds	r2, #1
 8025f0e:	701a      	strb	r2, [r3, #0]
 8025f10:	e7bd      	b.n	8025e8e <_dtoa_r+0x65e>
 8025f12:	4b7b      	ldr	r3, [pc, #492]	@ (8026100 <_dtoa_r+0x8d0>)
 8025f14:	2200      	movs	r2, #0
 8025f16:	f7fa fb6f 	bl	80205f8 <__aeabi_dmul>
 8025f1a:	2200      	movs	r2, #0
 8025f1c:	2300      	movs	r3, #0
 8025f1e:	4604      	mov	r4, r0
 8025f20:	460d      	mov	r5, r1
 8025f22:	f7fa fdd1 	bl	8020ac8 <__aeabi_dcmpeq>
 8025f26:	2800      	cmp	r0, #0
 8025f28:	f43f aebb 	beq.w	8025ca2 <_dtoa_r+0x472>
 8025f2c:	e6f0      	b.n	8025d10 <_dtoa_r+0x4e0>
 8025f2e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8025f30:	2a00      	cmp	r2, #0
 8025f32:	f000 80db 	beq.w	80260ec <_dtoa_r+0x8bc>
 8025f36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8025f38:	2a01      	cmp	r2, #1
 8025f3a:	f300 80bf 	bgt.w	80260bc <_dtoa_r+0x88c>
 8025f3e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8025f40:	2a00      	cmp	r2, #0
 8025f42:	f000 80b7 	beq.w	80260b4 <_dtoa_r+0x884>
 8025f46:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8025f4a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8025f4c:	4646      	mov	r6, r8
 8025f4e:	9a08      	ldr	r2, [sp, #32]
 8025f50:	2101      	movs	r1, #1
 8025f52:	441a      	add	r2, r3
 8025f54:	4658      	mov	r0, fp
 8025f56:	4498      	add	r8, r3
 8025f58:	9208      	str	r2, [sp, #32]
 8025f5a:	f000 fc6b 	bl	8026834 <__i2b>
 8025f5e:	4605      	mov	r5, r0
 8025f60:	b15e      	cbz	r6, 8025f7a <_dtoa_r+0x74a>
 8025f62:	9b08      	ldr	r3, [sp, #32]
 8025f64:	2b00      	cmp	r3, #0
 8025f66:	dd08      	ble.n	8025f7a <_dtoa_r+0x74a>
 8025f68:	42b3      	cmp	r3, r6
 8025f6a:	9a08      	ldr	r2, [sp, #32]
 8025f6c:	bfa8      	it	ge
 8025f6e:	4633      	movge	r3, r6
 8025f70:	eba8 0803 	sub.w	r8, r8, r3
 8025f74:	1af6      	subs	r6, r6, r3
 8025f76:	1ad3      	subs	r3, r2, r3
 8025f78:	9308      	str	r3, [sp, #32]
 8025f7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8025f7c:	b1f3      	cbz	r3, 8025fbc <_dtoa_r+0x78c>
 8025f7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8025f80:	2b00      	cmp	r3, #0
 8025f82:	f000 80b7 	beq.w	80260f4 <_dtoa_r+0x8c4>
 8025f86:	b18c      	cbz	r4, 8025fac <_dtoa_r+0x77c>
 8025f88:	4629      	mov	r1, r5
 8025f8a:	4622      	mov	r2, r4
 8025f8c:	4658      	mov	r0, fp
 8025f8e:	f000 fd11 	bl	80269b4 <__pow5mult>
 8025f92:	464a      	mov	r2, r9
 8025f94:	4601      	mov	r1, r0
 8025f96:	4605      	mov	r5, r0
 8025f98:	4658      	mov	r0, fp
 8025f9a:	f000 fc61 	bl	8026860 <__multiply>
 8025f9e:	4649      	mov	r1, r9
 8025fa0:	9004      	str	r0, [sp, #16]
 8025fa2:	4658      	mov	r0, fp
 8025fa4:	f000 fb48 	bl	8026638 <_Bfree>
 8025fa8:	9b04      	ldr	r3, [sp, #16]
 8025faa:	4699      	mov	r9, r3
 8025fac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8025fae:	1b1a      	subs	r2, r3, r4
 8025fb0:	d004      	beq.n	8025fbc <_dtoa_r+0x78c>
 8025fb2:	4649      	mov	r1, r9
 8025fb4:	4658      	mov	r0, fp
 8025fb6:	f000 fcfd 	bl	80269b4 <__pow5mult>
 8025fba:	4681      	mov	r9, r0
 8025fbc:	2101      	movs	r1, #1
 8025fbe:	4658      	mov	r0, fp
 8025fc0:	f000 fc38 	bl	8026834 <__i2b>
 8025fc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8025fc6:	4604      	mov	r4, r0
 8025fc8:	2b00      	cmp	r3, #0
 8025fca:	f000 81cf 	beq.w	802636c <_dtoa_r+0xb3c>
 8025fce:	461a      	mov	r2, r3
 8025fd0:	4601      	mov	r1, r0
 8025fd2:	4658      	mov	r0, fp
 8025fd4:	f000 fcee 	bl	80269b4 <__pow5mult>
 8025fd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8025fda:	2b01      	cmp	r3, #1
 8025fdc:	4604      	mov	r4, r0
 8025fde:	f300 8095 	bgt.w	802610c <_dtoa_r+0x8dc>
 8025fe2:	9b02      	ldr	r3, [sp, #8]
 8025fe4:	2b00      	cmp	r3, #0
 8025fe6:	f040 8087 	bne.w	80260f8 <_dtoa_r+0x8c8>
 8025fea:	9b03      	ldr	r3, [sp, #12]
 8025fec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8025ff0:	2b00      	cmp	r3, #0
 8025ff2:	f040 8089 	bne.w	8026108 <_dtoa_r+0x8d8>
 8025ff6:	9b03      	ldr	r3, [sp, #12]
 8025ff8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8025ffc:	0d1b      	lsrs	r3, r3, #20
 8025ffe:	051b      	lsls	r3, r3, #20
 8026000:	b12b      	cbz	r3, 802600e <_dtoa_r+0x7de>
 8026002:	9b08      	ldr	r3, [sp, #32]
 8026004:	3301      	adds	r3, #1
 8026006:	9308      	str	r3, [sp, #32]
 8026008:	f108 0801 	add.w	r8, r8, #1
 802600c:	2301      	movs	r3, #1
 802600e:	930a      	str	r3, [sp, #40]	@ 0x28
 8026010:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8026012:	2b00      	cmp	r3, #0
 8026014:	f000 81b0 	beq.w	8026378 <_dtoa_r+0xb48>
 8026018:	6923      	ldr	r3, [r4, #16]
 802601a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 802601e:	6918      	ldr	r0, [r3, #16]
 8026020:	f000 fbbc 	bl	802679c <__hi0bits>
 8026024:	f1c0 0020 	rsb	r0, r0, #32
 8026028:	9b08      	ldr	r3, [sp, #32]
 802602a:	4418      	add	r0, r3
 802602c:	f010 001f 	ands.w	r0, r0, #31
 8026030:	d077      	beq.n	8026122 <_dtoa_r+0x8f2>
 8026032:	f1c0 0320 	rsb	r3, r0, #32
 8026036:	2b04      	cmp	r3, #4
 8026038:	dd6b      	ble.n	8026112 <_dtoa_r+0x8e2>
 802603a:	9b08      	ldr	r3, [sp, #32]
 802603c:	f1c0 001c 	rsb	r0, r0, #28
 8026040:	4403      	add	r3, r0
 8026042:	4480      	add	r8, r0
 8026044:	4406      	add	r6, r0
 8026046:	9308      	str	r3, [sp, #32]
 8026048:	f1b8 0f00 	cmp.w	r8, #0
 802604c:	dd05      	ble.n	802605a <_dtoa_r+0x82a>
 802604e:	4649      	mov	r1, r9
 8026050:	4642      	mov	r2, r8
 8026052:	4658      	mov	r0, fp
 8026054:	f000 fd08 	bl	8026a68 <__lshift>
 8026058:	4681      	mov	r9, r0
 802605a:	9b08      	ldr	r3, [sp, #32]
 802605c:	2b00      	cmp	r3, #0
 802605e:	dd05      	ble.n	802606c <_dtoa_r+0x83c>
 8026060:	4621      	mov	r1, r4
 8026062:	461a      	mov	r2, r3
 8026064:	4658      	mov	r0, fp
 8026066:	f000 fcff 	bl	8026a68 <__lshift>
 802606a:	4604      	mov	r4, r0
 802606c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 802606e:	2b00      	cmp	r3, #0
 8026070:	d059      	beq.n	8026126 <_dtoa_r+0x8f6>
 8026072:	4621      	mov	r1, r4
 8026074:	4648      	mov	r0, r9
 8026076:	f000 fd63 	bl	8026b40 <__mcmp>
 802607a:	2800      	cmp	r0, #0
 802607c:	da53      	bge.n	8026126 <_dtoa_r+0x8f6>
 802607e:	1e7b      	subs	r3, r7, #1
 8026080:	9304      	str	r3, [sp, #16]
 8026082:	4649      	mov	r1, r9
 8026084:	2300      	movs	r3, #0
 8026086:	220a      	movs	r2, #10
 8026088:	4658      	mov	r0, fp
 802608a:	f000 faf7 	bl	802667c <__multadd>
 802608e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8026090:	4681      	mov	r9, r0
 8026092:	2b00      	cmp	r3, #0
 8026094:	f000 8172 	beq.w	802637c <_dtoa_r+0xb4c>
 8026098:	2300      	movs	r3, #0
 802609a:	4629      	mov	r1, r5
 802609c:	220a      	movs	r2, #10
 802609e:	4658      	mov	r0, fp
 80260a0:	f000 faec 	bl	802667c <__multadd>
 80260a4:	9b00      	ldr	r3, [sp, #0]
 80260a6:	2b00      	cmp	r3, #0
 80260a8:	4605      	mov	r5, r0
 80260aa:	dc67      	bgt.n	802617c <_dtoa_r+0x94c>
 80260ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80260ae:	2b02      	cmp	r3, #2
 80260b0:	dc41      	bgt.n	8026136 <_dtoa_r+0x906>
 80260b2:	e063      	b.n	802617c <_dtoa_r+0x94c>
 80260b4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80260b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80260ba:	e746      	b.n	8025f4a <_dtoa_r+0x71a>
 80260bc:	9b07      	ldr	r3, [sp, #28]
 80260be:	1e5c      	subs	r4, r3, #1
 80260c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80260c2:	42a3      	cmp	r3, r4
 80260c4:	bfbf      	itttt	lt
 80260c6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80260c8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80260ca:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80260cc:	1ae3      	sublt	r3, r4, r3
 80260ce:	bfb4      	ite	lt
 80260d0:	18d2      	addlt	r2, r2, r3
 80260d2:	1b1c      	subge	r4, r3, r4
 80260d4:	9b07      	ldr	r3, [sp, #28]
 80260d6:	bfbc      	itt	lt
 80260d8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80260da:	2400      	movlt	r4, #0
 80260dc:	2b00      	cmp	r3, #0
 80260de:	bfb5      	itete	lt
 80260e0:	eba8 0603 	sublt.w	r6, r8, r3
 80260e4:	9b07      	ldrge	r3, [sp, #28]
 80260e6:	2300      	movlt	r3, #0
 80260e8:	4646      	movge	r6, r8
 80260ea:	e730      	b.n	8025f4e <_dtoa_r+0x71e>
 80260ec:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80260ee:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80260f0:	4646      	mov	r6, r8
 80260f2:	e735      	b.n	8025f60 <_dtoa_r+0x730>
 80260f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80260f6:	e75c      	b.n	8025fb2 <_dtoa_r+0x782>
 80260f8:	2300      	movs	r3, #0
 80260fa:	e788      	b.n	802600e <_dtoa_r+0x7de>
 80260fc:	3fe00000 	.word	0x3fe00000
 8026100:	40240000 	.word	0x40240000
 8026104:	40140000 	.word	0x40140000
 8026108:	9b02      	ldr	r3, [sp, #8]
 802610a:	e780      	b.n	802600e <_dtoa_r+0x7de>
 802610c:	2300      	movs	r3, #0
 802610e:	930a      	str	r3, [sp, #40]	@ 0x28
 8026110:	e782      	b.n	8026018 <_dtoa_r+0x7e8>
 8026112:	d099      	beq.n	8026048 <_dtoa_r+0x818>
 8026114:	9a08      	ldr	r2, [sp, #32]
 8026116:	331c      	adds	r3, #28
 8026118:	441a      	add	r2, r3
 802611a:	4498      	add	r8, r3
 802611c:	441e      	add	r6, r3
 802611e:	9208      	str	r2, [sp, #32]
 8026120:	e792      	b.n	8026048 <_dtoa_r+0x818>
 8026122:	4603      	mov	r3, r0
 8026124:	e7f6      	b.n	8026114 <_dtoa_r+0x8e4>
 8026126:	9b07      	ldr	r3, [sp, #28]
 8026128:	9704      	str	r7, [sp, #16]
 802612a:	2b00      	cmp	r3, #0
 802612c:	dc20      	bgt.n	8026170 <_dtoa_r+0x940>
 802612e:	9300      	str	r3, [sp, #0]
 8026130:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8026132:	2b02      	cmp	r3, #2
 8026134:	dd1e      	ble.n	8026174 <_dtoa_r+0x944>
 8026136:	9b00      	ldr	r3, [sp, #0]
 8026138:	2b00      	cmp	r3, #0
 802613a:	f47f aec0 	bne.w	8025ebe <_dtoa_r+0x68e>
 802613e:	4621      	mov	r1, r4
 8026140:	2205      	movs	r2, #5
 8026142:	4658      	mov	r0, fp
 8026144:	f000 fa9a 	bl	802667c <__multadd>
 8026148:	4601      	mov	r1, r0
 802614a:	4604      	mov	r4, r0
 802614c:	4648      	mov	r0, r9
 802614e:	f000 fcf7 	bl	8026b40 <__mcmp>
 8026152:	2800      	cmp	r0, #0
 8026154:	f77f aeb3 	ble.w	8025ebe <_dtoa_r+0x68e>
 8026158:	4656      	mov	r6, sl
 802615a:	2331      	movs	r3, #49	@ 0x31
 802615c:	f806 3b01 	strb.w	r3, [r6], #1
 8026160:	9b04      	ldr	r3, [sp, #16]
 8026162:	3301      	adds	r3, #1
 8026164:	9304      	str	r3, [sp, #16]
 8026166:	e6ae      	b.n	8025ec6 <_dtoa_r+0x696>
 8026168:	9c07      	ldr	r4, [sp, #28]
 802616a:	9704      	str	r7, [sp, #16]
 802616c:	4625      	mov	r5, r4
 802616e:	e7f3      	b.n	8026158 <_dtoa_r+0x928>
 8026170:	9b07      	ldr	r3, [sp, #28]
 8026172:	9300      	str	r3, [sp, #0]
 8026174:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8026176:	2b00      	cmp	r3, #0
 8026178:	f000 8104 	beq.w	8026384 <_dtoa_r+0xb54>
 802617c:	2e00      	cmp	r6, #0
 802617e:	dd05      	ble.n	802618c <_dtoa_r+0x95c>
 8026180:	4629      	mov	r1, r5
 8026182:	4632      	mov	r2, r6
 8026184:	4658      	mov	r0, fp
 8026186:	f000 fc6f 	bl	8026a68 <__lshift>
 802618a:	4605      	mov	r5, r0
 802618c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802618e:	2b00      	cmp	r3, #0
 8026190:	d05a      	beq.n	8026248 <_dtoa_r+0xa18>
 8026192:	6869      	ldr	r1, [r5, #4]
 8026194:	4658      	mov	r0, fp
 8026196:	f000 fa0f 	bl	80265b8 <_Balloc>
 802619a:	4606      	mov	r6, r0
 802619c:	b928      	cbnz	r0, 80261aa <_dtoa_r+0x97a>
 802619e:	4b84      	ldr	r3, [pc, #528]	@ (80263b0 <_dtoa_r+0xb80>)
 80261a0:	4602      	mov	r2, r0
 80261a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80261a6:	f7ff bb5a 	b.w	802585e <_dtoa_r+0x2e>
 80261aa:	692a      	ldr	r2, [r5, #16]
 80261ac:	3202      	adds	r2, #2
 80261ae:	0092      	lsls	r2, r2, #2
 80261b0:	f105 010c 	add.w	r1, r5, #12
 80261b4:	300c      	adds	r0, #12
 80261b6:	f001 fff9 	bl	80281ac <memcpy>
 80261ba:	2201      	movs	r2, #1
 80261bc:	4631      	mov	r1, r6
 80261be:	4658      	mov	r0, fp
 80261c0:	f000 fc52 	bl	8026a68 <__lshift>
 80261c4:	f10a 0301 	add.w	r3, sl, #1
 80261c8:	9307      	str	r3, [sp, #28]
 80261ca:	9b00      	ldr	r3, [sp, #0]
 80261cc:	4453      	add	r3, sl
 80261ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 80261d0:	9b02      	ldr	r3, [sp, #8]
 80261d2:	f003 0301 	and.w	r3, r3, #1
 80261d6:	462f      	mov	r7, r5
 80261d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80261da:	4605      	mov	r5, r0
 80261dc:	9b07      	ldr	r3, [sp, #28]
 80261de:	4621      	mov	r1, r4
 80261e0:	3b01      	subs	r3, #1
 80261e2:	4648      	mov	r0, r9
 80261e4:	9300      	str	r3, [sp, #0]
 80261e6:	f7ff fa9b 	bl	8025720 <quorem>
 80261ea:	4639      	mov	r1, r7
 80261ec:	9002      	str	r0, [sp, #8]
 80261ee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80261f2:	4648      	mov	r0, r9
 80261f4:	f000 fca4 	bl	8026b40 <__mcmp>
 80261f8:	462a      	mov	r2, r5
 80261fa:	9008      	str	r0, [sp, #32]
 80261fc:	4621      	mov	r1, r4
 80261fe:	4658      	mov	r0, fp
 8026200:	f000 fcba 	bl	8026b78 <__mdiff>
 8026204:	68c2      	ldr	r2, [r0, #12]
 8026206:	4606      	mov	r6, r0
 8026208:	bb02      	cbnz	r2, 802624c <_dtoa_r+0xa1c>
 802620a:	4601      	mov	r1, r0
 802620c:	4648      	mov	r0, r9
 802620e:	f000 fc97 	bl	8026b40 <__mcmp>
 8026212:	4602      	mov	r2, r0
 8026214:	4631      	mov	r1, r6
 8026216:	4658      	mov	r0, fp
 8026218:	920e      	str	r2, [sp, #56]	@ 0x38
 802621a:	f000 fa0d 	bl	8026638 <_Bfree>
 802621e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8026220:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8026222:	9e07      	ldr	r6, [sp, #28]
 8026224:	ea43 0102 	orr.w	r1, r3, r2
 8026228:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802622a:	4319      	orrs	r1, r3
 802622c:	d110      	bne.n	8026250 <_dtoa_r+0xa20>
 802622e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8026232:	d029      	beq.n	8026288 <_dtoa_r+0xa58>
 8026234:	9b08      	ldr	r3, [sp, #32]
 8026236:	2b00      	cmp	r3, #0
 8026238:	dd02      	ble.n	8026240 <_dtoa_r+0xa10>
 802623a:	9b02      	ldr	r3, [sp, #8]
 802623c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8026240:	9b00      	ldr	r3, [sp, #0]
 8026242:	f883 8000 	strb.w	r8, [r3]
 8026246:	e63f      	b.n	8025ec8 <_dtoa_r+0x698>
 8026248:	4628      	mov	r0, r5
 802624a:	e7bb      	b.n	80261c4 <_dtoa_r+0x994>
 802624c:	2201      	movs	r2, #1
 802624e:	e7e1      	b.n	8026214 <_dtoa_r+0x9e4>
 8026250:	9b08      	ldr	r3, [sp, #32]
 8026252:	2b00      	cmp	r3, #0
 8026254:	db04      	blt.n	8026260 <_dtoa_r+0xa30>
 8026256:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8026258:	430b      	orrs	r3, r1
 802625a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802625c:	430b      	orrs	r3, r1
 802625e:	d120      	bne.n	80262a2 <_dtoa_r+0xa72>
 8026260:	2a00      	cmp	r2, #0
 8026262:	dded      	ble.n	8026240 <_dtoa_r+0xa10>
 8026264:	4649      	mov	r1, r9
 8026266:	2201      	movs	r2, #1
 8026268:	4658      	mov	r0, fp
 802626a:	f000 fbfd 	bl	8026a68 <__lshift>
 802626e:	4621      	mov	r1, r4
 8026270:	4681      	mov	r9, r0
 8026272:	f000 fc65 	bl	8026b40 <__mcmp>
 8026276:	2800      	cmp	r0, #0
 8026278:	dc03      	bgt.n	8026282 <_dtoa_r+0xa52>
 802627a:	d1e1      	bne.n	8026240 <_dtoa_r+0xa10>
 802627c:	f018 0f01 	tst.w	r8, #1
 8026280:	d0de      	beq.n	8026240 <_dtoa_r+0xa10>
 8026282:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8026286:	d1d8      	bne.n	802623a <_dtoa_r+0xa0a>
 8026288:	9a00      	ldr	r2, [sp, #0]
 802628a:	2339      	movs	r3, #57	@ 0x39
 802628c:	7013      	strb	r3, [r2, #0]
 802628e:	4633      	mov	r3, r6
 8026290:	461e      	mov	r6, r3
 8026292:	3b01      	subs	r3, #1
 8026294:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8026298:	2a39      	cmp	r2, #57	@ 0x39
 802629a:	d052      	beq.n	8026342 <_dtoa_r+0xb12>
 802629c:	3201      	adds	r2, #1
 802629e:	701a      	strb	r2, [r3, #0]
 80262a0:	e612      	b.n	8025ec8 <_dtoa_r+0x698>
 80262a2:	2a00      	cmp	r2, #0
 80262a4:	dd07      	ble.n	80262b6 <_dtoa_r+0xa86>
 80262a6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80262aa:	d0ed      	beq.n	8026288 <_dtoa_r+0xa58>
 80262ac:	9a00      	ldr	r2, [sp, #0]
 80262ae:	f108 0301 	add.w	r3, r8, #1
 80262b2:	7013      	strb	r3, [r2, #0]
 80262b4:	e608      	b.n	8025ec8 <_dtoa_r+0x698>
 80262b6:	9b07      	ldr	r3, [sp, #28]
 80262b8:	9a07      	ldr	r2, [sp, #28]
 80262ba:	f803 8c01 	strb.w	r8, [r3, #-1]
 80262be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80262c0:	4293      	cmp	r3, r2
 80262c2:	d028      	beq.n	8026316 <_dtoa_r+0xae6>
 80262c4:	4649      	mov	r1, r9
 80262c6:	2300      	movs	r3, #0
 80262c8:	220a      	movs	r2, #10
 80262ca:	4658      	mov	r0, fp
 80262cc:	f000 f9d6 	bl	802667c <__multadd>
 80262d0:	42af      	cmp	r7, r5
 80262d2:	4681      	mov	r9, r0
 80262d4:	f04f 0300 	mov.w	r3, #0
 80262d8:	f04f 020a 	mov.w	r2, #10
 80262dc:	4639      	mov	r1, r7
 80262de:	4658      	mov	r0, fp
 80262e0:	d107      	bne.n	80262f2 <_dtoa_r+0xac2>
 80262e2:	f000 f9cb 	bl	802667c <__multadd>
 80262e6:	4607      	mov	r7, r0
 80262e8:	4605      	mov	r5, r0
 80262ea:	9b07      	ldr	r3, [sp, #28]
 80262ec:	3301      	adds	r3, #1
 80262ee:	9307      	str	r3, [sp, #28]
 80262f0:	e774      	b.n	80261dc <_dtoa_r+0x9ac>
 80262f2:	f000 f9c3 	bl	802667c <__multadd>
 80262f6:	4629      	mov	r1, r5
 80262f8:	4607      	mov	r7, r0
 80262fa:	2300      	movs	r3, #0
 80262fc:	220a      	movs	r2, #10
 80262fe:	4658      	mov	r0, fp
 8026300:	f000 f9bc 	bl	802667c <__multadd>
 8026304:	4605      	mov	r5, r0
 8026306:	e7f0      	b.n	80262ea <_dtoa_r+0xaba>
 8026308:	9b00      	ldr	r3, [sp, #0]
 802630a:	2b00      	cmp	r3, #0
 802630c:	bfcc      	ite	gt
 802630e:	461e      	movgt	r6, r3
 8026310:	2601      	movle	r6, #1
 8026312:	4456      	add	r6, sl
 8026314:	2700      	movs	r7, #0
 8026316:	4649      	mov	r1, r9
 8026318:	2201      	movs	r2, #1
 802631a:	4658      	mov	r0, fp
 802631c:	f000 fba4 	bl	8026a68 <__lshift>
 8026320:	4621      	mov	r1, r4
 8026322:	4681      	mov	r9, r0
 8026324:	f000 fc0c 	bl	8026b40 <__mcmp>
 8026328:	2800      	cmp	r0, #0
 802632a:	dcb0      	bgt.n	802628e <_dtoa_r+0xa5e>
 802632c:	d102      	bne.n	8026334 <_dtoa_r+0xb04>
 802632e:	f018 0f01 	tst.w	r8, #1
 8026332:	d1ac      	bne.n	802628e <_dtoa_r+0xa5e>
 8026334:	4633      	mov	r3, r6
 8026336:	461e      	mov	r6, r3
 8026338:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 802633c:	2a30      	cmp	r2, #48	@ 0x30
 802633e:	d0fa      	beq.n	8026336 <_dtoa_r+0xb06>
 8026340:	e5c2      	b.n	8025ec8 <_dtoa_r+0x698>
 8026342:	459a      	cmp	sl, r3
 8026344:	d1a4      	bne.n	8026290 <_dtoa_r+0xa60>
 8026346:	9b04      	ldr	r3, [sp, #16]
 8026348:	3301      	adds	r3, #1
 802634a:	9304      	str	r3, [sp, #16]
 802634c:	2331      	movs	r3, #49	@ 0x31
 802634e:	f88a 3000 	strb.w	r3, [sl]
 8026352:	e5b9      	b.n	8025ec8 <_dtoa_r+0x698>
 8026354:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8026356:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80263b4 <_dtoa_r+0xb84>
 802635a:	b11b      	cbz	r3, 8026364 <_dtoa_r+0xb34>
 802635c:	f10a 0308 	add.w	r3, sl, #8
 8026360:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8026362:	6013      	str	r3, [r2, #0]
 8026364:	4650      	mov	r0, sl
 8026366:	b019      	add	sp, #100	@ 0x64
 8026368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802636c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802636e:	2b01      	cmp	r3, #1
 8026370:	f77f ae37 	ble.w	8025fe2 <_dtoa_r+0x7b2>
 8026374:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8026376:	930a      	str	r3, [sp, #40]	@ 0x28
 8026378:	2001      	movs	r0, #1
 802637a:	e655      	b.n	8026028 <_dtoa_r+0x7f8>
 802637c:	9b00      	ldr	r3, [sp, #0]
 802637e:	2b00      	cmp	r3, #0
 8026380:	f77f aed6 	ble.w	8026130 <_dtoa_r+0x900>
 8026384:	4656      	mov	r6, sl
 8026386:	4621      	mov	r1, r4
 8026388:	4648      	mov	r0, r9
 802638a:	f7ff f9c9 	bl	8025720 <quorem>
 802638e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8026392:	f806 8b01 	strb.w	r8, [r6], #1
 8026396:	9b00      	ldr	r3, [sp, #0]
 8026398:	eba6 020a 	sub.w	r2, r6, sl
 802639c:	4293      	cmp	r3, r2
 802639e:	ddb3      	ble.n	8026308 <_dtoa_r+0xad8>
 80263a0:	4649      	mov	r1, r9
 80263a2:	2300      	movs	r3, #0
 80263a4:	220a      	movs	r2, #10
 80263a6:	4658      	mov	r0, fp
 80263a8:	f000 f968 	bl	802667c <__multadd>
 80263ac:	4681      	mov	r9, r0
 80263ae:	e7ea      	b.n	8026386 <_dtoa_r+0xb56>
 80263b0:	08028d95 	.word	0x08028d95
 80263b4:	08028d19 	.word	0x08028d19

080263b8 <_free_r>:
 80263b8:	b538      	push	{r3, r4, r5, lr}
 80263ba:	4605      	mov	r5, r0
 80263bc:	2900      	cmp	r1, #0
 80263be:	d041      	beq.n	8026444 <_free_r+0x8c>
 80263c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80263c4:	1f0c      	subs	r4, r1, #4
 80263c6:	2b00      	cmp	r3, #0
 80263c8:	bfb8      	it	lt
 80263ca:	18e4      	addlt	r4, r4, r3
 80263cc:	f000 f8e8 	bl	80265a0 <__malloc_lock>
 80263d0:	4a1d      	ldr	r2, [pc, #116]	@ (8026448 <_free_r+0x90>)
 80263d2:	6813      	ldr	r3, [r2, #0]
 80263d4:	b933      	cbnz	r3, 80263e4 <_free_r+0x2c>
 80263d6:	6063      	str	r3, [r4, #4]
 80263d8:	6014      	str	r4, [r2, #0]
 80263da:	4628      	mov	r0, r5
 80263dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80263e0:	f000 b8e4 	b.w	80265ac <__malloc_unlock>
 80263e4:	42a3      	cmp	r3, r4
 80263e6:	d908      	bls.n	80263fa <_free_r+0x42>
 80263e8:	6820      	ldr	r0, [r4, #0]
 80263ea:	1821      	adds	r1, r4, r0
 80263ec:	428b      	cmp	r3, r1
 80263ee:	bf01      	itttt	eq
 80263f0:	6819      	ldreq	r1, [r3, #0]
 80263f2:	685b      	ldreq	r3, [r3, #4]
 80263f4:	1809      	addeq	r1, r1, r0
 80263f6:	6021      	streq	r1, [r4, #0]
 80263f8:	e7ed      	b.n	80263d6 <_free_r+0x1e>
 80263fa:	461a      	mov	r2, r3
 80263fc:	685b      	ldr	r3, [r3, #4]
 80263fe:	b10b      	cbz	r3, 8026404 <_free_r+0x4c>
 8026400:	42a3      	cmp	r3, r4
 8026402:	d9fa      	bls.n	80263fa <_free_r+0x42>
 8026404:	6811      	ldr	r1, [r2, #0]
 8026406:	1850      	adds	r0, r2, r1
 8026408:	42a0      	cmp	r0, r4
 802640a:	d10b      	bne.n	8026424 <_free_r+0x6c>
 802640c:	6820      	ldr	r0, [r4, #0]
 802640e:	4401      	add	r1, r0
 8026410:	1850      	adds	r0, r2, r1
 8026412:	4283      	cmp	r3, r0
 8026414:	6011      	str	r1, [r2, #0]
 8026416:	d1e0      	bne.n	80263da <_free_r+0x22>
 8026418:	6818      	ldr	r0, [r3, #0]
 802641a:	685b      	ldr	r3, [r3, #4]
 802641c:	6053      	str	r3, [r2, #4]
 802641e:	4408      	add	r0, r1
 8026420:	6010      	str	r0, [r2, #0]
 8026422:	e7da      	b.n	80263da <_free_r+0x22>
 8026424:	d902      	bls.n	802642c <_free_r+0x74>
 8026426:	230c      	movs	r3, #12
 8026428:	602b      	str	r3, [r5, #0]
 802642a:	e7d6      	b.n	80263da <_free_r+0x22>
 802642c:	6820      	ldr	r0, [r4, #0]
 802642e:	1821      	adds	r1, r4, r0
 8026430:	428b      	cmp	r3, r1
 8026432:	bf04      	itt	eq
 8026434:	6819      	ldreq	r1, [r3, #0]
 8026436:	685b      	ldreq	r3, [r3, #4]
 8026438:	6063      	str	r3, [r4, #4]
 802643a:	bf04      	itt	eq
 802643c:	1809      	addeq	r1, r1, r0
 802643e:	6021      	streq	r1, [r4, #0]
 8026440:	6054      	str	r4, [r2, #4]
 8026442:	e7ca      	b.n	80263da <_free_r+0x22>
 8026444:	bd38      	pop	{r3, r4, r5, pc}
 8026446:	bf00      	nop
 8026448:	200004d4 	.word	0x200004d4

0802644c <malloc>:
 802644c:	4b02      	ldr	r3, [pc, #8]	@ (8026458 <malloc+0xc>)
 802644e:	4601      	mov	r1, r0
 8026450:	6818      	ldr	r0, [r3, #0]
 8026452:	f000 b825 	b.w	80264a0 <_malloc_r>
 8026456:	bf00      	nop
 8026458:	20000030 	.word	0x20000030

0802645c <sbrk_aligned>:
 802645c:	b570      	push	{r4, r5, r6, lr}
 802645e:	4e0f      	ldr	r6, [pc, #60]	@ (802649c <sbrk_aligned+0x40>)
 8026460:	460c      	mov	r4, r1
 8026462:	6831      	ldr	r1, [r6, #0]
 8026464:	4605      	mov	r5, r0
 8026466:	b911      	cbnz	r1, 802646e <sbrk_aligned+0x12>
 8026468:	f001 fe90 	bl	802818c <_sbrk_r>
 802646c:	6030      	str	r0, [r6, #0]
 802646e:	4621      	mov	r1, r4
 8026470:	4628      	mov	r0, r5
 8026472:	f001 fe8b 	bl	802818c <_sbrk_r>
 8026476:	1c43      	adds	r3, r0, #1
 8026478:	d103      	bne.n	8026482 <sbrk_aligned+0x26>
 802647a:	f04f 34ff 	mov.w	r4, #4294967295
 802647e:	4620      	mov	r0, r4
 8026480:	bd70      	pop	{r4, r5, r6, pc}
 8026482:	1cc4      	adds	r4, r0, #3
 8026484:	f024 0403 	bic.w	r4, r4, #3
 8026488:	42a0      	cmp	r0, r4
 802648a:	d0f8      	beq.n	802647e <sbrk_aligned+0x22>
 802648c:	1a21      	subs	r1, r4, r0
 802648e:	4628      	mov	r0, r5
 8026490:	f001 fe7c 	bl	802818c <_sbrk_r>
 8026494:	3001      	adds	r0, #1
 8026496:	d1f2      	bne.n	802647e <sbrk_aligned+0x22>
 8026498:	e7ef      	b.n	802647a <sbrk_aligned+0x1e>
 802649a:	bf00      	nop
 802649c:	200004d0 	.word	0x200004d0

080264a0 <_malloc_r>:
 80264a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80264a4:	1ccd      	adds	r5, r1, #3
 80264a6:	f025 0503 	bic.w	r5, r5, #3
 80264aa:	3508      	adds	r5, #8
 80264ac:	2d0c      	cmp	r5, #12
 80264ae:	bf38      	it	cc
 80264b0:	250c      	movcc	r5, #12
 80264b2:	2d00      	cmp	r5, #0
 80264b4:	4606      	mov	r6, r0
 80264b6:	db01      	blt.n	80264bc <_malloc_r+0x1c>
 80264b8:	42a9      	cmp	r1, r5
 80264ba:	d904      	bls.n	80264c6 <_malloc_r+0x26>
 80264bc:	230c      	movs	r3, #12
 80264be:	6033      	str	r3, [r6, #0]
 80264c0:	2000      	movs	r0, #0
 80264c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80264c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 802659c <_malloc_r+0xfc>
 80264ca:	f000 f869 	bl	80265a0 <__malloc_lock>
 80264ce:	f8d8 3000 	ldr.w	r3, [r8]
 80264d2:	461c      	mov	r4, r3
 80264d4:	bb44      	cbnz	r4, 8026528 <_malloc_r+0x88>
 80264d6:	4629      	mov	r1, r5
 80264d8:	4630      	mov	r0, r6
 80264da:	f7ff ffbf 	bl	802645c <sbrk_aligned>
 80264de:	1c43      	adds	r3, r0, #1
 80264e0:	4604      	mov	r4, r0
 80264e2:	d158      	bne.n	8026596 <_malloc_r+0xf6>
 80264e4:	f8d8 4000 	ldr.w	r4, [r8]
 80264e8:	4627      	mov	r7, r4
 80264ea:	2f00      	cmp	r7, #0
 80264ec:	d143      	bne.n	8026576 <_malloc_r+0xd6>
 80264ee:	2c00      	cmp	r4, #0
 80264f0:	d04b      	beq.n	802658a <_malloc_r+0xea>
 80264f2:	6823      	ldr	r3, [r4, #0]
 80264f4:	4639      	mov	r1, r7
 80264f6:	4630      	mov	r0, r6
 80264f8:	eb04 0903 	add.w	r9, r4, r3
 80264fc:	f001 fe46 	bl	802818c <_sbrk_r>
 8026500:	4581      	cmp	r9, r0
 8026502:	d142      	bne.n	802658a <_malloc_r+0xea>
 8026504:	6821      	ldr	r1, [r4, #0]
 8026506:	1a6d      	subs	r5, r5, r1
 8026508:	4629      	mov	r1, r5
 802650a:	4630      	mov	r0, r6
 802650c:	f7ff ffa6 	bl	802645c <sbrk_aligned>
 8026510:	3001      	adds	r0, #1
 8026512:	d03a      	beq.n	802658a <_malloc_r+0xea>
 8026514:	6823      	ldr	r3, [r4, #0]
 8026516:	442b      	add	r3, r5
 8026518:	6023      	str	r3, [r4, #0]
 802651a:	f8d8 3000 	ldr.w	r3, [r8]
 802651e:	685a      	ldr	r2, [r3, #4]
 8026520:	bb62      	cbnz	r2, 802657c <_malloc_r+0xdc>
 8026522:	f8c8 7000 	str.w	r7, [r8]
 8026526:	e00f      	b.n	8026548 <_malloc_r+0xa8>
 8026528:	6822      	ldr	r2, [r4, #0]
 802652a:	1b52      	subs	r2, r2, r5
 802652c:	d420      	bmi.n	8026570 <_malloc_r+0xd0>
 802652e:	2a0b      	cmp	r2, #11
 8026530:	d917      	bls.n	8026562 <_malloc_r+0xc2>
 8026532:	1961      	adds	r1, r4, r5
 8026534:	42a3      	cmp	r3, r4
 8026536:	6025      	str	r5, [r4, #0]
 8026538:	bf18      	it	ne
 802653a:	6059      	strne	r1, [r3, #4]
 802653c:	6863      	ldr	r3, [r4, #4]
 802653e:	bf08      	it	eq
 8026540:	f8c8 1000 	streq.w	r1, [r8]
 8026544:	5162      	str	r2, [r4, r5]
 8026546:	604b      	str	r3, [r1, #4]
 8026548:	4630      	mov	r0, r6
 802654a:	f000 f82f 	bl	80265ac <__malloc_unlock>
 802654e:	f104 000b 	add.w	r0, r4, #11
 8026552:	1d23      	adds	r3, r4, #4
 8026554:	f020 0007 	bic.w	r0, r0, #7
 8026558:	1ac2      	subs	r2, r0, r3
 802655a:	bf1c      	itt	ne
 802655c:	1a1b      	subne	r3, r3, r0
 802655e:	50a3      	strne	r3, [r4, r2]
 8026560:	e7af      	b.n	80264c2 <_malloc_r+0x22>
 8026562:	6862      	ldr	r2, [r4, #4]
 8026564:	42a3      	cmp	r3, r4
 8026566:	bf0c      	ite	eq
 8026568:	f8c8 2000 	streq.w	r2, [r8]
 802656c:	605a      	strne	r2, [r3, #4]
 802656e:	e7eb      	b.n	8026548 <_malloc_r+0xa8>
 8026570:	4623      	mov	r3, r4
 8026572:	6864      	ldr	r4, [r4, #4]
 8026574:	e7ae      	b.n	80264d4 <_malloc_r+0x34>
 8026576:	463c      	mov	r4, r7
 8026578:	687f      	ldr	r7, [r7, #4]
 802657a:	e7b6      	b.n	80264ea <_malloc_r+0x4a>
 802657c:	461a      	mov	r2, r3
 802657e:	685b      	ldr	r3, [r3, #4]
 8026580:	42a3      	cmp	r3, r4
 8026582:	d1fb      	bne.n	802657c <_malloc_r+0xdc>
 8026584:	2300      	movs	r3, #0
 8026586:	6053      	str	r3, [r2, #4]
 8026588:	e7de      	b.n	8026548 <_malloc_r+0xa8>
 802658a:	230c      	movs	r3, #12
 802658c:	6033      	str	r3, [r6, #0]
 802658e:	4630      	mov	r0, r6
 8026590:	f000 f80c 	bl	80265ac <__malloc_unlock>
 8026594:	e794      	b.n	80264c0 <_malloc_r+0x20>
 8026596:	6005      	str	r5, [r0, #0]
 8026598:	e7d6      	b.n	8026548 <_malloc_r+0xa8>
 802659a:	bf00      	nop
 802659c:	200004d4 	.word	0x200004d4

080265a0 <__malloc_lock>:
 80265a0:	4801      	ldr	r0, [pc, #4]	@ (80265a8 <__malloc_lock+0x8>)
 80265a2:	f7ff b8b4 	b.w	802570e <__retarget_lock_acquire_recursive>
 80265a6:	bf00      	nop
 80265a8:	200004cc 	.word	0x200004cc

080265ac <__malloc_unlock>:
 80265ac:	4801      	ldr	r0, [pc, #4]	@ (80265b4 <__malloc_unlock+0x8>)
 80265ae:	f7ff b8af 	b.w	8025710 <__retarget_lock_release_recursive>
 80265b2:	bf00      	nop
 80265b4:	200004cc 	.word	0x200004cc

080265b8 <_Balloc>:
 80265b8:	b570      	push	{r4, r5, r6, lr}
 80265ba:	69c6      	ldr	r6, [r0, #28]
 80265bc:	4604      	mov	r4, r0
 80265be:	460d      	mov	r5, r1
 80265c0:	b976      	cbnz	r6, 80265e0 <_Balloc+0x28>
 80265c2:	2010      	movs	r0, #16
 80265c4:	f7ff ff42 	bl	802644c <malloc>
 80265c8:	4602      	mov	r2, r0
 80265ca:	61e0      	str	r0, [r4, #28]
 80265cc:	b920      	cbnz	r0, 80265d8 <_Balloc+0x20>
 80265ce:	4b18      	ldr	r3, [pc, #96]	@ (8026630 <_Balloc+0x78>)
 80265d0:	4818      	ldr	r0, [pc, #96]	@ (8026634 <_Balloc+0x7c>)
 80265d2:	216b      	movs	r1, #107	@ 0x6b
 80265d4:	f001 fe00 	bl	80281d8 <__assert_func>
 80265d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80265dc:	6006      	str	r6, [r0, #0]
 80265de:	60c6      	str	r6, [r0, #12]
 80265e0:	69e6      	ldr	r6, [r4, #28]
 80265e2:	68f3      	ldr	r3, [r6, #12]
 80265e4:	b183      	cbz	r3, 8026608 <_Balloc+0x50>
 80265e6:	69e3      	ldr	r3, [r4, #28]
 80265e8:	68db      	ldr	r3, [r3, #12]
 80265ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80265ee:	b9b8      	cbnz	r0, 8026620 <_Balloc+0x68>
 80265f0:	2101      	movs	r1, #1
 80265f2:	fa01 f605 	lsl.w	r6, r1, r5
 80265f6:	1d72      	adds	r2, r6, #5
 80265f8:	0092      	lsls	r2, r2, #2
 80265fa:	4620      	mov	r0, r4
 80265fc:	f001 fe0a 	bl	8028214 <_calloc_r>
 8026600:	b160      	cbz	r0, 802661c <_Balloc+0x64>
 8026602:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8026606:	e00e      	b.n	8026626 <_Balloc+0x6e>
 8026608:	2221      	movs	r2, #33	@ 0x21
 802660a:	2104      	movs	r1, #4
 802660c:	4620      	mov	r0, r4
 802660e:	f001 fe01 	bl	8028214 <_calloc_r>
 8026612:	69e3      	ldr	r3, [r4, #28]
 8026614:	60f0      	str	r0, [r6, #12]
 8026616:	68db      	ldr	r3, [r3, #12]
 8026618:	2b00      	cmp	r3, #0
 802661a:	d1e4      	bne.n	80265e6 <_Balloc+0x2e>
 802661c:	2000      	movs	r0, #0
 802661e:	bd70      	pop	{r4, r5, r6, pc}
 8026620:	6802      	ldr	r2, [r0, #0]
 8026622:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8026626:	2300      	movs	r3, #0
 8026628:	e9c0 3303 	strd	r3, r3, [r0, #12]
 802662c:	e7f7      	b.n	802661e <_Balloc+0x66>
 802662e:	bf00      	nop
 8026630:	08028d26 	.word	0x08028d26
 8026634:	08028da6 	.word	0x08028da6

08026638 <_Bfree>:
 8026638:	b570      	push	{r4, r5, r6, lr}
 802663a:	69c6      	ldr	r6, [r0, #28]
 802663c:	4605      	mov	r5, r0
 802663e:	460c      	mov	r4, r1
 8026640:	b976      	cbnz	r6, 8026660 <_Bfree+0x28>
 8026642:	2010      	movs	r0, #16
 8026644:	f7ff ff02 	bl	802644c <malloc>
 8026648:	4602      	mov	r2, r0
 802664a:	61e8      	str	r0, [r5, #28]
 802664c:	b920      	cbnz	r0, 8026658 <_Bfree+0x20>
 802664e:	4b09      	ldr	r3, [pc, #36]	@ (8026674 <_Bfree+0x3c>)
 8026650:	4809      	ldr	r0, [pc, #36]	@ (8026678 <_Bfree+0x40>)
 8026652:	218f      	movs	r1, #143	@ 0x8f
 8026654:	f001 fdc0 	bl	80281d8 <__assert_func>
 8026658:	e9c0 6601 	strd	r6, r6, [r0, #4]
 802665c:	6006      	str	r6, [r0, #0]
 802665e:	60c6      	str	r6, [r0, #12]
 8026660:	b13c      	cbz	r4, 8026672 <_Bfree+0x3a>
 8026662:	69eb      	ldr	r3, [r5, #28]
 8026664:	6862      	ldr	r2, [r4, #4]
 8026666:	68db      	ldr	r3, [r3, #12]
 8026668:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 802666c:	6021      	str	r1, [r4, #0]
 802666e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8026672:	bd70      	pop	{r4, r5, r6, pc}
 8026674:	08028d26 	.word	0x08028d26
 8026678:	08028da6 	.word	0x08028da6

0802667c <__multadd>:
 802667c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8026680:	690d      	ldr	r5, [r1, #16]
 8026682:	4607      	mov	r7, r0
 8026684:	460c      	mov	r4, r1
 8026686:	461e      	mov	r6, r3
 8026688:	f101 0c14 	add.w	ip, r1, #20
 802668c:	2000      	movs	r0, #0
 802668e:	f8dc 3000 	ldr.w	r3, [ip]
 8026692:	b299      	uxth	r1, r3
 8026694:	fb02 6101 	mla	r1, r2, r1, r6
 8026698:	0c1e      	lsrs	r6, r3, #16
 802669a:	0c0b      	lsrs	r3, r1, #16
 802669c:	fb02 3306 	mla	r3, r2, r6, r3
 80266a0:	b289      	uxth	r1, r1
 80266a2:	3001      	adds	r0, #1
 80266a4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80266a8:	4285      	cmp	r5, r0
 80266aa:	f84c 1b04 	str.w	r1, [ip], #4
 80266ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80266b2:	dcec      	bgt.n	802668e <__multadd+0x12>
 80266b4:	b30e      	cbz	r6, 80266fa <__multadd+0x7e>
 80266b6:	68a3      	ldr	r3, [r4, #8]
 80266b8:	42ab      	cmp	r3, r5
 80266ba:	dc19      	bgt.n	80266f0 <__multadd+0x74>
 80266bc:	6861      	ldr	r1, [r4, #4]
 80266be:	4638      	mov	r0, r7
 80266c0:	3101      	adds	r1, #1
 80266c2:	f7ff ff79 	bl	80265b8 <_Balloc>
 80266c6:	4680      	mov	r8, r0
 80266c8:	b928      	cbnz	r0, 80266d6 <__multadd+0x5a>
 80266ca:	4602      	mov	r2, r0
 80266cc:	4b0c      	ldr	r3, [pc, #48]	@ (8026700 <__multadd+0x84>)
 80266ce:	480d      	ldr	r0, [pc, #52]	@ (8026704 <__multadd+0x88>)
 80266d0:	21ba      	movs	r1, #186	@ 0xba
 80266d2:	f001 fd81 	bl	80281d8 <__assert_func>
 80266d6:	6922      	ldr	r2, [r4, #16]
 80266d8:	3202      	adds	r2, #2
 80266da:	f104 010c 	add.w	r1, r4, #12
 80266de:	0092      	lsls	r2, r2, #2
 80266e0:	300c      	adds	r0, #12
 80266e2:	f001 fd63 	bl	80281ac <memcpy>
 80266e6:	4621      	mov	r1, r4
 80266e8:	4638      	mov	r0, r7
 80266ea:	f7ff ffa5 	bl	8026638 <_Bfree>
 80266ee:	4644      	mov	r4, r8
 80266f0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80266f4:	3501      	adds	r5, #1
 80266f6:	615e      	str	r6, [r3, #20]
 80266f8:	6125      	str	r5, [r4, #16]
 80266fa:	4620      	mov	r0, r4
 80266fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8026700:	08028d95 	.word	0x08028d95
 8026704:	08028da6 	.word	0x08028da6

08026708 <__s2b>:
 8026708:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802670c:	460c      	mov	r4, r1
 802670e:	4615      	mov	r5, r2
 8026710:	461f      	mov	r7, r3
 8026712:	2209      	movs	r2, #9
 8026714:	3308      	adds	r3, #8
 8026716:	4606      	mov	r6, r0
 8026718:	fb93 f3f2 	sdiv	r3, r3, r2
 802671c:	2100      	movs	r1, #0
 802671e:	2201      	movs	r2, #1
 8026720:	429a      	cmp	r2, r3
 8026722:	db09      	blt.n	8026738 <__s2b+0x30>
 8026724:	4630      	mov	r0, r6
 8026726:	f7ff ff47 	bl	80265b8 <_Balloc>
 802672a:	b940      	cbnz	r0, 802673e <__s2b+0x36>
 802672c:	4602      	mov	r2, r0
 802672e:	4b19      	ldr	r3, [pc, #100]	@ (8026794 <__s2b+0x8c>)
 8026730:	4819      	ldr	r0, [pc, #100]	@ (8026798 <__s2b+0x90>)
 8026732:	21d3      	movs	r1, #211	@ 0xd3
 8026734:	f001 fd50 	bl	80281d8 <__assert_func>
 8026738:	0052      	lsls	r2, r2, #1
 802673a:	3101      	adds	r1, #1
 802673c:	e7f0      	b.n	8026720 <__s2b+0x18>
 802673e:	9b08      	ldr	r3, [sp, #32]
 8026740:	6143      	str	r3, [r0, #20]
 8026742:	2d09      	cmp	r5, #9
 8026744:	f04f 0301 	mov.w	r3, #1
 8026748:	6103      	str	r3, [r0, #16]
 802674a:	dd16      	ble.n	802677a <__s2b+0x72>
 802674c:	f104 0909 	add.w	r9, r4, #9
 8026750:	46c8      	mov	r8, r9
 8026752:	442c      	add	r4, r5
 8026754:	f818 3b01 	ldrb.w	r3, [r8], #1
 8026758:	4601      	mov	r1, r0
 802675a:	3b30      	subs	r3, #48	@ 0x30
 802675c:	220a      	movs	r2, #10
 802675e:	4630      	mov	r0, r6
 8026760:	f7ff ff8c 	bl	802667c <__multadd>
 8026764:	45a0      	cmp	r8, r4
 8026766:	d1f5      	bne.n	8026754 <__s2b+0x4c>
 8026768:	f1a5 0408 	sub.w	r4, r5, #8
 802676c:	444c      	add	r4, r9
 802676e:	1b2d      	subs	r5, r5, r4
 8026770:	1963      	adds	r3, r4, r5
 8026772:	42bb      	cmp	r3, r7
 8026774:	db04      	blt.n	8026780 <__s2b+0x78>
 8026776:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802677a:	340a      	adds	r4, #10
 802677c:	2509      	movs	r5, #9
 802677e:	e7f6      	b.n	802676e <__s2b+0x66>
 8026780:	f814 3b01 	ldrb.w	r3, [r4], #1
 8026784:	4601      	mov	r1, r0
 8026786:	3b30      	subs	r3, #48	@ 0x30
 8026788:	220a      	movs	r2, #10
 802678a:	4630      	mov	r0, r6
 802678c:	f7ff ff76 	bl	802667c <__multadd>
 8026790:	e7ee      	b.n	8026770 <__s2b+0x68>
 8026792:	bf00      	nop
 8026794:	08028d95 	.word	0x08028d95
 8026798:	08028da6 	.word	0x08028da6

0802679c <__hi0bits>:
 802679c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80267a0:	4603      	mov	r3, r0
 80267a2:	bf36      	itet	cc
 80267a4:	0403      	lslcc	r3, r0, #16
 80267a6:	2000      	movcs	r0, #0
 80267a8:	2010      	movcc	r0, #16
 80267aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80267ae:	bf3c      	itt	cc
 80267b0:	021b      	lslcc	r3, r3, #8
 80267b2:	3008      	addcc	r0, #8
 80267b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80267b8:	bf3c      	itt	cc
 80267ba:	011b      	lslcc	r3, r3, #4
 80267bc:	3004      	addcc	r0, #4
 80267be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80267c2:	bf3c      	itt	cc
 80267c4:	009b      	lslcc	r3, r3, #2
 80267c6:	3002      	addcc	r0, #2
 80267c8:	2b00      	cmp	r3, #0
 80267ca:	db05      	blt.n	80267d8 <__hi0bits+0x3c>
 80267cc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80267d0:	f100 0001 	add.w	r0, r0, #1
 80267d4:	bf08      	it	eq
 80267d6:	2020      	moveq	r0, #32
 80267d8:	4770      	bx	lr

080267da <__lo0bits>:
 80267da:	6803      	ldr	r3, [r0, #0]
 80267dc:	4602      	mov	r2, r0
 80267de:	f013 0007 	ands.w	r0, r3, #7
 80267e2:	d00b      	beq.n	80267fc <__lo0bits+0x22>
 80267e4:	07d9      	lsls	r1, r3, #31
 80267e6:	d421      	bmi.n	802682c <__lo0bits+0x52>
 80267e8:	0798      	lsls	r0, r3, #30
 80267ea:	bf49      	itett	mi
 80267ec:	085b      	lsrmi	r3, r3, #1
 80267ee:	089b      	lsrpl	r3, r3, #2
 80267f0:	2001      	movmi	r0, #1
 80267f2:	6013      	strmi	r3, [r2, #0]
 80267f4:	bf5c      	itt	pl
 80267f6:	6013      	strpl	r3, [r2, #0]
 80267f8:	2002      	movpl	r0, #2
 80267fa:	4770      	bx	lr
 80267fc:	b299      	uxth	r1, r3
 80267fe:	b909      	cbnz	r1, 8026804 <__lo0bits+0x2a>
 8026800:	0c1b      	lsrs	r3, r3, #16
 8026802:	2010      	movs	r0, #16
 8026804:	b2d9      	uxtb	r1, r3
 8026806:	b909      	cbnz	r1, 802680c <__lo0bits+0x32>
 8026808:	3008      	adds	r0, #8
 802680a:	0a1b      	lsrs	r3, r3, #8
 802680c:	0719      	lsls	r1, r3, #28
 802680e:	bf04      	itt	eq
 8026810:	091b      	lsreq	r3, r3, #4
 8026812:	3004      	addeq	r0, #4
 8026814:	0799      	lsls	r1, r3, #30
 8026816:	bf04      	itt	eq
 8026818:	089b      	lsreq	r3, r3, #2
 802681a:	3002      	addeq	r0, #2
 802681c:	07d9      	lsls	r1, r3, #31
 802681e:	d403      	bmi.n	8026828 <__lo0bits+0x4e>
 8026820:	085b      	lsrs	r3, r3, #1
 8026822:	f100 0001 	add.w	r0, r0, #1
 8026826:	d003      	beq.n	8026830 <__lo0bits+0x56>
 8026828:	6013      	str	r3, [r2, #0]
 802682a:	4770      	bx	lr
 802682c:	2000      	movs	r0, #0
 802682e:	4770      	bx	lr
 8026830:	2020      	movs	r0, #32
 8026832:	4770      	bx	lr

08026834 <__i2b>:
 8026834:	b510      	push	{r4, lr}
 8026836:	460c      	mov	r4, r1
 8026838:	2101      	movs	r1, #1
 802683a:	f7ff febd 	bl	80265b8 <_Balloc>
 802683e:	4602      	mov	r2, r0
 8026840:	b928      	cbnz	r0, 802684e <__i2b+0x1a>
 8026842:	4b05      	ldr	r3, [pc, #20]	@ (8026858 <__i2b+0x24>)
 8026844:	4805      	ldr	r0, [pc, #20]	@ (802685c <__i2b+0x28>)
 8026846:	f240 1145 	movw	r1, #325	@ 0x145
 802684a:	f001 fcc5 	bl	80281d8 <__assert_func>
 802684e:	2301      	movs	r3, #1
 8026850:	6144      	str	r4, [r0, #20]
 8026852:	6103      	str	r3, [r0, #16]
 8026854:	bd10      	pop	{r4, pc}
 8026856:	bf00      	nop
 8026858:	08028d95 	.word	0x08028d95
 802685c:	08028da6 	.word	0x08028da6

08026860 <__multiply>:
 8026860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026864:	4614      	mov	r4, r2
 8026866:	690a      	ldr	r2, [r1, #16]
 8026868:	6923      	ldr	r3, [r4, #16]
 802686a:	429a      	cmp	r2, r3
 802686c:	bfa8      	it	ge
 802686e:	4623      	movge	r3, r4
 8026870:	460f      	mov	r7, r1
 8026872:	bfa4      	itt	ge
 8026874:	460c      	movge	r4, r1
 8026876:	461f      	movge	r7, r3
 8026878:	f8d4 a010 	ldr.w	sl, [r4, #16]
 802687c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8026880:	68a3      	ldr	r3, [r4, #8]
 8026882:	6861      	ldr	r1, [r4, #4]
 8026884:	eb0a 0609 	add.w	r6, sl, r9
 8026888:	42b3      	cmp	r3, r6
 802688a:	b085      	sub	sp, #20
 802688c:	bfb8      	it	lt
 802688e:	3101      	addlt	r1, #1
 8026890:	f7ff fe92 	bl	80265b8 <_Balloc>
 8026894:	b930      	cbnz	r0, 80268a4 <__multiply+0x44>
 8026896:	4602      	mov	r2, r0
 8026898:	4b44      	ldr	r3, [pc, #272]	@ (80269ac <__multiply+0x14c>)
 802689a:	4845      	ldr	r0, [pc, #276]	@ (80269b0 <__multiply+0x150>)
 802689c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80268a0:	f001 fc9a 	bl	80281d8 <__assert_func>
 80268a4:	f100 0514 	add.w	r5, r0, #20
 80268a8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80268ac:	462b      	mov	r3, r5
 80268ae:	2200      	movs	r2, #0
 80268b0:	4543      	cmp	r3, r8
 80268b2:	d321      	bcc.n	80268f8 <__multiply+0x98>
 80268b4:	f107 0114 	add.w	r1, r7, #20
 80268b8:	f104 0214 	add.w	r2, r4, #20
 80268bc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80268c0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80268c4:	9302      	str	r3, [sp, #8]
 80268c6:	1b13      	subs	r3, r2, r4
 80268c8:	3b15      	subs	r3, #21
 80268ca:	f023 0303 	bic.w	r3, r3, #3
 80268ce:	3304      	adds	r3, #4
 80268d0:	f104 0715 	add.w	r7, r4, #21
 80268d4:	42ba      	cmp	r2, r7
 80268d6:	bf38      	it	cc
 80268d8:	2304      	movcc	r3, #4
 80268da:	9301      	str	r3, [sp, #4]
 80268dc:	9b02      	ldr	r3, [sp, #8]
 80268de:	9103      	str	r1, [sp, #12]
 80268e0:	428b      	cmp	r3, r1
 80268e2:	d80c      	bhi.n	80268fe <__multiply+0x9e>
 80268e4:	2e00      	cmp	r6, #0
 80268e6:	dd03      	ble.n	80268f0 <__multiply+0x90>
 80268e8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80268ec:	2b00      	cmp	r3, #0
 80268ee:	d05b      	beq.n	80269a8 <__multiply+0x148>
 80268f0:	6106      	str	r6, [r0, #16]
 80268f2:	b005      	add	sp, #20
 80268f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80268f8:	f843 2b04 	str.w	r2, [r3], #4
 80268fc:	e7d8      	b.n	80268b0 <__multiply+0x50>
 80268fe:	f8b1 a000 	ldrh.w	sl, [r1]
 8026902:	f1ba 0f00 	cmp.w	sl, #0
 8026906:	d024      	beq.n	8026952 <__multiply+0xf2>
 8026908:	f104 0e14 	add.w	lr, r4, #20
 802690c:	46a9      	mov	r9, r5
 802690e:	f04f 0c00 	mov.w	ip, #0
 8026912:	f85e 7b04 	ldr.w	r7, [lr], #4
 8026916:	f8d9 3000 	ldr.w	r3, [r9]
 802691a:	fa1f fb87 	uxth.w	fp, r7
 802691e:	b29b      	uxth	r3, r3
 8026920:	fb0a 330b 	mla	r3, sl, fp, r3
 8026924:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8026928:	f8d9 7000 	ldr.w	r7, [r9]
 802692c:	4463      	add	r3, ip
 802692e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8026932:	fb0a c70b 	mla	r7, sl, fp, ip
 8026936:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 802693a:	b29b      	uxth	r3, r3
 802693c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8026940:	4572      	cmp	r2, lr
 8026942:	f849 3b04 	str.w	r3, [r9], #4
 8026946:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 802694a:	d8e2      	bhi.n	8026912 <__multiply+0xb2>
 802694c:	9b01      	ldr	r3, [sp, #4]
 802694e:	f845 c003 	str.w	ip, [r5, r3]
 8026952:	9b03      	ldr	r3, [sp, #12]
 8026954:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8026958:	3104      	adds	r1, #4
 802695a:	f1b9 0f00 	cmp.w	r9, #0
 802695e:	d021      	beq.n	80269a4 <__multiply+0x144>
 8026960:	682b      	ldr	r3, [r5, #0]
 8026962:	f104 0c14 	add.w	ip, r4, #20
 8026966:	46ae      	mov	lr, r5
 8026968:	f04f 0a00 	mov.w	sl, #0
 802696c:	f8bc b000 	ldrh.w	fp, [ip]
 8026970:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8026974:	fb09 770b 	mla	r7, r9, fp, r7
 8026978:	4457      	add	r7, sl
 802697a:	b29b      	uxth	r3, r3
 802697c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8026980:	f84e 3b04 	str.w	r3, [lr], #4
 8026984:	f85c 3b04 	ldr.w	r3, [ip], #4
 8026988:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 802698c:	f8be 3000 	ldrh.w	r3, [lr]
 8026990:	fb09 330a 	mla	r3, r9, sl, r3
 8026994:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8026998:	4562      	cmp	r2, ip
 802699a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 802699e:	d8e5      	bhi.n	802696c <__multiply+0x10c>
 80269a0:	9f01      	ldr	r7, [sp, #4]
 80269a2:	51eb      	str	r3, [r5, r7]
 80269a4:	3504      	adds	r5, #4
 80269a6:	e799      	b.n	80268dc <__multiply+0x7c>
 80269a8:	3e01      	subs	r6, #1
 80269aa:	e79b      	b.n	80268e4 <__multiply+0x84>
 80269ac:	08028d95 	.word	0x08028d95
 80269b0:	08028da6 	.word	0x08028da6

080269b4 <__pow5mult>:
 80269b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80269b8:	4615      	mov	r5, r2
 80269ba:	f012 0203 	ands.w	r2, r2, #3
 80269be:	4607      	mov	r7, r0
 80269c0:	460e      	mov	r6, r1
 80269c2:	d007      	beq.n	80269d4 <__pow5mult+0x20>
 80269c4:	4c25      	ldr	r4, [pc, #148]	@ (8026a5c <__pow5mult+0xa8>)
 80269c6:	3a01      	subs	r2, #1
 80269c8:	2300      	movs	r3, #0
 80269ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80269ce:	f7ff fe55 	bl	802667c <__multadd>
 80269d2:	4606      	mov	r6, r0
 80269d4:	10ad      	asrs	r5, r5, #2
 80269d6:	d03d      	beq.n	8026a54 <__pow5mult+0xa0>
 80269d8:	69fc      	ldr	r4, [r7, #28]
 80269da:	b97c      	cbnz	r4, 80269fc <__pow5mult+0x48>
 80269dc:	2010      	movs	r0, #16
 80269de:	f7ff fd35 	bl	802644c <malloc>
 80269e2:	4602      	mov	r2, r0
 80269e4:	61f8      	str	r0, [r7, #28]
 80269e6:	b928      	cbnz	r0, 80269f4 <__pow5mult+0x40>
 80269e8:	4b1d      	ldr	r3, [pc, #116]	@ (8026a60 <__pow5mult+0xac>)
 80269ea:	481e      	ldr	r0, [pc, #120]	@ (8026a64 <__pow5mult+0xb0>)
 80269ec:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80269f0:	f001 fbf2 	bl	80281d8 <__assert_func>
 80269f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80269f8:	6004      	str	r4, [r0, #0]
 80269fa:	60c4      	str	r4, [r0, #12]
 80269fc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8026a00:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8026a04:	b94c      	cbnz	r4, 8026a1a <__pow5mult+0x66>
 8026a06:	f240 2171 	movw	r1, #625	@ 0x271
 8026a0a:	4638      	mov	r0, r7
 8026a0c:	f7ff ff12 	bl	8026834 <__i2b>
 8026a10:	2300      	movs	r3, #0
 8026a12:	f8c8 0008 	str.w	r0, [r8, #8]
 8026a16:	4604      	mov	r4, r0
 8026a18:	6003      	str	r3, [r0, #0]
 8026a1a:	f04f 0900 	mov.w	r9, #0
 8026a1e:	07eb      	lsls	r3, r5, #31
 8026a20:	d50a      	bpl.n	8026a38 <__pow5mult+0x84>
 8026a22:	4631      	mov	r1, r6
 8026a24:	4622      	mov	r2, r4
 8026a26:	4638      	mov	r0, r7
 8026a28:	f7ff ff1a 	bl	8026860 <__multiply>
 8026a2c:	4631      	mov	r1, r6
 8026a2e:	4680      	mov	r8, r0
 8026a30:	4638      	mov	r0, r7
 8026a32:	f7ff fe01 	bl	8026638 <_Bfree>
 8026a36:	4646      	mov	r6, r8
 8026a38:	106d      	asrs	r5, r5, #1
 8026a3a:	d00b      	beq.n	8026a54 <__pow5mult+0xa0>
 8026a3c:	6820      	ldr	r0, [r4, #0]
 8026a3e:	b938      	cbnz	r0, 8026a50 <__pow5mult+0x9c>
 8026a40:	4622      	mov	r2, r4
 8026a42:	4621      	mov	r1, r4
 8026a44:	4638      	mov	r0, r7
 8026a46:	f7ff ff0b 	bl	8026860 <__multiply>
 8026a4a:	6020      	str	r0, [r4, #0]
 8026a4c:	f8c0 9000 	str.w	r9, [r0]
 8026a50:	4604      	mov	r4, r0
 8026a52:	e7e4      	b.n	8026a1e <__pow5mult+0x6a>
 8026a54:	4630      	mov	r0, r6
 8026a56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8026a5a:	bf00      	nop
 8026a5c:	08028e00 	.word	0x08028e00
 8026a60:	08028d26 	.word	0x08028d26
 8026a64:	08028da6 	.word	0x08028da6

08026a68 <__lshift>:
 8026a68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8026a6c:	460c      	mov	r4, r1
 8026a6e:	6849      	ldr	r1, [r1, #4]
 8026a70:	6923      	ldr	r3, [r4, #16]
 8026a72:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8026a76:	68a3      	ldr	r3, [r4, #8]
 8026a78:	4607      	mov	r7, r0
 8026a7a:	4691      	mov	r9, r2
 8026a7c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8026a80:	f108 0601 	add.w	r6, r8, #1
 8026a84:	42b3      	cmp	r3, r6
 8026a86:	db0b      	blt.n	8026aa0 <__lshift+0x38>
 8026a88:	4638      	mov	r0, r7
 8026a8a:	f7ff fd95 	bl	80265b8 <_Balloc>
 8026a8e:	4605      	mov	r5, r0
 8026a90:	b948      	cbnz	r0, 8026aa6 <__lshift+0x3e>
 8026a92:	4602      	mov	r2, r0
 8026a94:	4b28      	ldr	r3, [pc, #160]	@ (8026b38 <__lshift+0xd0>)
 8026a96:	4829      	ldr	r0, [pc, #164]	@ (8026b3c <__lshift+0xd4>)
 8026a98:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8026a9c:	f001 fb9c 	bl	80281d8 <__assert_func>
 8026aa0:	3101      	adds	r1, #1
 8026aa2:	005b      	lsls	r3, r3, #1
 8026aa4:	e7ee      	b.n	8026a84 <__lshift+0x1c>
 8026aa6:	2300      	movs	r3, #0
 8026aa8:	f100 0114 	add.w	r1, r0, #20
 8026aac:	f100 0210 	add.w	r2, r0, #16
 8026ab0:	4618      	mov	r0, r3
 8026ab2:	4553      	cmp	r3, sl
 8026ab4:	db33      	blt.n	8026b1e <__lshift+0xb6>
 8026ab6:	6920      	ldr	r0, [r4, #16]
 8026ab8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8026abc:	f104 0314 	add.w	r3, r4, #20
 8026ac0:	f019 091f 	ands.w	r9, r9, #31
 8026ac4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8026ac8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8026acc:	d02b      	beq.n	8026b26 <__lshift+0xbe>
 8026ace:	f1c9 0e20 	rsb	lr, r9, #32
 8026ad2:	468a      	mov	sl, r1
 8026ad4:	2200      	movs	r2, #0
 8026ad6:	6818      	ldr	r0, [r3, #0]
 8026ad8:	fa00 f009 	lsl.w	r0, r0, r9
 8026adc:	4310      	orrs	r0, r2
 8026ade:	f84a 0b04 	str.w	r0, [sl], #4
 8026ae2:	f853 2b04 	ldr.w	r2, [r3], #4
 8026ae6:	459c      	cmp	ip, r3
 8026ae8:	fa22 f20e 	lsr.w	r2, r2, lr
 8026aec:	d8f3      	bhi.n	8026ad6 <__lshift+0x6e>
 8026aee:	ebac 0304 	sub.w	r3, ip, r4
 8026af2:	3b15      	subs	r3, #21
 8026af4:	f023 0303 	bic.w	r3, r3, #3
 8026af8:	3304      	adds	r3, #4
 8026afa:	f104 0015 	add.w	r0, r4, #21
 8026afe:	4584      	cmp	ip, r0
 8026b00:	bf38      	it	cc
 8026b02:	2304      	movcc	r3, #4
 8026b04:	50ca      	str	r2, [r1, r3]
 8026b06:	b10a      	cbz	r2, 8026b0c <__lshift+0xa4>
 8026b08:	f108 0602 	add.w	r6, r8, #2
 8026b0c:	3e01      	subs	r6, #1
 8026b0e:	4638      	mov	r0, r7
 8026b10:	612e      	str	r6, [r5, #16]
 8026b12:	4621      	mov	r1, r4
 8026b14:	f7ff fd90 	bl	8026638 <_Bfree>
 8026b18:	4628      	mov	r0, r5
 8026b1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8026b1e:	f842 0f04 	str.w	r0, [r2, #4]!
 8026b22:	3301      	adds	r3, #1
 8026b24:	e7c5      	b.n	8026ab2 <__lshift+0x4a>
 8026b26:	3904      	subs	r1, #4
 8026b28:	f853 2b04 	ldr.w	r2, [r3], #4
 8026b2c:	f841 2f04 	str.w	r2, [r1, #4]!
 8026b30:	459c      	cmp	ip, r3
 8026b32:	d8f9      	bhi.n	8026b28 <__lshift+0xc0>
 8026b34:	e7ea      	b.n	8026b0c <__lshift+0xa4>
 8026b36:	bf00      	nop
 8026b38:	08028d95 	.word	0x08028d95
 8026b3c:	08028da6 	.word	0x08028da6

08026b40 <__mcmp>:
 8026b40:	690a      	ldr	r2, [r1, #16]
 8026b42:	4603      	mov	r3, r0
 8026b44:	6900      	ldr	r0, [r0, #16]
 8026b46:	1a80      	subs	r0, r0, r2
 8026b48:	b530      	push	{r4, r5, lr}
 8026b4a:	d10e      	bne.n	8026b6a <__mcmp+0x2a>
 8026b4c:	3314      	adds	r3, #20
 8026b4e:	3114      	adds	r1, #20
 8026b50:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8026b54:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8026b58:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8026b5c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8026b60:	4295      	cmp	r5, r2
 8026b62:	d003      	beq.n	8026b6c <__mcmp+0x2c>
 8026b64:	d205      	bcs.n	8026b72 <__mcmp+0x32>
 8026b66:	f04f 30ff 	mov.w	r0, #4294967295
 8026b6a:	bd30      	pop	{r4, r5, pc}
 8026b6c:	42a3      	cmp	r3, r4
 8026b6e:	d3f3      	bcc.n	8026b58 <__mcmp+0x18>
 8026b70:	e7fb      	b.n	8026b6a <__mcmp+0x2a>
 8026b72:	2001      	movs	r0, #1
 8026b74:	e7f9      	b.n	8026b6a <__mcmp+0x2a>
	...

08026b78 <__mdiff>:
 8026b78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026b7c:	4689      	mov	r9, r1
 8026b7e:	4606      	mov	r6, r0
 8026b80:	4611      	mov	r1, r2
 8026b82:	4648      	mov	r0, r9
 8026b84:	4614      	mov	r4, r2
 8026b86:	f7ff ffdb 	bl	8026b40 <__mcmp>
 8026b8a:	1e05      	subs	r5, r0, #0
 8026b8c:	d112      	bne.n	8026bb4 <__mdiff+0x3c>
 8026b8e:	4629      	mov	r1, r5
 8026b90:	4630      	mov	r0, r6
 8026b92:	f7ff fd11 	bl	80265b8 <_Balloc>
 8026b96:	4602      	mov	r2, r0
 8026b98:	b928      	cbnz	r0, 8026ba6 <__mdiff+0x2e>
 8026b9a:	4b3f      	ldr	r3, [pc, #252]	@ (8026c98 <__mdiff+0x120>)
 8026b9c:	f240 2137 	movw	r1, #567	@ 0x237
 8026ba0:	483e      	ldr	r0, [pc, #248]	@ (8026c9c <__mdiff+0x124>)
 8026ba2:	f001 fb19 	bl	80281d8 <__assert_func>
 8026ba6:	2301      	movs	r3, #1
 8026ba8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8026bac:	4610      	mov	r0, r2
 8026bae:	b003      	add	sp, #12
 8026bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026bb4:	bfbc      	itt	lt
 8026bb6:	464b      	movlt	r3, r9
 8026bb8:	46a1      	movlt	r9, r4
 8026bba:	4630      	mov	r0, r6
 8026bbc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8026bc0:	bfba      	itte	lt
 8026bc2:	461c      	movlt	r4, r3
 8026bc4:	2501      	movlt	r5, #1
 8026bc6:	2500      	movge	r5, #0
 8026bc8:	f7ff fcf6 	bl	80265b8 <_Balloc>
 8026bcc:	4602      	mov	r2, r0
 8026bce:	b918      	cbnz	r0, 8026bd8 <__mdiff+0x60>
 8026bd0:	4b31      	ldr	r3, [pc, #196]	@ (8026c98 <__mdiff+0x120>)
 8026bd2:	f240 2145 	movw	r1, #581	@ 0x245
 8026bd6:	e7e3      	b.n	8026ba0 <__mdiff+0x28>
 8026bd8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8026bdc:	6926      	ldr	r6, [r4, #16]
 8026bde:	60c5      	str	r5, [r0, #12]
 8026be0:	f109 0310 	add.w	r3, r9, #16
 8026be4:	f109 0514 	add.w	r5, r9, #20
 8026be8:	f104 0e14 	add.w	lr, r4, #20
 8026bec:	f100 0b14 	add.w	fp, r0, #20
 8026bf0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8026bf4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8026bf8:	9301      	str	r3, [sp, #4]
 8026bfa:	46d9      	mov	r9, fp
 8026bfc:	f04f 0c00 	mov.w	ip, #0
 8026c00:	9b01      	ldr	r3, [sp, #4]
 8026c02:	f85e 0b04 	ldr.w	r0, [lr], #4
 8026c06:	f853 af04 	ldr.w	sl, [r3, #4]!
 8026c0a:	9301      	str	r3, [sp, #4]
 8026c0c:	fa1f f38a 	uxth.w	r3, sl
 8026c10:	4619      	mov	r1, r3
 8026c12:	b283      	uxth	r3, r0
 8026c14:	1acb      	subs	r3, r1, r3
 8026c16:	0c00      	lsrs	r0, r0, #16
 8026c18:	4463      	add	r3, ip
 8026c1a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8026c1e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8026c22:	b29b      	uxth	r3, r3
 8026c24:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8026c28:	4576      	cmp	r6, lr
 8026c2a:	f849 3b04 	str.w	r3, [r9], #4
 8026c2e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8026c32:	d8e5      	bhi.n	8026c00 <__mdiff+0x88>
 8026c34:	1b33      	subs	r3, r6, r4
 8026c36:	3b15      	subs	r3, #21
 8026c38:	f023 0303 	bic.w	r3, r3, #3
 8026c3c:	3415      	adds	r4, #21
 8026c3e:	3304      	adds	r3, #4
 8026c40:	42a6      	cmp	r6, r4
 8026c42:	bf38      	it	cc
 8026c44:	2304      	movcc	r3, #4
 8026c46:	441d      	add	r5, r3
 8026c48:	445b      	add	r3, fp
 8026c4a:	461e      	mov	r6, r3
 8026c4c:	462c      	mov	r4, r5
 8026c4e:	4544      	cmp	r4, r8
 8026c50:	d30e      	bcc.n	8026c70 <__mdiff+0xf8>
 8026c52:	f108 0103 	add.w	r1, r8, #3
 8026c56:	1b49      	subs	r1, r1, r5
 8026c58:	f021 0103 	bic.w	r1, r1, #3
 8026c5c:	3d03      	subs	r5, #3
 8026c5e:	45a8      	cmp	r8, r5
 8026c60:	bf38      	it	cc
 8026c62:	2100      	movcc	r1, #0
 8026c64:	440b      	add	r3, r1
 8026c66:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8026c6a:	b191      	cbz	r1, 8026c92 <__mdiff+0x11a>
 8026c6c:	6117      	str	r7, [r2, #16]
 8026c6e:	e79d      	b.n	8026bac <__mdiff+0x34>
 8026c70:	f854 1b04 	ldr.w	r1, [r4], #4
 8026c74:	46e6      	mov	lr, ip
 8026c76:	0c08      	lsrs	r0, r1, #16
 8026c78:	fa1c fc81 	uxtah	ip, ip, r1
 8026c7c:	4471      	add	r1, lr
 8026c7e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8026c82:	b289      	uxth	r1, r1
 8026c84:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8026c88:	f846 1b04 	str.w	r1, [r6], #4
 8026c8c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8026c90:	e7dd      	b.n	8026c4e <__mdiff+0xd6>
 8026c92:	3f01      	subs	r7, #1
 8026c94:	e7e7      	b.n	8026c66 <__mdiff+0xee>
 8026c96:	bf00      	nop
 8026c98:	08028d95 	.word	0x08028d95
 8026c9c:	08028da6 	.word	0x08028da6

08026ca0 <__ulp>:
 8026ca0:	b082      	sub	sp, #8
 8026ca2:	ed8d 0b00 	vstr	d0, [sp]
 8026ca6:	9a01      	ldr	r2, [sp, #4]
 8026ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8026ce8 <__ulp+0x48>)
 8026caa:	4013      	ands	r3, r2
 8026cac:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8026cb0:	2b00      	cmp	r3, #0
 8026cb2:	dc08      	bgt.n	8026cc6 <__ulp+0x26>
 8026cb4:	425b      	negs	r3, r3
 8026cb6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8026cba:	ea4f 5223 	mov.w	r2, r3, asr #20
 8026cbe:	da04      	bge.n	8026cca <__ulp+0x2a>
 8026cc0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8026cc4:	4113      	asrs	r3, r2
 8026cc6:	2200      	movs	r2, #0
 8026cc8:	e008      	b.n	8026cdc <__ulp+0x3c>
 8026cca:	f1a2 0314 	sub.w	r3, r2, #20
 8026cce:	2b1e      	cmp	r3, #30
 8026cd0:	bfda      	itte	le
 8026cd2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8026cd6:	40da      	lsrle	r2, r3
 8026cd8:	2201      	movgt	r2, #1
 8026cda:	2300      	movs	r3, #0
 8026cdc:	4619      	mov	r1, r3
 8026cde:	4610      	mov	r0, r2
 8026ce0:	ec41 0b10 	vmov	d0, r0, r1
 8026ce4:	b002      	add	sp, #8
 8026ce6:	4770      	bx	lr
 8026ce8:	7ff00000 	.word	0x7ff00000

08026cec <__b2d>:
 8026cec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8026cf0:	6906      	ldr	r6, [r0, #16]
 8026cf2:	f100 0814 	add.w	r8, r0, #20
 8026cf6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8026cfa:	1f37      	subs	r7, r6, #4
 8026cfc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8026d00:	4610      	mov	r0, r2
 8026d02:	f7ff fd4b 	bl	802679c <__hi0bits>
 8026d06:	f1c0 0320 	rsb	r3, r0, #32
 8026d0a:	280a      	cmp	r0, #10
 8026d0c:	600b      	str	r3, [r1, #0]
 8026d0e:	491b      	ldr	r1, [pc, #108]	@ (8026d7c <__b2d+0x90>)
 8026d10:	dc15      	bgt.n	8026d3e <__b2d+0x52>
 8026d12:	f1c0 0c0b 	rsb	ip, r0, #11
 8026d16:	fa22 f30c 	lsr.w	r3, r2, ip
 8026d1a:	45b8      	cmp	r8, r7
 8026d1c:	ea43 0501 	orr.w	r5, r3, r1
 8026d20:	bf34      	ite	cc
 8026d22:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8026d26:	2300      	movcs	r3, #0
 8026d28:	3015      	adds	r0, #21
 8026d2a:	fa02 f000 	lsl.w	r0, r2, r0
 8026d2e:	fa23 f30c 	lsr.w	r3, r3, ip
 8026d32:	4303      	orrs	r3, r0
 8026d34:	461c      	mov	r4, r3
 8026d36:	ec45 4b10 	vmov	d0, r4, r5
 8026d3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8026d3e:	45b8      	cmp	r8, r7
 8026d40:	bf3a      	itte	cc
 8026d42:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8026d46:	f1a6 0708 	subcc.w	r7, r6, #8
 8026d4a:	2300      	movcs	r3, #0
 8026d4c:	380b      	subs	r0, #11
 8026d4e:	d012      	beq.n	8026d76 <__b2d+0x8a>
 8026d50:	f1c0 0120 	rsb	r1, r0, #32
 8026d54:	fa23 f401 	lsr.w	r4, r3, r1
 8026d58:	4082      	lsls	r2, r0
 8026d5a:	4322      	orrs	r2, r4
 8026d5c:	4547      	cmp	r7, r8
 8026d5e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8026d62:	bf8c      	ite	hi
 8026d64:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8026d68:	2200      	movls	r2, #0
 8026d6a:	4083      	lsls	r3, r0
 8026d6c:	40ca      	lsrs	r2, r1
 8026d6e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8026d72:	4313      	orrs	r3, r2
 8026d74:	e7de      	b.n	8026d34 <__b2d+0x48>
 8026d76:	ea42 0501 	orr.w	r5, r2, r1
 8026d7a:	e7db      	b.n	8026d34 <__b2d+0x48>
 8026d7c:	3ff00000 	.word	0x3ff00000

08026d80 <__d2b>:
 8026d80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8026d84:	460f      	mov	r7, r1
 8026d86:	2101      	movs	r1, #1
 8026d88:	ec59 8b10 	vmov	r8, r9, d0
 8026d8c:	4616      	mov	r6, r2
 8026d8e:	f7ff fc13 	bl	80265b8 <_Balloc>
 8026d92:	4604      	mov	r4, r0
 8026d94:	b930      	cbnz	r0, 8026da4 <__d2b+0x24>
 8026d96:	4602      	mov	r2, r0
 8026d98:	4b23      	ldr	r3, [pc, #140]	@ (8026e28 <__d2b+0xa8>)
 8026d9a:	4824      	ldr	r0, [pc, #144]	@ (8026e2c <__d2b+0xac>)
 8026d9c:	f240 310f 	movw	r1, #783	@ 0x30f
 8026da0:	f001 fa1a 	bl	80281d8 <__assert_func>
 8026da4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8026da8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8026dac:	b10d      	cbz	r5, 8026db2 <__d2b+0x32>
 8026dae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8026db2:	9301      	str	r3, [sp, #4]
 8026db4:	f1b8 0300 	subs.w	r3, r8, #0
 8026db8:	d023      	beq.n	8026e02 <__d2b+0x82>
 8026dba:	4668      	mov	r0, sp
 8026dbc:	9300      	str	r3, [sp, #0]
 8026dbe:	f7ff fd0c 	bl	80267da <__lo0bits>
 8026dc2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8026dc6:	b1d0      	cbz	r0, 8026dfe <__d2b+0x7e>
 8026dc8:	f1c0 0320 	rsb	r3, r0, #32
 8026dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8026dd0:	430b      	orrs	r3, r1
 8026dd2:	40c2      	lsrs	r2, r0
 8026dd4:	6163      	str	r3, [r4, #20]
 8026dd6:	9201      	str	r2, [sp, #4]
 8026dd8:	9b01      	ldr	r3, [sp, #4]
 8026dda:	61a3      	str	r3, [r4, #24]
 8026ddc:	2b00      	cmp	r3, #0
 8026dde:	bf0c      	ite	eq
 8026de0:	2201      	moveq	r2, #1
 8026de2:	2202      	movne	r2, #2
 8026de4:	6122      	str	r2, [r4, #16]
 8026de6:	b1a5      	cbz	r5, 8026e12 <__d2b+0x92>
 8026de8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8026dec:	4405      	add	r5, r0
 8026dee:	603d      	str	r5, [r7, #0]
 8026df0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8026df4:	6030      	str	r0, [r6, #0]
 8026df6:	4620      	mov	r0, r4
 8026df8:	b003      	add	sp, #12
 8026dfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8026dfe:	6161      	str	r1, [r4, #20]
 8026e00:	e7ea      	b.n	8026dd8 <__d2b+0x58>
 8026e02:	a801      	add	r0, sp, #4
 8026e04:	f7ff fce9 	bl	80267da <__lo0bits>
 8026e08:	9b01      	ldr	r3, [sp, #4]
 8026e0a:	6163      	str	r3, [r4, #20]
 8026e0c:	3020      	adds	r0, #32
 8026e0e:	2201      	movs	r2, #1
 8026e10:	e7e8      	b.n	8026de4 <__d2b+0x64>
 8026e12:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8026e16:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8026e1a:	6038      	str	r0, [r7, #0]
 8026e1c:	6918      	ldr	r0, [r3, #16]
 8026e1e:	f7ff fcbd 	bl	802679c <__hi0bits>
 8026e22:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8026e26:	e7e5      	b.n	8026df4 <__d2b+0x74>
 8026e28:	08028d95 	.word	0x08028d95
 8026e2c:	08028da6 	.word	0x08028da6

08026e30 <__ratio>:
 8026e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026e34:	b085      	sub	sp, #20
 8026e36:	e9cd 1000 	strd	r1, r0, [sp]
 8026e3a:	a902      	add	r1, sp, #8
 8026e3c:	f7ff ff56 	bl	8026cec <__b2d>
 8026e40:	9800      	ldr	r0, [sp, #0]
 8026e42:	a903      	add	r1, sp, #12
 8026e44:	ec55 4b10 	vmov	r4, r5, d0
 8026e48:	f7ff ff50 	bl	8026cec <__b2d>
 8026e4c:	9b01      	ldr	r3, [sp, #4]
 8026e4e:	6919      	ldr	r1, [r3, #16]
 8026e50:	9b00      	ldr	r3, [sp, #0]
 8026e52:	691b      	ldr	r3, [r3, #16]
 8026e54:	1ac9      	subs	r1, r1, r3
 8026e56:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8026e5a:	1a9b      	subs	r3, r3, r2
 8026e5c:	ec5b ab10 	vmov	sl, fp, d0
 8026e60:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8026e64:	2b00      	cmp	r3, #0
 8026e66:	bfce      	itee	gt
 8026e68:	462a      	movgt	r2, r5
 8026e6a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8026e6e:	465a      	movle	r2, fp
 8026e70:	462f      	mov	r7, r5
 8026e72:	46d9      	mov	r9, fp
 8026e74:	bfcc      	ite	gt
 8026e76:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8026e7a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8026e7e:	464b      	mov	r3, r9
 8026e80:	4652      	mov	r2, sl
 8026e82:	4620      	mov	r0, r4
 8026e84:	4639      	mov	r1, r7
 8026e86:	f7f9 fce1 	bl	802084c <__aeabi_ddiv>
 8026e8a:	ec41 0b10 	vmov	d0, r0, r1
 8026e8e:	b005      	add	sp, #20
 8026e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08026e94 <__copybits>:
 8026e94:	3901      	subs	r1, #1
 8026e96:	b570      	push	{r4, r5, r6, lr}
 8026e98:	1149      	asrs	r1, r1, #5
 8026e9a:	6914      	ldr	r4, [r2, #16]
 8026e9c:	3101      	adds	r1, #1
 8026e9e:	f102 0314 	add.w	r3, r2, #20
 8026ea2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8026ea6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8026eaa:	1f05      	subs	r5, r0, #4
 8026eac:	42a3      	cmp	r3, r4
 8026eae:	d30c      	bcc.n	8026eca <__copybits+0x36>
 8026eb0:	1aa3      	subs	r3, r4, r2
 8026eb2:	3b11      	subs	r3, #17
 8026eb4:	f023 0303 	bic.w	r3, r3, #3
 8026eb8:	3211      	adds	r2, #17
 8026eba:	42a2      	cmp	r2, r4
 8026ebc:	bf88      	it	hi
 8026ebe:	2300      	movhi	r3, #0
 8026ec0:	4418      	add	r0, r3
 8026ec2:	2300      	movs	r3, #0
 8026ec4:	4288      	cmp	r0, r1
 8026ec6:	d305      	bcc.n	8026ed4 <__copybits+0x40>
 8026ec8:	bd70      	pop	{r4, r5, r6, pc}
 8026eca:	f853 6b04 	ldr.w	r6, [r3], #4
 8026ece:	f845 6f04 	str.w	r6, [r5, #4]!
 8026ed2:	e7eb      	b.n	8026eac <__copybits+0x18>
 8026ed4:	f840 3b04 	str.w	r3, [r0], #4
 8026ed8:	e7f4      	b.n	8026ec4 <__copybits+0x30>

08026eda <__any_on>:
 8026eda:	f100 0214 	add.w	r2, r0, #20
 8026ede:	6900      	ldr	r0, [r0, #16]
 8026ee0:	114b      	asrs	r3, r1, #5
 8026ee2:	4298      	cmp	r0, r3
 8026ee4:	b510      	push	{r4, lr}
 8026ee6:	db11      	blt.n	8026f0c <__any_on+0x32>
 8026ee8:	dd0a      	ble.n	8026f00 <__any_on+0x26>
 8026eea:	f011 011f 	ands.w	r1, r1, #31
 8026eee:	d007      	beq.n	8026f00 <__any_on+0x26>
 8026ef0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8026ef4:	fa24 f001 	lsr.w	r0, r4, r1
 8026ef8:	fa00 f101 	lsl.w	r1, r0, r1
 8026efc:	428c      	cmp	r4, r1
 8026efe:	d10b      	bne.n	8026f18 <__any_on+0x3e>
 8026f00:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8026f04:	4293      	cmp	r3, r2
 8026f06:	d803      	bhi.n	8026f10 <__any_on+0x36>
 8026f08:	2000      	movs	r0, #0
 8026f0a:	bd10      	pop	{r4, pc}
 8026f0c:	4603      	mov	r3, r0
 8026f0e:	e7f7      	b.n	8026f00 <__any_on+0x26>
 8026f10:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8026f14:	2900      	cmp	r1, #0
 8026f16:	d0f5      	beq.n	8026f04 <__any_on+0x2a>
 8026f18:	2001      	movs	r0, #1
 8026f1a:	e7f6      	b.n	8026f0a <__any_on+0x30>

08026f1c <sulp>:
 8026f1c:	b570      	push	{r4, r5, r6, lr}
 8026f1e:	4604      	mov	r4, r0
 8026f20:	460d      	mov	r5, r1
 8026f22:	ec45 4b10 	vmov	d0, r4, r5
 8026f26:	4616      	mov	r6, r2
 8026f28:	f7ff feba 	bl	8026ca0 <__ulp>
 8026f2c:	ec51 0b10 	vmov	r0, r1, d0
 8026f30:	b17e      	cbz	r6, 8026f52 <sulp+0x36>
 8026f32:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8026f36:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8026f3a:	2b00      	cmp	r3, #0
 8026f3c:	dd09      	ble.n	8026f52 <sulp+0x36>
 8026f3e:	051b      	lsls	r3, r3, #20
 8026f40:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8026f44:	2400      	movs	r4, #0
 8026f46:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8026f4a:	4622      	mov	r2, r4
 8026f4c:	462b      	mov	r3, r5
 8026f4e:	f7f9 fb53 	bl	80205f8 <__aeabi_dmul>
 8026f52:	ec41 0b10 	vmov	d0, r0, r1
 8026f56:	bd70      	pop	{r4, r5, r6, pc}

08026f58 <_strtod_l>:
 8026f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026f5c:	b09f      	sub	sp, #124	@ 0x7c
 8026f5e:	460c      	mov	r4, r1
 8026f60:	9217      	str	r2, [sp, #92]	@ 0x5c
 8026f62:	2200      	movs	r2, #0
 8026f64:	921a      	str	r2, [sp, #104]	@ 0x68
 8026f66:	9005      	str	r0, [sp, #20]
 8026f68:	f04f 0a00 	mov.w	sl, #0
 8026f6c:	f04f 0b00 	mov.w	fp, #0
 8026f70:	460a      	mov	r2, r1
 8026f72:	9219      	str	r2, [sp, #100]	@ 0x64
 8026f74:	7811      	ldrb	r1, [r2, #0]
 8026f76:	292b      	cmp	r1, #43	@ 0x2b
 8026f78:	d04a      	beq.n	8027010 <_strtod_l+0xb8>
 8026f7a:	d838      	bhi.n	8026fee <_strtod_l+0x96>
 8026f7c:	290d      	cmp	r1, #13
 8026f7e:	d832      	bhi.n	8026fe6 <_strtod_l+0x8e>
 8026f80:	2908      	cmp	r1, #8
 8026f82:	d832      	bhi.n	8026fea <_strtod_l+0x92>
 8026f84:	2900      	cmp	r1, #0
 8026f86:	d03b      	beq.n	8027000 <_strtod_l+0xa8>
 8026f88:	2200      	movs	r2, #0
 8026f8a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8026f8c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8026f8e:	782a      	ldrb	r2, [r5, #0]
 8026f90:	2a30      	cmp	r2, #48	@ 0x30
 8026f92:	f040 80b3 	bne.w	80270fc <_strtod_l+0x1a4>
 8026f96:	786a      	ldrb	r2, [r5, #1]
 8026f98:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8026f9c:	2a58      	cmp	r2, #88	@ 0x58
 8026f9e:	d16e      	bne.n	802707e <_strtod_l+0x126>
 8026fa0:	9302      	str	r3, [sp, #8]
 8026fa2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8026fa4:	9301      	str	r3, [sp, #4]
 8026fa6:	ab1a      	add	r3, sp, #104	@ 0x68
 8026fa8:	9300      	str	r3, [sp, #0]
 8026faa:	4a8e      	ldr	r2, [pc, #568]	@ (80271e4 <_strtod_l+0x28c>)
 8026fac:	9805      	ldr	r0, [sp, #20]
 8026fae:	ab1b      	add	r3, sp, #108	@ 0x6c
 8026fb0:	a919      	add	r1, sp, #100	@ 0x64
 8026fb2:	f001 f9ab 	bl	802830c <__gethex>
 8026fb6:	f010 060f 	ands.w	r6, r0, #15
 8026fba:	4604      	mov	r4, r0
 8026fbc:	d005      	beq.n	8026fca <_strtod_l+0x72>
 8026fbe:	2e06      	cmp	r6, #6
 8026fc0:	d128      	bne.n	8027014 <_strtod_l+0xbc>
 8026fc2:	3501      	adds	r5, #1
 8026fc4:	2300      	movs	r3, #0
 8026fc6:	9519      	str	r5, [sp, #100]	@ 0x64
 8026fc8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8026fca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8026fcc:	2b00      	cmp	r3, #0
 8026fce:	f040 858e 	bne.w	8027aee <_strtod_l+0xb96>
 8026fd2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8026fd4:	b1cb      	cbz	r3, 802700a <_strtod_l+0xb2>
 8026fd6:	4652      	mov	r2, sl
 8026fd8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8026fdc:	ec43 2b10 	vmov	d0, r2, r3
 8026fe0:	b01f      	add	sp, #124	@ 0x7c
 8026fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026fe6:	2920      	cmp	r1, #32
 8026fe8:	d1ce      	bne.n	8026f88 <_strtod_l+0x30>
 8026fea:	3201      	adds	r2, #1
 8026fec:	e7c1      	b.n	8026f72 <_strtod_l+0x1a>
 8026fee:	292d      	cmp	r1, #45	@ 0x2d
 8026ff0:	d1ca      	bne.n	8026f88 <_strtod_l+0x30>
 8026ff2:	2101      	movs	r1, #1
 8026ff4:	910b      	str	r1, [sp, #44]	@ 0x2c
 8026ff6:	1c51      	adds	r1, r2, #1
 8026ff8:	9119      	str	r1, [sp, #100]	@ 0x64
 8026ffa:	7852      	ldrb	r2, [r2, #1]
 8026ffc:	2a00      	cmp	r2, #0
 8026ffe:	d1c5      	bne.n	8026f8c <_strtod_l+0x34>
 8027000:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8027002:	9419      	str	r4, [sp, #100]	@ 0x64
 8027004:	2b00      	cmp	r3, #0
 8027006:	f040 8570 	bne.w	8027aea <_strtod_l+0xb92>
 802700a:	4652      	mov	r2, sl
 802700c:	465b      	mov	r3, fp
 802700e:	e7e5      	b.n	8026fdc <_strtod_l+0x84>
 8027010:	2100      	movs	r1, #0
 8027012:	e7ef      	b.n	8026ff4 <_strtod_l+0x9c>
 8027014:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8027016:	b13a      	cbz	r2, 8027028 <_strtod_l+0xd0>
 8027018:	2135      	movs	r1, #53	@ 0x35
 802701a:	a81c      	add	r0, sp, #112	@ 0x70
 802701c:	f7ff ff3a 	bl	8026e94 <__copybits>
 8027020:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8027022:	9805      	ldr	r0, [sp, #20]
 8027024:	f7ff fb08 	bl	8026638 <_Bfree>
 8027028:	3e01      	subs	r6, #1
 802702a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 802702c:	2e04      	cmp	r6, #4
 802702e:	d806      	bhi.n	802703e <_strtod_l+0xe6>
 8027030:	e8df f006 	tbb	[pc, r6]
 8027034:	201d0314 	.word	0x201d0314
 8027038:	14          	.byte	0x14
 8027039:	00          	.byte	0x00
 802703a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 802703e:	05e1      	lsls	r1, r4, #23
 8027040:	bf48      	it	mi
 8027042:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8027046:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 802704a:	0d1b      	lsrs	r3, r3, #20
 802704c:	051b      	lsls	r3, r3, #20
 802704e:	2b00      	cmp	r3, #0
 8027050:	d1bb      	bne.n	8026fca <_strtod_l+0x72>
 8027052:	f7fe fb31 	bl	80256b8 <__errno>
 8027056:	2322      	movs	r3, #34	@ 0x22
 8027058:	6003      	str	r3, [r0, #0]
 802705a:	e7b6      	b.n	8026fca <_strtod_l+0x72>
 802705c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8027060:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8027064:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8027068:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 802706c:	e7e7      	b.n	802703e <_strtod_l+0xe6>
 802706e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80271ec <_strtod_l+0x294>
 8027072:	e7e4      	b.n	802703e <_strtod_l+0xe6>
 8027074:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8027078:	f04f 3aff 	mov.w	sl, #4294967295
 802707c:	e7df      	b.n	802703e <_strtod_l+0xe6>
 802707e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8027080:	1c5a      	adds	r2, r3, #1
 8027082:	9219      	str	r2, [sp, #100]	@ 0x64
 8027084:	785b      	ldrb	r3, [r3, #1]
 8027086:	2b30      	cmp	r3, #48	@ 0x30
 8027088:	d0f9      	beq.n	802707e <_strtod_l+0x126>
 802708a:	2b00      	cmp	r3, #0
 802708c:	d09d      	beq.n	8026fca <_strtod_l+0x72>
 802708e:	2301      	movs	r3, #1
 8027090:	9309      	str	r3, [sp, #36]	@ 0x24
 8027092:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8027094:	930c      	str	r3, [sp, #48]	@ 0x30
 8027096:	2300      	movs	r3, #0
 8027098:	9308      	str	r3, [sp, #32]
 802709a:	930a      	str	r3, [sp, #40]	@ 0x28
 802709c:	461f      	mov	r7, r3
 802709e:	220a      	movs	r2, #10
 80270a0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80270a2:	7805      	ldrb	r5, [r0, #0]
 80270a4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80270a8:	b2d9      	uxtb	r1, r3
 80270aa:	2909      	cmp	r1, #9
 80270ac:	d928      	bls.n	8027100 <_strtod_l+0x1a8>
 80270ae:	494e      	ldr	r1, [pc, #312]	@ (80271e8 <_strtod_l+0x290>)
 80270b0:	2201      	movs	r2, #1
 80270b2:	f001 f837 	bl	8028124 <strncmp>
 80270b6:	2800      	cmp	r0, #0
 80270b8:	d032      	beq.n	8027120 <_strtod_l+0x1c8>
 80270ba:	2000      	movs	r0, #0
 80270bc:	462a      	mov	r2, r5
 80270be:	4681      	mov	r9, r0
 80270c0:	463d      	mov	r5, r7
 80270c2:	4603      	mov	r3, r0
 80270c4:	2a65      	cmp	r2, #101	@ 0x65
 80270c6:	d001      	beq.n	80270cc <_strtod_l+0x174>
 80270c8:	2a45      	cmp	r2, #69	@ 0x45
 80270ca:	d114      	bne.n	80270f6 <_strtod_l+0x19e>
 80270cc:	b91d      	cbnz	r5, 80270d6 <_strtod_l+0x17e>
 80270ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80270d0:	4302      	orrs	r2, r0
 80270d2:	d095      	beq.n	8027000 <_strtod_l+0xa8>
 80270d4:	2500      	movs	r5, #0
 80270d6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80270d8:	1c62      	adds	r2, r4, #1
 80270da:	9219      	str	r2, [sp, #100]	@ 0x64
 80270dc:	7862      	ldrb	r2, [r4, #1]
 80270de:	2a2b      	cmp	r2, #43	@ 0x2b
 80270e0:	d077      	beq.n	80271d2 <_strtod_l+0x27a>
 80270e2:	2a2d      	cmp	r2, #45	@ 0x2d
 80270e4:	d07b      	beq.n	80271de <_strtod_l+0x286>
 80270e6:	f04f 0c00 	mov.w	ip, #0
 80270ea:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80270ee:	2909      	cmp	r1, #9
 80270f0:	f240 8082 	bls.w	80271f8 <_strtod_l+0x2a0>
 80270f4:	9419      	str	r4, [sp, #100]	@ 0x64
 80270f6:	f04f 0800 	mov.w	r8, #0
 80270fa:	e0a2      	b.n	8027242 <_strtod_l+0x2ea>
 80270fc:	2300      	movs	r3, #0
 80270fe:	e7c7      	b.n	8027090 <_strtod_l+0x138>
 8027100:	2f08      	cmp	r7, #8
 8027102:	bfd5      	itete	le
 8027104:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8027106:	9908      	ldrgt	r1, [sp, #32]
 8027108:	fb02 3301 	mlale	r3, r2, r1, r3
 802710c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8027110:	f100 0001 	add.w	r0, r0, #1
 8027114:	bfd4      	ite	le
 8027116:	930a      	strle	r3, [sp, #40]	@ 0x28
 8027118:	9308      	strgt	r3, [sp, #32]
 802711a:	3701      	adds	r7, #1
 802711c:	9019      	str	r0, [sp, #100]	@ 0x64
 802711e:	e7bf      	b.n	80270a0 <_strtod_l+0x148>
 8027120:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8027122:	1c5a      	adds	r2, r3, #1
 8027124:	9219      	str	r2, [sp, #100]	@ 0x64
 8027126:	785a      	ldrb	r2, [r3, #1]
 8027128:	b37f      	cbz	r7, 802718a <_strtod_l+0x232>
 802712a:	4681      	mov	r9, r0
 802712c:	463d      	mov	r5, r7
 802712e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8027132:	2b09      	cmp	r3, #9
 8027134:	d912      	bls.n	802715c <_strtod_l+0x204>
 8027136:	2301      	movs	r3, #1
 8027138:	e7c4      	b.n	80270c4 <_strtod_l+0x16c>
 802713a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 802713c:	1c5a      	adds	r2, r3, #1
 802713e:	9219      	str	r2, [sp, #100]	@ 0x64
 8027140:	785a      	ldrb	r2, [r3, #1]
 8027142:	3001      	adds	r0, #1
 8027144:	2a30      	cmp	r2, #48	@ 0x30
 8027146:	d0f8      	beq.n	802713a <_strtod_l+0x1e2>
 8027148:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 802714c:	2b08      	cmp	r3, #8
 802714e:	f200 84d3 	bhi.w	8027af8 <_strtod_l+0xba0>
 8027152:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8027154:	930c      	str	r3, [sp, #48]	@ 0x30
 8027156:	4681      	mov	r9, r0
 8027158:	2000      	movs	r0, #0
 802715a:	4605      	mov	r5, r0
 802715c:	3a30      	subs	r2, #48	@ 0x30
 802715e:	f100 0301 	add.w	r3, r0, #1
 8027162:	d02a      	beq.n	80271ba <_strtod_l+0x262>
 8027164:	4499      	add	r9, r3
 8027166:	eb00 0c05 	add.w	ip, r0, r5
 802716a:	462b      	mov	r3, r5
 802716c:	210a      	movs	r1, #10
 802716e:	4563      	cmp	r3, ip
 8027170:	d10d      	bne.n	802718e <_strtod_l+0x236>
 8027172:	1c69      	adds	r1, r5, #1
 8027174:	4401      	add	r1, r0
 8027176:	4428      	add	r0, r5
 8027178:	2808      	cmp	r0, #8
 802717a:	dc16      	bgt.n	80271aa <_strtod_l+0x252>
 802717c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 802717e:	230a      	movs	r3, #10
 8027180:	fb03 2300 	mla	r3, r3, r0, r2
 8027184:	930a      	str	r3, [sp, #40]	@ 0x28
 8027186:	2300      	movs	r3, #0
 8027188:	e018      	b.n	80271bc <_strtod_l+0x264>
 802718a:	4638      	mov	r0, r7
 802718c:	e7da      	b.n	8027144 <_strtod_l+0x1ec>
 802718e:	2b08      	cmp	r3, #8
 8027190:	f103 0301 	add.w	r3, r3, #1
 8027194:	dc03      	bgt.n	802719e <_strtod_l+0x246>
 8027196:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8027198:	434e      	muls	r6, r1
 802719a:	960a      	str	r6, [sp, #40]	@ 0x28
 802719c:	e7e7      	b.n	802716e <_strtod_l+0x216>
 802719e:	2b10      	cmp	r3, #16
 80271a0:	bfde      	ittt	le
 80271a2:	9e08      	ldrle	r6, [sp, #32]
 80271a4:	434e      	mulle	r6, r1
 80271a6:	9608      	strle	r6, [sp, #32]
 80271a8:	e7e1      	b.n	802716e <_strtod_l+0x216>
 80271aa:	280f      	cmp	r0, #15
 80271ac:	dceb      	bgt.n	8027186 <_strtod_l+0x22e>
 80271ae:	9808      	ldr	r0, [sp, #32]
 80271b0:	230a      	movs	r3, #10
 80271b2:	fb03 2300 	mla	r3, r3, r0, r2
 80271b6:	9308      	str	r3, [sp, #32]
 80271b8:	e7e5      	b.n	8027186 <_strtod_l+0x22e>
 80271ba:	4629      	mov	r1, r5
 80271bc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80271be:	1c50      	adds	r0, r2, #1
 80271c0:	9019      	str	r0, [sp, #100]	@ 0x64
 80271c2:	7852      	ldrb	r2, [r2, #1]
 80271c4:	4618      	mov	r0, r3
 80271c6:	460d      	mov	r5, r1
 80271c8:	e7b1      	b.n	802712e <_strtod_l+0x1d6>
 80271ca:	f04f 0900 	mov.w	r9, #0
 80271ce:	2301      	movs	r3, #1
 80271d0:	e77d      	b.n	80270ce <_strtod_l+0x176>
 80271d2:	f04f 0c00 	mov.w	ip, #0
 80271d6:	1ca2      	adds	r2, r4, #2
 80271d8:	9219      	str	r2, [sp, #100]	@ 0x64
 80271da:	78a2      	ldrb	r2, [r4, #2]
 80271dc:	e785      	b.n	80270ea <_strtod_l+0x192>
 80271de:	f04f 0c01 	mov.w	ip, #1
 80271e2:	e7f8      	b.n	80271d6 <_strtod_l+0x27e>
 80271e4:	08028f18 	.word	0x08028f18
 80271e8:	08028f00 	.word	0x08028f00
 80271ec:	7ff00000 	.word	0x7ff00000
 80271f0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80271f2:	1c51      	adds	r1, r2, #1
 80271f4:	9119      	str	r1, [sp, #100]	@ 0x64
 80271f6:	7852      	ldrb	r2, [r2, #1]
 80271f8:	2a30      	cmp	r2, #48	@ 0x30
 80271fa:	d0f9      	beq.n	80271f0 <_strtod_l+0x298>
 80271fc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8027200:	2908      	cmp	r1, #8
 8027202:	f63f af78 	bhi.w	80270f6 <_strtod_l+0x19e>
 8027206:	3a30      	subs	r2, #48	@ 0x30
 8027208:	920e      	str	r2, [sp, #56]	@ 0x38
 802720a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 802720c:	920f      	str	r2, [sp, #60]	@ 0x3c
 802720e:	f04f 080a 	mov.w	r8, #10
 8027212:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8027214:	1c56      	adds	r6, r2, #1
 8027216:	9619      	str	r6, [sp, #100]	@ 0x64
 8027218:	7852      	ldrb	r2, [r2, #1]
 802721a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 802721e:	f1be 0f09 	cmp.w	lr, #9
 8027222:	d939      	bls.n	8027298 <_strtod_l+0x340>
 8027224:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8027226:	1a76      	subs	r6, r6, r1
 8027228:	2e08      	cmp	r6, #8
 802722a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 802722e:	dc03      	bgt.n	8027238 <_strtod_l+0x2e0>
 8027230:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8027232:	4588      	cmp	r8, r1
 8027234:	bfa8      	it	ge
 8027236:	4688      	movge	r8, r1
 8027238:	f1bc 0f00 	cmp.w	ip, #0
 802723c:	d001      	beq.n	8027242 <_strtod_l+0x2ea>
 802723e:	f1c8 0800 	rsb	r8, r8, #0
 8027242:	2d00      	cmp	r5, #0
 8027244:	d14e      	bne.n	80272e4 <_strtod_l+0x38c>
 8027246:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8027248:	4308      	orrs	r0, r1
 802724a:	f47f aebe 	bne.w	8026fca <_strtod_l+0x72>
 802724e:	2b00      	cmp	r3, #0
 8027250:	f47f aed6 	bne.w	8027000 <_strtod_l+0xa8>
 8027254:	2a69      	cmp	r2, #105	@ 0x69
 8027256:	d028      	beq.n	80272aa <_strtod_l+0x352>
 8027258:	dc25      	bgt.n	80272a6 <_strtod_l+0x34e>
 802725a:	2a49      	cmp	r2, #73	@ 0x49
 802725c:	d025      	beq.n	80272aa <_strtod_l+0x352>
 802725e:	2a4e      	cmp	r2, #78	@ 0x4e
 8027260:	f47f aece 	bne.w	8027000 <_strtod_l+0xa8>
 8027264:	499b      	ldr	r1, [pc, #620]	@ (80274d4 <_strtod_l+0x57c>)
 8027266:	a819      	add	r0, sp, #100	@ 0x64
 8027268:	f001 fa72 	bl	8028750 <__match>
 802726c:	2800      	cmp	r0, #0
 802726e:	f43f aec7 	beq.w	8027000 <_strtod_l+0xa8>
 8027272:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8027274:	781b      	ldrb	r3, [r3, #0]
 8027276:	2b28      	cmp	r3, #40	@ 0x28
 8027278:	d12e      	bne.n	80272d8 <_strtod_l+0x380>
 802727a:	4997      	ldr	r1, [pc, #604]	@ (80274d8 <_strtod_l+0x580>)
 802727c:	aa1c      	add	r2, sp, #112	@ 0x70
 802727e:	a819      	add	r0, sp, #100	@ 0x64
 8027280:	f001 fa7a 	bl	8028778 <__hexnan>
 8027284:	2805      	cmp	r0, #5
 8027286:	d127      	bne.n	80272d8 <_strtod_l+0x380>
 8027288:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 802728a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 802728e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8027292:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8027296:	e698      	b.n	8026fca <_strtod_l+0x72>
 8027298:	990e      	ldr	r1, [sp, #56]	@ 0x38
 802729a:	fb08 2101 	mla	r1, r8, r1, r2
 802729e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80272a2:	920e      	str	r2, [sp, #56]	@ 0x38
 80272a4:	e7b5      	b.n	8027212 <_strtod_l+0x2ba>
 80272a6:	2a6e      	cmp	r2, #110	@ 0x6e
 80272a8:	e7da      	b.n	8027260 <_strtod_l+0x308>
 80272aa:	498c      	ldr	r1, [pc, #560]	@ (80274dc <_strtod_l+0x584>)
 80272ac:	a819      	add	r0, sp, #100	@ 0x64
 80272ae:	f001 fa4f 	bl	8028750 <__match>
 80272b2:	2800      	cmp	r0, #0
 80272b4:	f43f aea4 	beq.w	8027000 <_strtod_l+0xa8>
 80272b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80272ba:	4989      	ldr	r1, [pc, #548]	@ (80274e0 <_strtod_l+0x588>)
 80272bc:	3b01      	subs	r3, #1
 80272be:	a819      	add	r0, sp, #100	@ 0x64
 80272c0:	9319      	str	r3, [sp, #100]	@ 0x64
 80272c2:	f001 fa45 	bl	8028750 <__match>
 80272c6:	b910      	cbnz	r0, 80272ce <_strtod_l+0x376>
 80272c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80272ca:	3301      	adds	r3, #1
 80272cc:	9319      	str	r3, [sp, #100]	@ 0x64
 80272ce:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80274f0 <_strtod_l+0x598>
 80272d2:	f04f 0a00 	mov.w	sl, #0
 80272d6:	e678      	b.n	8026fca <_strtod_l+0x72>
 80272d8:	4882      	ldr	r0, [pc, #520]	@ (80274e4 <_strtod_l+0x58c>)
 80272da:	f000 ff75 	bl	80281c8 <nan>
 80272de:	ec5b ab10 	vmov	sl, fp, d0
 80272e2:	e672      	b.n	8026fca <_strtod_l+0x72>
 80272e4:	eba8 0309 	sub.w	r3, r8, r9
 80272e8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80272ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80272ec:	2f00      	cmp	r7, #0
 80272ee:	bf08      	it	eq
 80272f0:	462f      	moveq	r7, r5
 80272f2:	2d10      	cmp	r5, #16
 80272f4:	462c      	mov	r4, r5
 80272f6:	bfa8      	it	ge
 80272f8:	2410      	movge	r4, #16
 80272fa:	f7f9 f903 	bl	8020504 <__aeabi_ui2d>
 80272fe:	2d09      	cmp	r5, #9
 8027300:	4682      	mov	sl, r0
 8027302:	468b      	mov	fp, r1
 8027304:	dc13      	bgt.n	802732e <_strtod_l+0x3d6>
 8027306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8027308:	2b00      	cmp	r3, #0
 802730a:	f43f ae5e 	beq.w	8026fca <_strtod_l+0x72>
 802730e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8027310:	dd78      	ble.n	8027404 <_strtod_l+0x4ac>
 8027312:	2b16      	cmp	r3, #22
 8027314:	dc5f      	bgt.n	80273d6 <_strtod_l+0x47e>
 8027316:	4974      	ldr	r1, [pc, #464]	@ (80274e8 <_strtod_l+0x590>)
 8027318:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 802731c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8027320:	4652      	mov	r2, sl
 8027322:	465b      	mov	r3, fp
 8027324:	f7f9 f968 	bl	80205f8 <__aeabi_dmul>
 8027328:	4682      	mov	sl, r0
 802732a:	468b      	mov	fp, r1
 802732c:	e64d      	b.n	8026fca <_strtod_l+0x72>
 802732e:	4b6e      	ldr	r3, [pc, #440]	@ (80274e8 <_strtod_l+0x590>)
 8027330:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8027334:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8027338:	f7f9 f95e 	bl	80205f8 <__aeabi_dmul>
 802733c:	4682      	mov	sl, r0
 802733e:	9808      	ldr	r0, [sp, #32]
 8027340:	468b      	mov	fp, r1
 8027342:	f7f9 f8df 	bl	8020504 <__aeabi_ui2d>
 8027346:	4602      	mov	r2, r0
 8027348:	460b      	mov	r3, r1
 802734a:	4650      	mov	r0, sl
 802734c:	4659      	mov	r1, fp
 802734e:	f7f8 ff9d 	bl	802028c <__adddf3>
 8027352:	2d0f      	cmp	r5, #15
 8027354:	4682      	mov	sl, r0
 8027356:	468b      	mov	fp, r1
 8027358:	ddd5      	ble.n	8027306 <_strtod_l+0x3ae>
 802735a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802735c:	1b2c      	subs	r4, r5, r4
 802735e:	441c      	add	r4, r3
 8027360:	2c00      	cmp	r4, #0
 8027362:	f340 8096 	ble.w	8027492 <_strtod_l+0x53a>
 8027366:	f014 030f 	ands.w	r3, r4, #15
 802736a:	d00a      	beq.n	8027382 <_strtod_l+0x42a>
 802736c:	495e      	ldr	r1, [pc, #376]	@ (80274e8 <_strtod_l+0x590>)
 802736e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8027372:	4652      	mov	r2, sl
 8027374:	465b      	mov	r3, fp
 8027376:	e9d1 0100 	ldrd	r0, r1, [r1]
 802737a:	f7f9 f93d 	bl	80205f8 <__aeabi_dmul>
 802737e:	4682      	mov	sl, r0
 8027380:	468b      	mov	fp, r1
 8027382:	f034 040f 	bics.w	r4, r4, #15
 8027386:	d073      	beq.n	8027470 <_strtod_l+0x518>
 8027388:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 802738c:	dd48      	ble.n	8027420 <_strtod_l+0x4c8>
 802738e:	2400      	movs	r4, #0
 8027390:	46a0      	mov	r8, r4
 8027392:	940a      	str	r4, [sp, #40]	@ 0x28
 8027394:	46a1      	mov	r9, r4
 8027396:	9a05      	ldr	r2, [sp, #20]
 8027398:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80274f0 <_strtod_l+0x598>
 802739c:	2322      	movs	r3, #34	@ 0x22
 802739e:	6013      	str	r3, [r2, #0]
 80273a0:	f04f 0a00 	mov.w	sl, #0
 80273a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80273a6:	2b00      	cmp	r3, #0
 80273a8:	f43f ae0f 	beq.w	8026fca <_strtod_l+0x72>
 80273ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80273ae:	9805      	ldr	r0, [sp, #20]
 80273b0:	f7ff f942 	bl	8026638 <_Bfree>
 80273b4:	9805      	ldr	r0, [sp, #20]
 80273b6:	4649      	mov	r1, r9
 80273b8:	f7ff f93e 	bl	8026638 <_Bfree>
 80273bc:	9805      	ldr	r0, [sp, #20]
 80273be:	4641      	mov	r1, r8
 80273c0:	f7ff f93a 	bl	8026638 <_Bfree>
 80273c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80273c6:	9805      	ldr	r0, [sp, #20]
 80273c8:	f7ff f936 	bl	8026638 <_Bfree>
 80273cc:	9805      	ldr	r0, [sp, #20]
 80273ce:	4621      	mov	r1, r4
 80273d0:	f7ff f932 	bl	8026638 <_Bfree>
 80273d4:	e5f9      	b.n	8026fca <_strtod_l+0x72>
 80273d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80273d8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80273dc:	4293      	cmp	r3, r2
 80273de:	dbbc      	blt.n	802735a <_strtod_l+0x402>
 80273e0:	4c41      	ldr	r4, [pc, #260]	@ (80274e8 <_strtod_l+0x590>)
 80273e2:	f1c5 050f 	rsb	r5, r5, #15
 80273e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80273ea:	4652      	mov	r2, sl
 80273ec:	465b      	mov	r3, fp
 80273ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80273f2:	f7f9 f901 	bl	80205f8 <__aeabi_dmul>
 80273f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80273f8:	1b5d      	subs	r5, r3, r5
 80273fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80273fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8027402:	e78f      	b.n	8027324 <_strtod_l+0x3cc>
 8027404:	3316      	adds	r3, #22
 8027406:	dba8      	blt.n	802735a <_strtod_l+0x402>
 8027408:	4b37      	ldr	r3, [pc, #220]	@ (80274e8 <_strtod_l+0x590>)
 802740a:	eba9 0808 	sub.w	r8, r9, r8
 802740e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8027412:	e9d8 2300 	ldrd	r2, r3, [r8]
 8027416:	4650      	mov	r0, sl
 8027418:	4659      	mov	r1, fp
 802741a:	f7f9 fa17 	bl	802084c <__aeabi_ddiv>
 802741e:	e783      	b.n	8027328 <_strtod_l+0x3d0>
 8027420:	4b32      	ldr	r3, [pc, #200]	@ (80274ec <_strtod_l+0x594>)
 8027422:	9308      	str	r3, [sp, #32]
 8027424:	2300      	movs	r3, #0
 8027426:	1124      	asrs	r4, r4, #4
 8027428:	4650      	mov	r0, sl
 802742a:	4659      	mov	r1, fp
 802742c:	461e      	mov	r6, r3
 802742e:	2c01      	cmp	r4, #1
 8027430:	dc21      	bgt.n	8027476 <_strtod_l+0x51e>
 8027432:	b10b      	cbz	r3, 8027438 <_strtod_l+0x4e0>
 8027434:	4682      	mov	sl, r0
 8027436:	468b      	mov	fp, r1
 8027438:	492c      	ldr	r1, [pc, #176]	@ (80274ec <_strtod_l+0x594>)
 802743a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 802743e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8027442:	4652      	mov	r2, sl
 8027444:	465b      	mov	r3, fp
 8027446:	e9d1 0100 	ldrd	r0, r1, [r1]
 802744a:	f7f9 f8d5 	bl	80205f8 <__aeabi_dmul>
 802744e:	4b28      	ldr	r3, [pc, #160]	@ (80274f0 <_strtod_l+0x598>)
 8027450:	460a      	mov	r2, r1
 8027452:	400b      	ands	r3, r1
 8027454:	4927      	ldr	r1, [pc, #156]	@ (80274f4 <_strtod_l+0x59c>)
 8027456:	428b      	cmp	r3, r1
 8027458:	4682      	mov	sl, r0
 802745a:	d898      	bhi.n	802738e <_strtod_l+0x436>
 802745c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8027460:	428b      	cmp	r3, r1
 8027462:	bf86      	itte	hi
 8027464:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80274f8 <_strtod_l+0x5a0>
 8027468:	f04f 3aff 	movhi.w	sl, #4294967295
 802746c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8027470:	2300      	movs	r3, #0
 8027472:	9308      	str	r3, [sp, #32]
 8027474:	e07a      	b.n	802756c <_strtod_l+0x614>
 8027476:	07e2      	lsls	r2, r4, #31
 8027478:	d505      	bpl.n	8027486 <_strtod_l+0x52e>
 802747a:	9b08      	ldr	r3, [sp, #32]
 802747c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027480:	f7f9 f8ba 	bl	80205f8 <__aeabi_dmul>
 8027484:	2301      	movs	r3, #1
 8027486:	9a08      	ldr	r2, [sp, #32]
 8027488:	3208      	adds	r2, #8
 802748a:	3601      	adds	r6, #1
 802748c:	1064      	asrs	r4, r4, #1
 802748e:	9208      	str	r2, [sp, #32]
 8027490:	e7cd      	b.n	802742e <_strtod_l+0x4d6>
 8027492:	d0ed      	beq.n	8027470 <_strtod_l+0x518>
 8027494:	4264      	negs	r4, r4
 8027496:	f014 020f 	ands.w	r2, r4, #15
 802749a:	d00a      	beq.n	80274b2 <_strtod_l+0x55a>
 802749c:	4b12      	ldr	r3, [pc, #72]	@ (80274e8 <_strtod_l+0x590>)
 802749e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80274a2:	4650      	mov	r0, sl
 80274a4:	4659      	mov	r1, fp
 80274a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80274aa:	f7f9 f9cf 	bl	802084c <__aeabi_ddiv>
 80274ae:	4682      	mov	sl, r0
 80274b0:	468b      	mov	fp, r1
 80274b2:	1124      	asrs	r4, r4, #4
 80274b4:	d0dc      	beq.n	8027470 <_strtod_l+0x518>
 80274b6:	2c1f      	cmp	r4, #31
 80274b8:	dd20      	ble.n	80274fc <_strtod_l+0x5a4>
 80274ba:	2400      	movs	r4, #0
 80274bc:	46a0      	mov	r8, r4
 80274be:	940a      	str	r4, [sp, #40]	@ 0x28
 80274c0:	46a1      	mov	r9, r4
 80274c2:	9a05      	ldr	r2, [sp, #20]
 80274c4:	2322      	movs	r3, #34	@ 0x22
 80274c6:	f04f 0a00 	mov.w	sl, #0
 80274ca:	f04f 0b00 	mov.w	fp, #0
 80274ce:	6013      	str	r3, [r2, #0]
 80274d0:	e768      	b.n	80273a4 <_strtod_l+0x44c>
 80274d2:	bf00      	nop
 80274d4:	08028ced 	.word	0x08028ced
 80274d8:	08028f04 	.word	0x08028f04
 80274dc:	08028ce5 	.word	0x08028ce5
 80274e0:	08028d1c 	.word	0x08028d1c
 80274e4:	080290ad 	.word	0x080290ad
 80274e8:	08028e38 	.word	0x08028e38
 80274ec:	08028e10 	.word	0x08028e10
 80274f0:	7ff00000 	.word	0x7ff00000
 80274f4:	7ca00000 	.word	0x7ca00000
 80274f8:	7fefffff 	.word	0x7fefffff
 80274fc:	f014 0310 	ands.w	r3, r4, #16
 8027500:	bf18      	it	ne
 8027502:	236a      	movne	r3, #106	@ 0x6a
 8027504:	4ea9      	ldr	r6, [pc, #676]	@ (80277ac <_strtod_l+0x854>)
 8027506:	9308      	str	r3, [sp, #32]
 8027508:	4650      	mov	r0, sl
 802750a:	4659      	mov	r1, fp
 802750c:	2300      	movs	r3, #0
 802750e:	07e2      	lsls	r2, r4, #31
 8027510:	d504      	bpl.n	802751c <_strtod_l+0x5c4>
 8027512:	e9d6 2300 	ldrd	r2, r3, [r6]
 8027516:	f7f9 f86f 	bl	80205f8 <__aeabi_dmul>
 802751a:	2301      	movs	r3, #1
 802751c:	1064      	asrs	r4, r4, #1
 802751e:	f106 0608 	add.w	r6, r6, #8
 8027522:	d1f4      	bne.n	802750e <_strtod_l+0x5b6>
 8027524:	b10b      	cbz	r3, 802752a <_strtod_l+0x5d2>
 8027526:	4682      	mov	sl, r0
 8027528:	468b      	mov	fp, r1
 802752a:	9b08      	ldr	r3, [sp, #32]
 802752c:	b1b3      	cbz	r3, 802755c <_strtod_l+0x604>
 802752e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8027532:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8027536:	2b00      	cmp	r3, #0
 8027538:	4659      	mov	r1, fp
 802753a:	dd0f      	ble.n	802755c <_strtod_l+0x604>
 802753c:	2b1f      	cmp	r3, #31
 802753e:	dd55      	ble.n	80275ec <_strtod_l+0x694>
 8027540:	2b34      	cmp	r3, #52	@ 0x34
 8027542:	bfde      	ittt	le
 8027544:	f04f 33ff 	movle.w	r3, #4294967295
 8027548:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 802754c:	4093      	lslle	r3, r2
 802754e:	f04f 0a00 	mov.w	sl, #0
 8027552:	bfcc      	ite	gt
 8027554:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8027558:	ea03 0b01 	andle.w	fp, r3, r1
 802755c:	2200      	movs	r2, #0
 802755e:	2300      	movs	r3, #0
 8027560:	4650      	mov	r0, sl
 8027562:	4659      	mov	r1, fp
 8027564:	f7f9 fab0 	bl	8020ac8 <__aeabi_dcmpeq>
 8027568:	2800      	cmp	r0, #0
 802756a:	d1a6      	bne.n	80274ba <_strtod_l+0x562>
 802756c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802756e:	9300      	str	r3, [sp, #0]
 8027570:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8027572:	9805      	ldr	r0, [sp, #20]
 8027574:	462b      	mov	r3, r5
 8027576:	463a      	mov	r2, r7
 8027578:	f7ff f8c6 	bl	8026708 <__s2b>
 802757c:	900a      	str	r0, [sp, #40]	@ 0x28
 802757e:	2800      	cmp	r0, #0
 8027580:	f43f af05 	beq.w	802738e <_strtod_l+0x436>
 8027584:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8027586:	2a00      	cmp	r2, #0
 8027588:	eba9 0308 	sub.w	r3, r9, r8
 802758c:	bfa8      	it	ge
 802758e:	2300      	movge	r3, #0
 8027590:	9312      	str	r3, [sp, #72]	@ 0x48
 8027592:	2400      	movs	r4, #0
 8027594:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8027598:	9316      	str	r3, [sp, #88]	@ 0x58
 802759a:	46a0      	mov	r8, r4
 802759c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802759e:	9805      	ldr	r0, [sp, #20]
 80275a0:	6859      	ldr	r1, [r3, #4]
 80275a2:	f7ff f809 	bl	80265b8 <_Balloc>
 80275a6:	4681      	mov	r9, r0
 80275a8:	2800      	cmp	r0, #0
 80275aa:	f43f aef4 	beq.w	8027396 <_strtod_l+0x43e>
 80275ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80275b0:	691a      	ldr	r2, [r3, #16]
 80275b2:	3202      	adds	r2, #2
 80275b4:	f103 010c 	add.w	r1, r3, #12
 80275b8:	0092      	lsls	r2, r2, #2
 80275ba:	300c      	adds	r0, #12
 80275bc:	f000 fdf6 	bl	80281ac <memcpy>
 80275c0:	ec4b ab10 	vmov	d0, sl, fp
 80275c4:	9805      	ldr	r0, [sp, #20]
 80275c6:	aa1c      	add	r2, sp, #112	@ 0x70
 80275c8:	a91b      	add	r1, sp, #108	@ 0x6c
 80275ca:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80275ce:	f7ff fbd7 	bl	8026d80 <__d2b>
 80275d2:	901a      	str	r0, [sp, #104]	@ 0x68
 80275d4:	2800      	cmp	r0, #0
 80275d6:	f43f aede 	beq.w	8027396 <_strtod_l+0x43e>
 80275da:	9805      	ldr	r0, [sp, #20]
 80275dc:	2101      	movs	r1, #1
 80275de:	f7ff f929 	bl	8026834 <__i2b>
 80275e2:	4680      	mov	r8, r0
 80275e4:	b948      	cbnz	r0, 80275fa <_strtod_l+0x6a2>
 80275e6:	f04f 0800 	mov.w	r8, #0
 80275ea:	e6d4      	b.n	8027396 <_strtod_l+0x43e>
 80275ec:	f04f 32ff 	mov.w	r2, #4294967295
 80275f0:	fa02 f303 	lsl.w	r3, r2, r3
 80275f4:	ea03 0a0a 	and.w	sl, r3, sl
 80275f8:	e7b0      	b.n	802755c <_strtod_l+0x604>
 80275fa:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80275fc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80275fe:	2d00      	cmp	r5, #0
 8027600:	bfab      	itete	ge
 8027602:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8027604:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8027606:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8027608:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 802760a:	bfac      	ite	ge
 802760c:	18ef      	addge	r7, r5, r3
 802760e:	1b5e      	sublt	r6, r3, r5
 8027610:	9b08      	ldr	r3, [sp, #32]
 8027612:	1aed      	subs	r5, r5, r3
 8027614:	4415      	add	r5, r2
 8027616:	4b66      	ldr	r3, [pc, #408]	@ (80277b0 <_strtod_l+0x858>)
 8027618:	3d01      	subs	r5, #1
 802761a:	429d      	cmp	r5, r3
 802761c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8027620:	da50      	bge.n	80276c4 <_strtod_l+0x76c>
 8027622:	1b5b      	subs	r3, r3, r5
 8027624:	2b1f      	cmp	r3, #31
 8027626:	eba2 0203 	sub.w	r2, r2, r3
 802762a:	f04f 0101 	mov.w	r1, #1
 802762e:	dc3d      	bgt.n	80276ac <_strtod_l+0x754>
 8027630:	fa01 f303 	lsl.w	r3, r1, r3
 8027634:	9313      	str	r3, [sp, #76]	@ 0x4c
 8027636:	2300      	movs	r3, #0
 8027638:	9310      	str	r3, [sp, #64]	@ 0x40
 802763a:	18bd      	adds	r5, r7, r2
 802763c:	9b08      	ldr	r3, [sp, #32]
 802763e:	42af      	cmp	r7, r5
 8027640:	4416      	add	r6, r2
 8027642:	441e      	add	r6, r3
 8027644:	463b      	mov	r3, r7
 8027646:	bfa8      	it	ge
 8027648:	462b      	movge	r3, r5
 802764a:	42b3      	cmp	r3, r6
 802764c:	bfa8      	it	ge
 802764e:	4633      	movge	r3, r6
 8027650:	2b00      	cmp	r3, #0
 8027652:	bfc2      	ittt	gt
 8027654:	1aed      	subgt	r5, r5, r3
 8027656:	1af6      	subgt	r6, r6, r3
 8027658:	1aff      	subgt	r7, r7, r3
 802765a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 802765c:	2b00      	cmp	r3, #0
 802765e:	dd16      	ble.n	802768e <_strtod_l+0x736>
 8027660:	4641      	mov	r1, r8
 8027662:	9805      	ldr	r0, [sp, #20]
 8027664:	461a      	mov	r2, r3
 8027666:	f7ff f9a5 	bl	80269b4 <__pow5mult>
 802766a:	4680      	mov	r8, r0
 802766c:	2800      	cmp	r0, #0
 802766e:	d0ba      	beq.n	80275e6 <_strtod_l+0x68e>
 8027670:	4601      	mov	r1, r0
 8027672:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8027674:	9805      	ldr	r0, [sp, #20]
 8027676:	f7ff f8f3 	bl	8026860 <__multiply>
 802767a:	900e      	str	r0, [sp, #56]	@ 0x38
 802767c:	2800      	cmp	r0, #0
 802767e:	f43f ae8a 	beq.w	8027396 <_strtod_l+0x43e>
 8027682:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8027684:	9805      	ldr	r0, [sp, #20]
 8027686:	f7fe ffd7 	bl	8026638 <_Bfree>
 802768a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802768c:	931a      	str	r3, [sp, #104]	@ 0x68
 802768e:	2d00      	cmp	r5, #0
 8027690:	dc1d      	bgt.n	80276ce <_strtod_l+0x776>
 8027692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8027694:	2b00      	cmp	r3, #0
 8027696:	dd23      	ble.n	80276e0 <_strtod_l+0x788>
 8027698:	4649      	mov	r1, r9
 802769a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 802769c:	9805      	ldr	r0, [sp, #20]
 802769e:	f7ff f989 	bl	80269b4 <__pow5mult>
 80276a2:	4681      	mov	r9, r0
 80276a4:	b9e0      	cbnz	r0, 80276e0 <_strtod_l+0x788>
 80276a6:	f04f 0900 	mov.w	r9, #0
 80276aa:	e674      	b.n	8027396 <_strtod_l+0x43e>
 80276ac:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80276b0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80276b4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80276b8:	35e2      	adds	r5, #226	@ 0xe2
 80276ba:	fa01 f305 	lsl.w	r3, r1, r5
 80276be:	9310      	str	r3, [sp, #64]	@ 0x40
 80276c0:	9113      	str	r1, [sp, #76]	@ 0x4c
 80276c2:	e7ba      	b.n	802763a <_strtod_l+0x6e2>
 80276c4:	2300      	movs	r3, #0
 80276c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80276c8:	2301      	movs	r3, #1
 80276ca:	9313      	str	r3, [sp, #76]	@ 0x4c
 80276cc:	e7b5      	b.n	802763a <_strtod_l+0x6e2>
 80276ce:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80276d0:	9805      	ldr	r0, [sp, #20]
 80276d2:	462a      	mov	r2, r5
 80276d4:	f7ff f9c8 	bl	8026a68 <__lshift>
 80276d8:	901a      	str	r0, [sp, #104]	@ 0x68
 80276da:	2800      	cmp	r0, #0
 80276dc:	d1d9      	bne.n	8027692 <_strtod_l+0x73a>
 80276de:	e65a      	b.n	8027396 <_strtod_l+0x43e>
 80276e0:	2e00      	cmp	r6, #0
 80276e2:	dd07      	ble.n	80276f4 <_strtod_l+0x79c>
 80276e4:	4649      	mov	r1, r9
 80276e6:	9805      	ldr	r0, [sp, #20]
 80276e8:	4632      	mov	r2, r6
 80276ea:	f7ff f9bd 	bl	8026a68 <__lshift>
 80276ee:	4681      	mov	r9, r0
 80276f0:	2800      	cmp	r0, #0
 80276f2:	d0d8      	beq.n	80276a6 <_strtod_l+0x74e>
 80276f4:	2f00      	cmp	r7, #0
 80276f6:	dd08      	ble.n	802770a <_strtod_l+0x7b2>
 80276f8:	4641      	mov	r1, r8
 80276fa:	9805      	ldr	r0, [sp, #20]
 80276fc:	463a      	mov	r2, r7
 80276fe:	f7ff f9b3 	bl	8026a68 <__lshift>
 8027702:	4680      	mov	r8, r0
 8027704:	2800      	cmp	r0, #0
 8027706:	f43f ae46 	beq.w	8027396 <_strtod_l+0x43e>
 802770a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 802770c:	9805      	ldr	r0, [sp, #20]
 802770e:	464a      	mov	r2, r9
 8027710:	f7ff fa32 	bl	8026b78 <__mdiff>
 8027714:	4604      	mov	r4, r0
 8027716:	2800      	cmp	r0, #0
 8027718:	f43f ae3d 	beq.w	8027396 <_strtod_l+0x43e>
 802771c:	68c3      	ldr	r3, [r0, #12]
 802771e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8027720:	2300      	movs	r3, #0
 8027722:	60c3      	str	r3, [r0, #12]
 8027724:	4641      	mov	r1, r8
 8027726:	f7ff fa0b 	bl	8026b40 <__mcmp>
 802772a:	2800      	cmp	r0, #0
 802772c:	da46      	bge.n	80277bc <_strtod_l+0x864>
 802772e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8027730:	ea53 030a 	orrs.w	r3, r3, sl
 8027734:	d16c      	bne.n	8027810 <_strtod_l+0x8b8>
 8027736:	f3cb 0313 	ubfx	r3, fp, #0, #20
 802773a:	2b00      	cmp	r3, #0
 802773c:	d168      	bne.n	8027810 <_strtod_l+0x8b8>
 802773e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8027742:	0d1b      	lsrs	r3, r3, #20
 8027744:	051b      	lsls	r3, r3, #20
 8027746:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 802774a:	d961      	bls.n	8027810 <_strtod_l+0x8b8>
 802774c:	6963      	ldr	r3, [r4, #20]
 802774e:	b913      	cbnz	r3, 8027756 <_strtod_l+0x7fe>
 8027750:	6923      	ldr	r3, [r4, #16]
 8027752:	2b01      	cmp	r3, #1
 8027754:	dd5c      	ble.n	8027810 <_strtod_l+0x8b8>
 8027756:	4621      	mov	r1, r4
 8027758:	2201      	movs	r2, #1
 802775a:	9805      	ldr	r0, [sp, #20]
 802775c:	f7ff f984 	bl	8026a68 <__lshift>
 8027760:	4641      	mov	r1, r8
 8027762:	4604      	mov	r4, r0
 8027764:	f7ff f9ec 	bl	8026b40 <__mcmp>
 8027768:	2800      	cmp	r0, #0
 802776a:	dd51      	ble.n	8027810 <_strtod_l+0x8b8>
 802776c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8027770:	9a08      	ldr	r2, [sp, #32]
 8027772:	0d1b      	lsrs	r3, r3, #20
 8027774:	051b      	lsls	r3, r3, #20
 8027776:	2a00      	cmp	r2, #0
 8027778:	d06b      	beq.n	8027852 <_strtod_l+0x8fa>
 802777a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 802777e:	d868      	bhi.n	8027852 <_strtod_l+0x8fa>
 8027780:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8027784:	f67f ae9d 	bls.w	80274c2 <_strtod_l+0x56a>
 8027788:	4b0a      	ldr	r3, [pc, #40]	@ (80277b4 <_strtod_l+0x85c>)
 802778a:	4650      	mov	r0, sl
 802778c:	4659      	mov	r1, fp
 802778e:	2200      	movs	r2, #0
 8027790:	f7f8 ff32 	bl	80205f8 <__aeabi_dmul>
 8027794:	4b08      	ldr	r3, [pc, #32]	@ (80277b8 <_strtod_l+0x860>)
 8027796:	400b      	ands	r3, r1
 8027798:	4682      	mov	sl, r0
 802779a:	468b      	mov	fp, r1
 802779c:	2b00      	cmp	r3, #0
 802779e:	f47f ae05 	bne.w	80273ac <_strtod_l+0x454>
 80277a2:	9a05      	ldr	r2, [sp, #20]
 80277a4:	2322      	movs	r3, #34	@ 0x22
 80277a6:	6013      	str	r3, [r2, #0]
 80277a8:	e600      	b.n	80273ac <_strtod_l+0x454>
 80277aa:	bf00      	nop
 80277ac:	08028f30 	.word	0x08028f30
 80277b0:	fffffc02 	.word	0xfffffc02
 80277b4:	39500000 	.word	0x39500000
 80277b8:	7ff00000 	.word	0x7ff00000
 80277bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80277c0:	d165      	bne.n	802788e <_strtod_l+0x936>
 80277c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80277c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80277c8:	b35a      	cbz	r2, 8027822 <_strtod_l+0x8ca>
 80277ca:	4a9f      	ldr	r2, [pc, #636]	@ (8027a48 <_strtod_l+0xaf0>)
 80277cc:	4293      	cmp	r3, r2
 80277ce:	d12b      	bne.n	8027828 <_strtod_l+0x8d0>
 80277d0:	9b08      	ldr	r3, [sp, #32]
 80277d2:	4651      	mov	r1, sl
 80277d4:	b303      	cbz	r3, 8027818 <_strtod_l+0x8c0>
 80277d6:	4b9d      	ldr	r3, [pc, #628]	@ (8027a4c <_strtod_l+0xaf4>)
 80277d8:	465a      	mov	r2, fp
 80277da:	4013      	ands	r3, r2
 80277dc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80277e0:	f04f 32ff 	mov.w	r2, #4294967295
 80277e4:	d81b      	bhi.n	802781e <_strtod_l+0x8c6>
 80277e6:	0d1b      	lsrs	r3, r3, #20
 80277e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80277ec:	fa02 f303 	lsl.w	r3, r2, r3
 80277f0:	4299      	cmp	r1, r3
 80277f2:	d119      	bne.n	8027828 <_strtod_l+0x8d0>
 80277f4:	4b96      	ldr	r3, [pc, #600]	@ (8027a50 <_strtod_l+0xaf8>)
 80277f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80277f8:	429a      	cmp	r2, r3
 80277fa:	d102      	bne.n	8027802 <_strtod_l+0x8aa>
 80277fc:	3101      	adds	r1, #1
 80277fe:	f43f adca 	beq.w	8027396 <_strtod_l+0x43e>
 8027802:	4b92      	ldr	r3, [pc, #584]	@ (8027a4c <_strtod_l+0xaf4>)
 8027804:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8027806:	401a      	ands	r2, r3
 8027808:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 802780c:	f04f 0a00 	mov.w	sl, #0
 8027810:	9b08      	ldr	r3, [sp, #32]
 8027812:	2b00      	cmp	r3, #0
 8027814:	d1b8      	bne.n	8027788 <_strtod_l+0x830>
 8027816:	e5c9      	b.n	80273ac <_strtod_l+0x454>
 8027818:	f04f 33ff 	mov.w	r3, #4294967295
 802781c:	e7e8      	b.n	80277f0 <_strtod_l+0x898>
 802781e:	4613      	mov	r3, r2
 8027820:	e7e6      	b.n	80277f0 <_strtod_l+0x898>
 8027822:	ea53 030a 	orrs.w	r3, r3, sl
 8027826:	d0a1      	beq.n	802776c <_strtod_l+0x814>
 8027828:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 802782a:	b1db      	cbz	r3, 8027864 <_strtod_l+0x90c>
 802782c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 802782e:	4213      	tst	r3, r2
 8027830:	d0ee      	beq.n	8027810 <_strtod_l+0x8b8>
 8027832:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8027834:	9a08      	ldr	r2, [sp, #32]
 8027836:	4650      	mov	r0, sl
 8027838:	4659      	mov	r1, fp
 802783a:	b1bb      	cbz	r3, 802786c <_strtod_l+0x914>
 802783c:	f7ff fb6e 	bl	8026f1c <sulp>
 8027840:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8027844:	ec53 2b10 	vmov	r2, r3, d0
 8027848:	f7f8 fd20 	bl	802028c <__adddf3>
 802784c:	4682      	mov	sl, r0
 802784e:	468b      	mov	fp, r1
 8027850:	e7de      	b.n	8027810 <_strtod_l+0x8b8>
 8027852:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8027856:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 802785a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 802785e:	f04f 3aff 	mov.w	sl, #4294967295
 8027862:	e7d5      	b.n	8027810 <_strtod_l+0x8b8>
 8027864:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8027866:	ea13 0f0a 	tst.w	r3, sl
 802786a:	e7e1      	b.n	8027830 <_strtod_l+0x8d8>
 802786c:	f7ff fb56 	bl	8026f1c <sulp>
 8027870:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8027874:	ec53 2b10 	vmov	r2, r3, d0
 8027878:	f7f8 fd06 	bl	8020288 <__aeabi_dsub>
 802787c:	2200      	movs	r2, #0
 802787e:	2300      	movs	r3, #0
 8027880:	4682      	mov	sl, r0
 8027882:	468b      	mov	fp, r1
 8027884:	f7f9 f920 	bl	8020ac8 <__aeabi_dcmpeq>
 8027888:	2800      	cmp	r0, #0
 802788a:	d0c1      	beq.n	8027810 <_strtod_l+0x8b8>
 802788c:	e619      	b.n	80274c2 <_strtod_l+0x56a>
 802788e:	4641      	mov	r1, r8
 8027890:	4620      	mov	r0, r4
 8027892:	f7ff facd 	bl	8026e30 <__ratio>
 8027896:	ec57 6b10 	vmov	r6, r7, d0
 802789a:	2200      	movs	r2, #0
 802789c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80278a0:	4630      	mov	r0, r6
 80278a2:	4639      	mov	r1, r7
 80278a4:	f7f9 f924 	bl	8020af0 <__aeabi_dcmple>
 80278a8:	2800      	cmp	r0, #0
 80278aa:	d06f      	beq.n	802798c <_strtod_l+0xa34>
 80278ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80278ae:	2b00      	cmp	r3, #0
 80278b0:	d17a      	bne.n	80279a8 <_strtod_l+0xa50>
 80278b2:	f1ba 0f00 	cmp.w	sl, #0
 80278b6:	d158      	bne.n	802796a <_strtod_l+0xa12>
 80278b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80278ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80278be:	2b00      	cmp	r3, #0
 80278c0:	d15a      	bne.n	8027978 <_strtod_l+0xa20>
 80278c2:	4b64      	ldr	r3, [pc, #400]	@ (8027a54 <_strtod_l+0xafc>)
 80278c4:	2200      	movs	r2, #0
 80278c6:	4630      	mov	r0, r6
 80278c8:	4639      	mov	r1, r7
 80278ca:	f7f9 f907 	bl	8020adc <__aeabi_dcmplt>
 80278ce:	2800      	cmp	r0, #0
 80278d0:	d159      	bne.n	8027986 <_strtod_l+0xa2e>
 80278d2:	4630      	mov	r0, r6
 80278d4:	4639      	mov	r1, r7
 80278d6:	4b60      	ldr	r3, [pc, #384]	@ (8027a58 <_strtod_l+0xb00>)
 80278d8:	2200      	movs	r2, #0
 80278da:	f7f8 fe8d 	bl	80205f8 <__aeabi_dmul>
 80278de:	4606      	mov	r6, r0
 80278e0:	460f      	mov	r7, r1
 80278e2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80278e6:	9606      	str	r6, [sp, #24]
 80278e8:	9307      	str	r3, [sp, #28]
 80278ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80278ee:	4d57      	ldr	r5, [pc, #348]	@ (8027a4c <_strtod_l+0xaf4>)
 80278f0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80278f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80278f6:	401d      	ands	r5, r3
 80278f8:	4b58      	ldr	r3, [pc, #352]	@ (8027a5c <_strtod_l+0xb04>)
 80278fa:	429d      	cmp	r5, r3
 80278fc:	f040 80b2 	bne.w	8027a64 <_strtod_l+0xb0c>
 8027900:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8027902:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8027906:	ec4b ab10 	vmov	d0, sl, fp
 802790a:	f7ff f9c9 	bl	8026ca0 <__ulp>
 802790e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8027912:	ec51 0b10 	vmov	r0, r1, d0
 8027916:	f7f8 fe6f 	bl	80205f8 <__aeabi_dmul>
 802791a:	4652      	mov	r2, sl
 802791c:	465b      	mov	r3, fp
 802791e:	f7f8 fcb5 	bl	802028c <__adddf3>
 8027922:	460b      	mov	r3, r1
 8027924:	4949      	ldr	r1, [pc, #292]	@ (8027a4c <_strtod_l+0xaf4>)
 8027926:	4a4e      	ldr	r2, [pc, #312]	@ (8027a60 <_strtod_l+0xb08>)
 8027928:	4019      	ands	r1, r3
 802792a:	4291      	cmp	r1, r2
 802792c:	4682      	mov	sl, r0
 802792e:	d942      	bls.n	80279b6 <_strtod_l+0xa5e>
 8027930:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8027932:	4b47      	ldr	r3, [pc, #284]	@ (8027a50 <_strtod_l+0xaf8>)
 8027934:	429a      	cmp	r2, r3
 8027936:	d103      	bne.n	8027940 <_strtod_l+0x9e8>
 8027938:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802793a:	3301      	adds	r3, #1
 802793c:	f43f ad2b 	beq.w	8027396 <_strtod_l+0x43e>
 8027940:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8027a50 <_strtod_l+0xaf8>
 8027944:	f04f 3aff 	mov.w	sl, #4294967295
 8027948:	991a      	ldr	r1, [sp, #104]	@ 0x68
 802794a:	9805      	ldr	r0, [sp, #20]
 802794c:	f7fe fe74 	bl	8026638 <_Bfree>
 8027950:	9805      	ldr	r0, [sp, #20]
 8027952:	4649      	mov	r1, r9
 8027954:	f7fe fe70 	bl	8026638 <_Bfree>
 8027958:	9805      	ldr	r0, [sp, #20]
 802795a:	4641      	mov	r1, r8
 802795c:	f7fe fe6c 	bl	8026638 <_Bfree>
 8027960:	9805      	ldr	r0, [sp, #20]
 8027962:	4621      	mov	r1, r4
 8027964:	f7fe fe68 	bl	8026638 <_Bfree>
 8027968:	e618      	b.n	802759c <_strtod_l+0x644>
 802796a:	f1ba 0f01 	cmp.w	sl, #1
 802796e:	d103      	bne.n	8027978 <_strtod_l+0xa20>
 8027970:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8027972:	2b00      	cmp	r3, #0
 8027974:	f43f ada5 	beq.w	80274c2 <_strtod_l+0x56a>
 8027978:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8027a28 <_strtod_l+0xad0>
 802797c:	4f35      	ldr	r7, [pc, #212]	@ (8027a54 <_strtod_l+0xafc>)
 802797e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8027982:	2600      	movs	r6, #0
 8027984:	e7b1      	b.n	80278ea <_strtod_l+0x992>
 8027986:	4f34      	ldr	r7, [pc, #208]	@ (8027a58 <_strtod_l+0xb00>)
 8027988:	2600      	movs	r6, #0
 802798a:	e7aa      	b.n	80278e2 <_strtod_l+0x98a>
 802798c:	4b32      	ldr	r3, [pc, #200]	@ (8027a58 <_strtod_l+0xb00>)
 802798e:	4630      	mov	r0, r6
 8027990:	4639      	mov	r1, r7
 8027992:	2200      	movs	r2, #0
 8027994:	f7f8 fe30 	bl	80205f8 <__aeabi_dmul>
 8027998:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802799a:	4606      	mov	r6, r0
 802799c:	460f      	mov	r7, r1
 802799e:	2b00      	cmp	r3, #0
 80279a0:	d09f      	beq.n	80278e2 <_strtod_l+0x98a>
 80279a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80279a6:	e7a0      	b.n	80278ea <_strtod_l+0x992>
 80279a8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8027a30 <_strtod_l+0xad8>
 80279ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 80279b0:	ec57 6b17 	vmov	r6, r7, d7
 80279b4:	e799      	b.n	80278ea <_strtod_l+0x992>
 80279b6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80279ba:	9b08      	ldr	r3, [sp, #32]
 80279bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80279c0:	2b00      	cmp	r3, #0
 80279c2:	d1c1      	bne.n	8027948 <_strtod_l+0x9f0>
 80279c4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80279c8:	0d1b      	lsrs	r3, r3, #20
 80279ca:	051b      	lsls	r3, r3, #20
 80279cc:	429d      	cmp	r5, r3
 80279ce:	d1bb      	bne.n	8027948 <_strtod_l+0x9f0>
 80279d0:	4630      	mov	r0, r6
 80279d2:	4639      	mov	r1, r7
 80279d4:	f7f9 f970 	bl	8020cb8 <__aeabi_d2lz>
 80279d8:	f7f8 fde0 	bl	802059c <__aeabi_l2d>
 80279dc:	4602      	mov	r2, r0
 80279de:	460b      	mov	r3, r1
 80279e0:	4630      	mov	r0, r6
 80279e2:	4639      	mov	r1, r7
 80279e4:	f7f8 fc50 	bl	8020288 <__aeabi_dsub>
 80279e8:	460b      	mov	r3, r1
 80279ea:	4602      	mov	r2, r0
 80279ec:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80279f0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80279f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80279f6:	ea46 060a 	orr.w	r6, r6, sl
 80279fa:	431e      	orrs	r6, r3
 80279fc:	d06f      	beq.n	8027ade <_strtod_l+0xb86>
 80279fe:	a30e      	add	r3, pc, #56	@ (adr r3, 8027a38 <_strtod_l+0xae0>)
 8027a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027a04:	f7f9 f86a 	bl	8020adc <__aeabi_dcmplt>
 8027a08:	2800      	cmp	r0, #0
 8027a0a:	f47f accf 	bne.w	80273ac <_strtod_l+0x454>
 8027a0e:	a30c      	add	r3, pc, #48	@ (adr r3, 8027a40 <_strtod_l+0xae8>)
 8027a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027a14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8027a18:	f7f9 f87e 	bl	8020b18 <__aeabi_dcmpgt>
 8027a1c:	2800      	cmp	r0, #0
 8027a1e:	d093      	beq.n	8027948 <_strtod_l+0x9f0>
 8027a20:	e4c4      	b.n	80273ac <_strtod_l+0x454>
 8027a22:	bf00      	nop
 8027a24:	f3af 8000 	nop.w
 8027a28:	00000000 	.word	0x00000000
 8027a2c:	bff00000 	.word	0xbff00000
 8027a30:	00000000 	.word	0x00000000
 8027a34:	3ff00000 	.word	0x3ff00000
 8027a38:	94a03595 	.word	0x94a03595
 8027a3c:	3fdfffff 	.word	0x3fdfffff
 8027a40:	35afe535 	.word	0x35afe535
 8027a44:	3fe00000 	.word	0x3fe00000
 8027a48:	000fffff 	.word	0x000fffff
 8027a4c:	7ff00000 	.word	0x7ff00000
 8027a50:	7fefffff 	.word	0x7fefffff
 8027a54:	3ff00000 	.word	0x3ff00000
 8027a58:	3fe00000 	.word	0x3fe00000
 8027a5c:	7fe00000 	.word	0x7fe00000
 8027a60:	7c9fffff 	.word	0x7c9fffff
 8027a64:	9b08      	ldr	r3, [sp, #32]
 8027a66:	b323      	cbz	r3, 8027ab2 <_strtod_l+0xb5a>
 8027a68:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8027a6c:	d821      	bhi.n	8027ab2 <_strtod_l+0xb5a>
 8027a6e:	a328      	add	r3, pc, #160	@ (adr r3, 8027b10 <_strtod_l+0xbb8>)
 8027a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027a74:	4630      	mov	r0, r6
 8027a76:	4639      	mov	r1, r7
 8027a78:	f7f9 f83a 	bl	8020af0 <__aeabi_dcmple>
 8027a7c:	b1a0      	cbz	r0, 8027aa8 <_strtod_l+0xb50>
 8027a7e:	4639      	mov	r1, r7
 8027a80:	4630      	mov	r0, r6
 8027a82:	f7f9 f891 	bl	8020ba8 <__aeabi_d2uiz>
 8027a86:	2801      	cmp	r0, #1
 8027a88:	bf38      	it	cc
 8027a8a:	2001      	movcc	r0, #1
 8027a8c:	f7f8 fd3a 	bl	8020504 <__aeabi_ui2d>
 8027a90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8027a92:	4606      	mov	r6, r0
 8027a94:	460f      	mov	r7, r1
 8027a96:	b9fb      	cbnz	r3, 8027ad8 <_strtod_l+0xb80>
 8027a98:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8027a9c:	9014      	str	r0, [sp, #80]	@ 0x50
 8027a9e:	9315      	str	r3, [sp, #84]	@ 0x54
 8027aa0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8027aa4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8027aa8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8027aaa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8027aae:	1b5b      	subs	r3, r3, r5
 8027ab0:	9311      	str	r3, [sp, #68]	@ 0x44
 8027ab2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8027ab6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8027aba:	f7ff f8f1 	bl	8026ca0 <__ulp>
 8027abe:	4650      	mov	r0, sl
 8027ac0:	ec53 2b10 	vmov	r2, r3, d0
 8027ac4:	4659      	mov	r1, fp
 8027ac6:	f7f8 fd97 	bl	80205f8 <__aeabi_dmul>
 8027aca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8027ace:	f7f8 fbdd 	bl	802028c <__adddf3>
 8027ad2:	4682      	mov	sl, r0
 8027ad4:	468b      	mov	fp, r1
 8027ad6:	e770      	b.n	80279ba <_strtod_l+0xa62>
 8027ad8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8027adc:	e7e0      	b.n	8027aa0 <_strtod_l+0xb48>
 8027ade:	a30e      	add	r3, pc, #56	@ (adr r3, 8027b18 <_strtod_l+0xbc0>)
 8027ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8027ae4:	f7f8 fffa 	bl	8020adc <__aeabi_dcmplt>
 8027ae8:	e798      	b.n	8027a1c <_strtod_l+0xac4>
 8027aea:	2300      	movs	r3, #0
 8027aec:	930b      	str	r3, [sp, #44]	@ 0x2c
 8027aee:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8027af0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8027af2:	6013      	str	r3, [r2, #0]
 8027af4:	f7ff ba6d 	b.w	8026fd2 <_strtod_l+0x7a>
 8027af8:	2a65      	cmp	r2, #101	@ 0x65
 8027afa:	f43f ab66 	beq.w	80271ca <_strtod_l+0x272>
 8027afe:	2a45      	cmp	r2, #69	@ 0x45
 8027b00:	f43f ab63 	beq.w	80271ca <_strtod_l+0x272>
 8027b04:	2301      	movs	r3, #1
 8027b06:	f7ff bb9e 	b.w	8027246 <_strtod_l+0x2ee>
 8027b0a:	bf00      	nop
 8027b0c:	f3af 8000 	nop.w
 8027b10:	ffc00000 	.word	0xffc00000
 8027b14:	41dfffff 	.word	0x41dfffff
 8027b18:	94a03595 	.word	0x94a03595
 8027b1c:	3fcfffff 	.word	0x3fcfffff

08027b20 <_strtod_r>:
 8027b20:	4b01      	ldr	r3, [pc, #4]	@ (8027b28 <_strtod_r+0x8>)
 8027b22:	f7ff ba19 	b.w	8026f58 <_strtod_l>
 8027b26:	bf00      	nop
 8027b28:	20000080 	.word	0x20000080

08027b2c <_strtol_l.constprop.0>:
 8027b2c:	2b24      	cmp	r3, #36	@ 0x24
 8027b2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8027b32:	4686      	mov	lr, r0
 8027b34:	4690      	mov	r8, r2
 8027b36:	d801      	bhi.n	8027b3c <_strtol_l.constprop.0+0x10>
 8027b38:	2b01      	cmp	r3, #1
 8027b3a:	d106      	bne.n	8027b4a <_strtol_l.constprop.0+0x1e>
 8027b3c:	f7fd fdbc 	bl	80256b8 <__errno>
 8027b40:	2316      	movs	r3, #22
 8027b42:	6003      	str	r3, [r0, #0]
 8027b44:	2000      	movs	r0, #0
 8027b46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8027b4a:	4834      	ldr	r0, [pc, #208]	@ (8027c1c <_strtol_l.constprop.0+0xf0>)
 8027b4c:	460d      	mov	r5, r1
 8027b4e:	462a      	mov	r2, r5
 8027b50:	f815 4b01 	ldrb.w	r4, [r5], #1
 8027b54:	5d06      	ldrb	r6, [r0, r4]
 8027b56:	f016 0608 	ands.w	r6, r6, #8
 8027b5a:	d1f8      	bne.n	8027b4e <_strtol_l.constprop.0+0x22>
 8027b5c:	2c2d      	cmp	r4, #45	@ 0x2d
 8027b5e:	d12d      	bne.n	8027bbc <_strtol_l.constprop.0+0x90>
 8027b60:	782c      	ldrb	r4, [r5, #0]
 8027b62:	2601      	movs	r6, #1
 8027b64:	1c95      	adds	r5, r2, #2
 8027b66:	f033 0210 	bics.w	r2, r3, #16
 8027b6a:	d109      	bne.n	8027b80 <_strtol_l.constprop.0+0x54>
 8027b6c:	2c30      	cmp	r4, #48	@ 0x30
 8027b6e:	d12a      	bne.n	8027bc6 <_strtol_l.constprop.0+0x9a>
 8027b70:	782a      	ldrb	r2, [r5, #0]
 8027b72:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8027b76:	2a58      	cmp	r2, #88	@ 0x58
 8027b78:	d125      	bne.n	8027bc6 <_strtol_l.constprop.0+0x9a>
 8027b7a:	786c      	ldrb	r4, [r5, #1]
 8027b7c:	2310      	movs	r3, #16
 8027b7e:	3502      	adds	r5, #2
 8027b80:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8027b84:	f10c 3cff 	add.w	ip, ip, #4294967295
 8027b88:	2200      	movs	r2, #0
 8027b8a:	fbbc f9f3 	udiv	r9, ip, r3
 8027b8e:	4610      	mov	r0, r2
 8027b90:	fb03 ca19 	mls	sl, r3, r9, ip
 8027b94:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8027b98:	2f09      	cmp	r7, #9
 8027b9a:	d81b      	bhi.n	8027bd4 <_strtol_l.constprop.0+0xa8>
 8027b9c:	463c      	mov	r4, r7
 8027b9e:	42a3      	cmp	r3, r4
 8027ba0:	dd27      	ble.n	8027bf2 <_strtol_l.constprop.0+0xc6>
 8027ba2:	1c57      	adds	r7, r2, #1
 8027ba4:	d007      	beq.n	8027bb6 <_strtol_l.constprop.0+0x8a>
 8027ba6:	4581      	cmp	r9, r0
 8027ba8:	d320      	bcc.n	8027bec <_strtol_l.constprop.0+0xc0>
 8027baa:	d101      	bne.n	8027bb0 <_strtol_l.constprop.0+0x84>
 8027bac:	45a2      	cmp	sl, r4
 8027bae:	db1d      	blt.n	8027bec <_strtol_l.constprop.0+0xc0>
 8027bb0:	fb00 4003 	mla	r0, r0, r3, r4
 8027bb4:	2201      	movs	r2, #1
 8027bb6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8027bba:	e7eb      	b.n	8027b94 <_strtol_l.constprop.0+0x68>
 8027bbc:	2c2b      	cmp	r4, #43	@ 0x2b
 8027bbe:	bf04      	itt	eq
 8027bc0:	782c      	ldrbeq	r4, [r5, #0]
 8027bc2:	1c95      	addeq	r5, r2, #2
 8027bc4:	e7cf      	b.n	8027b66 <_strtol_l.constprop.0+0x3a>
 8027bc6:	2b00      	cmp	r3, #0
 8027bc8:	d1da      	bne.n	8027b80 <_strtol_l.constprop.0+0x54>
 8027bca:	2c30      	cmp	r4, #48	@ 0x30
 8027bcc:	bf0c      	ite	eq
 8027bce:	2308      	moveq	r3, #8
 8027bd0:	230a      	movne	r3, #10
 8027bd2:	e7d5      	b.n	8027b80 <_strtol_l.constprop.0+0x54>
 8027bd4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8027bd8:	2f19      	cmp	r7, #25
 8027bda:	d801      	bhi.n	8027be0 <_strtol_l.constprop.0+0xb4>
 8027bdc:	3c37      	subs	r4, #55	@ 0x37
 8027bde:	e7de      	b.n	8027b9e <_strtol_l.constprop.0+0x72>
 8027be0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8027be4:	2f19      	cmp	r7, #25
 8027be6:	d804      	bhi.n	8027bf2 <_strtol_l.constprop.0+0xc6>
 8027be8:	3c57      	subs	r4, #87	@ 0x57
 8027bea:	e7d8      	b.n	8027b9e <_strtol_l.constprop.0+0x72>
 8027bec:	f04f 32ff 	mov.w	r2, #4294967295
 8027bf0:	e7e1      	b.n	8027bb6 <_strtol_l.constprop.0+0x8a>
 8027bf2:	1c53      	adds	r3, r2, #1
 8027bf4:	d108      	bne.n	8027c08 <_strtol_l.constprop.0+0xdc>
 8027bf6:	2322      	movs	r3, #34	@ 0x22
 8027bf8:	f8ce 3000 	str.w	r3, [lr]
 8027bfc:	4660      	mov	r0, ip
 8027bfe:	f1b8 0f00 	cmp.w	r8, #0
 8027c02:	d0a0      	beq.n	8027b46 <_strtol_l.constprop.0+0x1a>
 8027c04:	1e69      	subs	r1, r5, #1
 8027c06:	e006      	b.n	8027c16 <_strtol_l.constprop.0+0xea>
 8027c08:	b106      	cbz	r6, 8027c0c <_strtol_l.constprop.0+0xe0>
 8027c0a:	4240      	negs	r0, r0
 8027c0c:	f1b8 0f00 	cmp.w	r8, #0
 8027c10:	d099      	beq.n	8027b46 <_strtol_l.constprop.0+0x1a>
 8027c12:	2a00      	cmp	r2, #0
 8027c14:	d1f6      	bne.n	8027c04 <_strtol_l.constprop.0+0xd8>
 8027c16:	f8c8 1000 	str.w	r1, [r8]
 8027c1a:	e794      	b.n	8027b46 <_strtol_l.constprop.0+0x1a>
 8027c1c:	08028f59 	.word	0x08028f59

08027c20 <_strtol_r>:
 8027c20:	f7ff bf84 	b.w	8027b2c <_strtol_l.constprop.0>

08027c24 <__ssputs_r>:
 8027c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8027c28:	688e      	ldr	r6, [r1, #8]
 8027c2a:	461f      	mov	r7, r3
 8027c2c:	42be      	cmp	r6, r7
 8027c2e:	680b      	ldr	r3, [r1, #0]
 8027c30:	4682      	mov	sl, r0
 8027c32:	460c      	mov	r4, r1
 8027c34:	4690      	mov	r8, r2
 8027c36:	d82d      	bhi.n	8027c94 <__ssputs_r+0x70>
 8027c38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8027c3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8027c40:	d026      	beq.n	8027c90 <__ssputs_r+0x6c>
 8027c42:	6965      	ldr	r5, [r4, #20]
 8027c44:	6909      	ldr	r1, [r1, #16]
 8027c46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8027c4a:	eba3 0901 	sub.w	r9, r3, r1
 8027c4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8027c52:	1c7b      	adds	r3, r7, #1
 8027c54:	444b      	add	r3, r9
 8027c56:	106d      	asrs	r5, r5, #1
 8027c58:	429d      	cmp	r5, r3
 8027c5a:	bf38      	it	cc
 8027c5c:	461d      	movcc	r5, r3
 8027c5e:	0553      	lsls	r3, r2, #21
 8027c60:	d527      	bpl.n	8027cb2 <__ssputs_r+0x8e>
 8027c62:	4629      	mov	r1, r5
 8027c64:	f7fe fc1c 	bl	80264a0 <_malloc_r>
 8027c68:	4606      	mov	r6, r0
 8027c6a:	b360      	cbz	r0, 8027cc6 <__ssputs_r+0xa2>
 8027c6c:	6921      	ldr	r1, [r4, #16]
 8027c6e:	464a      	mov	r2, r9
 8027c70:	f000 fa9c 	bl	80281ac <memcpy>
 8027c74:	89a3      	ldrh	r3, [r4, #12]
 8027c76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8027c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8027c7e:	81a3      	strh	r3, [r4, #12]
 8027c80:	6126      	str	r6, [r4, #16]
 8027c82:	6165      	str	r5, [r4, #20]
 8027c84:	444e      	add	r6, r9
 8027c86:	eba5 0509 	sub.w	r5, r5, r9
 8027c8a:	6026      	str	r6, [r4, #0]
 8027c8c:	60a5      	str	r5, [r4, #8]
 8027c8e:	463e      	mov	r6, r7
 8027c90:	42be      	cmp	r6, r7
 8027c92:	d900      	bls.n	8027c96 <__ssputs_r+0x72>
 8027c94:	463e      	mov	r6, r7
 8027c96:	6820      	ldr	r0, [r4, #0]
 8027c98:	4632      	mov	r2, r6
 8027c9a:	4641      	mov	r1, r8
 8027c9c:	f000 fa28 	bl	80280f0 <memmove>
 8027ca0:	68a3      	ldr	r3, [r4, #8]
 8027ca2:	1b9b      	subs	r3, r3, r6
 8027ca4:	60a3      	str	r3, [r4, #8]
 8027ca6:	6823      	ldr	r3, [r4, #0]
 8027ca8:	4433      	add	r3, r6
 8027caa:	6023      	str	r3, [r4, #0]
 8027cac:	2000      	movs	r0, #0
 8027cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8027cb2:	462a      	mov	r2, r5
 8027cb4:	f000 fe0d 	bl	80288d2 <_realloc_r>
 8027cb8:	4606      	mov	r6, r0
 8027cba:	2800      	cmp	r0, #0
 8027cbc:	d1e0      	bne.n	8027c80 <__ssputs_r+0x5c>
 8027cbe:	6921      	ldr	r1, [r4, #16]
 8027cc0:	4650      	mov	r0, sl
 8027cc2:	f7fe fb79 	bl	80263b8 <_free_r>
 8027cc6:	230c      	movs	r3, #12
 8027cc8:	f8ca 3000 	str.w	r3, [sl]
 8027ccc:	89a3      	ldrh	r3, [r4, #12]
 8027cce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8027cd2:	81a3      	strh	r3, [r4, #12]
 8027cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8027cd8:	e7e9      	b.n	8027cae <__ssputs_r+0x8a>
	...

08027cdc <_svfiprintf_r>:
 8027cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8027ce0:	4698      	mov	r8, r3
 8027ce2:	898b      	ldrh	r3, [r1, #12]
 8027ce4:	061b      	lsls	r3, r3, #24
 8027ce6:	b09d      	sub	sp, #116	@ 0x74
 8027ce8:	4607      	mov	r7, r0
 8027cea:	460d      	mov	r5, r1
 8027cec:	4614      	mov	r4, r2
 8027cee:	d510      	bpl.n	8027d12 <_svfiprintf_r+0x36>
 8027cf0:	690b      	ldr	r3, [r1, #16]
 8027cf2:	b973      	cbnz	r3, 8027d12 <_svfiprintf_r+0x36>
 8027cf4:	2140      	movs	r1, #64	@ 0x40
 8027cf6:	f7fe fbd3 	bl	80264a0 <_malloc_r>
 8027cfa:	6028      	str	r0, [r5, #0]
 8027cfc:	6128      	str	r0, [r5, #16]
 8027cfe:	b930      	cbnz	r0, 8027d0e <_svfiprintf_r+0x32>
 8027d00:	230c      	movs	r3, #12
 8027d02:	603b      	str	r3, [r7, #0]
 8027d04:	f04f 30ff 	mov.w	r0, #4294967295
 8027d08:	b01d      	add	sp, #116	@ 0x74
 8027d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8027d0e:	2340      	movs	r3, #64	@ 0x40
 8027d10:	616b      	str	r3, [r5, #20]
 8027d12:	2300      	movs	r3, #0
 8027d14:	9309      	str	r3, [sp, #36]	@ 0x24
 8027d16:	2320      	movs	r3, #32
 8027d18:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8027d1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8027d20:	2330      	movs	r3, #48	@ 0x30
 8027d22:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8027ec0 <_svfiprintf_r+0x1e4>
 8027d26:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8027d2a:	f04f 0901 	mov.w	r9, #1
 8027d2e:	4623      	mov	r3, r4
 8027d30:	469a      	mov	sl, r3
 8027d32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8027d36:	b10a      	cbz	r2, 8027d3c <_svfiprintf_r+0x60>
 8027d38:	2a25      	cmp	r2, #37	@ 0x25
 8027d3a:	d1f9      	bne.n	8027d30 <_svfiprintf_r+0x54>
 8027d3c:	ebba 0b04 	subs.w	fp, sl, r4
 8027d40:	d00b      	beq.n	8027d5a <_svfiprintf_r+0x7e>
 8027d42:	465b      	mov	r3, fp
 8027d44:	4622      	mov	r2, r4
 8027d46:	4629      	mov	r1, r5
 8027d48:	4638      	mov	r0, r7
 8027d4a:	f7ff ff6b 	bl	8027c24 <__ssputs_r>
 8027d4e:	3001      	adds	r0, #1
 8027d50:	f000 80a7 	beq.w	8027ea2 <_svfiprintf_r+0x1c6>
 8027d54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8027d56:	445a      	add	r2, fp
 8027d58:	9209      	str	r2, [sp, #36]	@ 0x24
 8027d5a:	f89a 3000 	ldrb.w	r3, [sl]
 8027d5e:	2b00      	cmp	r3, #0
 8027d60:	f000 809f 	beq.w	8027ea2 <_svfiprintf_r+0x1c6>
 8027d64:	2300      	movs	r3, #0
 8027d66:	f04f 32ff 	mov.w	r2, #4294967295
 8027d6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8027d6e:	f10a 0a01 	add.w	sl, sl, #1
 8027d72:	9304      	str	r3, [sp, #16]
 8027d74:	9307      	str	r3, [sp, #28]
 8027d76:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8027d7a:	931a      	str	r3, [sp, #104]	@ 0x68
 8027d7c:	4654      	mov	r4, sl
 8027d7e:	2205      	movs	r2, #5
 8027d80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8027d84:	484e      	ldr	r0, [pc, #312]	@ (8027ec0 <_svfiprintf_r+0x1e4>)
 8027d86:	f7f8 fa23 	bl	80201d0 <memchr>
 8027d8a:	9a04      	ldr	r2, [sp, #16]
 8027d8c:	b9d8      	cbnz	r0, 8027dc6 <_svfiprintf_r+0xea>
 8027d8e:	06d0      	lsls	r0, r2, #27
 8027d90:	bf44      	itt	mi
 8027d92:	2320      	movmi	r3, #32
 8027d94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8027d98:	0711      	lsls	r1, r2, #28
 8027d9a:	bf44      	itt	mi
 8027d9c:	232b      	movmi	r3, #43	@ 0x2b
 8027d9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8027da2:	f89a 3000 	ldrb.w	r3, [sl]
 8027da6:	2b2a      	cmp	r3, #42	@ 0x2a
 8027da8:	d015      	beq.n	8027dd6 <_svfiprintf_r+0xfa>
 8027daa:	9a07      	ldr	r2, [sp, #28]
 8027dac:	4654      	mov	r4, sl
 8027dae:	2000      	movs	r0, #0
 8027db0:	f04f 0c0a 	mov.w	ip, #10
 8027db4:	4621      	mov	r1, r4
 8027db6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8027dba:	3b30      	subs	r3, #48	@ 0x30
 8027dbc:	2b09      	cmp	r3, #9
 8027dbe:	d94b      	bls.n	8027e58 <_svfiprintf_r+0x17c>
 8027dc0:	b1b0      	cbz	r0, 8027df0 <_svfiprintf_r+0x114>
 8027dc2:	9207      	str	r2, [sp, #28]
 8027dc4:	e014      	b.n	8027df0 <_svfiprintf_r+0x114>
 8027dc6:	eba0 0308 	sub.w	r3, r0, r8
 8027dca:	fa09 f303 	lsl.w	r3, r9, r3
 8027dce:	4313      	orrs	r3, r2
 8027dd0:	9304      	str	r3, [sp, #16]
 8027dd2:	46a2      	mov	sl, r4
 8027dd4:	e7d2      	b.n	8027d7c <_svfiprintf_r+0xa0>
 8027dd6:	9b03      	ldr	r3, [sp, #12]
 8027dd8:	1d19      	adds	r1, r3, #4
 8027dda:	681b      	ldr	r3, [r3, #0]
 8027ddc:	9103      	str	r1, [sp, #12]
 8027dde:	2b00      	cmp	r3, #0
 8027de0:	bfbb      	ittet	lt
 8027de2:	425b      	neglt	r3, r3
 8027de4:	f042 0202 	orrlt.w	r2, r2, #2
 8027de8:	9307      	strge	r3, [sp, #28]
 8027dea:	9307      	strlt	r3, [sp, #28]
 8027dec:	bfb8      	it	lt
 8027dee:	9204      	strlt	r2, [sp, #16]
 8027df0:	7823      	ldrb	r3, [r4, #0]
 8027df2:	2b2e      	cmp	r3, #46	@ 0x2e
 8027df4:	d10a      	bne.n	8027e0c <_svfiprintf_r+0x130>
 8027df6:	7863      	ldrb	r3, [r4, #1]
 8027df8:	2b2a      	cmp	r3, #42	@ 0x2a
 8027dfa:	d132      	bne.n	8027e62 <_svfiprintf_r+0x186>
 8027dfc:	9b03      	ldr	r3, [sp, #12]
 8027dfe:	1d1a      	adds	r2, r3, #4
 8027e00:	681b      	ldr	r3, [r3, #0]
 8027e02:	9203      	str	r2, [sp, #12]
 8027e04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8027e08:	3402      	adds	r4, #2
 8027e0a:	9305      	str	r3, [sp, #20]
 8027e0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8027ed0 <_svfiprintf_r+0x1f4>
 8027e10:	7821      	ldrb	r1, [r4, #0]
 8027e12:	2203      	movs	r2, #3
 8027e14:	4650      	mov	r0, sl
 8027e16:	f7f8 f9db 	bl	80201d0 <memchr>
 8027e1a:	b138      	cbz	r0, 8027e2c <_svfiprintf_r+0x150>
 8027e1c:	9b04      	ldr	r3, [sp, #16]
 8027e1e:	eba0 000a 	sub.w	r0, r0, sl
 8027e22:	2240      	movs	r2, #64	@ 0x40
 8027e24:	4082      	lsls	r2, r0
 8027e26:	4313      	orrs	r3, r2
 8027e28:	3401      	adds	r4, #1
 8027e2a:	9304      	str	r3, [sp, #16]
 8027e2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8027e30:	4824      	ldr	r0, [pc, #144]	@ (8027ec4 <_svfiprintf_r+0x1e8>)
 8027e32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8027e36:	2206      	movs	r2, #6
 8027e38:	f7f8 f9ca 	bl	80201d0 <memchr>
 8027e3c:	2800      	cmp	r0, #0
 8027e3e:	d036      	beq.n	8027eae <_svfiprintf_r+0x1d2>
 8027e40:	4b21      	ldr	r3, [pc, #132]	@ (8027ec8 <_svfiprintf_r+0x1ec>)
 8027e42:	bb1b      	cbnz	r3, 8027e8c <_svfiprintf_r+0x1b0>
 8027e44:	9b03      	ldr	r3, [sp, #12]
 8027e46:	3307      	adds	r3, #7
 8027e48:	f023 0307 	bic.w	r3, r3, #7
 8027e4c:	3308      	adds	r3, #8
 8027e4e:	9303      	str	r3, [sp, #12]
 8027e50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8027e52:	4433      	add	r3, r6
 8027e54:	9309      	str	r3, [sp, #36]	@ 0x24
 8027e56:	e76a      	b.n	8027d2e <_svfiprintf_r+0x52>
 8027e58:	fb0c 3202 	mla	r2, ip, r2, r3
 8027e5c:	460c      	mov	r4, r1
 8027e5e:	2001      	movs	r0, #1
 8027e60:	e7a8      	b.n	8027db4 <_svfiprintf_r+0xd8>
 8027e62:	2300      	movs	r3, #0
 8027e64:	3401      	adds	r4, #1
 8027e66:	9305      	str	r3, [sp, #20]
 8027e68:	4619      	mov	r1, r3
 8027e6a:	f04f 0c0a 	mov.w	ip, #10
 8027e6e:	4620      	mov	r0, r4
 8027e70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8027e74:	3a30      	subs	r2, #48	@ 0x30
 8027e76:	2a09      	cmp	r2, #9
 8027e78:	d903      	bls.n	8027e82 <_svfiprintf_r+0x1a6>
 8027e7a:	2b00      	cmp	r3, #0
 8027e7c:	d0c6      	beq.n	8027e0c <_svfiprintf_r+0x130>
 8027e7e:	9105      	str	r1, [sp, #20]
 8027e80:	e7c4      	b.n	8027e0c <_svfiprintf_r+0x130>
 8027e82:	fb0c 2101 	mla	r1, ip, r1, r2
 8027e86:	4604      	mov	r4, r0
 8027e88:	2301      	movs	r3, #1
 8027e8a:	e7f0      	b.n	8027e6e <_svfiprintf_r+0x192>
 8027e8c:	ab03      	add	r3, sp, #12
 8027e8e:	9300      	str	r3, [sp, #0]
 8027e90:	462a      	mov	r2, r5
 8027e92:	4b0e      	ldr	r3, [pc, #56]	@ (8027ecc <_svfiprintf_r+0x1f0>)
 8027e94:	a904      	add	r1, sp, #16
 8027e96:	4638      	mov	r0, r7
 8027e98:	f7fc fbd8 	bl	802464c <_printf_float>
 8027e9c:	1c42      	adds	r2, r0, #1
 8027e9e:	4606      	mov	r6, r0
 8027ea0:	d1d6      	bne.n	8027e50 <_svfiprintf_r+0x174>
 8027ea2:	89ab      	ldrh	r3, [r5, #12]
 8027ea4:	065b      	lsls	r3, r3, #25
 8027ea6:	f53f af2d 	bmi.w	8027d04 <_svfiprintf_r+0x28>
 8027eaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8027eac:	e72c      	b.n	8027d08 <_svfiprintf_r+0x2c>
 8027eae:	ab03      	add	r3, sp, #12
 8027eb0:	9300      	str	r3, [sp, #0]
 8027eb2:	462a      	mov	r2, r5
 8027eb4:	4b05      	ldr	r3, [pc, #20]	@ (8027ecc <_svfiprintf_r+0x1f0>)
 8027eb6:	a904      	add	r1, sp, #16
 8027eb8:	4638      	mov	r0, r7
 8027eba:	f7fc fe5f 	bl	8024b7c <_printf_i>
 8027ebe:	e7ed      	b.n	8027e9c <_svfiprintf_r+0x1c0>
 8027ec0:	08029059 	.word	0x08029059
 8027ec4:	08029063 	.word	0x08029063
 8027ec8:	0802464d 	.word	0x0802464d
 8027ecc:	08027c25 	.word	0x08027c25
 8027ed0:	0802905f 	.word	0x0802905f

08027ed4 <__sflush_r>:
 8027ed4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8027ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8027edc:	0716      	lsls	r6, r2, #28
 8027ede:	4605      	mov	r5, r0
 8027ee0:	460c      	mov	r4, r1
 8027ee2:	d454      	bmi.n	8027f8e <__sflush_r+0xba>
 8027ee4:	684b      	ldr	r3, [r1, #4]
 8027ee6:	2b00      	cmp	r3, #0
 8027ee8:	dc02      	bgt.n	8027ef0 <__sflush_r+0x1c>
 8027eea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8027eec:	2b00      	cmp	r3, #0
 8027eee:	dd48      	ble.n	8027f82 <__sflush_r+0xae>
 8027ef0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8027ef2:	2e00      	cmp	r6, #0
 8027ef4:	d045      	beq.n	8027f82 <__sflush_r+0xae>
 8027ef6:	2300      	movs	r3, #0
 8027ef8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8027efc:	682f      	ldr	r7, [r5, #0]
 8027efe:	6a21      	ldr	r1, [r4, #32]
 8027f00:	602b      	str	r3, [r5, #0]
 8027f02:	d030      	beq.n	8027f66 <__sflush_r+0x92>
 8027f04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8027f06:	89a3      	ldrh	r3, [r4, #12]
 8027f08:	0759      	lsls	r1, r3, #29
 8027f0a:	d505      	bpl.n	8027f18 <__sflush_r+0x44>
 8027f0c:	6863      	ldr	r3, [r4, #4]
 8027f0e:	1ad2      	subs	r2, r2, r3
 8027f10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8027f12:	b10b      	cbz	r3, 8027f18 <__sflush_r+0x44>
 8027f14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8027f16:	1ad2      	subs	r2, r2, r3
 8027f18:	2300      	movs	r3, #0
 8027f1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8027f1c:	6a21      	ldr	r1, [r4, #32]
 8027f1e:	4628      	mov	r0, r5
 8027f20:	47b0      	blx	r6
 8027f22:	1c43      	adds	r3, r0, #1
 8027f24:	89a3      	ldrh	r3, [r4, #12]
 8027f26:	d106      	bne.n	8027f36 <__sflush_r+0x62>
 8027f28:	6829      	ldr	r1, [r5, #0]
 8027f2a:	291d      	cmp	r1, #29
 8027f2c:	d82b      	bhi.n	8027f86 <__sflush_r+0xb2>
 8027f2e:	4a2a      	ldr	r2, [pc, #168]	@ (8027fd8 <__sflush_r+0x104>)
 8027f30:	410a      	asrs	r2, r1
 8027f32:	07d6      	lsls	r6, r2, #31
 8027f34:	d427      	bmi.n	8027f86 <__sflush_r+0xb2>
 8027f36:	2200      	movs	r2, #0
 8027f38:	6062      	str	r2, [r4, #4]
 8027f3a:	04d9      	lsls	r1, r3, #19
 8027f3c:	6922      	ldr	r2, [r4, #16]
 8027f3e:	6022      	str	r2, [r4, #0]
 8027f40:	d504      	bpl.n	8027f4c <__sflush_r+0x78>
 8027f42:	1c42      	adds	r2, r0, #1
 8027f44:	d101      	bne.n	8027f4a <__sflush_r+0x76>
 8027f46:	682b      	ldr	r3, [r5, #0]
 8027f48:	b903      	cbnz	r3, 8027f4c <__sflush_r+0x78>
 8027f4a:	6560      	str	r0, [r4, #84]	@ 0x54
 8027f4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8027f4e:	602f      	str	r7, [r5, #0]
 8027f50:	b1b9      	cbz	r1, 8027f82 <__sflush_r+0xae>
 8027f52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8027f56:	4299      	cmp	r1, r3
 8027f58:	d002      	beq.n	8027f60 <__sflush_r+0x8c>
 8027f5a:	4628      	mov	r0, r5
 8027f5c:	f7fe fa2c 	bl	80263b8 <_free_r>
 8027f60:	2300      	movs	r3, #0
 8027f62:	6363      	str	r3, [r4, #52]	@ 0x34
 8027f64:	e00d      	b.n	8027f82 <__sflush_r+0xae>
 8027f66:	2301      	movs	r3, #1
 8027f68:	4628      	mov	r0, r5
 8027f6a:	47b0      	blx	r6
 8027f6c:	4602      	mov	r2, r0
 8027f6e:	1c50      	adds	r0, r2, #1
 8027f70:	d1c9      	bne.n	8027f06 <__sflush_r+0x32>
 8027f72:	682b      	ldr	r3, [r5, #0]
 8027f74:	2b00      	cmp	r3, #0
 8027f76:	d0c6      	beq.n	8027f06 <__sflush_r+0x32>
 8027f78:	2b1d      	cmp	r3, #29
 8027f7a:	d001      	beq.n	8027f80 <__sflush_r+0xac>
 8027f7c:	2b16      	cmp	r3, #22
 8027f7e:	d11e      	bne.n	8027fbe <__sflush_r+0xea>
 8027f80:	602f      	str	r7, [r5, #0]
 8027f82:	2000      	movs	r0, #0
 8027f84:	e022      	b.n	8027fcc <__sflush_r+0xf8>
 8027f86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8027f8a:	b21b      	sxth	r3, r3
 8027f8c:	e01b      	b.n	8027fc6 <__sflush_r+0xf2>
 8027f8e:	690f      	ldr	r7, [r1, #16]
 8027f90:	2f00      	cmp	r7, #0
 8027f92:	d0f6      	beq.n	8027f82 <__sflush_r+0xae>
 8027f94:	0793      	lsls	r3, r2, #30
 8027f96:	680e      	ldr	r6, [r1, #0]
 8027f98:	bf08      	it	eq
 8027f9a:	694b      	ldreq	r3, [r1, #20]
 8027f9c:	600f      	str	r7, [r1, #0]
 8027f9e:	bf18      	it	ne
 8027fa0:	2300      	movne	r3, #0
 8027fa2:	eba6 0807 	sub.w	r8, r6, r7
 8027fa6:	608b      	str	r3, [r1, #8]
 8027fa8:	f1b8 0f00 	cmp.w	r8, #0
 8027fac:	dde9      	ble.n	8027f82 <__sflush_r+0xae>
 8027fae:	6a21      	ldr	r1, [r4, #32]
 8027fb0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8027fb2:	4643      	mov	r3, r8
 8027fb4:	463a      	mov	r2, r7
 8027fb6:	4628      	mov	r0, r5
 8027fb8:	47b0      	blx	r6
 8027fba:	2800      	cmp	r0, #0
 8027fbc:	dc08      	bgt.n	8027fd0 <__sflush_r+0xfc>
 8027fbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8027fc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8027fc6:	81a3      	strh	r3, [r4, #12]
 8027fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8027fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8027fd0:	4407      	add	r7, r0
 8027fd2:	eba8 0800 	sub.w	r8, r8, r0
 8027fd6:	e7e7      	b.n	8027fa8 <__sflush_r+0xd4>
 8027fd8:	dfbffffe 	.word	0xdfbffffe

08027fdc <_fflush_r>:
 8027fdc:	b538      	push	{r3, r4, r5, lr}
 8027fde:	690b      	ldr	r3, [r1, #16]
 8027fe0:	4605      	mov	r5, r0
 8027fe2:	460c      	mov	r4, r1
 8027fe4:	b913      	cbnz	r3, 8027fec <_fflush_r+0x10>
 8027fe6:	2500      	movs	r5, #0
 8027fe8:	4628      	mov	r0, r5
 8027fea:	bd38      	pop	{r3, r4, r5, pc}
 8027fec:	b118      	cbz	r0, 8027ff6 <_fflush_r+0x1a>
 8027fee:	6a03      	ldr	r3, [r0, #32]
 8027ff0:	b90b      	cbnz	r3, 8027ff6 <_fflush_r+0x1a>
 8027ff2:	f7fd f983 	bl	80252fc <__sinit>
 8027ff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8027ffa:	2b00      	cmp	r3, #0
 8027ffc:	d0f3      	beq.n	8027fe6 <_fflush_r+0xa>
 8027ffe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8028000:	07d0      	lsls	r0, r2, #31
 8028002:	d404      	bmi.n	802800e <_fflush_r+0x32>
 8028004:	0599      	lsls	r1, r3, #22
 8028006:	d402      	bmi.n	802800e <_fflush_r+0x32>
 8028008:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802800a:	f7fd fb80 	bl	802570e <__retarget_lock_acquire_recursive>
 802800e:	4628      	mov	r0, r5
 8028010:	4621      	mov	r1, r4
 8028012:	f7ff ff5f 	bl	8027ed4 <__sflush_r>
 8028016:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8028018:	07da      	lsls	r2, r3, #31
 802801a:	4605      	mov	r5, r0
 802801c:	d4e4      	bmi.n	8027fe8 <_fflush_r+0xc>
 802801e:	89a3      	ldrh	r3, [r4, #12]
 8028020:	059b      	lsls	r3, r3, #22
 8028022:	d4e1      	bmi.n	8027fe8 <_fflush_r+0xc>
 8028024:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8028026:	f7fd fb73 	bl	8025710 <__retarget_lock_release_recursive>
 802802a:	e7dd      	b.n	8027fe8 <_fflush_r+0xc>

0802802c <__swhatbuf_r>:
 802802c:	b570      	push	{r4, r5, r6, lr}
 802802e:	460c      	mov	r4, r1
 8028030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8028034:	2900      	cmp	r1, #0
 8028036:	b096      	sub	sp, #88	@ 0x58
 8028038:	4615      	mov	r5, r2
 802803a:	461e      	mov	r6, r3
 802803c:	da0d      	bge.n	802805a <__swhatbuf_r+0x2e>
 802803e:	89a3      	ldrh	r3, [r4, #12]
 8028040:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8028044:	f04f 0100 	mov.w	r1, #0
 8028048:	bf14      	ite	ne
 802804a:	2340      	movne	r3, #64	@ 0x40
 802804c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8028050:	2000      	movs	r0, #0
 8028052:	6031      	str	r1, [r6, #0]
 8028054:	602b      	str	r3, [r5, #0]
 8028056:	b016      	add	sp, #88	@ 0x58
 8028058:	bd70      	pop	{r4, r5, r6, pc}
 802805a:	466a      	mov	r2, sp
 802805c:	f000 f874 	bl	8028148 <_fstat_r>
 8028060:	2800      	cmp	r0, #0
 8028062:	dbec      	blt.n	802803e <__swhatbuf_r+0x12>
 8028064:	9901      	ldr	r1, [sp, #4]
 8028066:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 802806a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 802806e:	4259      	negs	r1, r3
 8028070:	4159      	adcs	r1, r3
 8028072:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8028076:	e7eb      	b.n	8028050 <__swhatbuf_r+0x24>

08028078 <__smakebuf_r>:
 8028078:	898b      	ldrh	r3, [r1, #12]
 802807a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802807c:	079d      	lsls	r5, r3, #30
 802807e:	4606      	mov	r6, r0
 8028080:	460c      	mov	r4, r1
 8028082:	d507      	bpl.n	8028094 <__smakebuf_r+0x1c>
 8028084:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8028088:	6023      	str	r3, [r4, #0]
 802808a:	6123      	str	r3, [r4, #16]
 802808c:	2301      	movs	r3, #1
 802808e:	6163      	str	r3, [r4, #20]
 8028090:	b003      	add	sp, #12
 8028092:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8028094:	ab01      	add	r3, sp, #4
 8028096:	466a      	mov	r2, sp
 8028098:	f7ff ffc8 	bl	802802c <__swhatbuf_r>
 802809c:	9f00      	ldr	r7, [sp, #0]
 802809e:	4605      	mov	r5, r0
 80280a0:	4639      	mov	r1, r7
 80280a2:	4630      	mov	r0, r6
 80280a4:	f7fe f9fc 	bl	80264a0 <_malloc_r>
 80280a8:	b948      	cbnz	r0, 80280be <__smakebuf_r+0x46>
 80280aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80280ae:	059a      	lsls	r2, r3, #22
 80280b0:	d4ee      	bmi.n	8028090 <__smakebuf_r+0x18>
 80280b2:	f023 0303 	bic.w	r3, r3, #3
 80280b6:	f043 0302 	orr.w	r3, r3, #2
 80280ba:	81a3      	strh	r3, [r4, #12]
 80280bc:	e7e2      	b.n	8028084 <__smakebuf_r+0xc>
 80280be:	89a3      	ldrh	r3, [r4, #12]
 80280c0:	6020      	str	r0, [r4, #0]
 80280c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80280c6:	81a3      	strh	r3, [r4, #12]
 80280c8:	9b01      	ldr	r3, [sp, #4]
 80280ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80280ce:	b15b      	cbz	r3, 80280e8 <__smakebuf_r+0x70>
 80280d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80280d4:	4630      	mov	r0, r6
 80280d6:	f000 f849 	bl	802816c <_isatty_r>
 80280da:	b128      	cbz	r0, 80280e8 <__smakebuf_r+0x70>
 80280dc:	89a3      	ldrh	r3, [r4, #12]
 80280de:	f023 0303 	bic.w	r3, r3, #3
 80280e2:	f043 0301 	orr.w	r3, r3, #1
 80280e6:	81a3      	strh	r3, [r4, #12]
 80280e8:	89a3      	ldrh	r3, [r4, #12]
 80280ea:	431d      	orrs	r5, r3
 80280ec:	81a5      	strh	r5, [r4, #12]
 80280ee:	e7cf      	b.n	8028090 <__smakebuf_r+0x18>

080280f0 <memmove>:
 80280f0:	4288      	cmp	r0, r1
 80280f2:	b510      	push	{r4, lr}
 80280f4:	eb01 0402 	add.w	r4, r1, r2
 80280f8:	d902      	bls.n	8028100 <memmove+0x10>
 80280fa:	4284      	cmp	r4, r0
 80280fc:	4623      	mov	r3, r4
 80280fe:	d807      	bhi.n	8028110 <memmove+0x20>
 8028100:	1e43      	subs	r3, r0, #1
 8028102:	42a1      	cmp	r1, r4
 8028104:	d008      	beq.n	8028118 <memmove+0x28>
 8028106:	f811 2b01 	ldrb.w	r2, [r1], #1
 802810a:	f803 2f01 	strb.w	r2, [r3, #1]!
 802810e:	e7f8      	b.n	8028102 <memmove+0x12>
 8028110:	4402      	add	r2, r0
 8028112:	4601      	mov	r1, r0
 8028114:	428a      	cmp	r2, r1
 8028116:	d100      	bne.n	802811a <memmove+0x2a>
 8028118:	bd10      	pop	{r4, pc}
 802811a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 802811e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8028122:	e7f7      	b.n	8028114 <memmove+0x24>

08028124 <strncmp>:
 8028124:	b510      	push	{r4, lr}
 8028126:	b16a      	cbz	r2, 8028144 <strncmp+0x20>
 8028128:	3901      	subs	r1, #1
 802812a:	1884      	adds	r4, r0, r2
 802812c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8028130:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8028134:	429a      	cmp	r2, r3
 8028136:	d103      	bne.n	8028140 <strncmp+0x1c>
 8028138:	42a0      	cmp	r0, r4
 802813a:	d001      	beq.n	8028140 <strncmp+0x1c>
 802813c:	2a00      	cmp	r2, #0
 802813e:	d1f5      	bne.n	802812c <strncmp+0x8>
 8028140:	1ad0      	subs	r0, r2, r3
 8028142:	bd10      	pop	{r4, pc}
 8028144:	4610      	mov	r0, r2
 8028146:	e7fc      	b.n	8028142 <strncmp+0x1e>

08028148 <_fstat_r>:
 8028148:	b538      	push	{r3, r4, r5, lr}
 802814a:	4d07      	ldr	r5, [pc, #28]	@ (8028168 <_fstat_r+0x20>)
 802814c:	2300      	movs	r3, #0
 802814e:	4604      	mov	r4, r0
 8028150:	4608      	mov	r0, r1
 8028152:	4611      	mov	r1, r2
 8028154:	602b      	str	r3, [r5, #0]
 8028156:	f7f9 f96f 	bl	8021438 <_fstat>
 802815a:	1c43      	adds	r3, r0, #1
 802815c:	d102      	bne.n	8028164 <_fstat_r+0x1c>
 802815e:	682b      	ldr	r3, [r5, #0]
 8028160:	b103      	cbz	r3, 8028164 <_fstat_r+0x1c>
 8028162:	6023      	str	r3, [r4, #0]
 8028164:	bd38      	pop	{r3, r4, r5, pc}
 8028166:	bf00      	nop
 8028168:	200004c8 	.word	0x200004c8

0802816c <_isatty_r>:
 802816c:	b538      	push	{r3, r4, r5, lr}
 802816e:	4d06      	ldr	r5, [pc, #24]	@ (8028188 <_isatty_r+0x1c>)
 8028170:	2300      	movs	r3, #0
 8028172:	4604      	mov	r4, r0
 8028174:	4608      	mov	r0, r1
 8028176:	602b      	str	r3, [r5, #0]
 8028178:	f7f9 f96e 	bl	8021458 <_isatty>
 802817c:	1c43      	adds	r3, r0, #1
 802817e:	d102      	bne.n	8028186 <_isatty_r+0x1a>
 8028180:	682b      	ldr	r3, [r5, #0]
 8028182:	b103      	cbz	r3, 8028186 <_isatty_r+0x1a>
 8028184:	6023      	str	r3, [r4, #0]
 8028186:	bd38      	pop	{r3, r4, r5, pc}
 8028188:	200004c8 	.word	0x200004c8

0802818c <_sbrk_r>:
 802818c:	b538      	push	{r3, r4, r5, lr}
 802818e:	4d06      	ldr	r5, [pc, #24]	@ (80281a8 <_sbrk_r+0x1c>)
 8028190:	2300      	movs	r3, #0
 8028192:	4604      	mov	r4, r0
 8028194:	4608      	mov	r0, r1
 8028196:	602b      	str	r3, [r5, #0]
 8028198:	f7f9 f976 	bl	8021488 <_sbrk>
 802819c:	1c43      	adds	r3, r0, #1
 802819e:	d102      	bne.n	80281a6 <_sbrk_r+0x1a>
 80281a0:	682b      	ldr	r3, [r5, #0]
 80281a2:	b103      	cbz	r3, 80281a6 <_sbrk_r+0x1a>
 80281a4:	6023      	str	r3, [r4, #0]
 80281a6:	bd38      	pop	{r3, r4, r5, pc}
 80281a8:	200004c8 	.word	0x200004c8

080281ac <memcpy>:
 80281ac:	440a      	add	r2, r1
 80281ae:	4291      	cmp	r1, r2
 80281b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80281b4:	d100      	bne.n	80281b8 <memcpy+0xc>
 80281b6:	4770      	bx	lr
 80281b8:	b510      	push	{r4, lr}
 80281ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80281be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80281c2:	4291      	cmp	r1, r2
 80281c4:	d1f9      	bne.n	80281ba <memcpy+0xe>
 80281c6:	bd10      	pop	{r4, pc}

080281c8 <nan>:
 80281c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80281d0 <nan+0x8>
 80281cc:	4770      	bx	lr
 80281ce:	bf00      	nop
 80281d0:	00000000 	.word	0x00000000
 80281d4:	7ff80000 	.word	0x7ff80000

080281d8 <__assert_func>:
 80281d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80281da:	4614      	mov	r4, r2
 80281dc:	461a      	mov	r2, r3
 80281de:	4b09      	ldr	r3, [pc, #36]	@ (8028204 <__assert_func+0x2c>)
 80281e0:	681b      	ldr	r3, [r3, #0]
 80281e2:	4605      	mov	r5, r0
 80281e4:	68d8      	ldr	r0, [r3, #12]
 80281e6:	b954      	cbnz	r4, 80281fe <__assert_func+0x26>
 80281e8:	4b07      	ldr	r3, [pc, #28]	@ (8028208 <__assert_func+0x30>)
 80281ea:	461c      	mov	r4, r3
 80281ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80281f0:	9100      	str	r1, [sp, #0]
 80281f2:	462b      	mov	r3, r5
 80281f4:	4905      	ldr	r1, [pc, #20]	@ (802820c <__assert_func+0x34>)
 80281f6:	f000 fba7 	bl	8028948 <fiprintf>
 80281fa:	f000 fbb7 	bl	802896c <abort>
 80281fe:	4b04      	ldr	r3, [pc, #16]	@ (8028210 <__assert_func+0x38>)
 8028200:	e7f4      	b.n	80281ec <__assert_func+0x14>
 8028202:	bf00      	nop
 8028204:	20000030 	.word	0x20000030
 8028208:	080290ad 	.word	0x080290ad
 802820c:	0802907f 	.word	0x0802907f
 8028210:	08029072 	.word	0x08029072

08028214 <_calloc_r>:
 8028214:	b570      	push	{r4, r5, r6, lr}
 8028216:	fba1 5402 	umull	r5, r4, r1, r2
 802821a:	b93c      	cbnz	r4, 802822c <_calloc_r+0x18>
 802821c:	4629      	mov	r1, r5
 802821e:	f7fe f93f 	bl	80264a0 <_malloc_r>
 8028222:	4606      	mov	r6, r0
 8028224:	b928      	cbnz	r0, 8028232 <_calloc_r+0x1e>
 8028226:	2600      	movs	r6, #0
 8028228:	4630      	mov	r0, r6
 802822a:	bd70      	pop	{r4, r5, r6, pc}
 802822c:	220c      	movs	r2, #12
 802822e:	6002      	str	r2, [r0, #0]
 8028230:	e7f9      	b.n	8028226 <_calloc_r+0x12>
 8028232:	462a      	mov	r2, r5
 8028234:	4621      	mov	r1, r4
 8028236:	f7fd f9ed 	bl	8025614 <memset>
 802823a:	e7f5      	b.n	8028228 <_calloc_r+0x14>

0802823c <rshift>:
 802823c:	6903      	ldr	r3, [r0, #16]
 802823e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8028242:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8028246:	ea4f 1261 	mov.w	r2, r1, asr #5
 802824a:	f100 0414 	add.w	r4, r0, #20
 802824e:	dd45      	ble.n	80282dc <rshift+0xa0>
 8028250:	f011 011f 	ands.w	r1, r1, #31
 8028254:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8028258:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 802825c:	d10c      	bne.n	8028278 <rshift+0x3c>
 802825e:	f100 0710 	add.w	r7, r0, #16
 8028262:	4629      	mov	r1, r5
 8028264:	42b1      	cmp	r1, r6
 8028266:	d334      	bcc.n	80282d2 <rshift+0x96>
 8028268:	1a9b      	subs	r3, r3, r2
 802826a:	009b      	lsls	r3, r3, #2
 802826c:	1eea      	subs	r2, r5, #3
 802826e:	4296      	cmp	r6, r2
 8028270:	bf38      	it	cc
 8028272:	2300      	movcc	r3, #0
 8028274:	4423      	add	r3, r4
 8028276:	e015      	b.n	80282a4 <rshift+0x68>
 8028278:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 802827c:	f1c1 0820 	rsb	r8, r1, #32
 8028280:	40cf      	lsrs	r7, r1
 8028282:	f105 0e04 	add.w	lr, r5, #4
 8028286:	46a1      	mov	r9, r4
 8028288:	4576      	cmp	r6, lr
 802828a:	46f4      	mov	ip, lr
 802828c:	d815      	bhi.n	80282ba <rshift+0x7e>
 802828e:	1a9a      	subs	r2, r3, r2
 8028290:	0092      	lsls	r2, r2, #2
 8028292:	3a04      	subs	r2, #4
 8028294:	3501      	adds	r5, #1
 8028296:	42ae      	cmp	r6, r5
 8028298:	bf38      	it	cc
 802829a:	2200      	movcc	r2, #0
 802829c:	18a3      	adds	r3, r4, r2
 802829e:	50a7      	str	r7, [r4, r2]
 80282a0:	b107      	cbz	r7, 80282a4 <rshift+0x68>
 80282a2:	3304      	adds	r3, #4
 80282a4:	1b1a      	subs	r2, r3, r4
 80282a6:	42a3      	cmp	r3, r4
 80282a8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80282ac:	bf08      	it	eq
 80282ae:	2300      	moveq	r3, #0
 80282b0:	6102      	str	r2, [r0, #16]
 80282b2:	bf08      	it	eq
 80282b4:	6143      	streq	r3, [r0, #20]
 80282b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80282ba:	f8dc c000 	ldr.w	ip, [ip]
 80282be:	fa0c fc08 	lsl.w	ip, ip, r8
 80282c2:	ea4c 0707 	orr.w	r7, ip, r7
 80282c6:	f849 7b04 	str.w	r7, [r9], #4
 80282ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 80282ce:	40cf      	lsrs	r7, r1
 80282d0:	e7da      	b.n	8028288 <rshift+0x4c>
 80282d2:	f851 cb04 	ldr.w	ip, [r1], #4
 80282d6:	f847 cf04 	str.w	ip, [r7, #4]!
 80282da:	e7c3      	b.n	8028264 <rshift+0x28>
 80282dc:	4623      	mov	r3, r4
 80282de:	e7e1      	b.n	80282a4 <rshift+0x68>

080282e0 <__hexdig_fun>:
 80282e0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80282e4:	2b09      	cmp	r3, #9
 80282e6:	d802      	bhi.n	80282ee <__hexdig_fun+0xe>
 80282e8:	3820      	subs	r0, #32
 80282ea:	b2c0      	uxtb	r0, r0
 80282ec:	4770      	bx	lr
 80282ee:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80282f2:	2b05      	cmp	r3, #5
 80282f4:	d801      	bhi.n	80282fa <__hexdig_fun+0x1a>
 80282f6:	3847      	subs	r0, #71	@ 0x47
 80282f8:	e7f7      	b.n	80282ea <__hexdig_fun+0xa>
 80282fa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80282fe:	2b05      	cmp	r3, #5
 8028300:	d801      	bhi.n	8028306 <__hexdig_fun+0x26>
 8028302:	3827      	subs	r0, #39	@ 0x27
 8028304:	e7f1      	b.n	80282ea <__hexdig_fun+0xa>
 8028306:	2000      	movs	r0, #0
 8028308:	4770      	bx	lr
	...

0802830c <__gethex>:
 802830c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8028310:	b085      	sub	sp, #20
 8028312:	468a      	mov	sl, r1
 8028314:	9302      	str	r3, [sp, #8]
 8028316:	680b      	ldr	r3, [r1, #0]
 8028318:	9001      	str	r0, [sp, #4]
 802831a:	4690      	mov	r8, r2
 802831c:	1c9c      	adds	r4, r3, #2
 802831e:	46a1      	mov	r9, r4
 8028320:	f814 0b01 	ldrb.w	r0, [r4], #1
 8028324:	2830      	cmp	r0, #48	@ 0x30
 8028326:	d0fa      	beq.n	802831e <__gethex+0x12>
 8028328:	eba9 0303 	sub.w	r3, r9, r3
 802832c:	f1a3 0b02 	sub.w	fp, r3, #2
 8028330:	f7ff ffd6 	bl	80282e0 <__hexdig_fun>
 8028334:	4605      	mov	r5, r0
 8028336:	2800      	cmp	r0, #0
 8028338:	d168      	bne.n	802840c <__gethex+0x100>
 802833a:	49a0      	ldr	r1, [pc, #640]	@ (80285bc <__gethex+0x2b0>)
 802833c:	2201      	movs	r2, #1
 802833e:	4648      	mov	r0, r9
 8028340:	f7ff fef0 	bl	8028124 <strncmp>
 8028344:	4607      	mov	r7, r0
 8028346:	2800      	cmp	r0, #0
 8028348:	d167      	bne.n	802841a <__gethex+0x10e>
 802834a:	f899 0001 	ldrb.w	r0, [r9, #1]
 802834e:	4626      	mov	r6, r4
 8028350:	f7ff ffc6 	bl	80282e0 <__hexdig_fun>
 8028354:	2800      	cmp	r0, #0
 8028356:	d062      	beq.n	802841e <__gethex+0x112>
 8028358:	4623      	mov	r3, r4
 802835a:	7818      	ldrb	r0, [r3, #0]
 802835c:	2830      	cmp	r0, #48	@ 0x30
 802835e:	4699      	mov	r9, r3
 8028360:	f103 0301 	add.w	r3, r3, #1
 8028364:	d0f9      	beq.n	802835a <__gethex+0x4e>
 8028366:	f7ff ffbb 	bl	80282e0 <__hexdig_fun>
 802836a:	fab0 f580 	clz	r5, r0
 802836e:	096d      	lsrs	r5, r5, #5
 8028370:	f04f 0b01 	mov.w	fp, #1
 8028374:	464a      	mov	r2, r9
 8028376:	4616      	mov	r6, r2
 8028378:	3201      	adds	r2, #1
 802837a:	7830      	ldrb	r0, [r6, #0]
 802837c:	f7ff ffb0 	bl	80282e0 <__hexdig_fun>
 8028380:	2800      	cmp	r0, #0
 8028382:	d1f8      	bne.n	8028376 <__gethex+0x6a>
 8028384:	498d      	ldr	r1, [pc, #564]	@ (80285bc <__gethex+0x2b0>)
 8028386:	2201      	movs	r2, #1
 8028388:	4630      	mov	r0, r6
 802838a:	f7ff fecb 	bl	8028124 <strncmp>
 802838e:	2800      	cmp	r0, #0
 8028390:	d13f      	bne.n	8028412 <__gethex+0x106>
 8028392:	b944      	cbnz	r4, 80283a6 <__gethex+0x9a>
 8028394:	1c74      	adds	r4, r6, #1
 8028396:	4622      	mov	r2, r4
 8028398:	4616      	mov	r6, r2
 802839a:	3201      	adds	r2, #1
 802839c:	7830      	ldrb	r0, [r6, #0]
 802839e:	f7ff ff9f 	bl	80282e0 <__hexdig_fun>
 80283a2:	2800      	cmp	r0, #0
 80283a4:	d1f8      	bne.n	8028398 <__gethex+0x8c>
 80283a6:	1ba4      	subs	r4, r4, r6
 80283a8:	00a7      	lsls	r7, r4, #2
 80283aa:	7833      	ldrb	r3, [r6, #0]
 80283ac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80283b0:	2b50      	cmp	r3, #80	@ 0x50
 80283b2:	d13e      	bne.n	8028432 <__gethex+0x126>
 80283b4:	7873      	ldrb	r3, [r6, #1]
 80283b6:	2b2b      	cmp	r3, #43	@ 0x2b
 80283b8:	d033      	beq.n	8028422 <__gethex+0x116>
 80283ba:	2b2d      	cmp	r3, #45	@ 0x2d
 80283bc:	d034      	beq.n	8028428 <__gethex+0x11c>
 80283be:	1c71      	adds	r1, r6, #1
 80283c0:	2400      	movs	r4, #0
 80283c2:	7808      	ldrb	r0, [r1, #0]
 80283c4:	f7ff ff8c 	bl	80282e0 <__hexdig_fun>
 80283c8:	1e43      	subs	r3, r0, #1
 80283ca:	b2db      	uxtb	r3, r3
 80283cc:	2b18      	cmp	r3, #24
 80283ce:	d830      	bhi.n	8028432 <__gethex+0x126>
 80283d0:	f1a0 0210 	sub.w	r2, r0, #16
 80283d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80283d8:	f7ff ff82 	bl	80282e0 <__hexdig_fun>
 80283dc:	f100 3cff 	add.w	ip, r0, #4294967295
 80283e0:	fa5f fc8c 	uxtb.w	ip, ip
 80283e4:	f1bc 0f18 	cmp.w	ip, #24
 80283e8:	f04f 030a 	mov.w	r3, #10
 80283ec:	d91e      	bls.n	802842c <__gethex+0x120>
 80283ee:	b104      	cbz	r4, 80283f2 <__gethex+0xe6>
 80283f0:	4252      	negs	r2, r2
 80283f2:	4417      	add	r7, r2
 80283f4:	f8ca 1000 	str.w	r1, [sl]
 80283f8:	b1ed      	cbz	r5, 8028436 <__gethex+0x12a>
 80283fa:	f1bb 0f00 	cmp.w	fp, #0
 80283fe:	bf0c      	ite	eq
 8028400:	2506      	moveq	r5, #6
 8028402:	2500      	movne	r5, #0
 8028404:	4628      	mov	r0, r5
 8028406:	b005      	add	sp, #20
 8028408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802840c:	2500      	movs	r5, #0
 802840e:	462c      	mov	r4, r5
 8028410:	e7b0      	b.n	8028374 <__gethex+0x68>
 8028412:	2c00      	cmp	r4, #0
 8028414:	d1c7      	bne.n	80283a6 <__gethex+0x9a>
 8028416:	4627      	mov	r7, r4
 8028418:	e7c7      	b.n	80283aa <__gethex+0x9e>
 802841a:	464e      	mov	r6, r9
 802841c:	462f      	mov	r7, r5
 802841e:	2501      	movs	r5, #1
 8028420:	e7c3      	b.n	80283aa <__gethex+0x9e>
 8028422:	2400      	movs	r4, #0
 8028424:	1cb1      	adds	r1, r6, #2
 8028426:	e7cc      	b.n	80283c2 <__gethex+0xb6>
 8028428:	2401      	movs	r4, #1
 802842a:	e7fb      	b.n	8028424 <__gethex+0x118>
 802842c:	fb03 0002 	mla	r0, r3, r2, r0
 8028430:	e7ce      	b.n	80283d0 <__gethex+0xc4>
 8028432:	4631      	mov	r1, r6
 8028434:	e7de      	b.n	80283f4 <__gethex+0xe8>
 8028436:	eba6 0309 	sub.w	r3, r6, r9
 802843a:	3b01      	subs	r3, #1
 802843c:	4629      	mov	r1, r5
 802843e:	2b07      	cmp	r3, #7
 8028440:	dc0a      	bgt.n	8028458 <__gethex+0x14c>
 8028442:	9801      	ldr	r0, [sp, #4]
 8028444:	f7fe f8b8 	bl	80265b8 <_Balloc>
 8028448:	4604      	mov	r4, r0
 802844a:	b940      	cbnz	r0, 802845e <__gethex+0x152>
 802844c:	4b5c      	ldr	r3, [pc, #368]	@ (80285c0 <__gethex+0x2b4>)
 802844e:	4602      	mov	r2, r0
 8028450:	21e4      	movs	r1, #228	@ 0xe4
 8028452:	485c      	ldr	r0, [pc, #368]	@ (80285c4 <__gethex+0x2b8>)
 8028454:	f7ff fec0 	bl	80281d8 <__assert_func>
 8028458:	3101      	adds	r1, #1
 802845a:	105b      	asrs	r3, r3, #1
 802845c:	e7ef      	b.n	802843e <__gethex+0x132>
 802845e:	f100 0a14 	add.w	sl, r0, #20
 8028462:	2300      	movs	r3, #0
 8028464:	4655      	mov	r5, sl
 8028466:	469b      	mov	fp, r3
 8028468:	45b1      	cmp	r9, r6
 802846a:	d337      	bcc.n	80284dc <__gethex+0x1d0>
 802846c:	f845 bb04 	str.w	fp, [r5], #4
 8028470:	eba5 050a 	sub.w	r5, r5, sl
 8028474:	10ad      	asrs	r5, r5, #2
 8028476:	6125      	str	r5, [r4, #16]
 8028478:	4658      	mov	r0, fp
 802847a:	f7fe f98f 	bl	802679c <__hi0bits>
 802847e:	016d      	lsls	r5, r5, #5
 8028480:	f8d8 6000 	ldr.w	r6, [r8]
 8028484:	1a2d      	subs	r5, r5, r0
 8028486:	42b5      	cmp	r5, r6
 8028488:	dd54      	ble.n	8028534 <__gethex+0x228>
 802848a:	1bad      	subs	r5, r5, r6
 802848c:	4629      	mov	r1, r5
 802848e:	4620      	mov	r0, r4
 8028490:	f7fe fd23 	bl	8026eda <__any_on>
 8028494:	4681      	mov	r9, r0
 8028496:	b178      	cbz	r0, 80284b8 <__gethex+0x1ac>
 8028498:	1e6b      	subs	r3, r5, #1
 802849a:	1159      	asrs	r1, r3, #5
 802849c:	f003 021f 	and.w	r2, r3, #31
 80284a0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80284a4:	f04f 0901 	mov.w	r9, #1
 80284a8:	fa09 f202 	lsl.w	r2, r9, r2
 80284ac:	420a      	tst	r2, r1
 80284ae:	d003      	beq.n	80284b8 <__gethex+0x1ac>
 80284b0:	454b      	cmp	r3, r9
 80284b2:	dc36      	bgt.n	8028522 <__gethex+0x216>
 80284b4:	f04f 0902 	mov.w	r9, #2
 80284b8:	4629      	mov	r1, r5
 80284ba:	4620      	mov	r0, r4
 80284bc:	f7ff febe 	bl	802823c <rshift>
 80284c0:	442f      	add	r7, r5
 80284c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80284c6:	42bb      	cmp	r3, r7
 80284c8:	da42      	bge.n	8028550 <__gethex+0x244>
 80284ca:	9801      	ldr	r0, [sp, #4]
 80284cc:	4621      	mov	r1, r4
 80284ce:	f7fe f8b3 	bl	8026638 <_Bfree>
 80284d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80284d4:	2300      	movs	r3, #0
 80284d6:	6013      	str	r3, [r2, #0]
 80284d8:	25a3      	movs	r5, #163	@ 0xa3
 80284da:	e793      	b.n	8028404 <__gethex+0xf8>
 80284dc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80284e0:	2a2e      	cmp	r2, #46	@ 0x2e
 80284e2:	d012      	beq.n	802850a <__gethex+0x1fe>
 80284e4:	2b20      	cmp	r3, #32
 80284e6:	d104      	bne.n	80284f2 <__gethex+0x1e6>
 80284e8:	f845 bb04 	str.w	fp, [r5], #4
 80284ec:	f04f 0b00 	mov.w	fp, #0
 80284f0:	465b      	mov	r3, fp
 80284f2:	7830      	ldrb	r0, [r6, #0]
 80284f4:	9303      	str	r3, [sp, #12]
 80284f6:	f7ff fef3 	bl	80282e0 <__hexdig_fun>
 80284fa:	9b03      	ldr	r3, [sp, #12]
 80284fc:	f000 000f 	and.w	r0, r0, #15
 8028500:	4098      	lsls	r0, r3
 8028502:	ea4b 0b00 	orr.w	fp, fp, r0
 8028506:	3304      	adds	r3, #4
 8028508:	e7ae      	b.n	8028468 <__gethex+0x15c>
 802850a:	45b1      	cmp	r9, r6
 802850c:	d8ea      	bhi.n	80284e4 <__gethex+0x1d8>
 802850e:	492b      	ldr	r1, [pc, #172]	@ (80285bc <__gethex+0x2b0>)
 8028510:	9303      	str	r3, [sp, #12]
 8028512:	2201      	movs	r2, #1
 8028514:	4630      	mov	r0, r6
 8028516:	f7ff fe05 	bl	8028124 <strncmp>
 802851a:	9b03      	ldr	r3, [sp, #12]
 802851c:	2800      	cmp	r0, #0
 802851e:	d1e1      	bne.n	80284e4 <__gethex+0x1d8>
 8028520:	e7a2      	b.n	8028468 <__gethex+0x15c>
 8028522:	1ea9      	subs	r1, r5, #2
 8028524:	4620      	mov	r0, r4
 8028526:	f7fe fcd8 	bl	8026eda <__any_on>
 802852a:	2800      	cmp	r0, #0
 802852c:	d0c2      	beq.n	80284b4 <__gethex+0x1a8>
 802852e:	f04f 0903 	mov.w	r9, #3
 8028532:	e7c1      	b.n	80284b8 <__gethex+0x1ac>
 8028534:	da09      	bge.n	802854a <__gethex+0x23e>
 8028536:	1b75      	subs	r5, r6, r5
 8028538:	4621      	mov	r1, r4
 802853a:	9801      	ldr	r0, [sp, #4]
 802853c:	462a      	mov	r2, r5
 802853e:	f7fe fa93 	bl	8026a68 <__lshift>
 8028542:	1b7f      	subs	r7, r7, r5
 8028544:	4604      	mov	r4, r0
 8028546:	f100 0a14 	add.w	sl, r0, #20
 802854a:	f04f 0900 	mov.w	r9, #0
 802854e:	e7b8      	b.n	80284c2 <__gethex+0x1b6>
 8028550:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8028554:	42bd      	cmp	r5, r7
 8028556:	dd6f      	ble.n	8028638 <__gethex+0x32c>
 8028558:	1bed      	subs	r5, r5, r7
 802855a:	42ae      	cmp	r6, r5
 802855c:	dc34      	bgt.n	80285c8 <__gethex+0x2bc>
 802855e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8028562:	2b02      	cmp	r3, #2
 8028564:	d022      	beq.n	80285ac <__gethex+0x2a0>
 8028566:	2b03      	cmp	r3, #3
 8028568:	d024      	beq.n	80285b4 <__gethex+0x2a8>
 802856a:	2b01      	cmp	r3, #1
 802856c:	d115      	bne.n	802859a <__gethex+0x28e>
 802856e:	42ae      	cmp	r6, r5
 8028570:	d113      	bne.n	802859a <__gethex+0x28e>
 8028572:	2e01      	cmp	r6, #1
 8028574:	d10b      	bne.n	802858e <__gethex+0x282>
 8028576:	9a02      	ldr	r2, [sp, #8]
 8028578:	f8d8 3004 	ldr.w	r3, [r8, #4]
 802857c:	6013      	str	r3, [r2, #0]
 802857e:	2301      	movs	r3, #1
 8028580:	6123      	str	r3, [r4, #16]
 8028582:	f8ca 3000 	str.w	r3, [sl]
 8028586:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8028588:	2562      	movs	r5, #98	@ 0x62
 802858a:	601c      	str	r4, [r3, #0]
 802858c:	e73a      	b.n	8028404 <__gethex+0xf8>
 802858e:	1e71      	subs	r1, r6, #1
 8028590:	4620      	mov	r0, r4
 8028592:	f7fe fca2 	bl	8026eda <__any_on>
 8028596:	2800      	cmp	r0, #0
 8028598:	d1ed      	bne.n	8028576 <__gethex+0x26a>
 802859a:	9801      	ldr	r0, [sp, #4]
 802859c:	4621      	mov	r1, r4
 802859e:	f7fe f84b 	bl	8026638 <_Bfree>
 80285a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80285a4:	2300      	movs	r3, #0
 80285a6:	6013      	str	r3, [r2, #0]
 80285a8:	2550      	movs	r5, #80	@ 0x50
 80285aa:	e72b      	b.n	8028404 <__gethex+0xf8>
 80285ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80285ae:	2b00      	cmp	r3, #0
 80285b0:	d1f3      	bne.n	802859a <__gethex+0x28e>
 80285b2:	e7e0      	b.n	8028576 <__gethex+0x26a>
 80285b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80285b6:	2b00      	cmp	r3, #0
 80285b8:	d1dd      	bne.n	8028576 <__gethex+0x26a>
 80285ba:	e7ee      	b.n	802859a <__gethex+0x28e>
 80285bc:	08028f00 	.word	0x08028f00
 80285c0:	08028d95 	.word	0x08028d95
 80285c4:	080290ae 	.word	0x080290ae
 80285c8:	1e6f      	subs	r7, r5, #1
 80285ca:	f1b9 0f00 	cmp.w	r9, #0
 80285ce:	d130      	bne.n	8028632 <__gethex+0x326>
 80285d0:	b127      	cbz	r7, 80285dc <__gethex+0x2d0>
 80285d2:	4639      	mov	r1, r7
 80285d4:	4620      	mov	r0, r4
 80285d6:	f7fe fc80 	bl	8026eda <__any_on>
 80285da:	4681      	mov	r9, r0
 80285dc:	117a      	asrs	r2, r7, #5
 80285de:	2301      	movs	r3, #1
 80285e0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80285e4:	f007 071f 	and.w	r7, r7, #31
 80285e8:	40bb      	lsls	r3, r7
 80285ea:	4213      	tst	r3, r2
 80285ec:	4629      	mov	r1, r5
 80285ee:	4620      	mov	r0, r4
 80285f0:	bf18      	it	ne
 80285f2:	f049 0902 	orrne.w	r9, r9, #2
 80285f6:	f7ff fe21 	bl	802823c <rshift>
 80285fa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80285fe:	1b76      	subs	r6, r6, r5
 8028600:	2502      	movs	r5, #2
 8028602:	f1b9 0f00 	cmp.w	r9, #0
 8028606:	d047      	beq.n	8028698 <__gethex+0x38c>
 8028608:	f8d8 300c 	ldr.w	r3, [r8, #12]
 802860c:	2b02      	cmp	r3, #2
 802860e:	d015      	beq.n	802863c <__gethex+0x330>
 8028610:	2b03      	cmp	r3, #3
 8028612:	d017      	beq.n	8028644 <__gethex+0x338>
 8028614:	2b01      	cmp	r3, #1
 8028616:	d109      	bne.n	802862c <__gethex+0x320>
 8028618:	f019 0f02 	tst.w	r9, #2
 802861c:	d006      	beq.n	802862c <__gethex+0x320>
 802861e:	f8da 3000 	ldr.w	r3, [sl]
 8028622:	ea49 0903 	orr.w	r9, r9, r3
 8028626:	f019 0f01 	tst.w	r9, #1
 802862a:	d10e      	bne.n	802864a <__gethex+0x33e>
 802862c:	f045 0510 	orr.w	r5, r5, #16
 8028630:	e032      	b.n	8028698 <__gethex+0x38c>
 8028632:	f04f 0901 	mov.w	r9, #1
 8028636:	e7d1      	b.n	80285dc <__gethex+0x2d0>
 8028638:	2501      	movs	r5, #1
 802863a:	e7e2      	b.n	8028602 <__gethex+0x2f6>
 802863c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802863e:	f1c3 0301 	rsb	r3, r3, #1
 8028642:	930f      	str	r3, [sp, #60]	@ 0x3c
 8028644:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8028646:	2b00      	cmp	r3, #0
 8028648:	d0f0      	beq.n	802862c <__gethex+0x320>
 802864a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 802864e:	f104 0314 	add.w	r3, r4, #20
 8028652:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8028656:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 802865a:	f04f 0c00 	mov.w	ip, #0
 802865e:	4618      	mov	r0, r3
 8028660:	f853 2b04 	ldr.w	r2, [r3], #4
 8028664:	f1b2 3fff 	cmp.w	r2, #4294967295
 8028668:	d01b      	beq.n	80286a2 <__gethex+0x396>
 802866a:	3201      	adds	r2, #1
 802866c:	6002      	str	r2, [r0, #0]
 802866e:	2d02      	cmp	r5, #2
 8028670:	f104 0314 	add.w	r3, r4, #20
 8028674:	d13c      	bne.n	80286f0 <__gethex+0x3e4>
 8028676:	f8d8 2000 	ldr.w	r2, [r8]
 802867a:	3a01      	subs	r2, #1
 802867c:	42b2      	cmp	r2, r6
 802867e:	d109      	bne.n	8028694 <__gethex+0x388>
 8028680:	1171      	asrs	r1, r6, #5
 8028682:	2201      	movs	r2, #1
 8028684:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8028688:	f006 061f 	and.w	r6, r6, #31
 802868c:	fa02 f606 	lsl.w	r6, r2, r6
 8028690:	421e      	tst	r6, r3
 8028692:	d13a      	bne.n	802870a <__gethex+0x3fe>
 8028694:	f045 0520 	orr.w	r5, r5, #32
 8028698:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802869a:	601c      	str	r4, [r3, #0]
 802869c:	9b02      	ldr	r3, [sp, #8]
 802869e:	601f      	str	r7, [r3, #0]
 80286a0:	e6b0      	b.n	8028404 <__gethex+0xf8>
 80286a2:	4299      	cmp	r1, r3
 80286a4:	f843 cc04 	str.w	ip, [r3, #-4]
 80286a8:	d8d9      	bhi.n	802865e <__gethex+0x352>
 80286aa:	68a3      	ldr	r3, [r4, #8]
 80286ac:	459b      	cmp	fp, r3
 80286ae:	db17      	blt.n	80286e0 <__gethex+0x3d4>
 80286b0:	6861      	ldr	r1, [r4, #4]
 80286b2:	9801      	ldr	r0, [sp, #4]
 80286b4:	3101      	adds	r1, #1
 80286b6:	f7fd ff7f 	bl	80265b8 <_Balloc>
 80286ba:	4681      	mov	r9, r0
 80286bc:	b918      	cbnz	r0, 80286c6 <__gethex+0x3ba>
 80286be:	4b1a      	ldr	r3, [pc, #104]	@ (8028728 <__gethex+0x41c>)
 80286c0:	4602      	mov	r2, r0
 80286c2:	2184      	movs	r1, #132	@ 0x84
 80286c4:	e6c5      	b.n	8028452 <__gethex+0x146>
 80286c6:	6922      	ldr	r2, [r4, #16]
 80286c8:	3202      	adds	r2, #2
 80286ca:	f104 010c 	add.w	r1, r4, #12
 80286ce:	0092      	lsls	r2, r2, #2
 80286d0:	300c      	adds	r0, #12
 80286d2:	f7ff fd6b 	bl	80281ac <memcpy>
 80286d6:	4621      	mov	r1, r4
 80286d8:	9801      	ldr	r0, [sp, #4]
 80286da:	f7fd ffad 	bl	8026638 <_Bfree>
 80286de:	464c      	mov	r4, r9
 80286e0:	6923      	ldr	r3, [r4, #16]
 80286e2:	1c5a      	adds	r2, r3, #1
 80286e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80286e8:	6122      	str	r2, [r4, #16]
 80286ea:	2201      	movs	r2, #1
 80286ec:	615a      	str	r2, [r3, #20]
 80286ee:	e7be      	b.n	802866e <__gethex+0x362>
 80286f0:	6922      	ldr	r2, [r4, #16]
 80286f2:	455a      	cmp	r2, fp
 80286f4:	dd0b      	ble.n	802870e <__gethex+0x402>
 80286f6:	2101      	movs	r1, #1
 80286f8:	4620      	mov	r0, r4
 80286fa:	f7ff fd9f 	bl	802823c <rshift>
 80286fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8028702:	3701      	adds	r7, #1
 8028704:	42bb      	cmp	r3, r7
 8028706:	f6ff aee0 	blt.w	80284ca <__gethex+0x1be>
 802870a:	2501      	movs	r5, #1
 802870c:	e7c2      	b.n	8028694 <__gethex+0x388>
 802870e:	f016 061f 	ands.w	r6, r6, #31
 8028712:	d0fa      	beq.n	802870a <__gethex+0x3fe>
 8028714:	4453      	add	r3, sl
 8028716:	f1c6 0620 	rsb	r6, r6, #32
 802871a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 802871e:	f7fe f83d 	bl	802679c <__hi0bits>
 8028722:	42b0      	cmp	r0, r6
 8028724:	dbe7      	blt.n	80286f6 <__gethex+0x3ea>
 8028726:	e7f0      	b.n	802870a <__gethex+0x3fe>
 8028728:	08028d95 	.word	0x08028d95

0802872c <L_shift>:
 802872c:	f1c2 0208 	rsb	r2, r2, #8
 8028730:	0092      	lsls	r2, r2, #2
 8028732:	b570      	push	{r4, r5, r6, lr}
 8028734:	f1c2 0620 	rsb	r6, r2, #32
 8028738:	6843      	ldr	r3, [r0, #4]
 802873a:	6804      	ldr	r4, [r0, #0]
 802873c:	fa03 f506 	lsl.w	r5, r3, r6
 8028740:	432c      	orrs	r4, r5
 8028742:	40d3      	lsrs	r3, r2
 8028744:	6004      	str	r4, [r0, #0]
 8028746:	f840 3f04 	str.w	r3, [r0, #4]!
 802874a:	4288      	cmp	r0, r1
 802874c:	d3f4      	bcc.n	8028738 <L_shift+0xc>
 802874e:	bd70      	pop	{r4, r5, r6, pc}

08028750 <__match>:
 8028750:	b530      	push	{r4, r5, lr}
 8028752:	6803      	ldr	r3, [r0, #0]
 8028754:	3301      	adds	r3, #1
 8028756:	f811 4b01 	ldrb.w	r4, [r1], #1
 802875a:	b914      	cbnz	r4, 8028762 <__match+0x12>
 802875c:	6003      	str	r3, [r0, #0]
 802875e:	2001      	movs	r0, #1
 8028760:	bd30      	pop	{r4, r5, pc}
 8028762:	f813 2b01 	ldrb.w	r2, [r3], #1
 8028766:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 802876a:	2d19      	cmp	r5, #25
 802876c:	bf98      	it	ls
 802876e:	3220      	addls	r2, #32
 8028770:	42a2      	cmp	r2, r4
 8028772:	d0f0      	beq.n	8028756 <__match+0x6>
 8028774:	2000      	movs	r0, #0
 8028776:	e7f3      	b.n	8028760 <__match+0x10>

08028778 <__hexnan>:
 8028778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802877c:	680b      	ldr	r3, [r1, #0]
 802877e:	6801      	ldr	r1, [r0, #0]
 8028780:	115e      	asrs	r6, r3, #5
 8028782:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8028786:	f013 031f 	ands.w	r3, r3, #31
 802878a:	b087      	sub	sp, #28
 802878c:	bf18      	it	ne
 802878e:	3604      	addne	r6, #4
 8028790:	2500      	movs	r5, #0
 8028792:	1f37      	subs	r7, r6, #4
 8028794:	4682      	mov	sl, r0
 8028796:	4690      	mov	r8, r2
 8028798:	9301      	str	r3, [sp, #4]
 802879a:	f846 5c04 	str.w	r5, [r6, #-4]
 802879e:	46b9      	mov	r9, r7
 80287a0:	463c      	mov	r4, r7
 80287a2:	9502      	str	r5, [sp, #8]
 80287a4:	46ab      	mov	fp, r5
 80287a6:	784a      	ldrb	r2, [r1, #1]
 80287a8:	1c4b      	adds	r3, r1, #1
 80287aa:	9303      	str	r3, [sp, #12]
 80287ac:	b342      	cbz	r2, 8028800 <__hexnan+0x88>
 80287ae:	4610      	mov	r0, r2
 80287b0:	9105      	str	r1, [sp, #20]
 80287b2:	9204      	str	r2, [sp, #16]
 80287b4:	f7ff fd94 	bl	80282e0 <__hexdig_fun>
 80287b8:	2800      	cmp	r0, #0
 80287ba:	d151      	bne.n	8028860 <__hexnan+0xe8>
 80287bc:	9a04      	ldr	r2, [sp, #16]
 80287be:	9905      	ldr	r1, [sp, #20]
 80287c0:	2a20      	cmp	r2, #32
 80287c2:	d818      	bhi.n	80287f6 <__hexnan+0x7e>
 80287c4:	9b02      	ldr	r3, [sp, #8]
 80287c6:	459b      	cmp	fp, r3
 80287c8:	dd13      	ble.n	80287f2 <__hexnan+0x7a>
 80287ca:	454c      	cmp	r4, r9
 80287cc:	d206      	bcs.n	80287dc <__hexnan+0x64>
 80287ce:	2d07      	cmp	r5, #7
 80287d0:	dc04      	bgt.n	80287dc <__hexnan+0x64>
 80287d2:	462a      	mov	r2, r5
 80287d4:	4649      	mov	r1, r9
 80287d6:	4620      	mov	r0, r4
 80287d8:	f7ff ffa8 	bl	802872c <L_shift>
 80287dc:	4544      	cmp	r4, r8
 80287de:	d952      	bls.n	8028886 <__hexnan+0x10e>
 80287e0:	2300      	movs	r3, #0
 80287e2:	f1a4 0904 	sub.w	r9, r4, #4
 80287e6:	f844 3c04 	str.w	r3, [r4, #-4]
 80287ea:	f8cd b008 	str.w	fp, [sp, #8]
 80287ee:	464c      	mov	r4, r9
 80287f0:	461d      	mov	r5, r3
 80287f2:	9903      	ldr	r1, [sp, #12]
 80287f4:	e7d7      	b.n	80287a6 <__hexnan+0x2e>
 80287f6:	2a29      	cmp	r2, #41	@ 0x29
 80287f8:	d157      	bne.n	80288aa <__hexnan+0x132>
 80287fa:	3102      	adds	r1, #2
 80287fc:	f8ca 1000 	str.w	r1, [sl]
 8028800:	f1bb 0f00 	cmp.w	fp, #0
 8028804:	d051      	beq.n	80288aa <__hexnan+0x132>
 8028806:	454c      	cmp	r4, r9
 8028808:	d206      	bcs.n	8028818 <__hexnan+0xa0>
 802880a:	2d07      	cmp	r5, #7
 802880c:	dc04      	bgt.n	8028818 <__hexnan+0xa0>
 802880e:	462a      	mov	r2, r5
 8028810:	4649      	mov	r1, r9
 8028812:	4620      	mov	r0, r4
 8028814:	f7ff ff8a 	bl	802872c <L_shift>
 8028818:	4544      	cmp	r4, r8
 802881a:	d936      	bls.n	802888a <__hexnan+0x112>
 802881c:	f1a8 0204 	sub.w	r2, r8, #4
 8028820:	4623      	mov	r3, r4
 8028822:	f853 1b04 	ldr.w	r1, [r3], #4
 8028826:	f842 1f04 	str.w	r1, [r2, #4]!
 802882a:	429f      	cmp	r7, r3
 802882c:	d2f9      	bcs.n	8028822 <__hexnan+0xaa>
 802882e:	1b3b      	subs	r3, r7, r4
 8028830:	f023 0303 	bic.w	r3, r3, #3
 8028834:	3304      	adds	r3, #4
 8028836:	3401      	adds	r4, #1
 8028838:	3e03      	subs	r6, #3
 802883a:	42b4      	cmp	r4, r6
 802883c:	bf88      	it	hi
 802883e:	2304      	movhi	r3, #4
 8028840:	4443      	add	r3, r8
 8028842:	2200      	movs	r2, #0
 8028844:	f843 2b04 	str.w	r2, [r3], #4
 8028848:	429f      	cmp	r7, r3
 802884a:	d2fb      	bcs.n	8028844 <__hexnan+0xcc>
 802884c:	683b      	ldr	r3, [r7, #0]
 802884e:	b91b      	cbnz	r3, 8028858 <__hexnan+0xe0>
 8028850:	4547      	cmp	r7, r8
 8028852:	d128      	bne.n	80288a6 <__hexnan+0x12e>
 8028854:	2301      	movs	r3, #1
 8028856:	603b      	str	r3, [r7, #0]
 8028858:	2005      	movs	r0, #5
 802885a:	b007      	add	sp, #28
 802885c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8028860:	3501      	adds	r5, #1
 8028862:	2d08      	cmp	r5, #8
 8028864:	f10b 0b01 	add.w	fp, fp, #1
 8028868:	dd06      	ble.n	8028878 <__hexnan+0x100>
 802886a:	4544      	cmp	r4, r8
 802886c:	d9c1      	bls.n	80287f2 <__hexnan+0x7a>
 802886e:	2300      	movs	r3, #0
 8028870:	f844 3c04 	str.w	r3, [r4, #-4]
 8028874:	2501      	movs	r5, #1
 8028876:	3c04      	subs	r4, #4
 8028878:	6822      	ldr	r2, [r4, #0]
 802887a:	f000 000f 	and.w	r0, r0, #15
 802887e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8028882:	6020      	str	r0, [r4, #0]
 8028884:	e7b5      	b.n	80287f2 <__hexnan+0x7a>
 8028886:	2508      	movs	r5, #8
 8028888:	e7b3      	b.n	80287f2 <__hexnan+0x7a>
 802888a:	9b01      	ldr	r3, [sp, #4]
 802888c:	2b00      	cmp	r3, #0
 802888e:	d0dd      	beq.n	802884c <__hexnan+0xd4>
 8028890:	f1c3 0320 	rsb	r3, r3, #32
 8028894:	f04f 32ff 	mov.w	r2, #4294967295
 8028898:	40da      	lsrs	r2, r3
 802889a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 802889e:	4013      	ands	r3, r2
 80288a0:	f846 3c04 	str.w	r3, [r6, #-4]
 80288a4:	e7d2      	b.n	802884c <__hexnan+0xd4>
 80288a6:	3f04      	subs	r7, #4
 80288a8:	e7d0      	b.n	802884c <__hexnan+0xd4>
 80288aa:	2004      	movs	r0, #4
 80288ac:	e7d5      	b.n	802885a <__hexnan+0xe2>

080288ae <__ascii_mbtowc>:
 80288ae:	b082      	sub	sp, #8
 80288b0:	b901      	cbnz	r1, 80288b4 <__ascii_mbtowc+0x6>
 80288b2:	a901      	add	r1, sp, #4
 80288b4:	b142      	cbz	r2, 80288c8 <__ascii_mbtowc+0x1a>
 80288b6:	b14b      	cbz	r3, 80288cc <__ascii_mbtowc+0x1e>
 80288b8:	7813      	ldrb	r3, [r2, #0]
 80288ba:	600b      	str	r3, [r1, #0]
 80288bc:	7812      	ldrb	r2, [r2, #0]
 80288be:	1e10      	subs	r0, r2, #0
 80288c0:	bf18      	it	ne
 80288c2:	2001      	movne	r0, #1
 80288c4:	b002      	add	sp, #8
 80288c6:	4770      	bx	lr
 80288c8:	4610      	mov	r0, r2
 80288ca:	e7fb      	b.n	80288c4 <__ascii_mbtowc+0x16>
 80288cc:	f06f 0001 	mvn.w	r0, #1
 80288d0:	e7f8      	b.n	80288c4 <__ascii_mbtowc+0x16>

080288d2 <_realloc_r>:
 80288d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80288d6:	4680      	mov	r8, r0
 80288d8:	4615      	mov	r5, r2
 80288da:	460c      	mov	r4, r1
 80288dc:	b921      	cbnz	r1, 80288e8 <_realloc_r+0x16>
 80288de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80288e2:	4611      	mov	r1, r2
 80288e4:	f7fd bddc 	b.w	80264a0 <_malloc_r>
 80288e8:	b92a      	cbnz	r2, 80288f6 <_realloc_r+0x24>
 80288ea:	f7fd fd65 	bl	80263b8 <_free_r>
 80288ee:	2400      	movs	r4, #0
 80288f0:	4620      	mov	r0, r4
 80288f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80288f6:	f000 f840 	bl	802897a <_malloc_usable_size_r>
 80288fa:	4285      	cmp	r5, r0
 80288fc:	4606      	mov	r6, r0
 80288fe:	d802      	bhi.n	8028906 <_realloc_r+0x34>
 8028900:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8028904:	d8f4      	bhi.n	80288f0 <_realloc_r+0x1e>
 8028906:	4629      	mov	r1, r5
 8028908:	4640      	mov	r0, r8
 802890a:	f7fd fdc9 	bl	80264a0 <_malloc_r>
 802890e:	4607      	mov	r7, r0
 8028910:	2800      	cmp	r0, #0
 8028912:	d0ec      	beq.n	80288ee <_realloc_r+0x1c>
 8028914:	42b5      	cmp	r5, r6
 8028916:	462a      	mov	r2, r5
 8028918:	4621      	mov	r1, r4
 802891a:	bf28      	it	cs
 802891c:	4632      	movcs	r2, r6
 802891e:	f7ff fc45 	bl	80281ac <memcpy>
 8028922:	4621      	mov	r1, r4
 8028924:	4640      	mov	r0, r8
 8028926:	f7fd fd47 	bl	80263b8 <_free_r>
 802892a:	463c      	mov	r4, r7
 802892c:	e7e0      	b.n	80288f0 <_realloc_r+0x1e>

0802892e <__ascii_wctomb>:
 802892e:	4603      	mov	r3, r0
 8028930:	4608      	mov	r0, r1
 8028932:	b141      	cbz	r1, 8028946 <__ascii_wctomb+0x18>
 8028934:	2aff      	cmp	r2, #255	@ 0xff
 8028936:	d904      	bls.n	8028942 <__ascii_wctomb+0x14>
 8028938:	228a      	movs	r2, #138	@ 0x8a
 802893a:	601a      	str	r2, [r3, #0]
 802893c:	f04f 30ff 	mov.w	r0, #4294967295
 8028940:	4770      	bx	lr
 8028942:	700a      	strb	r2, [r1, #0]
 8028944:	2001      	movs	r0, #1
 8028946:	4770      	bx	lr

08028948 <fiprintf>:
 8028948:	b40e      	push	{r1, r2, r3}
 802894a:	b503      	push	{r0, r1, lr}
 802894c:	4601      	mov	r1, r0
 802894e:	ab03      	add	r3, sp, #12
 8028950:	4805      	ldr	r0, [pc, #20]	@ (8028968 <fiprintf+0x20>)
 8028952:	f853 2b04 	ldr.w	r2, [r3], #4
 8028956:	6800      	ldr	r0, [r0, #0]
 8028958:	9301      	str	r3, [sp, #4]
 802895a:	f000 f83f 	bl	80289dc <_vfiprintf_r>
 802895e:	b002      	add	sp, #8
 8028960:	f85d eb04 	ldr.w	lr, [sp], #4
 8028964:	b003      	add	sp, #12
 8028966:	4770      	bx	lr
 8028968:	20000030 	.word	0x20000030

0802896c <abort>:
 802896c:	b508      	push	{r3, lr}
 802896e:	2006      	movs	r0, #6
 8028970:	f000 f974 	bl	8028c5c <raise>
 8028974:	2001      	movs	r0, #1
 8028976:	f7f8 fd0f 	bl	8021398 <_exit>

0802897a <_malloc_usable_size_r>:
 802897a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802897e:	1f18      	subs	r0, r3, #4
 8028980:	2b00      	cmp	r3, #0
 8028982:	bfbc      	itt	lt
 8028984:	580b      	ldrlt	r3, [r1, r0]
 8028986:	18c0      	addlt	r0, r0, r3
 8028988:	4770      	bx	lr

0802898a <__sfputc_r>:
 802898a:	6893      	ldr	r3, [r2, #8]
 802898c:	3b01      	subs	r3, #1
 802898e:	2b00      	cmp	r3, #0
 8028990:	b410      	push	{r4}
 8028992:	6093      	str	r3, [r2, #8]
 8028994:	da08      	bge.n	80289a8 <__sfputc_r+0x1e>
 8028996:	6994      	ldr	r4, [r2, #24]
 8028998:	42a3      	cmp	r3, r4
 802899a:	db01      	blt.n	80289a0 <__sfputc_r+0x16>
 802899c:	290a      	cmp	r1, #10
 802899e:	d103      	bne.n	80289a8 <__sfputc_r+0x1e>
 80289a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80289a4:	f7fc bda1 	b.w	80254ea <__swbuf_r>
 80289a8:	6813      	ldr	r3, [r2, #0]
 80289aa:	1c58      	adds	r0, r3, #1
 80289ac:	6010      	str	r0, [r2, #0]
 80289ae:	7019      	strb	r1, [r3, #0]
 80289b0:	4608      	mov	r0, r1
 80289b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80289b6:	4770      	bx	lr

080289b8 <__sfputs_r>:
 80289b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80289ba:	4606      	mov	r6, r0
 80289bc:	460f      	mov	r7, r1
 80289be:	4614      	mov	r4, r2
 80289c0:	18d5      	adds	r5, r2, r3
 80289c2:	42ac      	cmp	r4, r5
 80289c4:	d101      	bne.n	80289ca <__sfputs_r+0x12>
 80289c6:	2000      	movs	r0, #0
 80289c8:	e007      	b.n	80289da <__sfputs_r+0x22>
 80289ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80289ce:	463a      	mov	r2, r7
 80289d0:	4630      	mov	r0, r6
 80289d2:	f7ff ffda 	bl	802898a <__sfputc_r>
 80289d6:	1c43      	adds	r3, r0, #1
 80289d8:	d1f3      	bne.n	80289c2 <__sfputs_r+0xa>
 80289da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080289dc <_vfiprintf_r>:
 80289dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80289e0:	460d      	mov	r5, r1
 80289e2:	b09d      	sub	sp, #116	@ 0x74
 80289e4:	4614      	mov	r4, r2
 80289e6:	4698      	mov	r8, r3
 80289e8:	4606      	mov	r6, r0
 80289ea:	b118      	cbz	r0, 80289f4 <_vfiprintf_r+0x18>
 80289ec:	6a03      	ldr	r3, [r0, #32]
 80289ee:	b90b      	cbnz	r3, 80289f4 <_vfiprintf_r+0x18>
 80289f0:	f7fc fc84 	bl	80252fc <__sinit>
 80289f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80289f6:	07d9      	lsls	r1, r3, #31
 80289f8:	d405      	bmi.n	8028a06 <_vfiprintf_r+0x2a>
 80289fa:	89ab      	ldrh	r3, [r5, #12]
 80289fc:	059a      	lsls	r2, r3, #22
 80289fe:	d402      	bmi.n	8028a06 <_vfiprintf_r+0x2a>
 8028a00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8028a02:	f7fc fe84 	bl	802570e <__retarget_lock_acquire_recursive>
 8028a06:	89ab      	ldrh	r3, [r5, #12]
 8028a08:	071b      	lsls	r3, r3, #28
 8028a0a:	d501      	bpl.n	8028a10 <_vfiprintf_r+0x34>
 8028a0c:	692b      	ldr	r3, [r5, #16]
 8028a0e:	b99b      	cbnz	r3, 8028a38 <_vfiprintf_r+0x5c>
 8028a10:	4629      	mov	r1, r5
 8028a12:	4630      	mov	r0, r6
 8028a14:	f7fc fda8 	bl	8025568 <__swsetup_r>
 8028a18:	b170      	cbz	r0, 8028a38 <_vfiprintf_r+0x5c>
 8028a1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8028a1c:	07dc      	lsls	r4, r3, #31
 8028a1e:	d504      	bpl.n	8028a2a <_vfiprintf_r+0x4e>
 8028a20:	f04f 30ff 	mov.w	r0, #4294967295
 8028a24:	b01d      	add	sp, #116	@ 0x74
 8028a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8028a2a:	89ab      	ldrh	r3, [r5, #12]
 8028a2c:	0598      	lsls	r0, r3, #22
 8028a2e:	d4f7      	bmi.n	8028a20 <_vfiprintf_r+0x44>
 8028a30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8028a32:	f7fc fe6d 	bl	8025710 <__retarget_lock_release_recursive>
 8028a36:	e7f3      	b.n	8028a20 <_vfiprintf_r+0x44>
 8028a38:	2300      	movs	r3, #0
 8028a3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8028a3c:	2320      	movs	r3, #32
 8028a3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8028a42:	f8cd 800c 	str.w	r8, [sp, #12]
 8028a46:	2330      	movs	r3, #48	@ 0x30
 8028a48:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8028bf8 <_vfiprintf_r+0x21c>
 8028a4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8028a50:	f04f 0901 	mov.w	r9, #1
 8028a54:	4623      	mov	r3, r4
 8028a56:	469a      	mov	sl, r3
 8028a58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8028a5c:	b10a      	cbz	r2, 8028a62 <_vfiprintf_r+0x86>
 8028a5e:	2a25      	cmp	r2, #37	@ 0x25
 8028a60:	d1f9      	bne.n	8028a56 <_vfiprintf_r+0x7a>
 8028a62:	ebba 0b04 	subs.w	fp, sl, r4
 8028a66:	d00b      	beq.n	8028a80 <_vfiprintf_r+0xa4>
 8028a68:	465b      	mov	r3, fp
 8028a6a:	4622      	mov	r2, r4
 8028a6c:	4629      	mov	r1, r5
 8028a6e:	4630      	mov	r0, r6
 8028a70:	f7ff ffa2 	bl	80289b8 <__sfputs_r>
 8028a74:	3001      	adds	r0, #1
 8028a76:	f000 80a7 	beq.w	8028bc8 <_vfiprintf_r+0x1ec>
 8028a7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8028a7c:	445a      	add	r2, fp
 8028a7e:	9209      	str	r2, [sp, #36]	@ 0x24
 8028a80:	f89a 3000 	ldrb.w	r3, [sl]
 8028a84:	2b00      	cmp	r3, #0
 8028a86:	f000 809f 	beq.w	8028bc8 <_vfiprintf_r+0x1ec>
 8028a8a:	2300      	movs	r3, #0
 8028a8c:	f04f 32ff 	mov.w	r2, #4294967295
 8028a90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8028a94:	f10a 0a01 	add.w	sl, sl, #1
 8028a98:	9304      	str	r3, [sp, #16]
 8028a9a:	9307      	str	r3, [sp, #28]
 8028a9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8028aa0:	931a      	str	r3, [sp, #104]	@ 0x68
 8028aa2:	4654      	mov	r4, sl
 8028aa4:	2205      	movs	r2, #5
 8028aa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8028aaa:	4853      	ldr	r0, [pc, #332]	@ (8028bf8 <_vfiprintf_r+0x21c>)
 8028aac:	f7f7 fb90 	bl	80201d0 <memchr>
 8028ab0:	9a04      	ldr	r2, [sp, #16]
 8028ab2:	b9d8      	cbnz	r0, 8028aec <_vfiprintf_r+0x110>
 8028ab4:	06d1      	lsls	r1, r2, #27
 8028ab6:	bf44      	itt	mi
 8028ab8:	2320      	movmi	r3, #32
 8028aba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8028abe:	0713      	lsls	r3, r2, #28
 8028ac0:	bf44      	itt	mi
 8028ac2:	232b      	movmi	r3, #43	@ 0x2b
 8028ac4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8028ac8:	f89a 3000 	ldrb.w	r3, [sl]
 8028acc:	2b2a      	cmp	r3, #42	@ 0x2a
 8028ace:	d015      	beq.n	8028afc <_vfiprintf_r+0x120>
 8028ad0:	9a07      	ldr	r2, [sp, #28]
 8028ad2:	4654      	mov	r4, sl
 8028ad4:	2000      	movs	r0, #0
 8028ad6:	f04f 0c0a 	mov.w	ip, #10
 8028ada:	4621      	mov	r1, r4
 8028adc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8028ae0:	3b30      	subs	r3, #48	@ 0x30
 8028ae2:	2b09      	cmp	r3, #9
 8028ae4:	d94b      	bls.n	8028b7e <_vfiprintf_r+0x1a2>
 8028ae6:	b1b0      	cbz	r0, 8028b16 <_vfiprintf_r+0x13a>
 8028ae8:	9207      	str	r2, [sp, #28]
 8028aea:	e014      	b.n	8028b16 <_vfiprintf_r+0x13a>
 8028aec:	eba0 0308 	sub.w	r3, r0, r8
 8028af0:	fa09 f303 	lsl.w	r3, r9, r3
 8028af4:	4313      	orrs	r3, r2
 8028af6:	9304      	str	r3, [sp, #16]
 8028af8:	46a2      	mov	sl, r4
 8028afa:	e7d2      	b.n	8028aa2 <_vfiprintf_r+0xc6>
 8028afc:	9b03      	ldr	r3, [sp, #12]
 8028afe:	1d19      	adds	r1, r3, #4
 8028b00:	681b      	ldr	r3, [r3, #0]
 8028b02:	9103      	str	r1, [sp, #12]
 8028b04:	2b00      	cmp	r3, #0
 8028b06:	bfbb      	ittet	lt
 8028b08:	425b      	neglt	r3, r3
 8028b0a:	f042 0202 	orrlt.w	r2, r2, #2
 8028b0e:	9307      	strge	r3, [sp, #28]
 8028b10:	9307      	strlt	r3, [sp, #28]
 8028b12:	bfb8      	it	lt
 8028b14:	9204      	strlt	r2, [sp, #16]
 8028b16:	7823      	ldrb	r3, [r4, #0]
 8028b18:	2b2e      	cmp	r3, #46	@ 0x2e
 8028b1a:	d10a      	bne.n	8028b32 <_vfiprintf_r+0x156>
 8028b1c:	7863      	ldrb	r3, [r4, #1]
 8028b1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8028b20:	d132      	bne.n	8028b88 <_vfiprintf_r+0x1ac>
 8028b22:	9b03      	ldr	r3, [sp, #12]
 8028b24:	1d1a      	adds	r2, r3, #4
 8028b26:	681b      	ldr	r3, [r3, #0]
 8028b28:	9203      	str	r2, [sp, #12]
 8028b2a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8028b2e:	3402      	adds	r4, #2
 8028b30:	9305      	str	r3, [sp, #20]
 8028b32:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8028c08 <_vfiprintf_r+0x22c>
 8028b36:	7821      	ldrb	r1, [r4, #0]
 8028b38:	2203      	movs	r2, #3
 8028b3a:	4650      	mov	r0, sl
 8028b3c:	f7f7 fb48 	bl	80201d0 <memchr>
 8028b40:	b138      	cbz	r0, 8028b52 <_vfiprintf_r+0x176>
 8028b42:	9b04      	ldr	r3, [sp, #16]
 8028b44:	eba0 000a 	sub.w	r0, r0, sl
 8028b48:	2240      	movs	r2, #64	@ 0x40
 8028b4a:	4082      	lsls	r2, r0
 8028b4c:	4313      	orrs	r3, r2
 8028b4e:	3401      	adds	r4, #1
 8028b50:	9304      	str	r3, [sp, #16]
 8028b52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8028b56:	4829      	ldr	r0, [pc, #164]	@ (8028bfc <_vfiprintf_r+0x220>)
 8028b58:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8028b5c:	2206      	movs	r2, #6
 8028b5e:	f7f7 fb37 	bl	80201d0 <memchr>
 8028b62:	2800      	cmp	r0, #0
 8028b64:	d03f      	beq.n	8028be6 <_vfiprintf_r+0x20a>
 8028b66:	4b26      	ldr	r3, [pc, #152]	@ (8028c00 <_vfiprintf_r+0x224>)
 8028b68:	bb1b      	cbnz	r3, 8028bb2 <_vfiprintf_r+0x1d6>
 8028b6a:	9b03      	ldr	r3, [sp, #12]
 8028b6c:	3307      	adds	r3, #7
 8028b6e:	f023 0307 	bic.w	r3, r3, #7
 8028b72:	3308      	adds	r3, #8
 8028b74:	9303      	str	r3, [sp, #12]
 8028b76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8028b78:	443b      	add	r3, r7
 8028b7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8028b7c:	e76a      	b.n	8028a54 <_vfiprintf_r+0x78>
 8028b7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8028b82:	460c      	mov	r4, r1
 8028b84:	2001      	movs	r0, #1
 8028b86:	e7a8      	b.n	8028ada <_vfiprintf_r+0xfe>
 8028b88:	2300      	movs	r3, #0
 8028b8a:	3401      	adds	r4, #1
 8028b8c:	9305      	str	r3, [sp, #20]
 8028b8e:	4619      	mov	r1, r3
 8028b90:	f04f 0c0a 	mov.w	ip, #10
 8028b94:	4620      	mov	r0, r4
 8028b96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8028b9a:	3a30      	subs	r2, #48	@ 0x30
 8028b9c:	2a09      	cmp	r2, #9
 8028b9e:	d903      	bls.n	8028ba8 <_vfiprintf_r+0x1cc>
 8028ba0:	2b00      	cmp	r3, #0
 8028ba2:	d0c6      	beq.n	8028b32 <_vfiprintf_r+0x156>
 8028ba4:	9105      	str	r1, [sp, #20]
 8028ba6:	e7c4      	b.n	8028b32 <_vfiprintf_r+0x156>
 8028ba8:	fb0c 2101 	mla	r1, ip, r1, r2
 8028bac:	4604      	mov	r4, r0
 8028bae:	2301      	movs	r3, #1
 8028bb0:	e7f0      	b.n	8028b94 <_vfiprintf_r+0x1b8>
 8028bb2:	ab03      	add	r3, sp, #12
 8028bb4:	9300      	str	r3, [sp, #0]
 8028bb6:	462a      	mov	r2, r5
 8028bb8:	4b12      	ldr	r3, [pc, #72]	@ (8028c04 <_vfiprintf_r+0x228>)
 8028bba:	a904      	add	r1, sp, #16
 8028bbc:	4630      	mov	r0, r6
 8028bbe:	f7fb fd45 	bl	802464c <_printf_float>
 8028bc2:	4607      	mov	r7, r0
 8028bc4:	1c78      	adds	r0, r7, #1
 8028bc6:	d1d6      	bne.n	8028b76 <_vfiprintf_r+0x19a>
 8028bc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8028bca:	07d9      	lsls	r1, r3, #31
 8028bcc:	d405      	bmi.n	8028bda <_vfiprintf_r+0x1fe>
 8028bce:	89ab      	ldrh	r3, [r5, #12]
 8028bd0:	059a      	lsls	r2, r3, #22
 8028bd2:	d402      	bmi.n	8028bda <_vfiprintf_r+0x1fe>
 8028bd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8028bd6:	f7fc fd9b 	bl	8025710 <__retarget_lock_release_recursive>
 8028bda:	89ab      	ldrh	r3, [r5, #12]
 8028bdc:	065b      	lsls	r3, r3, #25
 8028bde:	f53f af1f 	bmi.w	8028a20 <_vfiprintf_r+0x44>
 8028be2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8028be4:	e71e      	b.n	8028a24 <_vfiprintf_r+0x48>
 8028be6:	ab03      	add	r3, sp, #12
 8028be8:	9300      	str	r3, [sp, #0]
 8028bea:	462a      	mov	r2, r5
 8028bec:	4b05      	ldr	r3, [pc, #20]	@ (8028c04 <_vfiprintf_r+0x228>)
 8028bee:	a904      	add	r1, sp, #16
 8028bf0:	4630      	mov	r0, r6
 8028bf2:	f7fb ffc3 	bl	8024b7c <_printf_i>
 8028bf6:	e7e4      	b.n	8028bc2 <_vfiprintf_r+0x1e6>
 8028bf8:	08029059 	.word	0x08029059
 8028bfc:	08029063 	.word	0x08029063
 8028c00:	0802464d 	.word	0x0802464d
 8028c04:	080289b9 	.word	0x080289b9
 8028c08:	0802905f 	.word	0x0802905f

08028c0c <_raise_r>:
 8028c0c:	291f      	cmp	r1, #31
 8028c0e:	b538      	push	{r3, r4, r5, lr}
 8028c10:	4605      	mov	r5, r0
 8028c12:	460c      	mov	r4, r1
 8028c14:	d904      	bls.n	8028c20 <_raise_r+0x14>
 8028c16:	2316      	movs	r3, #22
 8028c18:	6003      	str	r3, [r0, #0]
 8028c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8028c1e:	bd38      	pop	{r3, r4, r5, pc}
 8028c20:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8028c22:	b112      	cbz	r2, 8028c2a <_raise_r+0x1e>
 8028c24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8028c28:	b94b      	cbnz	r3, 8028c3e <_raise_r+0x32>
 8028c2a:	4628      	mov	r0, r5
 8028c2c:	f000 f830 	bl	8028c90 <_getpid_r>
 8028c30:	4622      	mov	r2, r4
 8028c32:	4601      	mov	r1, r0
 8028c34:	4628      	mov	r0, r5
 8028c36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8028c3a:	f000 b817 	b.w	8028c6c <_kill_r>
 8028c3e:	2b01      	cmp	r3, #1
 8028c40:	d00a      	beq.n	8028c58 <_raise_r+0x4c>
 8028c42:	1c59      	adds	r1, r3, #1
 8028c44:	d103      	bne.n	8028c4e <_raise_r+0x42>
 8028c46:	2316      	movs	r3, #22
 8028c48:	6003      	str	r3, [r0, #0]
 8028c4a:	2001      	movs	r0, #1
 8028c4c:	e7e7      	b.n	8028c1e <_raise_r+0x12>
 8028c4e:	2100      	movs	r1, #0
 8028c50:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8028c54:	4620      	mov	r0, r4
 8028c56:	4798      	blx	r3
 8028c58:	2000      	movs	r0, #0
 8028c5a:	e7e0      	b.n	8028c1e <_raise_r+0x12>

08028c5c <raise>:
 8028c5c:	4b02      	ldr	r3, [pc, #8]	@ (8028c68 <raise+0xc>)
 8028c5e:	4601      	mov	r1, r0
 8028c60:	6818      	ldr	r0, [r3, #0]
 8028c62:	f7ff bfd3 	b.w	8028c0c <_raise_r>
 8028c66:	bf00      	nop
 8028c68:	20000030 	.word	0x20000030

08028c6c <_kill_r>:
 8028c6c:	b538      	push	{r3, r4, r5, lr}
 8028c6e:	4d07      	ldr	r5, [pc, #28]	@ (8028c8c <_kill_r+0x20>)
 8028c70:	2300      	movs	r3, #0
 8028c72:	4604      	mov	r4, r0
 8028c74:	4608      	mov	r0, r1
 8028c76:	4611      	mov	r1, r2
 8028c78:	602b      	str	r3, [r5, #0]
 8028c7a:	f7f8 fb7d 	bl	8021378 <_kill>
 8028c7e:	1c43      	adds	r3, r0, #1
 8028c80:	d102      	bne.n	8028c88 <_kill_r+0x1c>
 8028c82:	682b      	ldr	r3, [r5, #0]
 8028c84:	b103      	cbz	r3, 8028c88 <_kill_r+0x1c>
 8028c86:	6023      	str	r3, [r4, #0]
 8028c88:	bd38      	pop	{r3, r4, r5, pc}
 8028c8a:	bf00      	nop
 8028c8c:	200004c8 	.word	0x200004c8

08028c90 <_getpid_r>:
 8028c90:	f7f8 bb6a 	b.w	8021368 <_getpid>

08028c94 <_init>:
 8028c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8028c96:	bf00      	nop
 8028c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8028c9a:	bc08      	pop	{r3}
 8028c9c:	469e      	mov	lr, r3
 8028c9e:	4770      	bx	lr

08028ca0 <_fini>:
 8028ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8028ca2:	bf00      	nop
 8028ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8028ca6:	bc08      	pop	{r3}
 8028ca8:	469e      	mov	lr, r3
 8028caa:	4770      	bx	lr
