# Verilog-HDL-
Every program consists of 2 or 3 files. One file is for testbench and other files will be consisting of modules and submodules.
