# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do PC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM {C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/ALU_Module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:42 on Oct 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM" C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/ALU_Module.sv 
# -- Compiling module ALU_Module
# 
# Top level modules:
# 	ALU_Module
# End time: 17:26:42 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM {C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/Program_Counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:42 on Oct 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM" C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/Program_Counter.sv 
# -- Compiling module Program_Counter
# 
# Top level modules:
# 	Program_Counter
# End time: 17:26:42 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM {C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/Register_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:42 on Oct 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM" C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/Register_Unit.sv 
# -- Compiling module Register_Unit
# 
# Top level modules:
# 	Register_Unit
# End time: 17:26:43 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM {C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/Imm_generator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:43 on Oct 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM" C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/Imm_generator.sv 
# -- Compiling module Imm_generator
# 
# Top level modules:
# 	Imm_generator
# End time: 17:26:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM {C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/Riscv_CPU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:43 on Oct 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM" C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/Riscv_CPU.sv 
# -- Compiling module Riscv_CPU
# 
# Top level modules:
# 	Riscv_CPU
# End time: 17:26:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM {C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/hex7seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:43 on Oct 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM" C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/hex7seg.sv 
# -- Compiling module hex7seg
# 
# Top level modules:
# 	hex7seg
# End time: 17:26:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM {C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/Control_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:43 on Oct 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM" C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/Control_Unit.sv 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 17:26:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM {C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/mux2to1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:43 on Oct 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM" C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/mux2to1.sv 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 17:26:44 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM {C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/ALU_Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:44 on Oct 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM" C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/ALU_Control.sv 
# -- Compiling module ALU_Control
# 
# Top level modules:
# 	ALU_Control
# End time: 17:26:44 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM {C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/Instruction_Memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:44 on Oct 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM" C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/Instruction_Memory.sv 
# -- Compiling module Instruction_Memory
# 
# Top level modules:
# 	Instruction_Memory
# End time: 17:26:44 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM {C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/TB_Riscv_CPU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:26:44 on Oct 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM" C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/TB_Riscv_CPU.sv 
# -- Compiling module TB_Riscv_CPU
# 
# Top level modules:
# 	TB_Riscv_CPU
# End time: 17:26:44 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  TB_Riscv_CPU
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" TB_Riscv_CPU 
# Start time: 17:26:44 on Oct 17,2025
# Loading sv_std.std
# Loading work.TB_Riscv_CPU
# Loading work.Riscv_CPU
# Loading work.Program_Counter
# Loading work.Instruction_Memory
# Loading work.Register_Unit
# Loading work.Imm_generator
# Loading work.Control_Unit
# Loading work.mux2to1
# Loading work.ALU_Control
# Loading work.ALU_Module
# Loading work.hex7seg
# ** Warning: (vsim-3015) C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/Riscv_CPU.sv(52): [PCDPC] - Port size (32) does not match connection size (1) for port 'pc_in'. The port definition is at: C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/Program_Counter.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /TB_Riscv_CPU/DUT/PC File: C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/Program_Counter.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando simulación RISC-V Pipeline Simple
# Soporta: R-type (ADD, SUB, AND, OR, XOR, SLL, SRL, SRA, SLT, SLTU)
#          I-type (ADDI, ANDI, ORI, XORI, SLLI, SRLI, SRAI, SLTI, SLTIU)
# 
# ======================
# Ciclo | PC    | Instr    | Operación
# ------|-------|----------|----------
#     2 | 00000 | 00a00093 | x 1 = 0000000a
# ======================
# Ciclo | PC    | Instr    | Operación
# ------|-------|----------|----------
#     7 | 00000 | 00a00093 | x 1 = 0000000a
# ======================
# Ciclo | PC    | Instr    | Operación
# ------|-------|----------|----------
#    12 | 00000 | 00a00093 | x 1 = 0000000a
# ======================
# Ciclo | PC    | Instr    | Operación
# ------|-------|----------|----------
#    17 | 00000 | 00a00093 | x 1 = 0000000a
# ======================
# Ciclo | PC    | Instr    | Operación
# ------|-------|----------|----------
#    22 | 00000 | 00a00093 | x 1 = 0000000a
# ======================
# Ciclo | PC    | Instr    | Operación
# ------|-------|----------|----------
#    27 | 00000 | 00a00093 | x 1 = 0000000a
#    32 | 00000 | 00a00093 | x 1 = 0000000a
# ** Note: $finish    : C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/TB_Riscv_CPU.sv(33)
#    Time: 560 ps  Iteration: 0  Instance: /TB_Riscv_CPU
# 1
# Break in Module TB_Riscv_CPU at C:/Users/maxim/Documents/U-6semestre/Arquitectura/PC_FPGA_SIM/TB_Riscv_CPU.sv line 33
