P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		  128 B
associativity 		4-way
n_set 			128
n_cache_line 	512
tag: 18, index: 7, offset: 7
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	263596
0.n_loads 		206095
0.n_stores 		57501
0.n_hits 		237695
0.n_misses 		25901
0.hit_rate 		90.17
0.miss_rate 		9.83
0.n_upgrade_miss 	1737
0.n_bus_snoops 	13595
0.n_snoop_hits 	360
0.n_writebacks 	2566
Memory Traffic:
0.B_written_bus_to_cache 	3315328
0.B_written_cache_to_bus_wb 	328448
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	3643776
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	262305
1.n_loads 		179020
1.n_stores 		83285
1.n_hits 		236404
1.n_misses 		25901
1.hit_rate 		90.13
1.miss_rate 		9.87
1.n_upgrade_miss 	2706
1.n_bus_snoops 	12306
1.n_snoop_hits 	486
1.n_writebacks 	5178
Memory Traffic:
1.B_written_bus_to_cache 	3315328
1.B_written_cache_to_bus_wb 	662784
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	3978112
1.B_total_traffic_wt 	0
