

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_142_1'
================================================================
* Date:           Mon Jan 31 16:02:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_1  |        3|        3|         1|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      58|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     101|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     101|     126|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U6  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  14|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln142_fu_99_p2   |         +|   0|  0|   9|           2|           1|
    |ap_condition_160     |       and|   0|  0|   2|           1|           1|
    |ap_condition_164     |       and|   0|  0|   2|           1|           1|
    |ap_condition_167     |       and|   0|  0|   2|           1|           1|
    |icmp_ln142_fu_93_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |xor_ln143_fu_130_p2  |       xor|   0|  0|  33|          32|          33|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  58|          40|          41|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |b_num_1_1_fu_44          |   9|          2|   32|         64|
    |b_num_1_2_fu_48          |   9|          2|   32|         64|
    |b_num_1_fu_40            |   9|          2|   32|         64|
    |i_1_fu_36                |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  100|        200|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |b_num_1_1_fu_44          |  32|   0|   32|          0|
    |b_num_1_2_fu_48          |  32|   0|   32|          0|
    |b_num_1_fu_40            |  32|   0|   32|          0|
    |i_1_fu_36                |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 101|   0|  101|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_142_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_142_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_142_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_142_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_142_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_142_1|  return value|
|b_num_2_reload  |   in|   32|     ap_none|                  b_num_2_reload|        scalar|
|b_num_1_reload  |   in|   32|     ap_none|                  b_num_1_reload|        scalar|
|b_num_0_reload  |   in|   32|     ap_none|                  b_num_0_reload|        scalar|
+----------------+-----+-----+------------+--------------------------------+--------------+

