
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

00010f6c <.init>:
   10f6c:	push	{r3, lr}
   10f70:	bl	112fc <ftello64@plt+0x4c>
   10f74:	pop	{r3, pc}

Disassembly of section .plt:

00010f78 <fdopen@plt-0x14>:
   10f78:	push	{lr}		; (str lr, [sp, #-4]!)
   10f7c:	ldr	lr, [pc, #4]	; 10f88 <fdopen@plt-0x4>
   10f80:	add	lr, pc, lr
   10f84:	ldr	pc, [lr, #8]!
   10f88:	andeq	lr, r1, r8, ror r0

00010f8c <fdopen@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #122880	; 0x1e000
   10f94:	ldr	pc, [ip, #120]!	; 0x78

00010f98 <calloc@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #122880	; 0x1e000
   10fa0:	ldr	pc, [ip, #112]!	; 0x70

00010fa4 <fputs_unlocked@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #122880	; 0x1e000
   10fac:	ldr	pc, [ip, #104]!	; 0x68

00010fb0 <raise@plt>:
   10fb0:	add	ip, pc, #0, 12
   10fb4:	add	ip, ip, #122880	; 0x1e000
   10fb8:	ldr	pc, [ip, #96]!	; 0x60

00010fbc <strcmp@plt>:
   10fbc:	add	ip, pc, #0, 12
   10fc0:	add	ip, ip, #122880	; 0x1e000
   10fc4:	ldr	pc, [ip, #88]!	; 0x58

00010fc8 <posix_fadvise64@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #122880	; 0x1e000
   10fd0:	ldr	pc, [ip, #80]!	; 0x50

00010fd4 <printf@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #122880	; 0x1e000
   10fdc:	ldr	pc, [ip, #72]!	; 0x48

00010fe0 <fflush@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #122880	; 0x1e000
   10fe8:	ldr	pc, [ip, #64]!	; 0x40

00010fec <free@plt>:
   10fec:	add	ip, pc, #0, 12
   10ff0:	add	ip, ip, #122880	; 0x1e000
   10ff4:	ldr	pc, [ip, #56]!	; 0x38

00010ff8 <ferror@plt>:
   10ff8:	add	ip, pc, #0, 12
   10ffc:	add	ip, ip, #122880	; 0x1e000
   11000:	ldr	pc, [ip, #48]!	; 0x30

00011004 <_exit@plt>:
   11004:	add	ip, pc, #0, 12
   11008:	add	ip, ip, #122880	; 0x1e000
   1100c:	ldr	pc, [ip, #40]!	; 0x28

00011010 <memcpy@plt>:
   11010:	add	ip, pc, #0, 12
   11014:	add	ip, ip, #122880	; 0x1e000
   11018:	ldr	pc, [ip, #32]!

0001101c <mbsinit@plt>:
   1101c:	add	ip, pc, #0, 12
   11020:	add	ip, ip, #122880	; 0x1e000
   11024:	ldr	pc, [ip, #24]!

00011028 <fwrite_unlocked@plt>:
   11028:	add	ip, pc, #0, 12
   1102c:	add	ip, ip, #122880	; 0x1e000
   11030:	ldr	pc, [ip, #16]!

00011034 <memcmp@plt>:
   11034:	add	ip, pc, #0, 12
   11038:	add	ip, ip, #122880	; 0x1e000
   1103c:	ldr	pc, [ip, #8]!

00011040 <stpcpy@plt>:
   11040:	add	ip, pc, #0, 12
   11044:	add	ip, ip, #122880	; 0x1e000
   11048:	ldr	pc, [ip, #0]!

0001104c <fputc_unlocked@plt>:
   1104c:	add	ip, pc, #0, 12
   11050:	add	ip, ip, #118784	; 0x1d000
   11054:	ldr	pc, [ip, #4088]!	; 0xff8

00011058 <getc_unlocked@plt>:
   11058:	add	ip, pc, #0, 12
   1105c:	add	ip, ip, #118784	; 0x1d000
   11060:	ldr	pc, [ip, #4080]!	; 0xff0

00011064 <dup2@plt>:
   11064:	add	ip, pc, #0, 12
   11068:	add	ip, ip, #118784	; 0x1d000
   1106c:	ldr	pc, [ip, #4072]!	; 0xfe8

00011070 <realloc@plt>:
   11070:	add	ip, pc, #0, 12
   11074:	add	ip, ip, #118784	; 0x1d000
   11078:	ldr	pc, [ip, #4064]!	; 0xfe0

0001107c <textdomain@plt>:
   1107c:	add	ip, pc, #0, 12
   11080:	add	ip, ip, #118784	; 0x1d000
   11084:	ldr	pc, [ip, #4056]!	; 0xfd8

00011088 <rawmemchr@plt>:
   11088:	add	ip, pc, #0, 12
   1108c:	add	ip, ip, #118784	; 0x1d000
   11090:	ldr	pc, [ip, #4048]!	; 0xfd0

00011094 <iswprint@plt>:
   11094:	add	ip, pc, #0, 12
   11098:	add	ip, ip, #118784	; 0x1d000
   1109c:	ldr	pc, [ip, #4040]!	; 0xfc8

000110a0 <__fxstat64@plt>:
   110a0:	add	ip, pc, #0, 12
   110a4:	add	ip, ip, #118784	; 0x1d000
   110a8:	ldr	pc, [ip, #4032]!	; 0xfc0

000110ac <fwrite@plt>:
   110ac:	add	ip, pc, #0, 12
   110b0:	add	ip, ip, #118784	; 0x1d000
   110b4:	ldr	pc, [ip, #4024]!	; 0xfb8

000110b8 <lseek64@plt>:
   110b8:	add	ip, pc, #0, 12
   110bc:	add	ip, ip, #118784	; 0x1d000
   110c0:	ldr	pc, [ip, #4016]!	; 0xfb0

000110c4 <__ctype_get_mb_cur_max@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #118784	; 0x1d000
   110cc:	ldr	pc, [ip, #4008]!	; 0xfa8

000110d0 <fread@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #118784	; 0x1d000
   110d8:	ldr	pc, [ip, #4000]!	; 0xfa0

000110dc <__fpending@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #118784	; 0x1d000
   110e4:	ldr	pc, [ip, #3992]!	; 0xf98

000110e8 <ferror_unlocked@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #118784	; 0x1d000
   110f0:	ldr	pc, [ip, #3984]!	; 0xf90

000110f4 <mbrtowc@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #118784	; 0x1d000
   110fc:	ldr	pc, [ip, #3976]!	; 0xf88

00011100 <error@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #118784	; 0x1d000
   11108:	ldr	pc, [ip, #3968]!	; 0xf80

0001110c <open64@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #118784	; 0x1d000
   11114:	ldr	pc, [ip, #3960]!	; 0xf78

00011118 <malloc@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #118784	; 0x1d000
   11120:	ldr	pc, [ip, #3952]!	; 0xf70

00011124 <__libc_start_main@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #118784	; 0x1d000
   1112c:	ldr	pc, [ip, #3944]!	; 0xf68

00011130 <__freading@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #118784	; 0x1d000
   11138:	ldr	pc, [ip, #3936]!	; 0xf60

0001113c <__gmon_start__@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #118784	; 0x1d000
   11144:	ldr	pc, [ip, #3928]!	; 0xf58

00011148 <freopen64@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #118784	; 0x1d000
   11150:	ldr	pc, [ip, #3920]!	; 0xf50

00011154 <getopt_long@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #118784	; 0x1d000
   1115c:	ldr	pc, [ip, #3912]!	; 0xf48

00011160 <__ctype_b_loc@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #118784	; 0x1d000
   11168:	ldr	pc, [ip, #3904]!	; 0xf40

0001116c <exit@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #118784	; 0x1d000
   11174:	ldr	pc, [ip, #3896]!	; 0xf38

00011178 <gettext@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #118784	; 0x1d000
   11180:	ldr	pc, [ip, #3888]!	; 0xf30

00011184 <strlen@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #118784	; 0x1d000
   1118c:	ldr	pc, [ip, #3880]!	; 0xf28

00011190 <strchr@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #118784	; 0x1d000
   11198:	ldr	pc, [ip, #3872]!	; 0xf20

0001119c <fprintf@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #118784	; 0x1d000
   111a4:	ldr	pc, [ip, #3864]!	; 0xf18

000111a8 <__errno_location@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #118784	; 0x1d000
   111b0:	ldr	pc, [ip, #3856]!	; 0xf10

000111b4 <__cxa_atexit@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #118784	; 0x1d000
   111bc:	ldr	pc, [ip, #3848]!	; 0xf08

000111c0 <setvbuf@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #118784	; 0x1d000
   111c8:	ldr	pc, [ip, #3840]!	; 0xf00

000111cc <memset@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #118784	; 0x1d000
   111d4:	ldr	pc, [ip, #3832]!	; 0xef8

000111d8 <fileno@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #118784	; 0x1d000
   111e0:	ldr	pc, [ip, #3824]!	; 0xef0

000111e4 <strtoumax@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #118784	; 0x1d000
   111ec:	ldr	pc, [ip, #3816]!	; 0xee8

000111f0 <fclose@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #118784	; 0x1d000
   111f8:	ldr	pc, [ip, #3808]!	; 0xee0

000111fc <fseeko64@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #118784	; 0x1d000
   11204:	ldr	pc, [ip, #3800]!	; 0xed8

00011208 <fcntl64@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #118784	; 0x1d000
   11210:	ldr	pc, [ip, #3792]!	; 0xed0

00011214 <setlocale@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #118784	; 0x1d000
   1121c:	ldr	pc, [ip, #3784]!	; 0xec8

00011220 <strrchr@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #118784	; 0x1d000
   11228:	ldr	pc, [ip, #3776]!	; 0xec0

0001122c <nl_langinfo@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #118784	; 0x1d000
   11234:	ldr	pc, [ip, #3768]!	; 0xeb8

00011238 <fopen64@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #118784	; 0x1d000
   11240:	ldr	pc, [ip, #3760]!	; 0xeb0

00011244 <explicit_bzero@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #118784	; 0x1d000
   1124c:	ldr	pc, [ip, #3752]!	; 0xea8

00011250 <bindtextdomain@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #118784	; 0x1d000
   11258:	ldr	pc, [ip, #3744]!	; 0xea0

0001125c <fread_unlocked@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #118784	; 0x1d000
   11264:	ldr	pc, [ip, #3736]!	; 0xe98

00011268 <getrandom@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #118784	; 0x1d000
   11270:	ldr	pc, [ip, #3728]!	; 0xe90

00011274 <strncmp@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #118784	; 0x1d000
   1127c:	ldr	pc, [ip, #3720]!	; 0xe88

00011280 <abort@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #118784	; 0x1d000
   11288:	ldr	pc, [ip, #3712]!	; 0xe80

0001128c <feof_unlocked@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #118784	; 0x1d000
   11294:	ldr	pc, [ip, #3704]!	; 0xe78

00011298 <close@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #118784	; 0x1d000
   112a0:	ldr	pc, [ip, #3696]!	; 0xe70

000112a4 <__assert_fail@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #118784	; 0x1d000
   112ac:	ldr	pc, [ip, #3688]!	; 0xe68

000112b0 <ftello64@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #118784	; 0x1d000
   112b8:	ldr	pc, [ip, #3680]!	; 0xe60

Disassembly of section .text:

000112c0 <.text>:
   112c0:	mov	fp, #0
   112c4:	mov	lr, #0
   112c8:	pop	{r1}		; (ldr r1, [sp], #4)
   112cc:	mov	r2, sp
   112d0:	push	{r2}		; (str r2, [sp, #-4]!)
   112d4:	push	{r0}		; (str r0, [sp, #-4]!)
   112d8:	ldr	ip, [pc, #16]	; 112f0 <ftello64@plt+0x40>
   112dc:	push	{ip}		; (str ip, [sp, #-4]!)
   112e0:	ldr	r0, [pc, #12]	; 112f4 <ftello64@plt+0x44>
   112e4:	ldr	r3, [pc, #12]	; 112f8 <ftello64@plt+0x48>
   112e8:	bl	11124 <__libc_start_main@plt>
   112ec:	bl	11280 <abort@plt>
   112f0:	andeq	sp, r1, r4, asr r9
   112f4:	andeq	r2, r1, ip, lsl r3
   112f8:	strdeq	sp, [r1], -r4
   112fc:	ldr	r3, [pc, #20]	; 11318 <ftello64@plt+0x68>
   11300:	ldr	r2, [pc, #20]	; 1131c <ftello64@plt+0x6c>
   11304:	add	r3, pc, r3
   11308:	ldr	r2, [r3, r2]
   1130c:	cmp	r2, #0
   11310:	bxeq	lr
   11314:	b	1113c <__gmon_start__@plt>
   11318:	strdeq	sp, [r1], -r4
   1131c:	andeq	r0, r0, ip, lsl r1
   11320:	ldr	r0, [pc, #24]	; 11340 <ftello64@plt+0x90>
   11324:	ldr	r3, [pc, #24]	; 11344 <ftello64@plt+0x94>
   11328:	cmp	r3, r0
   1132c:	bxeq	lr
   11330:	ldr	r3, [pc, #16]	; 11348 <ftello64@plt+0x98>
   11334:	cmp	r3, #0
   11338:	bxeq	lr
   1133c:	bx	r3
   11340:	andeq	pc, r2, r0, ror r1	; <UNPREDICTABLE>
   11344:	andeq	pc, r2, r0, ror r1	; <UNPREDICTABLE>
   11348:	andeq	r0, r0, r0
   1134c:	ldr	r0, [pc, #36]	; 11378 <ftello64@plt+0xc8>
   11350:	ldr	r1, [pc, #36]	; 1137c <ftello64@plt+0xcc>
   11354:	sub	r1, r1, r0
   11358:	asr	r1, r1, #2
   1135c:	add	r1, r1, r1, lsr #31
   11360:	asrs	r1, r1, #1
   11364:	bxeq	lr
   11368:	ldr	r3, [pc, #16]	; 11380 <ftello64@plt+0xd0>
   1136c:	cmp	r3, #0
   11370:	bxeq	lr
   11374:	bx	r3
   11378:	andeq	pc, r2, r0, ror r1	; <UNPREDICTABLE>
   1137c:	andeq	pc, r2, r0, ror r1	; <UNPREDICTABLE>
   11380:	andeq	r0, r0, r0
   11384:	push	{r4, lr}
   11388:	ldr	r4, [pc, #24]	; 113a8 <ftello64@plt+0xf8>
   1138c:	ldrb	r3, [r4]
   11390:	cmp	r3, #0
   11394:	popne	{r4, pc}
   11398:	bl	11320 <ftello64@plt+0x70>
   1139c:	mov	r3, #1
   113a0:	strb	r3, [r4]
   113a4:	pop	{r4, pc}
   113a8:	muleq	r2, r4, r1
   113ac:	b	1134c <ftello64@plt+0x9c>
   113b0:	str	fp, [sp, #-8]!
   113b4:	str	lr, [sp, #4]
   113b8:	add	fp, sp, #4
   113bc:	movw	r0, #55692	; 0xd98c
   113c0:	movt	r0, #1
   113c4:	bl	11178 <gettext@plt>
   113c8:	mov	r2, r0
   113cc:	movw	r3, #61836	; 0xf18c
   113d0:	movt	r3, #2
   113d4:	ldr	r3, [r3]
   113d8:	mov	r1, r3
   113dc:	mov	r0, r2
   113e0:	bl	10fa4 <fputs_unlocked@plt>
   113e4:	nop	{0}
   113e8:	sub	sp, fp, #4
   113ec:	ldr	fp, [sp]
   113f0:	add	sp, sp, #4
   113f4:	pop	{pc}		; (ldr pc, [sp], #4)
   113f8:	str	fp, [sp, #-8]!
   113fc:	str	lr, [sp, #4]
   11400:	add	fp, sp, #4
   11404:	movw	r0, #55748	; 0xd9c4
   11408:	movt	r0, #1
   1140c:	bl	11178 <gettext@plt>
   11410:	mov	r2, r0
   11414:	movw	r3, #61836	; 0xf18c
   11418:	movt	r3, #2
   1141c:	ldr	r3, [r3]
   11420:	mov	r1, r3
   11424:	mov	r0, r2
   11428:	bl	10fa4 <fputs_unlocked@plt>
   1142c:	nop	{0}
   11430:	sub	sp, fp, #4
   11434:	ldr	fp, [sp]
   11438:	add	sp, sp, #4
   1143c:	pop	{pc}		; (ldr pc, [sp], #4)
   11440:	str	fp, [sp, #-8]!
   11444:	str	lr, [sp, #4]
   11448:	add	fp, sp, #4
   1144c:	sub	sp, sp, #80	; 0x50
   11450:	str	r0, [fp, #-80]	; 0xffffffb0
   11454:	movw	r2, #56196	; 0xdb84
   11458:	movt	r2, #1
   1145c:	sub	r3, fp, #72	; 0x48
   11460:	ldrd	r0, [r2]
   11464:	strd	r0, [r3]
   11468:	ldrd	r0, [r2, #8]
   1146c:	strd	r0, [r3, #8]
   11470:	ldrd	r0, [r2, #16]
   11474:	strd	r0, [r3, #16]
   11478:	ldrd	r0, [r2, #24]
   1147c:	strd	r0, [r3, #24]
   11480:	ldrd	r0, [r2, #32]
   11484:	strd	r0, [r3, #32]
   11488:	ldrd	r0, [r2, #40]	; 0x28
   1148c:	strd	r0, [r3, #40]	; 0x28
   11490:	ldrd	r0, [r2, #48]	; 0x30
   11494:	strd	r0, [r3, #48]	; 0x30
   11498:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1149c:	str	r3, [fp, #-8]
   114a0:	sub	r3, fp, #72	; 0x48
   114a4:	str	r3, [fp, #-12]
   114a8:	b	114b8 <ftello64@plt+0x208>
   114ac:	ldr	r3, [fp, #-12]
   114b0:	add	r3, r3, #8
   114b4:	str	r3, [fp, #-12]
   114b8:	ldr	r3, [fp, #-12]
   114bc:	ldr	r3, [r3]
   114c0:	cmp	r3, #0
   114c4:	beq	114e8 <ftello64@plt+0x238>
   114c8:	ldr	r3, [fp, #-12]
   114cc:	ldr	r3, [r3]
   114d0:	mov	r1, r3
   114d4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   114d8:	bl	10fbc <strcmp@plt>
   114dc:	mov	r3, r0
   114e0:	cmp	r3, #0
   114e4:	bne	114ac <ftello64@plt+0x1fc>
   114e8:	ldr	r3, [fp, #-12]
   114ec:	ldr	r3, [r3, #4]
   114f0:	cmp	r3, #0
   114f4:	beq	11504 <ftello64@plt+0x254>
   114f8:	ldr	r3, [fp, #-12]
   114fc:	ldr	r3, [r3, #4]
   11500:	str	r3, [fp, #-8]
   11504:	movw	r0, #55824	; 0xda10
   11508:	movt	r0, #1
   1150c:	bl	11178 <gettext@plt>
   11510:	mov	r3, r0
   11514:	movw	r2, #55848	; 0xda28
   11518:	movt	r2, #1
   1151c:	movw	r1, #55888	; 0xda50
   11520:	movt	r1, #1
   11524:	mov	r0, r3
   11528:	bl	10fd4 <printf@plt>
   1152c:	mov	r1, #0
   11530:	mov	r0, #5
   11534:	bl	11214 <setlocale@plt>
   11538:	str	r0, [fp, #-16]
   1153c:	ldr	r3, [fp, #-16]
   11540:	cmp	r3, #0
   11544:	beq	11590 <ftello64@plt+0x2e0>
   11548:	mov	r2, #3
   1154c:	movw	r1, #55904	; 0xda60
   11550:	movt	r1, #1
   11554:	ldr	r0, [fp, #-16]
   11558:	bl	11274 <strncmp@plt>
   1155c:	mov	r3, r0
   11560:	cmp	r3, #0
   11564:	beq	11590 <ftello64@plt+0x2e0>
   11568:	movw	r0, #55908	; 0xda64
   1156c:	movt	r0, #1
   11570:	bl	11178 <gettext@plt>
   11574:	mov	r2, r0
   11578:	movw	r3, #61836	; 0xf18c
   1157c:	movt	r3, #2
   11580:	ldr	r3, [r3]
   11584:	mov	r1, r3
   11588:	mov	r0, r2
   1158c:	bl	10fa4 <fputs_unlocked@plt>
   11590:	movw	r0, #55980	; 0xdaac
   11594:	movt	r0, #1
   11598:	bl	11178 <gettext@plt>
   1159c:	mov	r3, r0
   115a0:	ldr	r2, [fp, #-80]	; 0xffffffb0
   115a4:	movw	r1, #55848	; 0xda28
   115a8:	movt	r1, #1
   115ac:	mov	r0, r3
   115b0:	bl	10fd4 <printf@plt>
   115b4:	movw	r0, #56008	; 0xdac8
   115b8:	movt	r0, #1
   115bc:	bl	11178 <gettext@plt>
   115c0:	ldr	r2, [fp, #-8]
   115c4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   115c8:	cmp	r2, r3
   115cc:	bne	115dc <ftello64@plt+0x32c>
   115d0:	movw	r3, #56060	; 0xdafc
   115d4:	movt	r3, #1
   115d8:	b	115e4 <ftello64@plt+0x334>
   115dc:	movw	r3, #56072	; 0xdb08
   115e0:	movt	r3, #1
   115e4:	mov	r2, r3
   115e8:	ldr	r1, [fp, #-8]
   115ec:	bl	10fd4 <printf@plt>
   115f0:	nop	{0}
   115f4:	sub	sp, fp, #4
   115f8:	ldr	fp, [sp]
   115fc:	add	sp, sp, #4
   11600:	pop	{pc}		; (ldr pc, [sp], #4)
   11604:	push	{fp}		; (str fp, [sp, #-4]!)
   11608:	add	fp, sp, #0
   1160c:	sub	sp, sp, #12
   11610:	str	r0, [fp, #-8]
   11614:	ldr	r3, [fp, #-8]
   11618:	ldr	r3, [r3, #16]
   1161c:	and	r3, r3, #61440	; 0xf000
   11620:	cmp	r3, #32768	; 0x8000
   11624:	beq	1163c <ftello64@plt+0x38c>
   11628:	ldr	r3, [fp, #-8]
   1162c:	ldr	r3, [r3, #16]
   11630:	and	r3, r3, #61440	; 0xf000
   11634:	cmp	r3, #40960	; 0xa000
   11638:	bne	11644 <ftello64@plt+0x394>
   1163c:	mov	r3, #1
   11640:	b	11648 <ftello64@plt+0x398>
   11644:	mov	r3, #0
   11648:	and	r3, r3, #1
   1164c:	uxtb	r3, r3
   11650:	mov	r0, r3
   11654:	add	sp, fp, #0
   11658:	pop	{fp}		; (ldr fp, [sp], #4)
   1165c:	bx	lr
   11660:	strd	r4, [sp, #-16]!
   11664:	str	fp, [sp, #8]
   11668:	str	lr, [sp, #12]
   1166c:	add	fp, sp, #12
   11670:	sub	sp, sp, #16
   11674:	str	r0, [fp, #-16]
   11678:	strd	r2, [fp, #-28]	; 0xffffffe4
   1167c:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   11680:	subs	r4, r2, #1
   11684:	sbc	r5, r3, #0
   11688:	mov	r2, r4
   1168c:	mov	r3, r5
   11690:	ldr	r0, [fp, #-16]
   11694:	bl	163ac <ftello64@plt+0x50fc>
   11698:	mov	r2, r0
   1169c:	mov	r3, r1
   116a0:	mov	r0, r2
   116a4:	mov	r1, r3
   116a8:	sub	sp, fp, #12
   116ac:	ldrd	r4, [sp]
   116b0:	ldr	fp, [sp, #8]
   116b4:	add	sp, sp, #12
   116b8:	pop	{pc}		; (ldr pc, [sp], #4)
   116bc:	str	r4, [sp, #-12]!
   116c0:	str	fp, [sp, #4]
   116c4:	str	lr, [sp, #8]
   116c8:	add	fp, sp, #8
   116cc:	sub	sp, sp, #12
   116d0:	str	r0, [fp, #-16]
   116d4:	ldr	r3, [fp, #-16]
   116d8:	cmp	r3, #0
   116dc:	beq	11718 <ftello64@plt+0x468>
   116e0:	movw	r3, #61824	; 0xf180
   116e4:	movt	r3, #2
   116e8:	ldr	r4, [r3]
   116ec:	movw	r0, #56252	; 0xdbbc
   116f0:	movt	r0, #1
   116f4:	bl	11178 <gettext@plt>
   116f8:	mov	r1, r0
   116fc:	movw	r3, #61856	; 0xf1a0
   11700:	movt	r3, #2
   11704:	ldr	r3, [r3]
   11708:	mov	r2, r3
   1170c:	mov	r0, r4
   11710:	bl	1119c <fprintf@plt>
   11714:	b	11828 <ftello64@plt+0x578>
   11718:	movw	r0, #56292	; 0xdbe4
   1171c:	movt	r0, #1
   11720:	bl	11178 <gettext@plt>
   11724:	movw	r3, #61856	; 0xf1a0
   11728:	movt	r3, #2
   1172c:	ldr	r1, [r3]
   11730:	movw	r3, #61856	; 0xf1a0
   11734:	movt	r3, #2
   11738:	ldr	r2, [r3]
   1173c:	movw	r3, #61856	; 0xf1a0
   11740:	movt	r3, #2
   11744:	ldr	r3, [r3]
   11748:	bl	10fd4 <printf@plt>
   1174c:	movw	r0, #56388	; 0xdc44
   11750:	movt	r0, #1
   11754:	bl	11178 <gettext@plt>
   11758:	mov	r2, r0
   1175c:	movw	r3, #61836	; 0xf18c
   11760:	movt	r3, #2
   11764:	ldr	r3, [r3]
   11768:	mov	r1, r3
   1176c:	mov	r0, r2
   11770:	bl	10fa4 <fputs_unlocked@plt>
   11774:	bl	113b0 <ftello64@plt+0x100>
   11778:	bl	113f8 <ftello64@plt+0x148>
   1177c:	movw	r0, #56456	; 0xdc88
   11780:	movt	r0, #1
   11784:	bl	11178 <gettext@plt>
   11788:	mov	r2, r0
   1178c:	movw	r3, #61836	; 0xf18c
   11790:	movt	r3, #2
   11794:	ldr	r3, [r3]
   11798:	mov	r1, r3
   1179c:	mov	r0, r2
   117a0:	bl	10fa4 <fputs_unlocked@plt>
   117a4:	movw	r0, #56840	; 0xde08
   117a8:	movt	r0, #1
   117ac:	bl	11178 <gettext@plt>
   117b0:	mov	r2, r0
   117b4:	movw	r3, #61836	; 0xf18c
   117b8:	movt	r3, #2
   117bc:	ldr	r3, [r3]
   117c0:	mov	r1, r3
   117c4:	mov	r0, r2
   117c8:	bl	10fa4 <fputs_unlocked@plt>
   117cc:	movw	r0, #56904	; 0xde48
   117d0:	movt	r0, #1
   117d4:	bl	11178 <gettext@plt>
   117d8:	mov	r2, r0
   117dc:	movw	r3, #61836	; 0xf18c
   117e0:	movt	r3, #2
   117e4:	ldr	r3, [r3]
   117e8:	mov	r1, r3
   117ec:	mov	r0, r2
   117f0:	bl	10fa4 <fputs_unlocked@plt>
   117f4:	movw	r0, #56952	; 0xde78
   117f8:	movt	r0, #1
   117fc:	bl	11178 <gettext@plt>
   11800:	mov	r2, r0
   11804:	movw	r3, #61836	; 0xf18c
   11808:	movt	r3, #2
   1180c:	ldr	r3, [r3]
   11810:	mov	r1, r3
   11814:	mov	r0, r2
   11818:	bl	10fa4 <fputs_unlocked@plt>
   1181c:	movw	r0, #57008	; 0xdeb0
   11820:	movt	r0, #1
   11824:	bl	11440 <ftello64@plt+0x190>
   11828:	ldr	r0, [fp, #-16]
   1182c:	bl	1116c <exit@plt>
   11830:	str	fp, [sp, #-8]!
   11834:	str	lr, [sp, #4]
   11838:	add	fp, sp, #4
   1183c:	sub	sp, sp, #32
   11840:	str	r0, [fp, #-24]	; 0xffffffe8
   11844:	str	r1, [fp, #-28]	; 0xffffffe4
   11848:	mov	r3, r2
   1184c:	strb	r3, [fp, #-29]	; 0xffffffe3
   11850:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11854:	str	r3, [fp, #-12]
   11858:	mov	r3, #0
   1185c:	str	r3, [fp, #-16]
   11860:	b	1189c <ftello64@plt+0x5ec>
   11864:	ldr	r3, [fp, #-16]
   11868:	lsl	r3, r3, #2
   1186c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11870:	add	r3, r2, r3
   11874:	ldr	r3, [r3]
   11878:	mov	r0, r3
   1187c:	bl	11184 <strlen@plt>
   11880:	mov	r2, r0
   11884:	ldr	r3, [fp, #-12]
   11888:	add	r3, r3, r2
   1188c:	str	r3, [fp, #-12]
   11890:	ldr	r3, [fp, #-16]
   11894:	add	r3, r3, #1
   11898:	str	r3, [fp, #-16]
   1189c:	ldr	r2, [fp, #-16]
   118a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   118a4:	cmp	r2, r3
   118a8:	blt	11864 <ftello64@plt+0x5b4>
   118ac:	ldr	r0, [fp, #-12]
   118b0:	bl	18f8c <ftello64@plt+0x7cdc>
   118b4:	mov	r3, r0
   118b8:	str	r3, [fp, #-8]
   118bc:	mov	r3, #0
   118c0:	str	r3, [fp, #-16]
   118c4:	b	1192c <ftello64@plt+0x67c>
   118c8:	ldr	r3, [fp, #-16]
   118cc:	lsl	r3, r3, #2
   118d0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   118d4:	add	r3, r2, r3
   118d8:	ldr	r3, [r3]
   118dc:	mov	r1, r3
   118e0:	ldr	r0, [fp, #-8]
   118e4:	bl	11040 <stpcpy@plt>
   118e8:	str	r0, [fp, #-20]	; 0xffffffec
   118ec:	ldr	r3, [fp, #-16]
   118f0:	lsl	r3, r3, #2
   118f4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   118f8:	add	r3, r2, r3
   118fc:	ldr	r2, [fp, #-8]
   11900:	str	r2, [r3]
   11904:	ldr	r3, [fp, #-20]	; 0xffffffec
   11908:	str	r3, [fp, #-8]
   1190c:	ldr	r3, [fp, #-8]
   11910:	add	r2, r3, #1
   11914:	str	r2, [fp, #-8]
   11918:	ldrb	r2, [fp, #-29]	; 0xffffffe3
   1191c:	strb	r2, [r3]
   11920:	ldr	r3, [fp, #-16]
   11924:	add	r3, r3, #1
   11928:	str	r3, [fp, #-16]
   1192c:	ldr	r2, [fp, #-16]
   11930:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11934:	cmp	r2, r3
   11938:	blt	118c8 <ftello64@plt+0x618>
   1193c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11940:	lsl	r3, r3, #2
   11944:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11948:	add	r3, r2, r3
   1194c:	ldr	r2, [fp, #-8]
   11950:	str	r2, [r3]
   11954:	nop	{0}
   11958:	sub	sp, fp, #4
   1195c:	ldr	fp, [sp]
   11960:	add	sp, sp, #4
   11964:	pop	{pc}		; (ldr pc, [sp], #4)
   11968:	str	fp, [sp, #-8]!
   1196c:	str	lr, [sp, #4]
   11970:	add	fp, sp, #4
   11974:	sub	sp, sp, #16
   11978:	str	r0, [fp, #-16]
   1197c:	mov	r3, r1
   11980:	strb	r3, [fp, #-17]	; 0xffffffef
   11984:	ldrb	r3, [fp, #-17]	; 0xffffffef
   11988:	mov	r1, r3
   1198c:	ldr	r0, [fp, #-16]
   11990:	bl	11088 <rawmemchr@plt>
   11994:	str	r0, [fp, #-8]
   11998:	ldr	r3, [fp, #-8]
   1199c:	add	r3, r3, #1
   119a0:	mov	r0, r3
   119a4:	sub	sp, fp, #4
   119a8:	ldr	fp, [sp]
   119ac:	add	sp, sp, #4
   119b0:	pop	{pc}		; (ldr pc, [sp], #4)
   119b4:	strd	r4, [sp, #-16]!
   119b8:	str	fp, [sp, #8]
   119bc:	str	lr, [sp, #12]
   119c0:	add	fp, sp, #12
   119c4:	sub	sp, sp, #128	; 0x80
   119c8:	sub	r3, fp, #132	; 0x84
   119cc:	mov	r1, r3
   119d0:	mov	r0, #0
   119d4:	bl	1d970 <ftello64@plt+0xc6c0>
   119d8:	mov	r3, r0
   119dc:	cmp	r3, #0
   119e0:	beq	119f0 <ftello64@plt+0x740>
   119e4:	mvn	r2, #0
   119e8:	mvn	r3, #-2147483648	; 0x80000000
   119ec:	b	11a70 <ftello64@plt+0x7c0>
   119f0:	sub	r3, fp, #132	; 0x84
   119f4:	mov	r0, r3
   119f8:	bl	11604 <ftello64@plt+0x354>
   119fc:	mov	r3, r0
   11a00:	cmp	r3, #0
   11a04:	beq	11a40 <ftello64@plt+0x790>
   11a08:	ldrd	r2, [fp, #-84]	; 0xffffffac
   11a0c:	strd	r2, [fp, #-20]	; 0xffffffec
   11a10:	mov	r3, #1
   11a14:	str	r3, [sp]
   11a18:	mov	r2, #0
   11a1c:	mov	r3, #0
   11a20:	mov	r0, #0
   11a24:	bl	110b8 <lseek64@plt>
   11a28:	strd	r0, [fp, #-28]	; 0xffffffe4
   11a2c:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   11a30:	cmp	r2, #0
   11a34:	sbcs	r3, r3, #0
   11a38:	bge	11a58 <ftello64@plt+0x7a8>
   11a3c:	b	11a4c <ftello64@plt+0x79c>
   11a40:	mvn	r2, #0
   11a44:	mvn	r3, #-2147483648	; 0x80000000
   11a48:	b	11a70 <ftello64@plt+0x7c0>
   11a4c:	mvn	r2, #0
   11a50:	mvn	r3, #-2147483648	; 0x80000000
   11a54:	b	11a70 <ftello64@plt+0x7c0>
   11a58:	ldrd	r0, [fp, #-20]	; 0xffffffec
   11a5c:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   11a60:	subs	r4, r0, r2
   11a64:	sbc	r5, r1, r3
   11a68:	strd	r4, [fp, #-20]	; 0xffffffec
   11a6c:	ldrd	r2, [fp, #-20]	; 0xffffffec
   11a70:	mov	r0, r2
   11a74:	mov	r1, r3
   11a78:	sub	sp, fp, #12
   11a7c:	ldrd	r4, [sp]
   11a80:	ldr	fp, [sp, #8]
   11a84:	add	sp, sp, #12
   11a88:	pop	{pc}		; (ldr pc, [sp], #4)
   11a8c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   11a90:	strd	r6, [sp, #8]
   11a94:	strd	r8, [sp, #16]
   11a98:	str	fp, [sp, #24]
   11a9c:	str	lr, [sp, #28]
   11aa0:	add	fp, sp, #28
   11aa4:	sub	sp, sp, #64	; 0x40
   11aa8:	str	r0, [fp, #-80]	; 0xffffffb0
   11aac:	str	r2, [fp, #-88]	; 0xffffffa8
   11ab0:	str	r3, [fp, #-92]	; 0xffffffa4
   11ab4:	mov	r3, r1
   11ab8:	strb	r3, [fp, #-81]	; 0xffffffaf
   11abc:	mov	r2, #0
   11ac0:	mov	r3, #0
   11ac4:	strd	r2, [fp, #-36]	; 0xffffffdc
   11ac8:	ldr	r3, [fp, #-88]	; 0xffffffa8
   11acc:	cmp	r3, #1024	; 0x400
   11ad0:	movcc	r3, r3
   11ad4:	movcs	r3, #1024	; 0x400
   11ad8:	str	r3, [fp, #-40]	; 0xffffffd8
   11adc:	mov	r3, #0
   11ae0:	str	r3, [fp, #-44]	; 0xffffffd4
   11ae4:	mov	r1, #12
   11ae8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   11aec:	bl	1961c <ftello64@plt+0x836c>
   11af0:	mov	r3, r0
   11af4:	str	r3, [fp, #-48]	; 0xffffffd0
   11af8:	b	11b78 <ftello64@plt+0x8c8>
   11afc:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   11b00:	adds	r6, r2, #1
   11b04:	adc	r7, r3, #0
   11b08:	strd	r6, [fp, #-36]	; 0xffffffdc
   11b0c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11b10:	mov	r2, r3
   11b14:	mov	r3, #0
   11b18:	ldrd	r0, [fp, #-36]	; 0xffffffdc
   11b1c:	cmp	r1, r3
   11b20:	cmpeq	r0, r2
   11b24:	bcc	11b78 <ftello64@plt+0x8c8>
   11b28:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11b2c:	add	r3, r3, #1024	; 0x400
   11b30:	str	r3, [fp, #-40]	; 0xffffffd8
   11b34:	mov	r2, #12
   11b38:	ldr	r1, [fp, #-40]	; 0xffffffd8
   11b3c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   11b40:	bl	18f0c <ftello64@plt+0x7c5c>
   11b44:	str	r0, [fp, #-48]	; 0xffffffd0
   11b48:	ldr	r2, [fp, #-36]	; 0xffffffdc
   11b4c:	mov	r3, r2
   11b50:	lsl	r3, r3, #1
   11b54:	add	r3, r3, r2
   11b58:	lsl	r3, r3, #2
   11b5c:	mov	r2, r3
   11b60:	ldr	r3, [fp, #-48]	; 0xffffffd0
   11b64:	add	r3, r3, r2
   11b68:	mov	r2, #12288	; 0x3000
   11b6c:	mov	r1, #0
   11b70:	mov	r0, r3
   11b74:	bl	111cc <memset@plt>
   11b78:	ldr	r3, [fp, #-88]	; 0xffffffa8
   11b7c:	mov	r2, r3
   11b80:	mov	r3, #0
   11b84:	ldrd	r0, [fp, #-36]	; 0xffffffdc
   11b88:	cmp	r1, r3
   11b8c:	cmpeq	r0, r2
   11b90:	bcs	11bd4 <ftello64@plt+0x924>
   11b94:	ldr	r2, [fp, #-36]	; 0xffffffdc
   11b98:	mov	r3, r2
   11b9c:	lsl	r3, r3, #1
   11ba0:	add	r3, r3, r2
   11ba4:	lsl	r3, r3, #2
   11ba8:	mov	r2, r3
   11bac:	ldr	r3, [fp, #-48]	; 0xffffffd0
   11bb0:	add	r3, r3, r2
   11bb4:	ldrb	r2, [fp, #-81]	; 0xffffffaf
   11bb8:	ldr	r1, [fp, #-80]	; 0xffffffb0
   11bbc:	mov	r0, r3
   11bc0:	bl	13714 <ftello64@plt+0x2464>
   11bc4:	str	r0, [fp, #-44]	; 0xffffffd4
   11bc8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   11bcc:	cmp	r3, #0
   11bd0:	bne	11afc <ftello64@plt+0x84c>
   11bd4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   11bd8:	cmp	r3, #0
   11bdc:	beq	11cc4 <ftello64@plt+0xa14>
   11be0:	sub	r3, fp, #72	; 0x48
   11be4:	mov	r0, r3
   11be8:	bl	1369c <ftello64@plt+0x23ec>
   11bec:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   11bf0:	adds	r8, r2, #1
   11bf4:	adc	r9, r3, #0
   11bf8:	mov	r2, r8
   11bfc:	mov	r3, r9
   11c00:	ldr	r0, [fp, #-92]	; 0xffffffa4
   11c04:	bl	11660 <ftello64@plt+0x3b0>
   11c08:	strd	r0, [fp, #-60]	; 0xffffffc4
   11c0c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   11c10:	mov	r2, r3
   11c14:	mov	r3, #0
   11c18:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   11c1c:	cmp	r1, r3
   11c20:	cmpeq	r0, r2
   11c24:	bcs	11c4c <ftello64@plt+0x99c>
   11c28:	ldr	r2, [fp, #-60]	; 0xffffffc4
   11c2c:	mov	r3, r2
   11c30:	lsl	r3, r3, #1
   11c34:	add	r3, r3, r2
   11c38:	lsl	r3, r3, #2
   11c3c:	mov	r2, r3
   11c40:	ldr	r3, [fp, #-48]	; 0xffffffd0
   11c44:	add	r3, r3, r2
   11c48:	b	11c50 <ftello64@plt+0x9a0>
   11c4c:	sub	r3, fp, #72	; 0x48
   11c50:	str	r3, [fp, #-44]	; 0xffffffd4
   11c54:	ldrb	r3, [fp, #-81]	; 0xffffffaf
   11c58:	mov	r2, r3
   11c5c:	ldr	r1, [fp, #-80]	; 0xffffffb0
   11c60:	ldr	r0, [fp, #-44]	; 0xffffffd4
   11c64:	bl	13714 <ftello64@plt+0x2464>
   11c68:	mov	r3, r0
   11c6c:	cmp	r3, #0
   11c70:	beq	11c8c <ftello64@plt+0x9dc>
   11c74:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   11c78:	adds	r4, r2, #1
   11c7c:	adc	r5, r3, #0
   11c80:	strd	r4, [fp, #-36]	; 0xffffffdc
   11c84:	orrs	r3, r2, r3
   11c88:	bne	11bec <ftello64@plt+0x93c>
   11c8c:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   11c90:	orrs	r3, r2, r3
   11c94:	bne	11cb8 <ftello64@plt+0xa08>
   11c98:	movw	r0, #57272	; 0xdfb8
   11c9c:	movt	r0, #1
   11ca0:	bl	11178 <gettext@plt>
   11ca4:	mov	r3, r0
   11ca8:	mov	r2, r3
   11cac:	mov	r1, #75	; 0x4b
   11cb0:	mov	r0, #1
   11cb4:	bl	11100 <error@plt>
   11cb8:	sub	r3, fp, #72	; 0x48
   11cbc:	mov	r0, r3
   11cc0:	bl	138b0 <ftello64@plt+0x2600>
   11cc4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   11cc8:	bl	110e8 <ferror_unlocked@plt>
   11ccc:	mov	r3, r0
   11cd0:	cmp	r3, #0
   11cd4:	beq	11d04 <ftello64@plt+0xa54>
   11cd8:	bl	111a8 <__errno_location@plt>
   11cdc:	mov	r3, r0
   11ce0:	ldr	r4, [r3]
   11ce4:	movw	r0, #57296	; 0xdfd0
   11ce8:	movt	r0, #1
   11cec:	bl	11178 <gettext@plt>
   11cf0:	mov	r3, r0
   11cf4:	mov	r2, r3
   11cf8:	mov	r1, r4
   11cfc:	mov	r0, #1
   11d00:	bl	11100 <error@plt>
   11d04:	ldr	r3, [fp, #4]
   11d08:	ldr	r2, [fp, #-48]	; 0xffffffd0
   11d0c:	str	r2, [r3]
   11d10:	ldr	r3, [fp, #-88]	; 0xffffffa8
   11d14:	mov	r0, r3
   11d18:	mov	r1, #0
   11d1c:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   11d20:	cmp	r3, r1
   11d24:	cmpeq	r2, r0
   11d28:	bls	11d34 <ftello64@plt+0xa84>
   11d2c:	mov	r2, r0
   11d30:	mov	r3, r1
   11d34:	mov	r3, r2
   11d38:	mov	r0, r3
   11d3c:	sub	sp, fp, #28
   11d40:	ldrd	r4, [sp]
   11d44:	ldrd	r6, [sp, #8]
   11d48:	ldrd	r8, [sp, #16]
   11d4c:	ldr	fp, [sp, #24]
   11d50:	add	sp, sp, #28
   11d54:	pop	{pc}		; (ldr pc, [sp], #4)
   11d58:	str	fp, [sp, #-8]!
   11d5c:	str	lr, [sp, #4]
   11d60:	add	fp, sp, #4
   11d64:	sub	sp, sp, #24
   11d68:	str	r0, [fp, #-16]
   11d6c:	str	r1, [fp, #-20]	; 0xffffffec
   11d70:	str	r2, [fp, #-24]	; 0xffffffe8
   11d74:	mov	r3, #0
   11d78:	str	r3, [fp, #-8]
   11d7c:	b	11e04 <ftello64@plt+0xb54>
   11d80:	ldr	r3, [fp, #-8]
   11d84:	lsl	r3, r3, #2
   11d88:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11d8c:	add	r3, r2, r3
   11d90:	ldr	r2, [r3]
   11d94:	mov	r3, r2
   11d98:	lsl	r3, r3, #1
   11d9c:	add	r3, r3, r2
   11da0:	lsl	r3, r3, #2
   11da4:	mov	r2, r3
   11da8:	ldr	r3, [fp, #-20]	; 0xffffffec
   11dac:	add	r3, r3, r2
   11db0:	str	r3, [fp, #-12]
   11db4:	ldr	r3, [fp, #-12]
   11db8:	ldr	r0, [r3, #8]
   11dbc:	ldr	r3, [fp, #-12]
   11dc0:	ldr	r3, [r3, #4]
   11dc4:	mov	r2, r3
   11dc8:	movw	r3, #61836	; 0xf18c
   11dcc:	movt	r3, #2
   11dd0:	ldr	r3, [r3]
   11dd4:	mov	r1, #1
   11dd8:	bl	11028 <fwrite_unlocked@plt>
   11ddc:	mov	r2, r0
   11de0:	ldr	r3, [fp, #-12]
   11de4:	ldr	r3, [r3, #4]
   11de8:	cmp	r2, r3
   11dec:	beq	11df8 <ftello64@plt+0xb48>
   11df0:	mvn	r3, #0
   11df4:	b	11e18 <ftello64@plt+0xb68>
   11df8:	ldr	r3, [fp, #-8]
   11dfc:	add	r3, r3, #1
   11e00:	str	r3, [fp, #-8]
   11e04:	ldr	r2, [fp, #-8]
   11e08:	ldr	r3, [fp, #-16]
   11e0c:	cmp	r2, r3
   11e10:	bcc	11d80 <ftello64@plt+0xad0>
   11e14:	mov	r3, #0
   11e18:	mov	r0, r3
   11e1c:	sub	sp, fp, #4
   11e20:	ldr	fp, [sp]
   11e24:	add	sp, sp, #4
   11e28:	pop	{pc}		; (ldr pc, [sp], #4)
   11e2c:	str	r4, [sp, #-12]!
   11e30:	str	fp, [sp, #4]
   11e34:	str	lr, [sp, #8]
   11e38:	add	fp, sp, #8
   11e3c:	sub	sp, sp, #52	; 0x34
   11e40:	str	r0, [fp, #-48]	; 0xffffffd0
   11e44:	mov	r3, r1
   11e48:	str	r2, [fp, #-56]	; 0xffffffc8
   11e4c:	strb	r3, [fp, #-49]	; 0xffffffcf
   11e50:	mov	r3, #0
   11e54:	str	r3, [fp, #-28]	; 0xffffffe4
   11e58:	sub	r3, fp, #40	; 0x28
   11e5c:	mov	r2, r3
   11e60:	mov	r1, #0
   11e64:	ldr	r0, [fp, #-48]	; 0xffffffd0
   11e68:	bl	1825c <ftello64@plt+0x6fac>
   11e6c:	mov	r3, r0
   11e70:	str	r3, [fp, #-28]	; 0xffffffe4
   11e74:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11e78:	cmp	r3, #0
   11e7c:	bne	11eac <ftello64@plt+0xbfc>
   11e80:	bl	111a8 <__errno_location@plt>
   11e84:	mov	r3, r0
   11e88:	ldr	r4, [r3]
   11e8c:	movw	r0, #57296	; 0xdfd0
   11e90:	movt	r0, #1
   11e94:	bl	11178 <gettext@plt>
   11e98:	mov	r3, r0
   11e9c:	mov	r2, r3
   11ea0:	mov	r1, r4
   11ea4:	mov	r0, #1
   11ea8:	bl	11100 <error@plt>
   11eac:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11eb0:	cmp	r3, #0
   11eb4:	beq	11ef4 <ftello64@plt+0xc44>
   11eb8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11ebc:	sub	r3, r3, #1
   11ec0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   11ec4:	add	r3, r2, r3
   11ec8:	ldrb	r3, [r3]
   11ecc:	ldrb	r2, [fp, #-49]	; 0xffffffcf
   11ed0:	cmp	r2, r3
   11ed4:	beq	11ef4 <ftello64@plt+0xc44>
   11ed8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11edc:	add	r2, r3, #1
   11ee0:	str	r2, [fp, #-40]	; 0xffffffd8
   11ee4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   11ee8:	add	r3, r2, r3
   11eec:	ldrb	r2, [fp, #-49]	; 0xffffffcf
   11ef0:	strb	r2, [r3]
   11ef4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11ef8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   11efc:	add	r3, r2, r3
   11f00:	str	r3, [fp, #-32]	; 0xffffffe0
   11f04:	mov	r3, #0
   11f08:	str	r3, [fp, #-20]	; 0xffffffec
   11f0c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11f10:	str	r3, [fp, #-16]
   11f14:	b	11f38 <ftello64@plt+0xc88>
   11f18:	ldr	r3, [fp, #-20]	; 0xffffffec
   11f1c:	add	r3, r3, #1
   11f20:	str	r3, [fp, #-20]	; 0xffffffec
   11f24:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   11f28:	mov	r1, r3
   11f2c:	ldr	r0, [fp, #-16]
   11f30:	bl	11968 <ftello64@plt+0x6b8>
   11f34:	str	r0, [fp, #-16]
   11f38:	ldr	r2, [fp, #-16]
   11f3c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11f40:	cmp	r2, r3
   11f44:	bcc	11f18 <ftello64@plt+0xc68>
   11f48:	ldr	r3, [fp, #-20]	; 0xffffffec
   11f4c:	add	r3, r3, #1
   11f50:	mov	r1, #4
   11f54:	mov	r0, r3
   11f58:	bl	191bc <ftello64@plt+0x7f0c>
   11f5c:	mov	r3, r0
   11f60:	str	r3, [fp, #-36]	; 0xffffffdc
   11f64:	ldr	r3, [fp, #-56]	; 0xffffffc8
   11f68:	ldr	r2, [fp, #-36]	; 0xffffffdc
   11f6c:	str	r2, [r3]
   11f70:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11f74:	str	r3, [fp, #-16]
   11f78:	ldr	r3, [fp, #-36]	; 0xffffffdc
   11f7c:	ldr	r2, [fp, #-16]
   11f80:	str	r2, [r3]
   11f84:	mov	r3, #1
   11f88:	str	r3, [fp, #-24]	; 0xffffffe8
   11f8c:	b	11fc8 <ftello64@plt+0xd18>
   11f90:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   11f94:	mov	r1, r3
   11f98:	ldr	r0, [fp, #-16]
   11f9c:	bl	11968 <ftello64@plt+0x6b8>
   11fa0:	str	r0, [fp, #-16]
   11fa4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11fa8:	lsl	r3, r3, #2
   11fac:	ldr	r2, [fp, #-36]	; 0xffffffdc
   11fb0:	add	r3, r2, r3
   11fb4:	ldr	r2, [fp, #-16]
   11fb8:	str	r2, [r3]
   11fbc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11fc0:	add	r3, r3, #1
   11fc4:	str	r3, [fp, #-24]	; 0xffffffe8
   11fc8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11fcc:	ldr	r3, [fp, #-20]	; 0xffffffec
   11fd0:	cmp	r2, r3
   11fd4:	bls	11f90 <ftello64@plt+0xce0>
   11fd8:	ldr	r3, [fp, #-20]	; 0xffffffec
   11fdc:	mov	r0, r3
   11fe0:	sub	sp, fp, #8
   11fe4:	ldr	r4, [sp]
   11fe8:	ldr	fp, [sp, #4]
   11fec:	add	sp, sp, #8
   11ff0:	pop	{pc}		; (ldr pc, [sp], #4)
   11ff4:	str	fp, [sp, #-8]!
   11ff8:	str	lr, [sp, #4]
   11ffc:	add	fp, sp, #4
   12000:	sub	sp, sp, #32
   12004:	str	r0, [fp, #-24]	; 0xffffffe8
   12008:	str	r1, [fp, #-28]	; 0xffffffe4
   1200c:	str	r2, [fp, #-32]	; 0xffffffe0
   12010:	mov	r3, #0
   12014:	str	r3, [fp, #-8]
   12018:	b	120a0 <ftello64@plt+0xdf0>
   1201c:	ldr	r3, [fp, #-8]
   12020:	lsl	r3, r3, #2
   12024:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12028:	add	r3, r2, r3
   1202c:	ldr	r3, [r3]
   12030:	lsl	r3, r3, #2
   12034:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12038:	add	r3, r2, r3
   1203c:	str	r3, [fp, #-12]
   12040:	ldr	r3, [fp, #-12]
   12044:	add	r3, r3, #4
   12048:	ldr	r2, [r3]
   1204c:	ldr	r3, [fp, #-12]
   12050:	ldr	r3, [r3]
   12054:	sub	r3, r2, r3
   12058:	str	r3, [fp, #-16]
   1205c:	ldr	r3, [fp, #-12]
   12060:	ldr	r0, [r3]
   12064:	movw	r3, #61836	; 0xf18c
   12068:	movt	r3, #2
   1206c:	ldr	r3, [r3]
   12070:	ldr	r2, [fp, #-16]
   12074:	mov	r1, #1
   12078:	bl	11028 <fwrite_unlocked@plt>
   1207c:	mov	r2, r0
   12080:	ldr	r3, [fp, #-16]
   12084:	cmp	r3, r2
   12088:	beq	12094 <ftello64@plt+0xde4>
   1208c:	mvn	r3, #0
   12090:	b	120b4 <ftello64@plt+0xe04>
   12094:	ldr	r3, [fp, #-8]
   12098:	add	r3, r3, #1
   1209c:	str	r3, [fp, #-8]
   120a0:	ldr	r2, [fp, #-8]
   120a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   120a8:	cmp	r2, r3
   120ac:	bcc	1201c <ftello64@plt+0xd6c>
   120b0:	mov	r3, #0
   120b4:	mov	r0, r3
   120b8:	sub	sp, fp, #4
   120bc:	ldr	fp, [sp]
   120c0:	add	sp, sp, #4
   120c4:	pop	{pc}		; (ldr pc, [sp], #4)
   120c8:	str	fp, [sp, #-8]!
   120cc:	str	lr, [sp, #4]
   120d0:	add	fp, sp, #4
   120d4:	sub	sp, sp, #24
   120d8:	str	r0, [fp, #-16]
   120dc:	str	r1, [fp, #-20]	; 0xffffffec
   120e0:	str	r2, [fp, #-24]	; 0xffffffe8
   120e4:	strb	r3, [fp, #-25]	; 0xffffffe7
   120e8:	mov	r3, #0
   120ec:	str	r3, [fp, #-8]
   120f0:	b	1214c <ftello64@plt+0xe9c>
   120f4:	ldr	r3, [fp, #-8]
   120f8:	lsl	r3, r3, #2
   120fc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12100:	add	r3, r2, r3
   12104:	ldr	r3, [r3]
   12108:	ldr	r2, [fp, #-20]	; 0xffffffec
   1210c:	add	r3, r2, r3
   12110:	str	r3, [fp, #-12]
   12114:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   12118:	mov	r2, r3
   1211c:	ldr	r1, [fp, #-12]
   12120:	movw	r0, #57308	; 0xdfdc
   12124:	movt	r0, #1
   12128:	bl	10fd4 <printf@plt>
   1212c:	mov	r3, r0
   12130:	cmp	r3, #0
   12134:	bge	12140 <ftello64@plt+0xe90>
   12138:	mvn	r3, #0
   1213c:	b	12160 <ftello64@plt+0xeb0>
   12140:	ldr	r3, [fp, #-8]
   12144:	add	r3, r3, #1
   12148:	str	r3, [fp, #-8]
   1214c:	ldr	r2, [fp, #-8]
   12150:	ldr	r3, [fp, #-16]
   12154:	cmp	r2, r3
   12158:	bcc	120f4 <ftello64@plt+0xe44>
   1215c:	mov	r3, #0
   12160:	mov	r0, r3
   12164:	sub	sp, fp, #4
   12168:	ldr	fp, [sp]
   1216c:	add	sp, sp, #4
   12170:	pop	{pc}		; (ldr pc, [sp], #4)
   12174:	str	fp, [sp, #-8]!
   12178:	str	lr, [sp, #4]
   1217c:	add	fp, sp, #4
   12180:	sub	sp, sp, #40	; 0x28
   12184:	str	r0, [fp, #-32]	; 0xffffffe0
   12188:	str	r1, [fp, #-36]	; 0xffffffdc
   1218c:	str	r2, [fp, #-40]	; 0xffffffd8
   12190:	str	r3, [fp, #-44]	; 0xffffffd4
   12194:	ldr	r2, [fp, #-44]	; 0xffffffd4
   12198:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1219c:	sub	r3, r2, r3
   121a0:	add	r3, r3, #1
   121a4:	mov	r2, r3
   121a8:	mov	r3, #0
   121ac:	strd	r2, [fp, #-20]	; 0xffffffec
   121b0:	mov	r3, #0
   121b4:	str	r3, [fp, #-8]
   121b8:	b	12214 <ftello64@plt+0xf64>
   121bc:	ldrd	r2, [fp, #-20]	; 0xffffffec
   121c0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   121c4:	bl	11660 <ftello64@plt+0x3b0>
   121c8:	mov	r2, r0
   121cc:	mov	r3, r1
   121d0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   121d4:	add	r3, r3, r2
   121d8:	str	r3, [fp, #-24]	; 0xffffffe8
   121dc:	ldrb	r3, [fp, #4]
   121e0:	mov	r2, r3
   121e4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   121e8:	movw	r0, #57308	; 0xdfdc
   121ec:	movt	r0, #1
   121f0:	bl	10fd4 <printf@plt>
   121f4:	mov	r3, r0
   121f8:	cmp	r3, #0
   121fc:	bge	12208 <ftello64@plt+0xf58>
   12200:	mvn	r3, #0
   12204:	b	12228 <ftello64@plt+0xf78>
   12208:	ldr	r3, [fp, #-8]
   1220c:	add	r3, r3, #1
   12210:	str	r3, [fp, #-8]
   12214:	ldr	r2, [fp, #-8]
   12218:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1221c:	cmp	r2, r3
   12220:	bcc	121bc <ftello64@plt+0xf0c>
   12224:	mov	r3, #0
   12228:	mov	r0, r3
   1222c:	sub	sp, fp, #4
   12230:	ldr	fp, [sp]
   12234:	add	sp, sp, #4
   12238:	pop	{pc}		; (ldr pc, [sp], #4)
   1223c:	str	fp, [sp, #-8]!
   12240:	str	lr, [sp, #4]
   12244:	add	fp, sp, #4
   12248:	sub	sp, sp, #40	; 0x28
   1224c:	str	r0, [fp, #-32]	; 0xffffffe0
   12250:	str	r1, [fp, #-36]	; 0xffffffdc
   12254:	str	r2, [fp, #-40]	; 0xffffffd8
   12258:	str	r3, [fp, #-44]	; 0xffffffd4
   1225c:	mov	r3, #0
   12260:	str	r3, [fp, #-8]
   12264:	b	122f4 <ftello64@plt+0x1044>
   12268:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1226c:	mov	r2, r3
   12270:	mov	r3, #0
   12274:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12278:	bl	11660 <ftello64@plt+0x3b0>
   1227c:	strd	r0, [fp, #-20]	; 0xffffffec
   12280:	ldr	r3, [fp, #-20]	; 0xffffffec
   12284:	lsl	r3, r3, #2
   12288:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1228c:	add	r3, r2, r3
   12290:	str	r3, [fp, #-24]	; 0xffffffe8
   12294:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12298:	add	r3, r3, #4
   1229c:	ldr	r2, [r3]
   122a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   122a4:	ldr	r3, [r3]
   122a8:	sub	r3, r2, r3
   122ac:	str	r3, [fp, #-28]	; 0xffffffe4
   122b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   122b4:	ldr	r0, [r3]
   122b8:	movw	r3, #61836	; 0xf18c
   122bc:	movt	r3, #2
   122c0:	ldr	r3, [r3]
   122c4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   122c8:	mov	r1, #1
   122cc:	bl	11028 <fwrite_unlocked@plt>
   122d0:	mov	r2, r0
   122d4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   122d8:	cmp	r3, r2
   122dc:	beq	122e8 <ftello64@plt+0x1038>
   122e0:	mvn	r3, #0
   122e4:	b	12308 <ftello64@plt+0x1058>
   122e8:	ldr	r3, [fp, #-8]
   122ec:	add	r3, r3, #1
   122f0:	str	r3, [fp, #-8]
   122f4:	ldr	r2, [fp, #-8]
   122f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   122fc:	cmp	r2, r3
   12300:	bcc	12268 <ftello64@plt+0xfb8>
   12304:	mov	r3, #0
   12308:	mov	r0, r3
   1230c:	sub	sp, fp, #4
   12310:	ldr	fp, [sp]
   12314:	add	sp, sp, #4
   12318:	pop	{pc}		; (ldr pc, [sp], #4)
   1231c:	strd	r4, [sp, #-16]!
   12320:	str	fp, [sp, #8]
   12324:	str	lr, [sp, #12]
   12328:	add	fp, sp, #12
   1232c:	sub	sp, sp, #128	; 0x80
   12330:	str	r0, [fp, #-112]	; 0xffffff90
   12334:	str	r1, [fp, #-116]	; 0xffffff8c
   12338:	mov	r3, #0
   1233c:	strb	r3, [fp, #-13]
   12340:	mov	r3, #0
   12344:	strb	r3, [fp, #-14]
   12348:	mvn	r3, #0
   1234c:	str	r3, [fp, #-20]	; 0xffffffec
   12350:	mov	r3, #0
   12354:	str	r3, [fp, #-24]	; 0xffffffe8
   12358:	mvn	r3, #0
   1235c:	str	r3, [fp, #-28]	; 0xffffffe4
   12360:	mov	r3, #0
   12364:	str	r3, [fp, #-32]	; 0xffffffe0
   12368:	mov	r3, #0
   1236c:	str	r3, [fp, #-36]	; 0xffffffdc
   12370:	mov	r3, #10
   12374:	strb	r3, [fp, #-37]	; 0xffffffdb
   12378:	mov	r3, #0
   1237c:	str	r3, [fp, #-96]	; 0xffffffa0
   12380:	mov	r3, #0
   12384:	strb	r3, [fp, #-38]	; 0xffffffda
   12388:	mov	r3, #0
   1238c:	strb	r3, [fp, #-39]	; 0xffffffd9
   12390:	mov	r3, #0
   12394:	str	r3, [fp, #-48]	; 0xffffffd0
   12398:	mov	r3, #0
   1239c:	str	r3, [fp, #-100]	; 0xffffff9c
   123a0:	mov	r3, #0
   123a4:	str	r3, [fp, #-52]	; 0xffffffcc
   123a8:	ldr	r3, [fp, #-116]	; 0xffffff8c
   123ac:	ldr	r3, [r3]
   123b0:	mov	r0, r3
   123b4:	bl	138e8 <ftello64@plt+0x2638>
   123b8:	movw	r1, #56072	; 0xdb08
   123bc:	movt	r1, #1
   123c0:	mov	r0, #6
   123c4:	bl	11214 <setlocale@plt>
   123c8:	movw	r1, #57316	; 0xdfe4
   123cc:	movt	r1, #1
   123d0:	movw	r0, #56096	; 0xdb20
   123d4:	movt	r0, #1
   123d8:	bl	11250 <bindtextdomain@plt>
   123dc:	movw	r0, #56096	; 0xdb20
   123e0:	movt	r0, #1
   123e4:	bl	1107c <textdomain@plt>
   123e8:	movw	r0, #12156	; 0x2f7c
   123ec:	movt	r0, #1
   123f0:	bl	1d958 <ftello64@plt+0xc6a8>
   123f4:	b	128b0 <ftello64@plt+0x1600>
   123f8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   123fc:	cmp	r3, #110	; 0x6e
   12400:	beq	126c4 <ftello64@plt+0x1414>
   12404:	ldr	r3, [fp, #-68]	; 0xffffffbc
   12408:	cmp	r3, #110	; 0x6e
   1240c:	bgt	12454 <ftello64@plt+0x11a4>
   12410:	ldr	r3, [fp, #-68]	; 0xffffffbc
   12414:	cmn	r3, #2
   12418:	beq	12854 <ftello64@plt+0x15a4>
   1241c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   12420:	cmn	r3, #2
   12424:	bgt	12438 <ftello64@plt+0x1188>
   12428:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1242c:	cmn	r3, #3
   12430:	beq	1285c <ftello64@plt+0x15ac>
   12434:	b	128a8 <ftello64@plt+0x15f8>
   12438:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1243c:	cmp	r3, #101	; 0x65
   12440:	beq	12498 <ftello64@plt+0x11e8>
   12444:	ldr	r3, [fp, #-68]	; 0xffffffbc
   12448:	cmp	r3, #105	; 0x69
   1244c:	beq	124a4 <ftello64@plt+0x11f4>
   12450:	b	128a8 <ftello64@plt+0x15f8>
   12454:	ldr	r3, [fp, #-68]	; 0xffffffbc
   12458:	cmp	r3, #114	; 0x72
   1245c:	beq	1283c <ftello64@plt+0x158c>
   12460:	ldr	r3, [fp, #-68]	; 0xffffffbc
   12464:	cmp	r3, #114	; 0x72
   12468:	bgt	1247c <ftello64@plt+0x11cc>
   1246c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   12470:	cmp	r3, #111	; 0x6f
   12474:	beq	12774 <ftello64@plt+0x14c4>
   12478:	b	128a8 <ftello64@plt+0x15f8>
   1247c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   12480:	cmp	r3, #122	; 0x7a
   12484:	beq	12848 <ftello64@plt+0x1598>
   12488:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1248c:	cmp	r3, #256	; 0x100
   12490:	beq	127d8 <ftello64@plt+0x1528>
   12494:	b	128a8 <ftello64@plt+0x15f8>
   12498:	mov	r3, #1
   1249c:	strb	r3, [fp, #-13]
   124a0:	b	128b0 <ftello64@plt+0x1600>
   124a4:	movw	r3, #61840	; 0xf190
   124a8:	movt	r3, #2
   124ac:	ldr	r3, [r3]
   124b0:	mov	r1, #45	; 0x2d
   124b4:	mov	r0, r3
   124b8:	bl	11190 <strchr@plt>
   124bc:	str	r0, [fp, #-72]	; 0xffffffb8
   124c0:	movw	r3, #61840	; 0xf190
   124c4:	movt	r3, #2
   124c8:	ldr	r3, [r3]
   124cc:	str	r3, [fp, #-60]	; 0xffffffc4
   124d0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   124d4:	cmp	r3, #0
   124d8:	moveq	r3, #1
   124dc:	movne	r3, #0
   124e0:	strb	r3, [fp, #-73]	; 0xffffffb7
   124e4:	ldrb	r3, [fp, #-14]
   124e8:	cmp	r3, #0
   124ec:	beq	12510 <ftello64@plt+0x1260>
   124f0:	movw	r0, #57340	; 0xdffc
   124f4:	movt	r0, #1
   124f8:	bl	11178 <gettext@plt>
   124fc:	mov	r3, r0
   12500:	mov	r2, r3
   12504:	mov	r1, #0
   12508:	mov	r0, #1
   1250c:	bl	11100 <error@plt>
   12510:	mov	r3, #1
   12514:	strb	r3, [fp, #-14]
   12518:	ldr	r3, [fp, #-72]	; 0xffffffb8
   1251c:	cmp	r3, #0
   12520:	beq	125a8 <ftello64@plt+0x12f8>
   12524:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12528:	mov	r2, #0
   1252c:	strb	r2, [r3]
   12530:	movw	r3, #61840	; 0xf190
   12534:	movt	r3, #2
   12538:	ldr	r4, [r3]
   1253c:	movw	r0, #57372	; 0xe01c
   12540:	movt	r0, #1
   12544:	bl	11178 <gettext@plt>
   12548:	mov	r2, r0
   1254c:	mov	r3, #0
   12550:	str	r3, [sp, #16]
   12554:	str	r2, [sp, #12]
   12558:	movw	r3, #56072	; 0xdb08
   1255c:	movt	r3, #1
   12560:	str	r3, [sp, #8]
   12564:	mvn	r2, #0
   12568:	mov	r3, #0
   1256c:	strd	r2, [sp]
   12570:	mov	r2, #0
   12574:	mov	r3, #0
   12578:	mov	r0, r4
   1257c:	bl	199d4 <ftello64@plt+0x8724>
   12580:	mov	r2, r0
   12584:	mov	r3, r1
   12588:	mov	r3, r2
   1258c:	str	r3, [fp, #-20]	; 0xffffffec
   12590:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12594:	mov	r2, #45	; 0x2d
   12598:	strb	r2, [r3]
   1259c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   125a0:	add	r3, r3, #1
   125a4:	str	r3, [fp, #-60]	; 0xffffffc4
   125a8:	movw	r0, #57372	; 0xe01c
   125ac:	movt	r0, #1
   125b0:	bl	11178 <gettext@plt>
   125b4:	mov	r2, r0
   125b8:	mov	r3, #0
   125bc:	str	r3, [sp, #16]
   125c0:	str	r2, [sp, #12]
   125c4:	movw	r3, #56072	; 0xdb08
   125c8:	movt	r3, #1
   125cc:	str	r3, [sp, #8]
   125d0:	mvn	r2, #0
   125d4:	mov	r3, #0
   125d8:	strd	r2, [sp]
   125dc:	mov	r2, #0
   125e0:	mov	r3, #0
   125e4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   125e8:	bl	199d4 <ftello64@plt+0x8724>
   125ec:	mov	r2, r0
   125f0:	mov	r3, r1
   125f4:	mov	r3, r2
   125f8:	str	r3, [fp, #-24]	; 0xffffffe8
   125fc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12600:	ldr	r3, [fp, #-20]	; 0xffffffec
   12604:	sub	r3, r2, r3
   12608:	add	r3, r3, #1
   1260c:	str	r3, [fp, #-44]	; 0xffffffd4
   12610:	ldr	r2, [fp, #-20]	; 0xffffffec
   12614:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12618:	cmp	r2, r3
   1261c:	movhi	r3, #1
   12620:	movls	r3, #0
   12624:	uxtb	r2, r3
   12628:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1262c:	cmp	r3, #0
   12630:	moveq	r3, #1
   12634:	movne	r3, #0
   12638:	uxtb	r3, r3
   1263c:	eor	r3, r3, r2
   12640:	uxtb	r2, r3
   12644:	ldrb	r3, [fp, #-73]	; 0xffffffb7
   12648:	orr	r3, r2, r3
   1264c:	uxtb	r3, r3
   12650:	cmp	r3, #0
   12654:	movne	r3, #1
   12658:	moveq	r3, #0
   1265c:	strb	r3, [fp, #-73]	; 0xffffffb7
   12660:	ldrb	r3, [fp, #-73]	; 0xffffffb7
   12664:	cmp	r3, #0
   12668:	beq	126bc <ftello64@plt+0x140c>
   1266c:	bl	111a8 <__errno_location@plt>
   12670:	mov	r3, r0
   12674:	ldr	r4, [r3]
   12678:	movw	r0, #57372	; 0xe01c
   1267c:	movt	r0, #1
   12680:	bl	11178 <gettext@plt>
   12684:	mov	r5, r0
   12688:	movw	r3, #61840	; 0xf190
   1268c:	movt	r3, #2
   12690:	ldr	r3, [r3]
   12694:	mov	r0, r3
   12698:	bl	16248 <ftello64@plt+0x4f98>
   1269c:	mov	r3, r0
   126a0:	str	r3, [sp]
   126a4:	mov	r3, r5
   126a8:	movw	r2, #57392	; 0xe030
   126ac:	movt	r2, #1
   126b0:	mov	r1, r4
   126b4:	mov	r0, #1
   126b8:	bl	11100 <error@plt>
   126bc:	nop	{0}
   126c0:	b	128b0 <ftello64@plt+0x1600>
   126c4:	movw	r3, #61840	; 0xf190
   126c8:	movt	r3, #2
   126cc:	ldr	r0, [r3]
   126d0:	sub	r2, fp, #108	; 0x6c
   126d4:	movw	r3, #56072	; 0xdb08
   126d8:	movt	r3, #1
   126dc:	str	r3, [sp]
   126e0:	mov	r3, r2
   126e4:	mov	r2, #10
   126e8:	mov	r1, #0
   126ec:	bl	19c88 <ftello64@plt+0x89d8>
   126f0:	str	r0, [fp, #-80]	; 0xffffffb0
   126f4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   126f8:	cmp	r3, #0
   126fc:	bne	12730 <ftello64@plt+0x1480>
   12700:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12704:	mov	r0, r3
   12708:	mov	r1, #0
   1270c:	ldrd	r2, [fp, #-108]	; 0xffffff94
   12710:	cmp	r1, r3
   12714:	cmpeq	r0, r2
   12718:	bls	12724 <ftello64@plt+0x1474>
   1271c:	mov	r0, r2
   12720:	mov	r1, r3
   12724:	mov	r3, r0
   12728:	str	r3, [fp, #-28]	; 0xffffffe4
   1272c:	b	128b0 <ftello64@plt+0x1600>
   12730:	ldr	r3, [fp, #-80]	; 0xffffffb0
   12734:	cmp	r3, #1
   12738:	beq	128b0 <ftello64@plt+0x1600>
   1273c:	movw	r0, #57400	; 0xe038
   12740:	movt	r0, #1
   12744:	bl	11178 <gettext@plt>
   12748:	mov	r4, r0
   1274c:	movw	r3, #61840	; 0xf190
   12750:	movt	r3, #2
   12754:	ldr	r3, [r3]
   12758:	mov	r0, r3
   1275c:	bl	16248 <ftello64@plt+0x4f98>
   12760:	mov	r3, r0
   12764:	mov	r2, r4
   12768:	mov	r1, #0
   1276c:	mov	r0, #1
   12770:	bl	11100 <error@plt>
   12774:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12778:	cmp	r3, #0
   1277c:	beq	127c4 <ftello64@plt+0x1514>
   12780:	movw	r3, #61840	; 0xf190
   12784:	movt	r3, #2
   12788:	ldr	r3, [r3]
   1278c:	mov	r1, r3
   12790:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12794:	bl	10fbc <strcmp@plt>
   12798:	mov	r3, r0
   1279c:	cmp	r3, #0
   127a0:	beq	127c4 <ftello64@plt+0x1514>
   127a4:	movw	r0, #57424	; 0xe050
   127a8:	movt	r0, #1
   127ac:	bl	11178 <gettext@plt>
   127b0:	mov	r3, r0
   127b4:	mov	r2, r3
   127b8:	mov	r1, #0
   127bc:	mov	r0, #1
   127c0:	bl	11100 <error@plt>
   127c4:	movw	r3, #61840	; 0xf190
   127c8:	movt	r3, #2
   127cc:	ldr	r3, [r3]
   127d0:	str	r3, [fp, #-32]	; 0xffffffe0
   127d4:	b	128b0 <ftello64@plt+0x1600>
   127d8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   127dc:	cmp	r3, #0
   127e0:	beq	12828 <ftello64@plt+0x1578>
   127e4:	movw	r3, #61840	; 0xf190
   127e8:	movt	r3, #2
   127ec:	ldr	r3, [r3]
   127f0:	mov	r1, r3
   127f4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   127f8:	bl	10fbc <strcmp@plt>
   127fc:	mov	r3, r0
   12800:	cmp	r3, #0
   12804:	beq	12828 <ftello64@plt+0x1578>
   12808:	movw	r0, #57456	; 0xe070
   1280c:	movt	r0, #1
   12810:	bl	11178 <gettext@plt>
   12814:	mov	r3, r0
   12818:	mov	r2, r3
   1281c:	mov	r1, #0
   12820:	mov	r0, #1
   12824:	bl	11100 <error@plt>
   12828:	movw	r3, #61840	; 0xf190
   1282c:	movt	r3, #2
   12830:	ldr	r3, [r3]
   12834:	str	r3, [fp, #-36]	; 0xffffffdc
   12838:	b	128b0 <ftello64@plt+0x1600>
   1283c:	mov	r3, #1
   12840:	strb	r3, [fp, #-39]	; 0xffffffd9
   12844:	b	128b0 <ftello64@plt+0x1600>
   12848:	mov	r3, #0
   1284c:	strb	r3, [fp, #-37]	; 0xffffffdb
   12850:	b	128b0 <ftello64@plt+0x1600>
   12854:	mov	r0, #0
   12858:	bl	116bc <ftello64@plt+0x40c>
   1285c:	movw	r3, #61836	; 0xf18c
   12860:	movt	r3, #2
   12864:	ldr	r0, [r3]
   12868:	movw	r3, #61736	; 0xf128
   1286c:	movt	r3, #2
   12870:	ldr	r2, [r3]
   12874:	mov	r3, #0
   12878:	str	r3, [sp, #4]
   1287c:	movw	r3, #57492	; 0xe094
   12880:	movt	r3, #1
   12884:	str	r3, [sp]
   12888:	mov	r3, r2
   1288c:	movw	r2, #55888	; 0xda50
   12890:	movt	r2, #1
   12894:	movw	r1, #57008	; 0xdeb0
   12898:	movt	r1, #1
   1289c:	bl	18e0c <ftello64@plt+0x7b5c>
   128a0:	mov	r0, #0
   128a4:	bl	1116c <exit@plt>
   128a8:	mov	r0, #1
   128ac:	bl	116bc <ftello64@plt+0x40c>
   128b0:	mov	r3, #0
   128b4:	str	r3, [sp]
   128b8:	movw	r3, #57112	; 0xdf18
   128bc:	movt	r3, #1
   128c0:	movw	r2, #57504	; 0xe0a0
   128c4:	movt	r2, #1
   128c8:	ldr	r1, [fp, #-116]	; 0xffffff8c
   128cc:	ldr	r0, [fp, #-112]	; 0xffffff90
   128d0:	bl	11154 <getopt_long@plt>
   128d4:	str	r0, [fp, #-68]	; 0xffffffbc
   128d8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   128dc:	cmn	r3, #1
   128e0:	bne	123f8 <ftello64@plt+0x1148>
   128e4:	movw	r3, #61816	; 0xf178
   128e8:	movt	r3, #2
   128ec:	ldr	r3, [r3]
   128f0:	ldr	r2, [fp, #-112]	; 0xffffff90
   128f4:	sub	r3, r2, r3
   128f8:	str	r3, [fp, #-84]	; 0xffffffac
   128fc:	movw	r3, #61816	; 0xf178
   12900:	movt	r3, #2
   12904:	ldr	r3, [r3]
   12908:	lsl	r3, r3, #2
   1290c:	ldr	r2, [fp, #-116]	; 0xffffff8c
   12910:	add	r3, r2, r3
   12914:	str	r3, [fp, #-88]	; 0xffffffa8
   12918:	ldrb	r3, [fp, #-13]
   1291c:	cmp	r3, #0
   12920:	beq	12958 <ftello64@plt+0x16a8>
   12924:	ldrb	r3, [fp, #-14]
   12928:	cmp	r3, #0
   1292c:	beq	12958 <ftello64@plt+0x16a8>
   12930:	movw	r0, #57516	; 0xe0ac
   12934:	movt	r0, #1
   12938:	bl	11178 <gettext@plt>
   1293c:	mov	r3, r0
   12940:	mov	r2, r3
   12944:	mov	r1, #0
   12948:	mov	r0, #0
   1294c:	bl	11100 <error@plt>
   12950:	mov	r0, #1
   12954:	bl	116bc <ftello64@plt+0x40c>
   12958:	ldrb	r3, [fp, #-14]
   1295c:	cmp	r3, #0
   12960:	beq	1297c <ftello64@plt+0x16cc>
   12964:	ldr	r3, [fp, #-84]	; 0xffffffac
   12968:	cmp	r3, #0
   1296c:	movgt	r3, #1
   12970:	movle	r3, #0
   12974:	uxtb	r3, r3
   12978:	b	129b0 <ftello64@plt+0x1700>
   1297c:	ldrb	r3, [fp, #-13]
   12980:	eor	r3, r3, #1
   12984:	uxtb	r3, r3
   12988:	cmp	r3, #0
   1298c:	beq	129a4 <ftello64@plt+0x16f4>
   12990:	ldr	r3, [fp, #-84]	; 0xffffffac
   12994:	cmp	r3, #1
   12998:	ble	129a4 <ftello64@plt+0x16f4>
   1299c:	mov	r3, #1
   129a0:	b	129a8 <ftello64@plt+0x16f8>
   129a4:	mov	r3, #0
   129a8:	and	r3, r3, #1
   129ac:	uxtb	r3, r3
   129b0:	cmp	r3, #0
   129b4:	beq	12a18 <ftello64@plt+0x1768>
   129b8:	movw	r0, #57552	; 0xe0d0
   129bc:	movt	r0, #1
   129c0:	bl	11178 <gettext@plt>
   129c4:	mov	r4, r0
   129c8:	ldrb	r3, [fp, #-14]
   129cc:	eor	r3, r3, #1
   129d0:	uxtb	r3, r3
   129d4:	cmp	r3, #0
   129d8:	beq	129e4 <ftello64@plt+0x1734>
   129dc:	mov	r3, #4
   129e0:	b	129e8 <ftello64@plt+0x1738>
   129e4:	mov	r3, #0
   129e8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   129ec:	add	r3, r2, r3
   129f0:	ldr	r3, [r3]
   129f4:	mov	r0, r3
   129f8:	bl	16248 <ftello64@plt+0x4f98>
   129fc:	mov	r3, r0
   12a00:	mov	r2, r4
   12a04:	mov	r1, #0
   12a08:	mov	r0, #0
   12a0c:	bl	11100 <error@plt>
   12a10:	mov	r0, #1
   12a14:	bl	116bc <ftello64@plt+0x40c>
   12a18:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12a1c:	cmp	r3, #0
   12a20:	bne	12a38 <ftello64@plt+0x1788>
   12a24:	mov	r3, #0
   12a28:	str	r3, [fp, #-44]	; 0xffffffd4
   12a2c:	mov	r3, #0
   12a30:	str	r3, [fp, #-48]	; 0xffffffd0
   12a34:	b	12bb8 <ftello64@plt+0x1908>
   12a38:	ldrb	r3, [fp, #-13]
   12a3c:	cmp	r3, #0
   12a40:	beq	12a6c <ftello64@plt+0x17bc>
   12a44:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   12a48:	mov	r2, r3
   12a4c:	ldr	r1, [fp, #-84]	; 0xffffffac
   12a50:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12a54:	bl	11830 <ftello64@plt+0x580>
   12a58:	ldr	r3, [fp, #-84]	; 0xffffffac
   12a5c:	str	r3, [fp, #-44]	; 0xffffffd4
   12a60:	ldr	r3, [fp, #-88]	; 0xffffffa8
   12a64:	str	r3, [fp, #-48]	; 0xffffffd0
   12a68:	b	12bb8 <ftello64@plt+0x1908>
   12a6c:	ldrb	r3, [fp, #-14]
   12a70:	cmp	r3, #0
   12a74:	beq	12a98 <ftello64@plt+0x17e8>
   12a78:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12a7c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12a80:	sub	r3, r2, r3
   12a84:	add	r3, r3, #1
   12a88:	str	r3, [fp, #-44]	; 0xffffffd4
   12a8c:	mov	r3, #0
   12a90:	str	r3, [fp, #-48]	; 0xffffffd0
   12a94:	b	12bb8 <ftello64@plt+0x1908>
   12a98:	ldr	r3, [fp, #-84]	; 0xffffffac
   12a9c:	cmp	r3, #1
   12aa0:	bne	12b34 <ftello64@plt+0x1884>
   12aa4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   12aa8:	ldr	r3, [r3]
   12aac:	movw	r1, #57572	; 0xe0e4
   12ab0:	movt	r1, #1
   12ab4:	mov	r0, r3
   12ab8:	bl	10fbc <strcmp@plt>
   12abc:	mov	r3, r0
   12ac0:	cmp	r3, #0
   12ac4:	beq	12b34 <ftello64@plt+0x1884>
   12ac8:	ldr	r3, [fp, #-88]	; 0xffffffa8
   12acc:	ldr	r0, [r3]
   12ad0:	movw	r3, #61832	; 0xf188
   12ad4:	movt	r3, #2
   12ad8:	ldr	r3, [r3]
   12adc:	mov	r2, r3
   12ae0:	movw	r1, #57576	; 0xe0e8
   12ae4:	movt	r1, #1
   12ae8:	bl	133c0 <ftello64@plt+0x2110>
   12aec:	mov	r3, r0
   12af0:	cmp	r3, #0
   12af4:	bne	12b34 <ftello64@plt+0x1884>
   12af8:	bl	111a8 <__errno_location@plt>
   12afc:	mov	r3, r0
   12b00:	ldr	r4, [r3]
   12b04:	ldr	r3, [fp, #-88]	; 0xffffffa8
   12b08:	ldr	r3, [r3]
   12b0c:	mov	r2, r3
   12b10:	mov	r1, #3
   12b14:	mov	r0, #0
   12b18:	bl	15f4c <ftello64@plt+0x4c9c>
   12b1c:	mov	r3, r0
   12b20:	movw	r2, #57580	; 0xe0ec
   12b24:	movt	r2, #1
   12b28:	mov	r1, r4
   12b2c:	mov	r0, #1
   12b30:	bl	11100 <error@plt>
   12b34:	movw	r3, #61832	; 0xf188
   12b38:	movt	r3, #2
   12b3c:	ldr	r3, [r3]
   12b40:	mov	r1, #2
   12b44:	mov	r0, r3
   12b48:	bl	13118 <ftello64@plt+0x1e68>
   12b4c:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   12b50:	cmp	r3, #0
   12b54:	bne	12b7c <ftello64@plt+0x18cc>
   12b58:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12b5c:	cmn	r3, #1
   12b60:	beq	12b7c <ftello64@plt+0x18cc>
   12b64:	bl	119b4 <ftello64@plt+0x704>
   12b68:	mov	r2, #8388608	; 0x800000
   12b6c:	mov	r3, #0
   12b70:	cmp	r2, r0
   12b74:	sbcs	r3, r3, r1
   12b78:	blt	12ba8 <ftello64@plt+0x18f8>
   12b7c:	movw	r3, #61832	; 0xf188
   12b80:	movt	r3, #2
   12b84:	ldr	r3, [r3]
   12b88:	sub	r2, fp, #96	; 0x60
   12b8c:	ldrb	r1, [fp, #-37]	; 0xffffffdb
   12b90:	mov	r0, r3
   12b94:	bl	11e2c <ftello64@plt+0xb7c>
   12b98:	str	r0, [fp, #-44]	; 0xffffffd4
   12b9c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   12ba0:	str	r3, [fp, #-48]	; 0xffffffd0
   12ba4:	b	12bb8 <ftello64@plt+0x1908>
   12ba8:	mov	r3, #1
   12bac:	strb	r3, [fp, #-38]	; 0xffffffda
   12bb0:	mvn	r3, #0
   12bb4:	str	r3, [fp, #-44]	; 0xffffffd4
   12bb8:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   12bbc:	cmp	r3, #0
   12bc0:	bne	12bd4 <ftello64@plt+0x1924>
   12bc4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12bc8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12bcc:	cmp	r2, r3
   12bd0:	bcs	12bdc <ftello64@plt+0x192c>
   12bd4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12bd8:	b	12be0 <ftello64@plt+0x1930>
   12bdc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12be0:	str	r3, [fp, #-64]	; 0xffffffc0
   12be4:	ldrb	r3, [fp, #-38]	; 0xffffffda
   12be8:	cmp	r3, #0
   12bec:	bne	12c10 <ftello64@plt+0x1960>
   12bf0:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   12bf4:	cmp	r3, #0
   12bf8:	bne	12c10 <ftello64@plt+0x1960>
   12bfc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12c00:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12c04:	bl	1677c <ftello64@plt+0x54cc>
   12c08:	mov	r3, r0
   12c0c:	b	12c14 <ftello64@plt+0x1964>
   12c10:	mvn	r3, #0
   12c14:	mov	r1, r3
   12c18:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12c1c:	bl	162e8 <ftello64@plt+0x5038>
   12c20:	mov	r3, r0
   12c24:	str	r3, [fp, #-92]	; 0xffffffa4
   12c28:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12c2c:	cmp	r3, #0
   12c30:	bne	12c84 <ftello64@plt+0x19d4>
   12c34:	bl	111a8 <__errno_location@plt>
   12c38:	mov	r3, r0
   12c3c:	ldr	r4, [r3]
   12c40:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12c44:	cmp	r3, #0
   12c48:	beq	12c54 <ftello64@plt+0x19a4>
   12c4c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12c50:	b	12c5c <ftello64@plt+0x19ac>
   12c54:	movw	r3, #57584	; 0xe0f0
   12c58:	movt	r3, #1
   12c5c:	mov	r2, r3
   12c60:	mov	r1, #3
   12c64:	mov	r0, #0
   12c68:	bl	15f4c <ftello64@plt+0x4c9c>
   12c6c:	mov	r3, r0
   12c70:	movw	r2, #57580	; 0xe0ec
   12c74:	movt	r2, #1
   12c78:	mov	r1, r4
   12c7c:	mov	r0, #1
   12c80:	bl	11100 <error@plt>
   12c84:	ldrb	r3, [fp, #-38]	; 0xffffffda
   12c88:	cmp	r3, #0
   12c8c:	beq	12cc0 <ftello64@plt+0x1a10>
   12c90:	movw	r3, #61832	; 0xf188
   12c94:	movt	r3, #2
   12c98:	ldr	r0, [r3]
   12c9c:	ldrb	r1, [fp, #-37]	; 0xffffffdb
   12ca0:	sub	r3, fp, #100	; 0x64
   12ca4:	str	r3, [sp]
   12ca8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12cac:	ldr	r2, [fp, #-64]	; 0xffffffc0
   12cb0:	bl	11a8c <ftello64@plt+0x7dc>
   12cb4:	str	r0, [fp, #-44]	; 0xffffffd4
   12cb8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12cbc:	str	r3, [fp, #-64]	; 0xffffffc0
   12cc0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12cc4:	cmp	r3, #0
   12cc8:	beq	12d40 <ftello64@plt+0x1a90>
   12ccc:	ldrb	r3, [fp, #-13]
   12cd0:	eor	r3, r3, #1
   12cd4:	uxtb	r3, r3
   12cd8:	cmp	r3, #0
   12cdc:	beq	12d40 <ftello64@plt+0x1a90>
   12ce0:	ldrb	r3, [fp, #-14]
   12ce4:	eor	r3, r3, #1
   12ce8:	uxtb	r3, r3
   12cec:	cmp	r3, #0
   12cf0:	beq	12d40 <ftello64@plt+0x1a90>
   12cf4:	movw	r3, #61832	; 0xf188
   12cf8:	movt	r3, #2
   12cfc:	ldr	r3, [r3]
   12d00:	mov	r0, r3
   12d04:	bl	13180 <ftello64@plt+0x1ed0>
   12d08:	mov	r3, r0
   12d0c:	cmp	r3, #0
   12d10:	beq	12d40 <ftello64@plt+0x1a90>
   12d14:	bl	111a8 <__errno_location@plt>
   12d18:	mov	r3, r0
   12d1c:	ldr	r4, [r3]
   12d20:	movw	r0, #57296	; 0xdfd0
   12d24:	movt	r0, #1
   12d28:	bl	11178 <gettext@plt>
   12d2c:	mov	r3, r0
   12d30:	mov	r2, r3
   12d34:	mov	r1, r4
   12d38:	mov	r0, #1
   12d3c:	bl	11100 <error@plt>
   12d40:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   12d44:	eor	r3, r3, #1
   12d48:	uxtb	r3, r3
   12d4c:	cmp	r3, #0
   12d50:	beq	12d6c <ftello64@plt+0x1abc>
   12d54:	ldr	r2, [fp, #-44]	; 0xffffffd4
   12d58:	ldr	r1, [fp, #-64]	; 0xffffffc0
   12d5c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   12d60:	bl	16b38 <ftello64@plt+0x5888>
   12d64:	mov	r3, r0
   12d68:	str	r3, [fp, #-52]	; 0xffffffcc
   12d6c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12d70:	cmp	r3, #0
   12d74:	beq	12dd8 <ftello64@plt+0x1b28>
   12d78:	movw	r3, #61836	; 0xf18c
   12d7c:	movt	r3, #2
   12d80:	ldr	r3, [r3]
   12d84:	mov	r2, r3
   12d88:	movw	r1, #57596	; 0xe0fc
   12d8c:	movt	r1, #1
   12d90:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12d94:	bl	133c0 <ftello64@plt+0x2110>
   12d98:	mov	r3, r0
   12d9c:	cmp	r3, #0
   12da0:	bne	12dd8 <ftello64@plt+0x1b28>
   12da4:	bl	111a8 <__errno_location@plt>
   12da8:	mov	r3, r0
   12dac:	ldr	r4, [r3]
   12db0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12db4:	mov	r1, #3
   12db8:	mov	r0, #0
   12dbc:	bl	15f4c <ftello64@plt+0x4c9c>
   12dc0:	mov	r3, r0
   12dc4:	movw	r2, #57580	; 0xe0ec
   12dc8:	movt	r2, #1
   12dcc:	mov	r1, r4
   12dd0:	mov	r0, #1
   12dd4:	bl	11100 <error@plt>
   12dd8:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   12ddc:	cmp	r3, #0
   12de0:	beq	12e74 <ftello64@plt+0x1bc4>
   12de4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12de8:	cmp	r3, #0
   12dec:	bne	12dfc <ftello64@plt+0x1b4c>
   12df0:	mov	r3, #0
   12df4:	str	r3, [fp, #-56]	; 0xffffffc8
   12df8:	b	12ed8 <ftello64@plt+0x1c28>
   12dfc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12e00:	cmp	r3, #0
   12e04:	bne	12e28 <ftello64@plt+0x1b78>
   12e08:	movw	r0, #57600	; 0xe100
   12e0c:	movt	r0, #1
   12e10:	bl	11178 <gettext@plt>
   12e14:	mov	r3, r0
   12e18:	mov	r2, r3
   12e1c:	mov	r1, #0
   12e20:	mov	r0, #1
   12e24:	bl	11100 <error@plt>
   12e28:	ldrb	r3, [fp, #-14]
   12e2c:	cmp	r3, #0
   12e30:	beq	12e58 <ftello64@plt+0x1ba8>
   12e34:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   12e38:	str	r3, [sp]
   12e3c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12e40:	ldr	r2, [fp, #-20]	; 0xffffffec
   12e44:	ldr	r1, [fp, #-64]	; 0xffffffc0
   12e48:	ldr	r0, [fp, #-92]	; 0xffffffa4
   12e4c:	bl	12174 <ftello64@plt+0xec4>
   12e50:	str	r0, [fp, #-56]	; 0xffffffc8
   12e54:	b	12ed8 <ftello64@plt+0x1c28>
   12e58:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12e5c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   12e60:	ldr	r1, [fp, #-64]	; 0xffffffc0
   12e64:	ldr	r0, [fp, #-92]	; 0xffffffa4
   12e68:	bl	1223c <ftello64@plt+0xf8c>
   12e6c:	str	r0, [fp, #-56]	; 0xffffffc8
   12e70:	b	12ed8 <ftello64@plt+0x1c28>
   12e74:	ldrb	r3, [fp, #-38]	; 0xffffffda
   12e78:	cmp	r3, #0
   12e7c:	beq	12e9c <ftello64@plt+0x1bec>
   12e80:	ldr	r3, [fp, #-100]	; 0xffffff9c
   12e84:	ldr	r2, [fp, #-52]	; 0xffffffcc
   12e88:	mov	r1, r3
   12e8c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12e90:	bl	11d58 <ftello64@plt+0xaa8>
   12e94:	str	r0, [fp, #-56]	; 0xffffffc8
   12e98:	b	12ed8 <ftello64@plt+0x1c28>
   12e9c:	ldrb	r3, [fp, #-14]
   12ea0:	cmp	r3, #0
   12ea4:	beq	12ec4 <ftello64@plt+0x1c14>
   12ea8:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   12eac:	ldr	r2, [fp, #-52]	; 0xffffffcc
   12eb0:	ldr	r1, [fp, #-20]	; 0xffffffec
   12eb4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12eb8:	bl	120c8 <ftello64@plt+0xe18>
   12ebc:	str	r0, [fp, #-56]	; 0xffffffc8
   12ec0:	b	12ed8 <ftello64@plt+0x1c28>
   12ec4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   12ec8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   12ecc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12ed0:	bl	11ff4 <ftello64@plt+0xd44>
   12ed4:	str	r0, [fp, #-56]	; 0xffffffc8
   12ed8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12edc:	cmp	r3, #0
   12ee0:	beq	12f10 <ftello64@plt+0x1c60>
   12ee4:	bl	111a8 <__errno_location@plt>
   12ee8:	mov	r3, r0
   12eec:	ldr	r4, [r3]
   12ef0:	movw	r0, #57620	; 0xe114
   12ef4:	movt	r0, #1
   12ef8:	bl	11178 <gettext@plt>
   12efc:	mov	r3, r0
   12f00:	mov	r2, r3
   12f04:	mov	r1, r4
   12f08:	mov	r0, #1
   12f0c:	bl	11100 <error@plt>
   12f10:	mov	r0, #0
   12f14:	bl	1116c <exit@plt>
   12f18:	push	{fp}		; (str fp, [sp, #-4]!)
   12f1c:	add	fp, sp, #0
   12f20:	sub	sp, sp, #12
   12f24:	str	r0, [fp, #-8]
   12f28:	movw	r3, #61848	; 0xf198
   12f2c:	movt	r3, #2
   12f30:	ldr	r2, [fp, #-8]
   12f34:	str	r2, [r3]
   12f38:	nop	{0}
   12f3c:	add	sp, fp, #0
   12f40:	pop	{fp}		; (ldr fp, [sp], #4)
   12f44:	bx	lr
   12f48:	push	{fp}		; (str fp, [sp, #-4]!)
   12f4c:	add	fp, sp, #0
   12f50:	sub	sp, sp, #12
   12f54:	mov	r3, r0
   12f58:	strb	r3, [fp, #-5]
   12f5c:	movw	r3, #61852	; 0xf19c
   12f60:	movt	r3, #2
   12f64:	ldrb	r2, [fp, #-5]
   12f68:	strb	r2, [r3]
   12f6c:	nop	{0}
   12f70:	add	sp, fp, #0
   12f74:	pop	{fp}		; (ldr fp, [sp], #4)
   12f78:	bx	lr
   12f7c:	str	r4, [sp, #-12]!
   12f80:	str	fp, [sp, #4]
   12f84:	str	lr, [sp, #8]
   12f88:	add	fp, sp, #8
   12f8c:	sub	sp, sp, #20
   12f90:	movw	r3, #61836	; 0xf18c
   12f94:	movt	r3, #2
   12f98:	ldr	r3, [r3]
   12f9c:	mov	r0, r3
   12fa0:	bl	1a5a0 <ftello64@plt+0x92f0>
   12fa4:	mov	r3, r0
   12fa8:	cmp	r3, #0
   12fac:	beq	13080 <ftello64@plt+0x1dd0>
   12fb0:	movw	r3, #61852	; 0xf19c
   12fb4:	movt	r3, #2
   12fb8:	ldrb	r3, [r3]
   12fbc:	eor	r3, r3, #1
   12fc0:	uxtb	r3, r3
   12fc4:	cmp	r3, #0
   12fc8:	bne	12fe0 <ftello64@plt+0x1d30>
   12fcc:	bl	111a8 <__errno_location@plt>
   12fd0:	mov	r3, r0
   12fd4:	ldr	r3, [r3]
   12fd8:	cmp	r3, #32
   12fdc:	beq	13080 <ftello64@plt+0x1dd0>
   12fe0:	movw	r0, #57648	; 0xe130
   12fe4:	movt	r0, #1
   12fe8:	bl	11178 <gettext@plt>
   12fec:	str	r0, [fp, #-16]
   12ff0:	movw	r3, #61848	; 0xf198
   12ff4:	movt	r3, #2
   12ff8:	ldr	r3, [r3]
   12ffc:	cmp	r3, #0
   13000:	beq	1304c <ftello64@plt+0x1d9c>
   13004:	bl	111a8 <__errno_location@plt>
   13008:	mov	r3, r0
   1300c:	ldr	r4, [r3]
   13010:	movw	r3, #61848	; 0xf198
   13014:	movt	r3, #2
   13018:	ldr	r3, [r3]
   1301c:	mov	r0, r3
   13020:	bl	15ed4 <ftello64@plt+0x4c24>
   13024:	mov	r2, r0
   13028:	ldr	r3, [fp, #-16]
   1302c:	str	r3, [sp]
   13030:	mov	r3, r2
   13034:	movw	r2, #57660	; 0xe13c
   13038:	movt	r2, #1
   1303c:	mov	r1, r4
   13040:	mov	r0, #0
   13044:	bl	11100 <error@plt>
   13048:	b	1306c <ftello64@plt+0x1dbc>
   1304c:	bl	111a8 <__errno_location@plt>
   13050:	mov	r3, r0
   13054:	ldr	r1, [r3]
   13058:	ldr	r3, [fp, #-16]
   1305c:	movw	r2, #57668	; 0xe144
   13060:	movt	r2, #1
   13064:	mov	r0, #0
   13068:	bl	11100 <error@plt>
   1306c:	movw	r3, #61740	; 0xf12c
   13070:	movt	r3, #2
   13074:	ldr	r3, [r3]
   13078:	mov	r0, r3
   1307c:	bl	11004 <_exit@plt>
   13080:	movw	r3, #61824	; 0xf180
   13084:	movt	r3, #2
   13088:	ldr	r3, [r3]
   1308c:	mov	r0, r3
   13090:	bl	1a5a0 <ftello64@plt+0x92f0>
   13094:	mov	r3, r0
   13098:	cmp	r3, #0
   1309c:	beq	130b4 <ftello64@plt+0x1e04>
   130a0:	movw	r3, #61740	; 0xf12c
   130a4:	movt	r3, #2
   130a8:	ldr	r3, [r3]
   130ac:	mov	r0, r3
   130b0:	bl	11004 <_exit@plt>
   130b4:	nop	{0}
   130b8:	sub	sp, fp, #8
   130bc:	ldr	r4, [sp]
   130c0:	ldr	fp, [sp, #4]
   130c4:	add	sp, sp, #8
   130c8:	pop	{pc}		; (ldr pc, [sp], #4)
   130cc:	str	fp, [sp, #-8]!
   130d0:	str	lr, [sp, #4]
   130d4:	add	fp, sp, #4
   130d8:	sub	sp, sp, #40	; 0x28
   130dc:	str	r0, [fp, #-16]
   130e0:	strd	r2, [fp, #-28]	; 0xffffffe4
   130e4:	ldr	r3, [fp, #12]
   130e8:	str	r3, [sp, #8]
   130ec:	ldrd	r2, [fp, #4]
   130f0:	strd	r2, [sp]
   130f4:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   130f8:	ldr	r0, [fp, #-16]
   130fc:	bl	10fc8 <posix_fadvise64@plt>
   13100:	str	r0, [fp, #-8]
   13104:	nop	{0}
   13108:	sub	sp, fp, #4
   1310c:	ldr	fp, [sp]
   13110:	add	sp, sp, #4
   13114:	pop	{pc}		; (ldr pc, [sp], #4)
   13118:	str	fp, [sp, #-8]!
   1311c:	str	lr, [sp, #4]
   13120:	add	fp, sp, #4
   13124:	sub	sp, sp, #24
   13128:	str	r0, [fp, #-8]
   1312c:	str	r1, [fp, #-12]
   13130:	ldr	r3, [fp, #-8]
   13134:	cmp	r3, #0
   13138:	beq	1316c <ftello64@plt+0x1ebc>
   1313c:	ldr	r0, [fp, #-8]
   13140:	bl	111d8 <fileno@plt>
   13144:	mov	r1, r0
   13148:	ldr	r3, [fp, #-12]
   1314c:	str	r3, [sp, #8]
   13150:	mov	r2, #0
   13154:	mov	r3, #0
   13158:	strd	r2, [sp]
   1315c:	mov	r2, #0
   13160:	mov	r3, #0
   13164:	mov	r0, r1
   13168:	bl	130cc <ftello64@plt+0x1e1c>
   1316c:	nop	{0}
   13170:	sub	sp, fp, #4
   13174:	ldr	fp, [sp]
   13178:	add	sp, sp, #4
   1317c:	pop	{pc}		; (ldr pc, [sp], #4)
   13180:	str	fp, [sp, #-8]!
   13184:	str	lr, [sp, #4]
   13188:	add	fp, sp, #4
   1318c:	sub	sp, sp, #32
   13190:	str	r0, [fp, #-24]	; 0xffffffe8
   13194:	mov	r3, #0
   13198:	str	r3, [fp, #-8]
   1319c:	mov	r3, #0
   131a0:	str	r3, [fp, #-12]
   131a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   131a8:	bl	111d8 <fileno@plt>
   131ac:	str	r0, [fp, #-16]
   131b0:	ldr	r3, [fp, #-16]
   131b4:	cmp	r3, #0
   131b8:	bge	131cc <ftello64@plt+0x1f1c>
   131bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   131c0:	bl	111f0 <fclose@plt>
   131c4:	mov	r3, r0
   131c8:	b	13270 <ftello64@plt+0x1fc0>
   131cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   131d0:	bl	11130 <__freading@plt>
   131d4:	mov	r3, r0
   131d8:	cmp	r3, #0
   131dc:	beq	13218 <ftello64@plt+0x1f68>
   131e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   131e4:	bl	111d8 <fileno@plt>
   131e8:	mov	r1, r0
   131ec:	mov	r3, #1
   131f0:	str	r3, [sp]
   131f4:	mov	r2, #0
   131f8:	mov	r3, #0
   131fc:	mov	r0, r1
   13200:	bl	110b8 <lseek64@plt>
   13204:	mvn	r2, #0
   13208:	mvn	r3, #0
   1320c:	cmp	r1, r3
   13210:	cmpeq	r0, r2
   13214:	beq	1323c <ftello64@plt+0x1f8c>
   13218:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1321c:	bl	132d8 <ftello64@plt+0x2028>
   13220:	mov	r3, r0
   13224:	cmp	r3, #0
   13228:	beq	1323c <ftello64@plt+0x1f8c>
   1322c:	bl	111a8 <__errno_location@plt>
   13230:	mov	r3, r0
   13234:	ldr	r3, [r3]
   13238:	str	r3, [fp, #-8]
   1323c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13240:	bl	111f0 <fclose@plt>
   13244:	str	r0, [fp, #-12]
   13248:	ldr	r3, [fp, #-8]
   1324c:	cmp	r3, #0
   13250:	beq	1326c <ftello64@plt+0x1fbc>
   13254:	bl	111a8 <__errno_location@plt>
   13258:	mov	r2, r0
   1325c:	ldr	r3, [fp, #-8]
   13260:	str	r3, [r2]
   13264:	mvn	r3, #0
   13268:	str	r3, [fp, #-12]
   1326c:	ldr	r3, [fp, #-12]
   13270:	mov	r0, r3
   13274:	sub	sp, fp, #4
   13278:	ldr	fp, [sp]
   1327c:	add	sp, sp, #4
   13280:	pop	{pc}		; (ldr pc, [sp], #4)
   13284:	str	fp, [sp, #-8]!
   13288:	str	lr, [sp, #4]
   1328c:	add	fp, sp, #4
   13290:	sub	sp, sp, #16
   13294:	str	r0, [fp, #-8]
   13298:	ldr	r3, [fp, #-8]
   1329c:	ldr	r3, [r3]
   132a0:	and	r3, r3, #256	; 0x100
   132a4:	cmp	r3, #0
   132a8:	beq	132c4 <ftello64@plt+0x2014>
   132ac:	mov	r3, #1
   132b0:	str	r3, [sp]
   132b4:	mov	r2, #0
   132b8:	mov	r3, #0
   132bc:	ldr	r0, [fp, #-8]
   132c0:	bl	135ac <ftello64@plt+0x22fc>
   132c4:	nop	{0}
   132c8:	sub	sp, fp, #4
   132cc:	ldr	fp, [sp]
   132d0:	add	sp, sp, #4
   132d4:	pop	{pc}		; (ldr pc, [sp], #4)
   132d8:	str	fp, [sp, #-8]!
   132dc:	str	lr, [sp, #4]
   132e0:	add	fp, sp, #4
   132e4:	sub	sp, sp, #8
   132e8:	str	r0, [fp, #-8]
   132ec:	ldr	r3, [fp, #-8]
   132f0:	cmp	r3, #0
   132f4:	beq	1330c <ftello64@plt+0x205c>
   132f8:	ldr	r0, [fp, #-8]
   132fc:	bl	11130 <__freading@plt>
   13300:	mov	r3, r0
   13304:	cmp	r3, #0
   13308:	bne	1331c <ftello64@plt+0x206c>
   1330c:	ldr	r0, [fp, #-8]
   13310:	bl	10fe0 <fflush@plt>
   13314:	mov	r3, r0
   13318:	b	13330 <ftello64@plt+0x2080>
   1331c:	ldr	r0, [fp, #-8]
   13320:	bl	13284 <ftello64@plt+0x1fd4>
   13324:	ldr	r0, [fp, #-8]
   13328:	bl	10fe0 <fflush@plt>
   1332c:	mov	r3, r0
   13330:	mov	r0, r3
   13334:	sub	sp, fp, #4
   13338:	ldr	fp, [sp]
   1333c:	add	sp, sp, #4
   13340:	pop	{pc}		; (ldr pc, [sp], #4)
   13344:	str	fp, [sp, #-8]!
   13348:	str	lr, [sp, #4]
   1334c:	add	fp, sp, #4
   13350:	sub	sp, sp, #16
   13354:	str	r0, [fp, #-16]
   13358:	mov	r1, #0
   1335c:	movw	r0, #57672	; 0xe148
   13360:	movt	r0, #1
   13364:	bl	1110c <open64@plt>
   13368:	str	r0, [fp, #-8]
   1336c:	ldr	r2, [fp, #-8]
   13370:	ldr	r3, [fp, #-16]
   13374:	cmp	r2, r3
   13378:	beq	133a8 <ftello64@plt+0x20f8>
   1337c:	ldr	r3, [fp, #-8]
   13380:	cmp	r3, #0
   13384:	blt	133a0 <ftello64@plt+0x20f0>
   13388:	ldr	r0, [fp, #-8]
   1338c:	bl	11298 <close@plt>
   13390:	bl	111a8 <__errno_location@plt>
   13394:	mov	r2, r0
   13398:	mov	r3, #9
   1339c:	str	r3, [r2]
   133a0:	mov	r3, #0
   133a4:	b	133ac <ftello64@plt+0x20fc>
   133a8:	mov	r3, #1
   133ac:	mov	r0, r3
   133b0:	sub	sp, fp, #4
   133b4:	ldr	fp, [sp]
   133b8:	add	sp, sp, #4
   133bc:	pop	{pc}		; (ldr pc, [sp], #4)
   133c0:	str	fp, [sp, #-8]!
   133c4:	str	lr, [sp, #4]
   133c8:	add	fp, sp, #4
   133cc:	sub	sp, sp, #24
   133d0:	str	r0, [fp, #-16]
   133d4:	str	r1, [fp, #-20]	; 0xffffffec
   133d8:	str	r2, [fp, #-24]	; 0xffffffe8
   133dc:	mov	r3, #0
   133e0:	strb	r3, [fp, #-5]
   133e4:	mov	r3, #0
   133e8:	strb	r3, [fp, #-6]
   133ec:	mov	r3, #0
   133f0:	strb	r3, [fp, #-7]
   133f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   133f8:	bl	111d8 <fileno@plt>
   133fc:	mov	r3, r0
   13400:	cmp	r3, #1
   13404:	beq	13458 <ftello64@plt+0x21a8>
   13408:	cmp	r3, #2
   1340c:	beq	13438 <ftello64@plt+0x2188>
   13410:	cmp	r3, #0
   13414:	beq	13478 <ftello64@plt+0x21c8>
   13418:	mov	r1, #2
   1341c:	mov	r0, #2
   13420:	bl	11064 <dup2@plt>
   13424:	mov	r3, r0
   13428:	cmp	r3, #2
   1342c:	beq	13438 <ftello64@plt+0x2188>
   13430:	mov	r3, #1
   13434:	strb	r3, [fp, #-7]
   13438:	mov	r1, #1
   1343c:	mov	r0, #1
   13440:	bl	11064 <dup2@plt>
   13444:	mov	r3, r0
   13448:	cmp	r3, #1
   1344c:	beq	13458 <ftello64@plt+0x21a8>
   13450:	mov	r3, #1
   13454:	strb	r3, [fp, #-6]
   13458:	mov	r1, #0
   1345c:	mov	r0, #0
   13460:	bl	11064 <dup2@plt>
   13464:	mov	r3, r0
   13468:	cmp	r3, #0
   1346c:	beq	13478 <ftello64@plt+0x21c8>
   13470:	mov	r3, #1
   13474:	strb	r3, [fp, #-5]
   13478:	nop	{0}
   1347c:	ldrb	r3, [fp, #-5]
   13480:	cmp	r3, #0
   13484:	beq	134b0 <ftello64@plt+0x2200>
   13488:	mov	r0, #0
   1348c:	bl	13344 <ftello64@plt+0x2094>
   13490:	mov	r3, r0
   13494:	eor	r3, r3, #1
   13498:	uxtb	r3, r3
   1349c:	cmp	r3, #0
   134a0:	beq	134b0 <ftello64@plt+0x2200>
   134a4:	mov	r3, #0
   134a8:	str	r3, [fp, #-24]	; 0xffffffe8
   134ac:	b	1352c <ftello64@plt+0x227c>
   134b0:	ldrb	r3, [fp, #-6]
   134b4:	cmp	r3, #0
   134b8:	beq	134e4 <ftello64@plt+0x2234>
   134bc:	mov	r0, #1
   134c0:	bl	13344 <ftello64@plt+0x2094>
   134c4:	mov	r3, r0
   134c8:	eor	r3, r3, #1
   134cc:	uxtb	r3, r3
   134d0:	cmp	r3, #0
   134d4:	beq	134e4 <ftello64@plt+0x2234>
   134d8:	mov	r3, #0
   134dc:	str	r3, [fp, #-24]	; 0xffffffe8
   134e0:	b	1352c <ftello64@plt+0x227c>
   134e4:	ldrb	r3, [fp, #-7]
   134e8:	cmp	r3, #0
   134ec:	beq	13518 <ftello64@plt+0x2268>
   134f0:	mov	r0, #2
   134f4:	bl	13344 <ftello64@plt+0x2094>
   134f8:	mov	r3, r0
   134fc:	eor	r3, r3, #1
   13500:	uxtb	r3, r3
   13504:	cmp	r3, #0
   13508:	beq	13518 <ftello64@plt+0x2268>
   1350c:	mov	r3, #0
   13510:	str	r3, [fp, #-24]	; 0xffffffe8
   13514:	b	1352c <ftello64@plt+0x227c>
   13518:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1351c:	ldr	r1, [fp, #-20]	; 0xffffffec
   13520:	ldr	r0, [fp, #-16]
   13524:	bl	11148 <freopen64@plt>
   13528:	str	r0, [fp, #-24]	; 0xffffffe8
   1352c:	bl	111a8 <__errno_location@plt>
   13530:	mov	r3, r0
   13534:	ldr	r3, [r3]
   13538:	str	r3, [fp, #-12]
   1353c:	ldrb	r3, [fp, #-7]
   13540:	cmp	r3, #0
   13544:	beq	13550 <ftello64@plt+0x22a0>
   13548:	mov	r0, #2
   1354c:	bl	11298 <close@plt>
   13550:	ldrb	r3, [fp, #-6]
   13554:	cmp	r3, #0
   13558:	beq	13564 <ftello64@plt+0x22b4>
   1355c:	mov	r0, #1
   13560:	bl	11298 <close@plt>
   13564:	ldrb	r3, [fp, #-5]
   13568:	cmp	r3, #0
   1356c:	beq	13578 <ftello64@plt+0x22c8>
   13570:	mov	r0, #0
   13574:	bl	11298 <close@plt>
   13578:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1357c:	cmp	r3, #0
   13580:	bne	13594 <ftello64@plt+0x22e4>
   13584:	bl	111a8 <__errno_location@plt>
   13588:	mov	r2, r0
   1358c:	ldr	r3, [fp, #-12]
   13590:	str	r3, [r2]
   13594:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13598:	mov	r0, r3
   1359c:	sub	sp, fp, #4
   135a0:	ldr	fp, [sp]
   135a4:	add	sp, sp, #4
   135a8:	pop	{pc}		; (ldr pc, [sp], #4)
   135ac:	str	fp, [sp, #-8]!
   135b0:	str	lr, [sp, #4]
   135b4:	add	fp, sp, #4
   135b8:	sub	sp, sp, #32
   135bc:	str	r0, [fp, #-16]
   135c0:	strd	r2, [fp, #-28]	; 0xffffffe4
   135c4:	ldr	r3, [fp, #-16]
   135c8:	ldr	r2, [r3, #8]
   135cc:	ldr	r3, [fp, #-16]
   135d0:	ldr	r3, [r3, #4]
   135d4:	cmp	r2, r3
   135d8:	bne	13670 <ftello64@plt+0x23c0>
   135dc:	ldr	r3, [fp, #-16]
   135e0:	ldr	r2, [r3, #20]
   135e4:	ldr	r3, [fp, #-16]
   135e8:	ldr	r3, [r3, #16]
   135ec:	cmp	r2, r3
   135f0:	bne	13670 <ftello64@plt+0x23c0>
   135f4:	ldr	r3, [fp, #-16]
   135f8:	ldr	r3, [r3, #36]	; 0x24
   135fc:	cmp	r3, #0
   13600:	bne	13670 <ftello64@plt+0x23c0>
   13604:	ldr	r0, [fp, #-16]
   13608:	bl	111d8 <fileno@plt>
   1360c:	mov	r1, r0
   13610:	ldr	r3, [fp, #4]
   13614:	str	r3, [sp]
   13618:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   1361c:	mov	r0, r1
   13620:	bl	110b8 <lseek64@plt>
   13624:	strd	r0, [fp, #-12]
   13628:	ldrd	r2, [fp, #-12]
   1362c:	mvn	r0, #0
   13630:	mvn	r1, #0
   13634:	cmp	r3, r1
   13638:	cmpeq	r2, r0
   1363c:	bne	13648 <ftello64@plt+0x2398>
   13640:	mvn	r3, #0
   13644:	b	13688 <ftello64@plt+0x23d8>
   13648:	ldr	r3, [fp, #-16]
   1364c:	ldr	r3, [r3]
   13650:	bic	r2, r3, #16
   13654:	ldr	r3, [fp, #-16]
   13658:	str	r2, [r3]
   1365c:	ldr	r1, [fp, #-16]
   13660:	ldrd	r2, [fp, #-12]
   13664:	strd	r2, [r1, #80]	; 0x50
   13668:	mov	r3, #0
   1366c:	b	13688 <ftello64@plt+0x23d8>
   13670:	ldr	r3, [fp, #4]
   13674:	str	r3, [sp]
   13678:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   1367c:	ldr	r0, [fp, #-16]
   13680:	bl	111fc <fseeko64@plt>
   13684:	mov	r3, r0
   13688:	mov	r0, r3
   1368c:	sub	sp, fp, #4
   13690:	ldr	fp, [sp]
   13694:	add	sp, sp, #4
   13698:	pop	{pc}		; (ldr pc, [sp], #4)
   1369c:	str	fp, [sp, #-8]!
   136a0:	str	lr, [sp, #4]
   136a4:	add	fp, sp, #4
   136a8:	sub	sp, sp, #8
   136ac:	str	r0, [fp, #-8]
   136b0:	mov	r2, #12
   136b4:	mov	r1, #0
   136b8:	ldr	r0, [fp, #-8]
   136bc:	bl	111cc <memset@plt>
   136c0:	nop	{0}
   136c4:	sub	sp, fp, #4
   136c8:	ldr	fp, [sp]
   136cc:	add	sp, sp, #4
   136d0:	pop	{pc}		; (ldr pc, [sp], #4)
   136d4:	str	fp, [sp, #-8]!
   136d8:	str	lr, [sp, #4]
   136dc:	add	fp, sp, #4
   136e0:	sub	sp, sp, #8
   136e4:	str	r0, [fp, #-8]
   136e8:	str	r1, [fp, #-12]
   136ec:	mov	r2, #10
   136f0:	ldr	r1, [fp, #-12]
   136f4:	ldr	r0, [fp, #-8]
   136f8:	bl	13714 <ftello64@plt+0x2464>
   136fc:	mov	r3, r0
   13700:	mov	r0, r3
   13704:	sub	sp, fp, #4
   13708:	ldr	fp, [sp]
   1370c:	add	sp, sp, #4
   13710:	pop	{pc}		; (ldr pc, [sp], #4)
   13714:	str	fp, [sp, #-8]!
   13718:	str	lr, [sp, #4]
   1371c:	add	fp, sp, #4
   13720:	sub	sp, sp, #48	; 0x30
   13724:	str	r0, [fp, #-32]	; 0xffffffe0
   13728:	str	r1, [fp, #-36]	; 0xffffffdc
   1372c:	mov	r3, r2
   13730:	strb	r3, [fp, #-37]	; 0xffffffdb
   13734:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13738:	ldr	r3, [r3, #8]
   1373c:	str	r3, [fp, #-12]
   13740:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13744:	ldr	r3, [r3, #8]
   13748:	str	r3, [fp, #-16]
   1374c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13750:	ldr	r3, [r3]
   13754:	mov	r2, r3
   13758:	ldr	r3, [fp, #-12]
   1375c:	add	r3, r3, r2
   13760:	str	r3, [fp, #-20]	; 0xffffffec
   13764:	ldr	r0, [fp, #-36]	; 0xffffffdc
   13768:	bl	1128c <feof_unlocked@plt>
   1376c:	mov	r3, r0
   13770:	cmp	r3, #0
   13774:	beq	13780 <ftello64@plt+0x24d0>
   13778:	mov	r3, #0
   1377c:	b	1389c <ftello64@plt+0x25ec>
   13780:	ldr	r0, [fp, #-36]	; 0xffffffdc
   13784:	bl	11058 <getc_unlocked@plt>
   13788:	str	r0, [fp, #-8]
   1378c:	ldr	r3, [fp, #-8]
   13790:	cmn	r3, #1
   13794:	bne	137e4 <ftello64@plt+0x2534>
   13798:	ldr	r2, [fp, #-16]
   1379c:	ldr	r3, [fp, #-12]
   137a0:	cmp	r2, r3
   137a4:	beq	137bc <ftello64@plt+0x250c>
   137a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   137ac:	bl	110e8 <ferror_unlocked@plt>
   137b0:	mov	r3, r0
   137b4:	cmp	r3, #0
   137b8:	beq	137c4 <ftello64@plt+0x2514>
   137bc:	mov	r3, #0
   137c0:	b	1389c <ftello64@plt+0x25ec>
   137c4:	ldr	r3, [fp, #-16]
   137c8:	sub	r3, r3, #1
   137cc:	ldrb	r3, [r3]
   137d0:	ldrb	r2, [fp, #-37]	; 0xffffffdb
   137d4:	cmp	r2, r3
   137d8:	beq	13880 <ftello64@plt+0x25d0>
   137dc:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   137e0:	str	r3, [fp, #-8]
   137e4:	ldr	r2, [fp, #-16]
   137e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   137ec:	cmp	r2, r3
   137f0:	bne	13854 <ftello64@plt+0x25a4>
   137f4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   137f8:	ldr	r3, [r3]
   137fc:	str	r3, [fp, #-24]	; 0xffffffe8
   13800:	ldr	r1, [fp, #-32]	; 0xffffffe0
   13804:	mov	r3, #1
   13808:	str	r3, [sp]
   1380c:	mvn	r3, #0
   13810:	mov	r2, #1
   13814:	ldr	r0, [fp, #-12]
   13818:	bl	1936c <ftello64@plt+0x80bc>
   1381c:	str	r0, [fp, #-12]
   13820:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13824:	ldr	r2, [fp, #-12]
   13828:	add	r3, r2, r3
   1382c:	str	r3, [fp, #-16]
   13830:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13834:	ldr	r2, [fp, #-12]
   13838:	str	r2, [r3, #8]
   1383c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13840:	ldr	r3, [r3]
   13844:	mov	r2, r3
   13848:	ldr	r3, [fp, #-12]
   1384c:	add	r3, r3, r2
   13850:	str	r3, [fp, #-20]	; 0xffffffec
   13854:	ldr	r3, [fp, #-16]
   13858:	add	r2, r3, #1
   1385c:	str	r2, [fp, #-16]
   13860:	ldr	r2, [fp, #-8]
   13864:	uxtb	r2, r2
   13868:	strb	r2, [r3]
   1386c:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   13870:	ldr	r2, [fp, #-8]
   13874:	cmp	r2, r3
   13878:	bne	13780 <ftello64@plt+0x24d0>
   1387c:	b	13884 <ftello64@plt+0x25d4>
   13880:	nop	{0}
   13884:	ldr	r2, [fp, #-16]
   13888:	ldr	r3, [fp, #-12]
   1388c:	sub	r2, r2, r3
   13890:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13894:	str	r2, [r3, #4]
   13898:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1389c:	mov	r0, r3
   138a0:	sub	sp, fp, #4
   138a4:	ldr	fp, [sp]
   138a8:	add	sp, sp, #4
   138ac:	pop	{pc}		; (ldr pc, [sp], #4)
   138b0:	str	fp, [sp, #-8]!
   138b4:	str	lr, [sp, #4]
   138b8:	add	fp, sp, #4
   138bc:	sub	sp, sp, #8
   138c0:	str	r0, [fp, #-8]
   138c4:	ldr	r3, [fp, #-8]
   138c8:	ldr	r3, [r3, #8]
   138cc:	mov	r0, r3
   138d0:	bl	1a864 <ftello64@plt+0x95b4>
   138d4:	nop	{0}
   138d8:	sub	sp, fp, #4
   138dc:	ldr	fp, [sp]
   138e0:	add	sp, sp, #4
   138e4:	pop	{pc}		; (ldr pc, [sp], #4)
   138e8:	str	fp, [sp, #-8]!
   138ec:	str	lr, [sp, #4]
   138f0:	add	fp, sp, #4
   138f4:	sub	sp, sp, #16
   138f8:	str	r0, [fp, #-16]
   138fc:	ldr	r3, [fp, #-16]
   13900:	cmp	r3, #0
   13904:	bne	1392c <ftello64@plt+0x267c>
   13908:	movw	r3, #61824	; 0xf180
   1390c:	movt	r3, #2
   13910:	ldr	r3, [r3]
   13914:	mov	r2, #55	; 0x37
   13918:	mov	r1, #1
   1391c:	movw	r0, #57684	; 0xe154
   13920:	movt	r0, #1
   13924:	bl	110ac <fwrite@plt>
   13928:	bl	11280 <abort@plt>
   1392c:	mov	r1, #47	; 0x2f
   13930:	ldr	r0, [fp, #-16]
   13934:	bl	11220 <strrchr@plt>
   13938:	str	r0, [fp, #-8]
   1393c:	ldr	r3, [fp, #-8]
   13940:	cmp	r3, #0
   13944:	beq	13954 <ftello64@plt+0x26a4>
   13948:	ldr	r3, [fp, #-8]
   1394c:	add	r3, r3, #1
   13950:	b	13958 <ftello64@plt+0x26a8>
   13954:	ldr	r3, [fp, #-16]
   13958:	str	r3, [fp, #-12]
   1395c:	ldr	r2, [fp, #-12]
   13960:	ldr	r3, [fp, #-16]
   13964:	sub	r3, r2, r3
   13968:	cmp	r3, #6
   1396c:	ble	139dc <ftello64@plt+0x272c>
   13970:	ldr	r3, [fp, #-12]
   13974:	sub	r3, r3, #7
   13978:	mov	r2, #7
   1397c:	movw	r1, #57740	; 0xe18c
   13980:	movt	r1, #1
   13984:	mov	r0, r3
   13988:	bl	11274 <strncmp@plt>
   1398c:	mov	r3, r0
   13990:	cmp	r3, #0
   13994:	bne	139dc <ftello64@plt+0x272c>
   13998:	ldr	r3, [fp, #-12]
   1399c:	str	r3, [fp, #-16]
   139a0:	mov	r2, #3
   139a4:	movw	r1, #57748	; 0xe194
   139a8:	movt	r1, #1
   139ac:	ldr	r0, [fp, #-12]
   139b0:	bl	11274 <strncmp@plt>
   139b4:	mov	r3, r0
   139b8:	cmp	r3, #0
   139bc:	bne	139dc <ftello64@plt+0x272c>
   139c0:	ldr	r3, [fp, #-12]
   139c4:	add	r3, r3, #3
   139c8:	str	r3, [fp, #-16]
   139cc:	movw	r3, #61808	; 0xf170
   139d0:	movt	r3, #2
   139d4:	ldr	r2, [fp, #-16]
   139d8:	str	r2, [r3]
   139dc:	movw	r3, #61856	; 0xf1a0
   139e0:	movt	r3, #2
   139e4:	ldr	r2, [fp, #-16]
   139e8:	str	r2, [r3]
   139ec:	movw	r3, #61812	; 0xf174
   139f0:	movt	r3, #2
   139f4:	ldr	r2, [fp, #-16]
   139f8:	str	r2, [r3]
   139fc:	nop	{0}
   13a00:	sub	sp, fp, #4
   13a04:	ldr	fp, [sp]
   13a08:	add	sp, sp, #4
   13a0c:	pop	{pc}		; (ldr pc, [sp], #4)
   13a10:	str	fp, [sp, #-8]!
   13a14:	str	lr, [sp, #4]
   13a18:	add	fp, sp, #4
   13a1c:	sub	sp, sp, #16
   13a20:	str	r0, [fp, #-16]
   13a24:	bl	111a8 <__errno_location@plt>
   13a28:	mov	r3, r0
   13a2c:	ldr	r3, [r3]
   13a30:	str	r3, [fp, #-8]
   13a34:	ldr	r3, [fp, #-16]
   13a38:	cmp	r3, #0
   13a3c:	beq	13a48 <ftello64@plt+0x2798>
   13a40:	ldr	r3, [fp, #-16]
   13a44:	b	13a50 <ftello64@plt+0x27a0>
   13a48:	movw	r3, #61860	; 0xf1a4
   13a4c:	movt	r3, #2
   13a50:	mov	r1, #48	; 0x30
   13a54:	mov	r0, r3
   13a58:	bl	196ac <ftello64@plt+0x83fc>
   13a5c:	mov	r3, r0
   13a60:	str	r3, [fp, #-12]
   13a64:	bl	111a8 <__errno_location@plt>
   13a68:	mov	r2, r0
   13a6c:	ldr	r3, [fp, #-8]
   13a70:	str	r3, [r2]
   13a74:	ldr	r3, [fp, #-12]
   13a78:	mov	r0, r3
   13a7c:	sub	sp, fp, #4
   13a80:	ldr	fp, [sp]
   13a84:	add	sp, sp, #4
   13a88:	pop	{pc}		; (ldr pc, [sp], #4)
   13a8c:	push	{fp}		; (str fp, [sp, #-4]!)
   13a90:	add	fp, sp, #0
   13a94:	sub	sp, sp, #12
   13a98:	str	r0, [fp, #-8]
   13a9c:	ldr	r3, [fp, #-8]
   13aa0:	cmp	r3, #0
   13aa4:	beq	13ab0 <ftello64@plt+0x2800>
   13aa8:	ldr	r3, [fp, #-8]
   13aac:	b	13ab8 <ftello64@plt+0x2808>
   13ab0:	movw	r3, #61860	; 0xf1a4
   13ab4:	movt	r3, #2
   13ab8:	ldr	r3, [r3]
   13abc:	mov	r0, r3
   13ac0:	add	sp, fp, #0
   13ac4:	pop	{fp}		; (ldr fp, [sp], #4)
   13ac8:	bx	lr
   13acc:	push	{fp}		; (str fp, [sp, #-4]!)
   13ad0:	add	fp, sp, #0
   13ad4:	sub	sp, sp, #12
   13ad8:	str	r0, [fp, #-8]
   13adc:	str	r1, [fp, #-12]
   13ae0:	ldr	r3, [fp, #-8]
   13ae4:	cmp	r3, #0
   13ae8:	beq	13af4 <ftello64@plt+0x2844>
   13aec:	ldr	r3, [fp, #-8]
   13af0:	b	13afc <ftello64@plt+0x284c>
   13af4:	movw	r3, #61860	; 0xf1a4
   13af8:	movt	r3, #2
   13afc:	ldr	r2, [fp, #-12]
   13b00:	str	r2, [r3]
   13b04:	nop	{0}
   13b08:	add	sp, fp, #0
   13b0c:	pop	{fp}		; (ldr fp, [sp], #4)
   13b10:	bx	lr
   13b14:	push	{fp}		; (str fp, [sp, #-4]!)
   13b18:	add	fp, sp, #0
   13b1c:	sub	sp, sp, #36	; 0x24
   13b20:	str	r0, [fp, #-24]	; 0xffffffe8
   13b24:	mov	r3, r1
   13b28:	str	r2, [fp, #-32]	; 0xffffffe0
   13b2c:	strb	r3, [fp, #-25]	; 0xffffffe7
   13b30:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   13b34:	strb	r3, [fp, #-5]
   13b38:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13b3c:	cmp	r3, #0
   13b40:	beq	13b4c <ftello64@plt+0x289c>
   13b44:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13b48:	b	13b54 <ftello64@plt+0x28a4>
   13b4c:	movw	r3, #61860	; 0xf1a4
   13b50:	movt	r3, #2
   13b54:	add	r2, r3, #8
   13b58:	ldrb	r3, [fp, #-5]
   13b5c:	lsr	r3, r3, #5
   13b60:	uxtb	r3, r3
   13b64:	lsl	r3, r3, #2
   13b68:	add	r3, r2, r3
   13b6c:	str	r3, [fp, #-12]
   13b70:	ldrb	r3, [fp, #-5]
   13b74:	and	r3, r3, #31
   13b78:	str	r3, [fp, #-16]
   13b7c:	ldr	r3, [fp, #-12]
   13b80:	ldr	r2, [r3]
   13b84:	ldr	r3, [fp, #-16]
   13b88:	lsr	r3, r2, r3
   13b8c:	and	r3, r3, #1
   13b90:	str	r3, [fp, #-20]	; 0xffffffec
   13b94:	ldr	r3, [fp, #-12]
   13b98:	ldr	r3, [r3]
   13b9c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13ba0:	and	r1, r2, #1
   13ba4:	ldr	r2, [fp, #-20]	; 0xffffffec
   13ba8:	eor	r1, r1, r2
   13bac:	ldr	r2, [fp, #-16]
   13bb0:	lsl	r2, r1, r2
   13bb4:	eor	r2, r2, r3
   13bb8:	ldr	r3, [fp, #-12]
   13bbc:	str	r2, [r3]
   13bc0:	ldr	r3, [fp, #-20]	; 0xffffffec
   13bc4:	mov	r0, r3
   13bc8:	add	sp, fp, #0
   13bcc:	pop	{fp}		; (ldr fp, [sp], #4)
   13bd0:	bx	lr
   13bd4:	push	{fp}		; (str fp, [sp, #-4]!)
   13bd8:	add	fp, sp, #0
   13bdc:	sub	sp, sp, #20
   13be0:	str	r0, [fp, #-16]
   13be4:	str	r1, [fp, #-20]	; 0xffffffec
   13be8:	ldr	r3, [fp, #-16]
   13bec:	cmp	r3, #0
   13bf0:	bne	13c00 <ftello64@plt+0x2950>
   13bf4:	movw	r3, #61860	; 0xf1a4
   13bf8:	movt	r3, #2
   13bfc:	str	r3, [fp, #-16]
   13c00:	ldr	r3, [fp, #-16]
   13c04:	ldr	r3, [r3, #4]
   13c08:	str	r3, [fp, #-8]
   13c0c:	ldr	r3, [fp, #-16]
   13c10:	ldr	r2, [fp, #-20]	; 0xffffffec
   13c14:	str	r2, [r3, #4]
   13c18:	ldr	r3, [fp, #-8]
   13c1c:	mov	r0, r3
   13c20:	add	sp, fp, #0
   13c24:	pop	{fp}		; (ldr fp, [sp], #4)
   13c28:	bx	lr
   13c2c:	str	fp, [sp, #-8]!
   13c30:	str	lr, [sp, #4]
   13c34:	add	fp, sp, #4
   13c38:	sub	sp, sp, #16
   13c3c:	str	r0, [fp, #-8]
   13c40:	str	r1, [fp, #-12]
   13c44:	str	r2, [fp, #-16]
   13c48:	ldr	r3, [fp, #-8]
   13c4c:	cmp	r3, #0
   13c50:	bne	13c60 <ftello64@plt+0x29b0>
   13c54:	movw	r3, #61860	; 0xf1a4
   13c58:	movt	r3, #2
   13c5c:	str	r3, [fp, #-8]
   13c60:	ldr	r3, [fp, #-8]
   13c64:	mov	r2, #10
   13c68:	str	r2, [r3]
   13c6c:	ldr	r3, [fp, #-12]
   13c70:	cmp	r3, #0
   13c74:	beq	13c84 <ftello64@plt+0x29d4>
   13c78:	ldr	r3, [fp, #-16]
   13c7c:	cmp	r3, #0
   13c80:	bne	13c88 <ftello64@plt+0x29d8>
   13c84:	bl	11280 <abort@plt>
   13c88:	ldr	r3, [fp, #-8]
   13c8c:	ldr	r2, [fp, #-12]
   13c90:	str	r2, [r3, #40]	; 0x28
   13c94:	ldr	r3, [fp, #-8]
   13c98:	ldr	r2, [fp, #-16]
   13c9c:	str	r2, [r3, #44]	; 0x2c
   13ca0:	nop	{0}
   13ca4:	sub	sp, fp, #4
   13ca8:	ldr	fp, [sp]
   13cac:	add	sp, sp, #4
   13cb0:	pop	{pc}		; (ldr pc, [sp], #4)
   13cb4:	str	fp, [sp, #-8]!
   13cb8:	str	lr, [sp, #4]
   13cbc:	add	fp, sp, #4
   13cc0:	sub	sp, sp, #56	; 0x38
   13cc4:	str	r0, [fp, #-56]	; 0xffffffc8
   13cc8:	str	r1, [fp, #-60]	; 0xffffffc4
   13ccc:	sub	r1, fp, #52	; 0x34
   13cd0:	mov	r2, #0
   13cd4:	mov	r3, #0
   13cd8:	strd	r2, [r1]
   13cdc:	strd	r2, [r1, #8]
   13ce0:	strd	r2, [r1, #16]
   13ce4:	strd	r2, [r1, #24]
   13ce8:	strd	r2, [r1, #32]
   13cec:	strd	r2, [r1, #40]	; 0x28
   13cf0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13cf4:	cmp	r3, #10
   13cf8:	bne	13d00 <ftello64@plt+0x2a50>
   13cfc:	bl	11280 <abort@plt>
   13d00:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13d04:	str	r3, [fp, #-52]	; 0xffffffcc
   13d08:	ldr	r3, [fp, #-56]	; 0xffffffc8
   13d0c:	mov	r2, r3
   13d10:	sub	r3, fp, #52	; 0x34
   13d14:	ldrd	r0, [r3]
   13d18:	strd	r0, [r2]
   13d1c:	ldrd	r0, [r3, #8]
   13d20:	strd	r0, [r2, #8]
   13d24:	ldrd	r0, [r3, #16]
   13d28:	strd	r0, [r2, #16]
   13d2c:	ldrd	r0, [r3, #24]
   13d30:	strd	r0, [r2, #24]
   13d34:	ldrd	r0, [r3, #32]
   13d38:	strd	r0, [r2, #32]
   13d3c:	ldrd	r0, [r3, #40]	; 0x28
   13d40:	strd	r0, [r2, #40]	; 0x28
   13d44:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13d48:	sub	sp, fp, #4
   13d4c:	ldr	fp, [sp]
   13d50:	add	sp, sp, #4
   13d54:	pop	{pc}		; (ldr pc, [sp], #4)
   13d58:	str	fp, [sp, #-8]!
   13d5c:	str	lr, [sp, #4]
   13d60:	add	fp, sp, #4
   13d64:	sub	sp, sp, #16
   13d68:	str	r0, [fp, #-16]
   13d6c:	str	r1, [fp, #-20]	; 0xffffffec
   13d70:	ldr	r0, [fp, #-16]
   13d74:	bl	11178 <gettext@plt>
   13d78:	str	r0, [fp, #-8]
   13d7c:	ldr	r2, [fp, #-8]
   13d80:	ldr	r3, [fp, #-16]
   13d84:	cmp	r2, r3
   13d88:	beq	13d94 <ftello64@plt+0x2ae4>
   13d8c:	ldr	r3, [fp, #-8]
   13d90:	b	13e44 <ftello64@plt+0x2b94>
   13d94:	bl	1c6e0 <ftello64@plt+0xb430>
   13d98:	str	r0, [fp, #-12]
   13d9c:	movw	r1, #57940	; 0xe254
   13da0:	movt	r1, #1
   13da4:	ldr	r0, [fp, #-12]
   13da8:	bl	1a4f4 <ftello64@plt+0x9244>
   13dac:	mov	r3, r0
   13db0:	cmp	r3, #0
   13db4:	bne	13de0 <ftello64@plt+0x2b30>
   13db8:	ldr	r3, [fp, #-16]
   13dbc:	ldrb	r3, [r3]
   13dc0:	cmp	r3, #96	; 0x60
   13dc4:	bne	13dd4 <ftello64@plt+0x2b24>
   13dc8:	movw	r3, #57948	; 0xe25c
   13dcc:	movt	r3, #1
   13dd0:	b	13e44 <ftello64@plt+0x2b94>
   13dd4:	movw	r3, #57952	; 0xe260
   13dd8:	movt	r3, #1
   13ddc:	b	13e44 <ftello64@plt+0x2b94>
   13de0:	movw	r1, #57956	; 0xe264
   13de4:	movt	r1, #1
   13de8:	ldr	r0, [fp, #-12]
   13dec:	bl	1a4f4 <ftello64@plt+0x9244>
   13df0:	mov	r3, r0
   13df4:	cmp	r3, #0
   13df8:	bne	13e24 <ftello64@plt+0x2b74>
   13dfc:	ldr	r3, [fp, #-16]
   13e00:	ldrb	r3, [r3]
   13e04:	cmp	r3, #96	; 0x60
   13e08:	bne	13e18 <ftello64@plt+0x2b68>
   13e0c:	movw	r3, #57964	; 0xe26c
   13e10:	movt	r3, #1
   13e14:	b	13e44 <ftello64@plt+0x2b94>
   13e18:	movw	r3, #57968	; 0xe270
   13e1c:	movt	r3, #1
   13e20:	b	13e44 <ftello64@plt+0x2b94>
   13e24:	ldr	r3, [fp, #-20]	; 0xffffffec
   13e28:	cmp	r3, #9
   13e2c:	bne	13e3c <ftello64@plt+0x2b8c>
   13e30:	movw	r3, #57972	; 0xe274
   13e34:	movt	r3, #1
   13e38:	b	13e44 <ftello64@plt+0x2b94>
   13e3c:	movw	r3, #57976	; 0xe278
   13e40:	movt	r3, #1
   13e44:	mov	r0, r3
   13e48:	sub	sp, fp, #4
   13e4c:	ldr	fp, [sp]
   13e50:	add	sp, sp, #4
   13e54:	pop	{pc}		; (ldr pc, [sp], #4)
   13e58:	str	r4, [sp, #-12]!
   13e5c:	str	fp, [sp, #4]
   13e60:	str	lr, [sp, #8]
   13e64:	add	fp, sp, #8
   13e68:	sub	sp, sp, #116	; 0x74
   13e6c:	str	r0, [fp, #-88]	; 0xffffffa8
   13e70:	str	r1, [fp, #-92]	; 0xffffffa4
   13e74:	str	r2, [fp, #-96]	; 0xffffffa0
   13e78:	str	r3, [fp, #-100]	; 0xffffff9c
   13e7c:	mov	r3, #0
   13e80:	str	r3, [fp, #-20]	; 0xffffffec
   13e84:	mov	r3, #0
   13e88:	str	r3, [fp, #-24]	; 0xffffffe8
   13e8c:	mov	r3, #0
   13e90:	str	r3, [fp, #-28]	; 0xffffffe4
   13e94:	mov	r3, #0
   13e98:	str	r3, [fp, #-32]	; 0xffffffe0
   13e9c:	mov	r3, #0
   13ea0:	strb	r3, [fp, #-33]	; 0xffffffdf
   13ea4:	bl	110c4 <__ctype_get_mb_cur_max@plt>
   13ea8:	mov	r3, r0
   13eac:	cmp	r3, #1
   13eb0:	moveq	r3, #1
   13eb4:	movne	r3, #0
   13eb8:	strb	r3, [fp, #-57]	; 0xffffffc7
   13ebc:	ldr	r3, [fp, #8]
   13ec0:	and	r3, r3, #2
   13ec4:	cmp	r3, #0
   13ec8:	movne	r3, #1
   13ecc:	moveq	r3, #0
   13ed0:	strb	r3, [fp, #-34]	; 0xffffffde
   13ed4:	mov	r3, #0
   13ed8:	strb	r3, [fp, #-35]	; 0xffffffdd
   13edc:	mov	r3, #0
   13ee0:	strb	r3, [fp, #-36]	; 0xffffffdc
   13ee4:	mov	r3, #1
   13ee8:	strb	r3, [fp, #-37]	; 0xffffffdb
   13eec:	ldr	r3, [fp, #4]
   13ef0:	cmp	r3, #10
   13ef4:	ldrls	pc, [pc, r3, lsl #2]
   13ef8:	b	14110 <ftello64@plt+0x2e60>
   13efc:	andeq	r4, r1, r4, lsl #2
   13f00:	andeq	r4, r1, ip, ror r0
   13f04:	andeq	r4, r1, r0, lsr #1
   13f08:	andeq	r4, r1, r4, ror r0
   13f0c:	andeq	r4, r1, r4, lsl #1
   13f10:	andeq	r3, r1, r8, lsr pc
   13f14:	andeq	r3, r1, r8, lsr #30
   13f18:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   13f1c:			; <UNDEFINED> instruction: 0x00013fb0
   13f20:			; <UNDEFINED> instruction: 0x00013fb0
   13f24:			; <UNDEFINED> instruction: 0x00013fb0
   13f28:	mov	r3, #5
   13f2c:	str	r3, [fp, #4]
   13f30:	mov	r3, #1
   13f34:	strb	r3, [fp, #-34]	; 0xffffffde
   13f38:	ldrb	r3, [fp, #-34]	; 0xffffffde
   13f3c:	eor	r3, r3, #1
   13f40:	uxtb	r3, r3
   13f44:	cmp	r3, #0
   13f48:	beq	13f7c <ftello64@plt+0x2ccc>
   13f4c:	ldr	r2, [fp, #-20]	; 0xffffffec
   13f50:	ldr	r3, [fp, #-92]	; 0xffffffa4
   13f54:	cmp	r2, r3
   13f58:	bcs	13f70 <ftello64@plt+0x2cc0>
   13f5c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13f60:	ldr	r3, [fp, #-20]	; 0xffffffec
   13f64:	add	r3, r2, r3
   13f68:	mov	r2, #34	; 0x22
   13f6c:	strb	r2, [r3]
   13f70:	ldr	r3, [fp, #-20]	; 0xffffffec
   13f74:	add	r3, r3, #1
   13f78:	str	r3, [fp, #-20]	; 0xffffffec
   13f7c:	mov	r3, #1
   13f80:	strb	r3, [fp, #-33]	; 0xffffffdf
   13f84:	movw	r3, #57972	; 0xe274
   13f88:	movt	r3, #1
   13f8c:	str	r3, [fp, #-28]	; 0xffffffe4
   13f90:	mov	r3, #1
   13f94:	str	r3, [fp, #-32]	; 0xffffffe0
   13f98:	b	14114 <ftello64@plt+0x2e64>
   13f9c:	mov	r3, #1
   13fa0:	strb	r3, [fp, #-33]	; 0xffffffdf
   13fa4:	mov	r3, #0
   13fa8:	strb	r3, [fp, #-34]	; 0xffffffde
   13fac:	b	14114 <ftello64@plt+0x2e64>
   13fb0:	ldr	r3, [fp, #4]
   13fb4:	cmp	r3, #10
   13fb8:	beq	13fe4 <ftello64@plt+0x2d34>
   13fbc:	ldr	r1, [fp, #4]
   13fc0:	movw	r0, #57980	; 0xe27c
   13fc4:	movt	r0, #1
   13fc8:	bl	13d58 <ftello64@plt+0x2aa8>
   13fcc:	str	r0, [fp, #16]
   13fd0:	ldr	r1, [fp, #4]
   13fd4:	movw	r0, #57976	; 0xe278
   13fd8:	movt	r0, #1
   13fdc:	bl	13d58 <ftello64@plt+0x2aa8>
   13fe0:	str	r0, [fp, #20]
   13fe4:	ldrb	r3, [fp, #-34]	; 0xffffffde
   13fe8:	eor	r3, r3, #1
   13fec:	uxtb	r3, r3
   13ff0:	cmp	r3, #0
   13ff4:	beq	14054 <ftello64@plt+0x2da4>
   13ff8:	ldr	r3, [fp, #16]
   13ffc:	str	r3, [fp, #-28]	; 0xffffffe4
   14000:	b	14044 <ftello64@plt+0x2d94>
   14004:	ldr	r2, [fp, #-20]	; 0xffffffec
   14008:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1400c:	cmp	r2, r3
   14010:	bcs	1402c <ftello64@plt+0x2d7c>
   14014:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14018:	ldr	r3, [fp, #-20]	; 0xffffffec
   1401c:	add	r3, r2, r3
   14020:	ldr	r2, [fp, #-28]	; 0xffffffe4
   14024:	ldrb	r2, [r2]
   14028:	strb	r2, [r3]
   1402c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14030:	add	r3, r3, #1
   14034:	str	r3, [fp, #-20]	; 0xffffffec
   14038:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1403c:	add	r3, r3, #1
   14040:	str	r3, [fp, #-28]	; 0xffffffe4
   14044:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14048:	ldrb	r3, [r3]
   1404c:	cmp	r3, #0
   14050:	bne	14004 <ftello64@plt+0x2d54>
   14054:	mov	r3, #1
   14058:	strb	r3, [fp, #-33]	; 0xffffffdf
   1405c:	ldr	r3, [fp, #20]
   14060:	str	r3, [fp, #-28]	; 0xffffffe4
   14064:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14068:	bl	11184 <strlen@plt>
   1406c:	str	r0, [fp, #-32]	; 0xffffffe0
   14070:	b	14114 <ftello64@plt+0x2e64>
   14074:	mov	r3, #1
   14078:	strb	r3, [fp, #-33]	; 0xffffffdf
   1407c:	mov	r3, #1
   14080:	strb	r3, [fp, #-34]	; 0xffffffde
   14084:	ldrb	r3, [fp, #-34]	; 0xffffffde
   14088:	eor	r3, r3, #1
   1408c:	uxtb	r3, r3
   14090:	cmp	r3, #0
   14094:	beq	140a0 <ftello64@plt+0x2df0>
   14098:	mov	r3, #1
   1409c:	strb	r3, [fp, #-33]	; 0xffffffdf
   140a0:	mov	r3, #2
   140a4:	str	r3, [fp, #4]
   140a8:	ldrb	r3, [fp, #-34]	; 0xffffffde
   140ac:	eor	r3, r3, #1
   140b0:	uxtb	r3, r3
   140b4:	cmp	r3, #0
   140b8:	beq	140ec <ftello64@plt+0x2e3c>
   140bc:	ldr	r2, [fp, #-20]	; 0xffffffec
   140c0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   140c4:	cmp	r2, r3
   140c8:	bcs	140e0 <ftello64@plt+0x2e30>
   140cc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   140d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   140d4:	add	r3, r2, r3
   140d8:	mov	r2, #39	; 0x27
   140dc:	strb	r2, [r3]
   140e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   140e4:	add	r3, r3, #1
   140e8:	str	r3, [fp, #-20]	; 0xffffffec
   140ec:	movw	r3, #57976	; 0xe278
   140f0:	movt	r3, #1
   140f4:	str	r3, [fp, #-28]	; 0xffffffe4
   140f8:	mov	r3, #1
   140fc:	str	r3, [fp, #-32]	; 0xffffffe0
   14100:	b	14114 <ftello64@plt+0x2e64>
   14104:	mov	r3, #0
   14108:	strb	r3, [fp, #-34]	; 0xffffffde
   1410c:	b	14114 <ftello64@plt+0x2e64>
   14110:	bl	11280 <abort@plt>
   14114:	mov	r3, #0
   14118:	str	r3, [fp, #-16]
   1411c:	b	152b8 <ftello64@plt+0x4008>
   14120:	mov	r3, #0
   14124:	strb	r3, [fp, #-40]	; 0xffffffd8
   14128:	mov	r3, #0
   1412c:	strb	r3, [fp, #-41]	; 0xffffffd7
   14130:	mov	r3, #0
   14134:	strb	r3, [fp, #-42]	; 0xffffffd6
   14138:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1413c:	cmp	r3, #0
   14140:	beq	141dc <ftello64@plt+0x2f2c>
   14144:	ldr	r3, [fp, #4]
   14148:	cmp	r3, #2
   1414c:	beq	141dc <ftello64@plt+0x2f2c>
   14150:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14154:	cmp	r3, #0
   14158:	beq	141dc <ftello64@plt+0x2f2c>
   1415c:	ldr	r2, [fp, #-16]
   14160:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14164:	add	r4, r2, r3
   14168:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1416c:	cmn	r3, #1
   14170:	bne	14194 <ftello64@plt+0x2ee4>
   14174:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14178:	cmp	r3, #1
   1417c:	bls	14194 <ftello64@plt+0x2ee4>
   14180:	ldr	r0, [fp, #-96]	; 0xffffffa0
   14184:	bl	11184 <strlen@plt>
   14188:	str	r0, [fp, #-100]	; 0xffffff9c
   1418c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   14190:	b	14198 <ftello64@plt+0x2ee8>
   14194:	ldr	r3, [fp, #-100]	; 0xffffff9c
   14198:	cmp	r3, r4
   1419c:	bcc	141dc <ftello64@plt+0x2f2c>
   141a0:	ldr	r2, [fp, #-96]	; 0xffffffa0
   141a4:	ldr	r3, [fp, #-16]
   141a8:	add	r3, r2, r3
   141ac:	ldr	r2, [fp, #-32]	; 0xffffffe0
   141b0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   141b4:	mov	r0, r3
   141b8:	bl	11034 <memcmp@plt>
   141bc:	mov	r3, r0
   141c0:	cmp	r3, #0
   141c4:	bne	141dc <ftello64@plt+0x2f2c>
   141c8:	ldrb	r3, [fp, #-34]	; 0xffffffde
   141cc:	cmp	r3, #0
   141d0:	bne	15474 <ftello64@plt+0x41c4>
   141d4:	mov	r3, #1
   141d8:	strb	r3, [fp, #-40]	; 0xffffffd8
   141dc:	ldr	r2, [fp, #-96]	; 0xffffffa0
   141e0:	ldr	r3, [fp, #-16]
   141e4:	add	r3, r2, r3
   141e8:	ldrb	r3, [r3]
   141ec:	strb	r3, [fp, #-38]	; 0xffffffda
   141f0:	ldrb	r3, [fp, #-38]	; 0xffffffda
   141f4:	cmp	r3, #126	; 0x7e
   141f8:	ldrls	pc, [pc, r3, lsl #2]
   141fc:	b	14a34 <ftello64@plt+0x3784>
   14200:	strdeq	r4, [r1], -ip
   14204:	andeq	r4, r1, r4, lsr sl
   14208:	andeq	r4, r1, r4, lsr sl
   1420c:	andeq	r4, r1, r4, lsr sl
   14210:	andeq	r4, r1, r4, lsr sl
   14214:	andeq	r4, r1, r4, lsr sl
   14218:	andeq	r4, r1, r4, lsr sl
   1421c:	strdeq	r4, [r1], -r0
   14220:	strdeq	r4, [r1], -ip
   14224:	andeq	r4, r1, ip, lsr #16
   14228:	andeq	r4, r1, r4, lsl r8
   1422c:	andeq	r4, r1, r8, lsr r8
   14230:	andeq	r4, r1, r8, lsl #16
   14234:	andeq	r4, r1, r0, lsr #16
   14238:	andeq	r4, r1, r4, lsr sl
   1423c:	andeq	r4, r1, r4, lsr sl
   14240:	andeq	r4, r1, r4, lsr sl
   14244:	andeq	r4, r1, r4, lsr sl
   14248:	andeq	r4, r1, r4, lsr sl
   1424c:	andeq	r4, r1, r4, lsr sl
   14250:	andeq	r4, r1, r4, lsr sl
   14254:	andeq	r4, r1, r4, lsr sl
   14258:	andeq	r4, r1, r4, lsr sl
   1425c:	andeq	r4, r1, r4, lsr sl
   14260:	andeq	r4, r1, r4, lsr sl
   14264:	andeq	r4, r1, r4, lsr sl
   14268:	andeq	r4, r1, r4, lsr sl
   1426c:	andeq	r4, r1, r4, lsr sl
   14270:	andeq	r4, r1, r4, lsr sl
   14274:	andeq	r4, r1, r4, lsr sl
   14278:	andeq	r4, r1, r4, lsr sl
   1427c:	andeq	r4, r1, r4, lsr sl
   14280:	andeq	r4, r1, r8, lsl r9
   14284:	andeq	r4, r1, r0, lsr #18
   14288:	andeq	r4, r1, r0, lsr #18
   1428c:	andeq	r4, r1, ip, lsl #18
   14290:	andeq	r4, r1, r0, lsr #18
   14294:	andeq	r4, r1, r8, lsr #20
   14298:	andeq	r4, r1, r0, lsr #18
   1429c:	andeq	r4, r1, ip, lsr r9
   142a0:	andeq	r4, r1, r0, lsr #18
   142a4:	andeq	r4, r1, r0, lsr #18
   142a8:	andeq	r4, r1, r0, lsr #18
   142ac:	andeq	r4, r1, r8, lsr #20
   142b0:	andeq	r4, r1, r8, lsr #20
   142b4:	andeq	r4, r1, r8, lsr #20
   142b8:	andeq	r4, r1, r8, lsr #20
   142bc:	andeq	r4, r1, r8, lsr #20
   142c0:	andeq	r4, r1, r8, lsr #20
   142c4:	andeq	r4, r1, r8, lsr #20
   142c8:	andeq	r4, r1, r8, lsr #20
   142cc:	andeq	r4, r1, r8, lsr #20
   142d0:	andeq	r4, r1, r8, lsr #20
   142d4:	andeq	r4, r1, r8, lsr #20
   142d8:	andeq	r4, r1, r8, lsr #20
   142dc:	andeq	r4, r1, r8, lsr #20
   142e0:	andeq	r4, r1, r8, lsr #20
   142e4:	andeq	r4, r1, r8, lsr #20
   142e8:	andeq	r4, r1, r8, lsr #20
   142ec:	andeq	r4, r1, r0, lsr #18
   142f0:	andeq	r4, r1, r0, lsr #18
   142f4:	andeq	r4, r1, r0, lsr #18
   142f8:	andeq	r4, r1, r0, lsr #18
   142fc:	ldrdeq	r4, [r1], -ip
   14300:	andeq	r4, r1, r4, lsr sl
   14304:	andeq	r4, r1, r8, lsr #20
   14308:	andeq	r4, r1, r8, lsr #20
   1430c:	andeq	r4, r1, r8, lsr #20
   14310:	andeq	r4, r1, r8, lsr #20
   14314:	andeq	r4, r1, r8, lsr #20
   14318:	andeq	r4, r1, r8, lsr #20
   1431c:	andeq	r4, r1, r8, lsr #20
   14320:	andeq	r4, r1, r8, lsr #20
   14324:	andeq	r4, r1, r8, lsr #20
   14328:	andeq	r4, r1, r8, lsr #20
   1432c:	andeq	r4, r1, r8, lsr #20
   14330:	andeq	r4, r1, r8, lsr #20
   14334:	andeq	r4, r1, r8, lsr #20
   14338:	andeq	r4, r1, r8, lsr #20
   1433c:	andeq	r4, r1, r8, lsr #20
   14340:	andeq	r4, r1, r8, lsr #20
   14344:	andeq	r4, r1, r8, lsr #20
   14348:	andeq	r4, r1, r8, lsr #20
   1434c:	andeq	r4, r1, r8, lsr #20
   14350:	andeq	r4, r1, r8, lsr #20
   14354:	andeq	r4, r1, r8, lsr #20
   14358:	andeq	r4, r1, r8, lsr #20
   1435c:	andeq	r4, r1, r8, lsr #20
   14360:	andeq	r4, r1, r8, lsr #20
   14364:	andeq	r4, r1, r8, lsr #20
   14368:	andeq	r4, r1, r8, lsr #20
   1436c:	andeq	r4, r1, r0, lsr #18
   14370:	andeq	r4, r1, r4, asr #16
   14374:	andeq	r4, r1, r8, lsr #20
   14378:	andeq	r4, r1, r0, lsr #18
   1437c:	andeq	r4, r1, r8, lsr #20
   14380:	andeq	r4, r1, r0, lsr #18
   14384:	andeq	r4, r1, r8, lsr #20
   14388:	andeq	r4, r1, r8, lsr #20
   1438c:	andeq	r4, r1, r8, lsr #20
   14390:	andeq	r4, r1, r8, lsr #20
   14394:	andeq	r4, r1, r8, lsr #20
   14398:	andeq	r4, r1, r8, lsr #20
   1439c:	andeq	r4, r1, r8, lsr #20
   143a0:	andeq	r4, r1, r8, lsr #20
   143a4:	andeq	r4, r1, r8, lsr #20
   143a8:	andeq	r4, r1, r8, lsr #20
   143ac:	andeq	r4, r1, r8, lsr #20
   143b0:	andeq	r4, r1, r8, lsr #20
   143b4:	andeq	r4, r1, r8, lsr #20
   143b8:	andeq	r4, r1, r8, lsr #20
   143bc:	andeq	r4, r1, r8, lsr #20
   143c0:	andeq	r4, r1, r8, lsr #20
   143c4:	andeq	r4, r1, r8, lsr #20
   143c8:	andeq	r4, r1, r8, lsr #20
   143cc:	andeq	r4, r1, r8, lsr #20
   143d0:	andeq	r4, r1, r8, lsr #20
   143d4:	andeq	r4, r1, r8, lsr #20
   143d8:	andeq	r4, r1, r8, lsr #20
   143dc:	andeq	r4, r1, r8, lsr #20
   143e0:	andeq	r4, r1, r8, lsr #20
   143e4:	andeq	r4, r1, r8, lsr #20
   143e8:	andeq	r4, r1, r8, lsr #20
   143ec:	andeq	r4, r1, r4, asr #17
   143f0:	andeq	r4, r1, r0, lsr #18
   143f4:	andeq	r4, r1, r4, asr #17
   143f8:	andeq	r4, r1, ip, lsl #18
   143fc:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   14400:	cmp	r3, #0
   14404:	beq	145c8 <ftello64@plt+0x3318>
   14408:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1440c:	cmp	r3, #0
   14410:	bne	1547c <ftello64@plt+0x41cc>
   14414:	mov	r3, #1
   14418:	strb	r3, [fp, #-41]	; 0xffffffd7
   1441c:	ldr	r3, [fp, #4]
   14420:	cmp	r3, #2
   14424:	bne	144d4 <ftello64@plt+0x3224>
   14428:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   1442c:	eor	r3, r3, #1
   14430:	uxtb	r3, r3
   14434:	cmp	r3, #0
   14438:	beq	144d4 <ftello64@plt+0x3224>
   1443c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14440:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14444:	cmp	r2, r3
   14448:	bcs	14460 <ftello64@plt+0x31b0>
   1444c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14450:	ldr	r3, [fp, #-20]	; 0xffffffec
   14454:	add	r3, r2, r3
   14458:	mov	r2, #39	; 0x27
   1445c:	strb	r2, [r3]
   14460:	ldr	r3, [fp, #-20]	; 0xffffffec
   14464:	add	r3, r3, #1
   14468:	str	r3, [fp, #-20]	; 0xffffffec
   1446c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14470:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14474:	cmp	r2, r3
   14478:	bcs	14490 <ftello64@plt+0x31e0>
   1447c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14480:	ldr	r3, [fp, #-20]	; 0xffffffec
   14484:	add	r3, r2, r3
   14488:	mov	r2, #36	; 0x24
   1448c:	strb	r2, [r3]
   14490:	ldr	r3, [fp, #-20]	; 0xffffffec
   14494:	add	r3, r3, #1
   14498:	str	r3, [fp, #-20]	; 0xffffffec
   1449c:	ldr	r2, [fp, #-20]	; 0xffffffec
   144a0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   144a4:	cmp	r2, r3
   144a8:	bcs	144c0 <ftello64@plt+0x3210>
   144ac:	ldr	r2, [fp, #-88]	; 0xffffffa8
   144b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   144b4:	add	r3, r2, r3
   144b8:	mov	r2, #39	; 0x27
   144bc:	strb	r2, [r3]
   144c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   144c4:	add	r3, r3, #1
   144c8:	str	r3, [fp, #-20]	; 0xffffffec
   144cc:	mov	r3, #1
   144d0:	strb	r3, [fp, #-35]	; 0xffffffdd
   144d4:	ldr	r2, [fp, #-20]	; 0xffffffec
   144d8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   144dc:	cmp	r2, r3
   144e0:	bcs	144f8 <ftello64@plt+0x3248>
   144e4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   144e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   144ec:	add	r3, r2, r3
   144f0:	mov	r2, #92	; 0x5c
   144f4:	strb	r2, [r3]
   144f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   144fc:	add	r3, r3, #1
   14500:	str	r3, [fp, #-20]	; 0xffffffec
   14504:	ldr	r3, [fp, #4]
   14508:	cmp	r3, #2
   1450c:	beq	145bc <ftello64@plt+0x330c>
   14510:	ldr	r3, [fp, #-16]
   14514:	add	r3, r3, #1
   14518:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1451c:	cmp	r2, r3
   14520:	bls	145bc <ftello64@plt+0x330c>
   14524:	ldr	r3, [fp, #-16]
   14528:	add	r3, r3, #1
   1452c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   14530:	add	r3, r2, r3
   14534:	ldrb	r3, [r3]
   14538:	cmp	r3, #47	; 0x2f
   1453c:	bls	145bc <ftello64@plt+0x330c>
   14540:	ldr	r3, [fp, #-16]
   14544:	add	r3, r3, #1
   14548:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1454c:	add	r3, r2, r3
   14550:	ldrb	r3, [r3]
   14554:	cmp	r3, #57	; 0x39
   14558:	bhi	145bc <ftello64@plt+0x330c>
   1455c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14560:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14564:	cmp	r2, r3
   14568:	bcs	14580 <ftello64@plt+0x32d0>
   1456c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14570:	ldr	r3, [fp, #-20]	; 0xffffffec
   14574:	add	r3, r2, r3
   14578:	mov	r2, #48	; 0x30
   1457c:	strb	r2, [r3]
   14580:	ldr	r3, [fp, #-20]	; 0xffffffec
   14584:	add	r3, r3, #1
   14588:	str	r3, [fp, #-20]	; 0xffffffec
   1458c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14590:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14594:	cmp	r2, r3
   14598:	bcs	145b0 <ftello64@plt+0x3300>
   1459c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   145a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   145a4:	add	r3, r2, r3
   145a8:	mov	r2, #48	; 0x30
   145ac:	strb	r2, [r3]
   145b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   145b4:	add	r3, r3, #1
   145b8:	str	r3, [fp, #-20]	; 0xffffffec
   145bc:	mov	r3, #48	; 0x30
   145c0:	strb	r3, [fp, #-38]	; 0xffffffda
   145c4:	b	15004 <ftello64@plt+0x3d54>
   145c8:	ldr	r3, [fp, #8]
   145cc:	and	r3, r3, #1
   145d0:	cmp	r3, #0
   145d4:	beq	15004 <ftello64@plt+0x3d54>
   145d8:	b	152ac <ftello64@plt+0x3ffc>
   145dc:	ldr	r3, [fp, #4]
   145e0:	cmp	r3, #2
   145e4:	beq	145f8 <ftello64@plt+0x3348>
   145e8:	ldr	r3, [fp, #4]
   145ec:	cmp	r3, #5
   145f0:	beq	14608 <ftello64@plt+0x3358>
   145f4:	b	147ec <ftello64@plt+0x353c>
   145f8:	ldrb	r3, [fp, #-34]	; 0xffffffde
   145fc:	cmp	r3, #0
   14600:	beq	147e0 <ftello64@plt+0x3530>
   14604:	b	154b0 <ftello64@plt+0x4200>
   14608:	ldr	r3, [fp, #8]
   1460c:	and	r3, r3, #4
   14610:	cmp	r3, #0
   14614:	beq	147e8 <ftello64@plt+0x3538>
   14618:	ldr	r3, [fp, #-16]
   1461c:	add	r3, r3, #2
   14620:	ldr	r2, [fp, #-100]	; 0xffffff9c
   14624:	cmp	r2, r3
   14628:	bls	147e8 <ftello64@plt+0x3538>
   1462c:	ldr	r3, [fp, #-16]
   14630:	add	r3, r3, #1
   14634:	ldr	r2, [fp, #-96]	; 0xffffffa0
   14638:	add	r3, r2, r3
   1463c:	ldrb	r3, [r3]
   14640:	cmp	r3, #63	; 0x3f
   14644:	bne	147e8 <ftello64@plt+0x3538>
   14648:	ldr	r3, [fp, #-16]
   1464c:	add	r3, r3, #2
   14650:	ldr	r2, [fp, #-96]	; 0xffffffa0
   14654:	add	r3, r2, r3
   14658:	ldrb	r3, [r3]
   1465c:	sub	r3, r3, #33	; 0x21
   14660:	cmp	r3, #29
   14664:	ldrls	pc, [pc, r3, lsl #2]
   14668:	b	147d8 <ftello64@plt+0x3528>
   1466c:	andeq	r4, r1, r4, ror #13
   14670:	ldrdeq	r4, [r1], -r8
   14674:	ldrdeq	r4, [r1], -r8
   14678:	ldrdeq	r4, [r1], -r8
   1467c:	ldrdeq	r4, [r1], -r8
   14680:	ldrdeq	r4, [r1], -r8
   14684:	andeq	r4, r1, r4, ror #13
   14688:	andeq	r4, r1, r4, ror #13
   1468c:	andeq	r4, r1, r4, ror #13
   14690:	ldrdeq	r4, [r1], -r8
   14694:	ldrdeq	r4, [r1], -r8
   14698:	ldrdeq	r4, [r1], -r8
   1469c:	andeq	r4, r1, r4, ror #13
   146a0:	ldrdeq	r4, [r1], -r8
   146a4:	andeq	r4, r1, r4, ror #13
   146a8:	ldrdeq	r4, [r1], -r8
   146ac:	ldrdeq	r4, [r1], -r8
   146b0:	ldrdeq	r4, [r1], -r8
   146b4:	ldrdeq	r4, [r1], -r8
   146b8:	ldrdeq	r4, [r1], -r8
   146bc:	ldrdeq	r4, [r1], -r8
   146c0:	ldrdeq	r4, [r1], -r8
   146c4:	ldrdeq	r4, [r1], -r8
   146c8:	ldrdeq	r4, [r1], -r8
   146cc:	ldrdeq	r4, [r1], -r8
   146d0:	ldrdeq	r4, [r1], -r8
   146d4:	ldrdeq	r4, [r1], -r8
   146d8:	andeq	r4, r1, r4, ror #13
   146dc:	andeq	r4, r1, r4, ror #13
   146e0:	andeq	r4, r1, r4, ror #13
   146e4:	ldrb	r3, [fp, #-34]	; 0xffffffde
   146e8:	cmp	r3, #0
   146ec:	bne	15484 <ftello64@plt+0x41d4>
   146f0:	ldr	r3, [fp, #-16]
   146f4:	add	r3, r3, #2
   146f8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   146fc:	add	r3, r2, r3
   14700:	ldrb	r3, [r3]
   14704:	strb	r3, [fp, #-38]	; 0xffffffda
   14708:	ldr	r3, [fp, #-16]
   1470c:	add	r3, r3, #2
   14710:	str	r3, [fp, #-16]
   14714:	ldr	r2, [fp, #-20]	; 0xffffffec
   14718:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1471c:	cmp	r2, r3
   14720:	bcs	14738 <ftello64@plt+0x3488>
   14724:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14728:	ldr	r3, [fp, #-20]	; 0xffffffec
   1472c:	add	r3, r2, r3
   14730:	mov	r2, #63	; 0x3f
   14734:	strb	r2, [r3]
   14738:	ldr	r3, [fp, #-20]	; 0xffffffec
   1473c:	add	r3, r3, #1
   14740:	str	r3, [fp, #-20]	; 0xffffffec
   14744:	ldr	r2, [fp, #-20]	; 0xffffffec
   14748:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1474c:	cmp	r2, r3
   14750:	bcs	14768 <ftello64@plt+0x34b8>
   14754:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14758:	ldr	r3, [fp, #-20]	; 0xffffffec
   1475c:	add	r3, r2, r3
   14760:	mov	r2, #34	; 0x22
   14764:	strb	r2, [r3]
   14768:	ldr	r3, [fp, #-20]	; 0xffffffec
   1476c:	add	r3, r3, #1
   14770:	str	r3, [fp, #-20]	; 0xffffffec
   14774:	ldr	r2, [fp, #-20]	; 0xffffffec
   14778:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1477c:	cmp	r2, r3
   14780:	bcs	14798 <ftello64@plt+0x34e8>
   14784:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14788:	ldr	r3, [fp, #-20]	; 0xffffffec
   1478c:	add	r3, r2, r3
   14790:	mov	r2, #34	; 0x22
   14794:	strb	r2, [r3]
   14798:	ldr	r3, [fp, #-20]	; 0xffffffec
   1479c:	add	r3, r3, #1
   147a0:	str	r3, [fp, #-20]	; 0xffffffec
   147a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   147a8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   147ac:	cmp	r2, r3
   147b0:	bcs	147c8 <ftello64@plt+0x3518>
   147b4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   147b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   147bc:	add	r3, r2, r3
   147c0:	mov	r2, #63	; 0x3f
   147c4:	strb	r2, [r3]
   147c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   147cc:	add	r3, r3, #1
   147d0:	str	r3, [fp, #-20]	; 0xffffffec
   147d4:	b	147dc <ftello64@plt+0x352c>
   147d8:	nop	{0}
   147dc:	b	147e8 <ftello64@plt+0x3538>
   147e0:	nop	{0}
   147e4:	b	15038 <ftello64@plt+0x3d88>
   147e8:	nop	{0}
   147ec:	b	15038 <ftello64@plt+0x3d88>
   147f0:	mov	r3, #97	; 0x61
   147f4:	strb	r3, [fp, #-39]	; 0xffffffd9
   147f8:	b	148ac <ftello64@plt+0x35fc>
   147fc:	mov	r3, #98	; 0x62
   14800:	strb	r3, [fp, #-39]	; 0xffffffd9
   14804:	b	148ac <ftello64@plt+0x35fc>
   14808:	mov	r3, #102	; 0x66
   1480c:	strb	r3, [fp, #-39]	; 0xffffffd9
   14810:	b	148ac <ftello64@plt+0x35fc>
   14814:	mov	r3, #110	; 0x6e
   14818:	strb	r3, [fp, #-39]	; 0xffffffd9
   1481c:	b	14890 <ftello64@plt+0x35e0>
   14820:	mov	r3, #114	; 0x72
   14824:	strb	r3, [fp, #-39]	; 0xffffffd9
   14828:	b	14890 <ftello64@plt+0x35e0>
   1482c:	mov	r3, #116	; 0x74
   14830:	strb	r3, [fp, #-39]	; 0xffffffd9
   14834:	b	14890 <ftello64@plt+0x35e0>
   14838:	mov	r3, #118	; 0x76
   1483c:	strb	r3, [fp, #-39]	; 0xffffffd9
   14840:	b	148ac <ftello64@plt+0x35fc>
   14844:	ldrb	r3, [fp, #-38]	; 0xffffffda
   14848:	strb	r3, [fp, #-39]	; 0xffffffd9
   1484c:	ldr	r3, [fp, #4]
   14850:	cmp	r3, #2
   14854:	bne	14868 <ftello64@plt+0x35b8>
   14858:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1485c:	cmp	r3, #0
   14860:	beq	151c4 <ftello64@plt+0x3f14>
   14864:	b	154b0 <ftello64@plt+0x4200>
   14868:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1486c:	cmp	r3, #0
   14870:	beq	1488c <ftello64@plt+0x35dc>
   14874:	ldrb	r3, [fp, #-34]	; 0xffffffde
   14878:	cmp	r3, #0
   1487c:	beq	1488c <ftello64@plt+0x35dc>
   14880:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14884:	cmp	r3, #0
   14888:	bne	151cc <ftello64@plt+0x3f1c>
   1488c:	nop	{0}
   14890:	ldr	r3, [fp, #4]
   14894:	cmp	r3, #2
   14898:	bne	148a8 <ftello64@plt+0x35f8>
   1489c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   148a0:	cmp	r3, #0
   148a4:	bne	1548c <ftello64@plt+0x41dc>
   148a8:	nop	{0}
   148ac:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   148b0:	cmp	r3, #0
   148b4:	beq	1500c <ftello64@plt+0x3d5c>
   148b8:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   148bc:	strb	r3, [fp, #-38]	; 0xffffffda
   148c0:	b	150c4 <ftello64@plt+0x3e14>
   148c4:	ldr	r3, [fp, #-100]	; 0xffffff9c
   148c8:	cmn	r3, #1
   148cc:	bne	148f0 <ftello64@plt+0x3640>
   148d0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   148d4:	add	r3, r3, #1
   148d8:	ldrb	r3, [r3]
   148dc:	cmp	r3, #0
   148e0:	movne	r3, #1
   148e4:	moveq	r3, #0
   148e8:	uxtb	r3, r3
   148ec:	b	14904 <ftello64@plt+0x3654>
   148f0:	ldr	r3, [fp, #-100]	; 0xffffff9c
   148f4:	cmp	r3, #1
   148f8:	movne	r3, #1
   148fc:	moveq	r3, #0
   14900:	uxtb	r3, r3
   14904:	cmp	r3, #0
   14908:	bne	15014 <ftello64@plt+0x3d64>
   1490c:	ldr	r3, [fp, #-16]
   14910:	cmp	r3, #0
   14914:	bne	1501c <ftello64@plt+0x3d6c>
   14918:	mov	r3, #1
   1491c:	strb	r3, [fp, #-42]	; 0xffffffd6
   14920:	ldr	r3, [fp, #4]
   14924:	cmp	r3, #2
   14928:	bne	15024 <ftello64@plt+0x3d74>
   1492c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   14930:	cmp	r3, #0
   14934:	beq	15024 <ftello64@plt+0x3d74>
   14938:	b	154b0 <ftello64@plt+0x4200>
   1493c:	mov	r3, #1
   14940:	strb	r3, [fp, #-36]	; 0xffffffdc
   14944:	mov	r3, #1
   14948:	strb	r3, [fp, #-42]	; 0xffffffd6
   1494c:	ldr	r3, [fp, #4]
   14950:	cmp	r3, #2
   14954:	bne	1502c <ftello64@plt+0x3d7c>
   14958:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1495c:	cmp	r3, #0
   14960:	bne	15494 <ftello64@plt+0x41e4>
   14964:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14968:	cmp	r3, #0
   1496c:	beq	1498c <ftello64@plt+0x36dc>
   14970:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14974:	cmp	r3, #0
   14978:	bne	1498c <ftello64@plt+0x36dc>
   1497c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14980:	str	r3, [fp, #-24]	; 0xffffffe8
   14984:	mov	r3, #0
   14988:	str	r3, [fp, #-92]	; 0xffffffa4
   1498c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14990:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14994:	cmp	r2, r3
   14998:	bcs	149b0 <ftello64@plt+0x3700>
   1499c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   149a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   149a4:	add	r3, r2, r3
   149a8:	mov	r2, #39	; 0x27
   149ac:	strb	r2, [r3]
   149b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   149b4:	add	r3, r3, #1
   149b8:	str	r3, [fp, #-20]	; 0xffffffec
   149bc:	ldr	r2, [fp, #-20]	; 0xffffffec
   149c0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   149c4:	cmp	r2, r3
   149c8:	bcs	149e0 <ftello64@plt+0x3730>
   149cc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   149d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   149d4:	add	r3, r2, r3
   149d8:	mov	r2, #92	; 0x5c
   149dc:	strb	r2, [r3]
   149e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   149e4:	add	r3, r3, #1
   149e8:	str	r3, [fp, #-20]	; 0xffffffec
   149ec:	ldr	r2, [fp, #-20]	; 0xffffffec
   149f0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   149f4:	cmp	r2, r3
   149f8:	bcs	14a10 <ftello64@plt+0x3760>
   149fc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14a00:	ldr	r3, [fp, #-20]	; 0xffffffec
   14a04:	add	r3, r2, r3
   14a08:	mov	r2, #39	; 0x27
   14a0c:	strb	r2, [r3]
   14a10:	ldr	r3, [fp, #-20]	; 0xffffffec
   14a14:	add	r3, r3, #1
   14a18:	str	r3, [fp, #-20]	; 0xffffffec
   14a1c:	mov	r3, #0
   14a20:	strb	r3, [fp, #-35]	; 0xffffffdd
   14a24:	b	1502c <ftello64@plt+0x3d7c>
   14a28:	mov	r3, #1
   14a2c:	strb	r3, [fp, #-42]	; 0xffffffd6
   14a30:	b	15038 <ftello64@plt+0x3d88>
   14a34:	ldrb	r3, [fp, #-57]	; 0xffffffc7
   14a38:	cmp	r3, #0
   14a3c:	beq	14a7c <ftello64@plt+0x37cc>
   14a40:	mov	r3, #1
   14a44:	str	r3, [fp, #-48]	; 0xffffffd0
   14a48:	bl	11160 <__ctype_b_loc@plt>
   14a4c:	mov	r3, r0
   14a50:	ldr	r2, [r3]
   14a54:	ldrb	r3, [fp, #-38]	; 0xffffffda
   14a58:	lsl	r3, r3, #1
   14a5c:	add	r3, r2, r3
   14a60:	ldrh	r3, [r3]
   14a64:	and	r3, r3, #16384	; 0x4000
   14a68:	cmp	r3, #0
   14a6c:	movne	r3, #1
   14a70:	moveq	r3, #0
   14a74:	strb	r3, [fp, #-49]	; 0xffffffcf
   14a78:	b	14cc8 <ftello64@plt+0x3a18>
   14a7c:	sub	r3, fp, #76	; 0x4c
   14a80:	mov	r2, #8
   14a84:	mov	r1, #0
   14a88:	mov	r0, r3
   14a8c:	bl	111cc <memset@plt>
   14a90:	mov	r3, #0
   14a94:	str	r3, [fp, #-48]	; 0xffffffd0
   14a98:	mov	r3, #1
   14a9c:	strb	r3, [fp, #-49]	; 0xffffffcf
   14aa0:	ldr	r3, [fp, #-100]	; 0xffffff9c
   14aa4:	cmn	r3, #1
   14aa8:	bne	14ab8 <ftello64@plt+0x3808>
   14aac:	ldr	r0, [fp, #-96]	; 0xffffffa0
   14ab0:	bl	11184 <strlen@plt>
   14ab4:	str	r0, [fp, #-100]	; 0xffffff9c
   14ab8:	ldr	r2, [fp, #-16]
   14abc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14ac0:	add	r3, r2, r3
   14ac4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   14ac8:	add	r1, r2, r3
   14acc:	ldr	r2, [fp, #-16]
   14ad0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14ad4:	add	r3, r2, r3
   14ad8:	ldr	r2, [fp, #-100]	; 0xffffff9c
   14adc:	sub	r2, r2, r3
   14ae0:	sub	r3, fp, #76	; 0x4c
   14ae4:	sub	r0, fp, #80	; 0x50
   14ae8:	bl	1c748 <ftello64@plt+0xb498>
   14aec:	str	r0, [fp, #-64]	; 0xffffffc0
   14af0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   14af4:	cmp	r3, #0
   14af8:	beq	14cbc <ftello64@plt+0x3a0c>
   14afc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   14b00:	cmn	r3, #1
   14b04:	bne	14b14 <ftello64@plt+0x3864>
   14b08:	mov	r3, #0
   14b0c:	strb	r3, [fp, #-49]	; 0xffffffcf
   14b10:	b	14cc8 <ftello64@plt+0x3a18>
   14b14:	ldr	r3, [fp, #-64]	; 0xffffffc0
   14b18:	cmn	r3, #2
   14b1c:	bne	14b74 <ftello64@plt+0x38c4>
   14b20:	mov	r3, #0
   14b24:	strb	r3, [fp, #-49]	; 0xffffffcf
   14b28:	b	14b38 <ftello64@plt+0x3888>
   14b2c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14b30:	add	r3, r3, #1
   14b34:	str	r3, [fp, #-48]	; 0xffffffd0
   14b38:	ldr	r2, [fp, #-16]
   14b3c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14b40:	add	r3, r2, r3
   14b44:	ldr	r2, [fp, #-100]	; 0xffffff9c
   14b48:	cmp	r2, r3
   14b4c:	bls	14cc4 <ftello64@plt+0x3a14>
   14b50:	ldr	r2, [fp, #-16]
   14b54:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14b58:	add	r3, r2, r3
   14b5c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   14b60:	add	r3, r2, r3
   14b64:	ldrb	r3, [r3]
   14b68:	cmp	r3, #0
   14b6c:	bne	14b2c <ftello64@plt+0x387c>
   14b70:	b	14cc4 <ftello64@plt+0x3a14>
   14b74:	ldrb	r3, [fp, #-34]	; 0xffffffde
   14b78:	cmp	r3, #0
   14b7c:	beq	14c70 <ftello64@plt+0x39c0>
   14b80:	ldr	r3, [fp, #4]
   14b84:	cmp	r3, #2
   14b88:	bne	14c70 <ftello64@plt+0x39c0>
   14b8c:	mov	r3, #1
   14b90:	str	r3, [fp, #-56]	; 0xffffffc8
   14b94:	b	14c60 <ftello64@plt+0x39b0>
   14b98:	ldr	r2, [fp, #-16]
   14b9c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14ba0:	add	r2, r2, r3
   14ba4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14ba8:	add	r3, r2, r3
   14bac:	ldr	r2, [fp, #-96]	; 0xffffffa0
   14bb0:	add	r3, r2, r3
   14bb4:	ldrb	r3, [r3]
   14bb8:	sub	r3, r3, #91	; 0x5b
   14bbc:	cmp	r3, #33	; 0x21
   14bc0:	ldrls	pc, [pc, r3, lsl #2]
   14bc4:	b	14c50 <ftello64@plt+0x39a0>
   14bc8:			; <UNDEFINED> instruction: 0x000154b0
   14bcc:			; <UNDEFINED> instruction: 0x000154b0
   14bd0:	andeq	r4, r1, r0, asr ip
   14bd4:			; <UNDEFINED> instruction: 0x000154b0
   14bd8:	andeq	r4, r1, r0, asr ip
   14bdc:			; <UNDEFINED> instruction: 0x000154b0
   14be0:	andeq	r4, r1, r0, asr ip
   14be4:	andeq	r4, r1, r0, asr ip
   14be8:	andeq	r4, r1, r0, asr ip
   14bec:	andeq	r4, r1, r0, asr ip
   14bf0:	andeq	r4, r1, r0, asr ip
   14bf4:	andeq	r4, r1, r0, asr ip
   14bf8:	andeq	r4, r1, r0, asr ip
   14bfc:	andeq	r4, r1, r0, asr ip
   14c00:	andeq	r4, r1, r0, asr ip
   14c04:	andeq	r4, r1, r0, asr ip
   14c08:	andeq	r4, r1, r0, asr ip
   14c0c:	andeq	r4, r1, r0, asr ip
   14c10:	andeq	r4, r1, r0, asr ip
   14c14:	andeq	r4, r1, r0, asr ip
   14c18:	andeq	r4, r1, r0, asr ip
   14c1c:	andeq	r4, r1, r0, asr ip
   14c20:	andeq	r4, r1, r0, asr ip
   14c24:	andeq	r4, r1, r0, asr ip
   14c28:	andeq	r4, r1, r0, asr ip
   14c2c:	andeq	r4, r1, r0, asr ip
   14c30:	andeq	r4, r1, r0, asr ip
   14c34:	andeq	r4, r1, r0, asr ip
   14c38:	andeq	r4, r1, r0, asr ip
   14c3c:	andeq	r4, r1, r0, asr ip
   14c40:	andeq	r4, r1, r0, asr ip
   14c44:	andeq	r4, r1, r0, asr ip
   14c48:	andeq	r4, r1, r0, asr ip
   14c4c:			; <UNDEFINED> instruction: 0x000154b0
   14c50:	nop	{0}
   14c54:	ldr	r3, [fp, #-56]	; 0xffffffc8
   14c58:	add	r3, r3, #1
   14c5c:	str	r3, [fp, #-56]	; 0xffffffc8
   14c60:	ldr	r2, [fp, #-56]	; 0xffffffc8
   14c64:	ldr	r3, [fp, #-64]	; 0xffffffc0
   14c68:	cmp	r2, r3
   14c6c:	bcc	14b98 <ftello64@plt+0x38e8>
   14c70:	ldr	r3, [fp, #-80]	; 0xffffffb0
   14c74:	mov	r0, r3
   14c78:	bl	11094 <iswprint@plt>
   14c7c:	mov	r3, r0
   14c80:	cmp	r3, #0
   14c84:	bne	14c90 <ftello64@plt+0x39e0>
   14c88:	mov	r3, #0
   14c8c:	strb	r3, [fp, #-49]	; 0xffffffcf
   14c90:	ldr	r2, [fp, #-48]	; 0xffffffd0
   14c94:	ldr	r3, [fp, #-64]	; 0xffffffc0
   14c98:	add	r3, r2, r3
   14c9c:	str	r3, [fp, #-48]	; 0xffffffd0
   14ca0:	sub	r3, fp, #76	; 0x4c
   14ca4:	mov	r0, r3
   14ca8:	bl	1101c <mbsinit@plt>
   14cac:	mov	r3, r0
   14cb0:	cmp	r3, #0
   14cb4:	beq	14ab8 <ftello64@plt+0x3808>
   14cb8:	b	14cc8 <ftello64@plt+0x3a18>
   14cbc:	nop	{0}
   14cc0:	b	14cc8 <ftello64@plt+0x3a18>
   14cc4:	nop	{0}
   14cc8:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   14ccc:	strb	r3, [fp, #-42]	; 0xffffffd6
   14cd0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14cd4:	cmp	r3, #1
   14cd8:	bhi	14cfc <ftello64@plt+0x3a4c>
   14cdc:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   14ce0:	cmp	r3, #0
   14ce4:	beq	15034 <ftello64@plt+0x3d84>
   14ce8:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   14cec:	eor	r3, r3, #1
   14cf0:	uxtb	r3, r3
   14cf4:	cmp	r3, #0
   14cf8:	beq	15034 <ftello64@plt+0x3d84>
   14cfc:	ldr	r2, [fp, #-16]
   14d00:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14d04:	add	r3, r2, r3
   14d08:	str	r3, [fp, #-68]	; 0xffffffbc
   14d0c:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   14d10:	cmp	r3, #0
   14d14:	beq	14ec8 <ftello64@plt+0x3c18>
   14d18:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   14d1c:	eor	r3, r3, #1
   14d20:	uxtb	r3, r3
   14d24:	cmp	r3, #0
   14d28:	beq	14ec8 <ftello64@plt+0x3c18>
   14d2c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   14d30:	cmp	r3, #0
   14d34:	bne	1549c <ftello64@plt+0x41ec>
   14d38:	mov	r3, #1
   14d3c:	strb	r3, [fp, #-41]	; 0xffffffd7
   14d40:	ldr	r3, [fp, #4]
   14d44:	cmp	r3, #2
   14d48:	bne	14df8 <ftello64@plt+0x3b48>
   14d4c:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   14d50:	eor	r3, r3, #1
   14d54:	uxtb	r3, r3
   14d58:	cmp	r3, #0
   14d5c:	beq	14df8 <ftello64@plt+0x3b48>
   14d60:	ldr	r2, [fp, #-20]	; 0xffffffec
   14d64:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14d68:	cmp	r2, r3
   14d6c:	bcs	14d84 <ftello64@plt+0x3ad4>
   14d70:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14d74:	ldr	r3, [fp, #-20]	; 0xffffffec
   14d78:	add	r3, r2, r3
   14d7c:	mov	r2, #39	; 0x27
   14d80:	strb	r2, [r3]
   14d84:	ldr	r3, [fp, #-20]	; 0xffffffec
   14d88:	add	r3, r3, #1
   14d8c:	str	r3, [fp, #-20]	; 0xffffffec
   14d90:	ldr	r2, [fp, #-20]	; 0xffffffec
   14d94:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14d98:	cmp	r2, r3
   14d9c:	bcs	14db4 <ftello64@plt+0x3b04>
   14da0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14da4:	ldr	r3, [fp, #-20]	; 0xffffffec
   14da8:	add	r3, r2, r3
   14dac:	mov	r2, #36	; 0x24
   14db0:	strb	r2, [r3]
   14db4:	ldr	r3, [fp, #-20]	; 0xffffffec
   14db8:	add	r3, r3, #1
   14dbc:	str	r3, [fp, #-20]	; 0xffffffec
   14dc0:	ldr	r2, [fp, #-20]	; 0xffffffec
   14dc4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14dc8:	cmp	r2, r3
   14dcc:	bcs	14de4 <ftello64@plt+0x3b34>
   14dd0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14dd4:	ldr	r3, [fp, #-20]	; 0xffffffec
   14dd8:	add	r3, r2, r3
   14ddc:	mov	r2, #39	; 0x27
   14de0:	strb	r2, [r3]
   14de4:	ldr	r3, [fp, #-20]	; 0xffffffec
   14de8:	add	r3, r3, #1
   14dec:	str	r3, [fp, #-20]	; 0xffffffec
   14df0:	mov	r3, #1
   14df4:	strb	r3, [fp, #-35]	; 0xffffffdd
   14df8:	ldr	r2, [fp, #-20]	; 0xffffffec
   14dfc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14e00:	cmp	r2, r3
   14e04:	bcs	14e1c <ftello64@plt+0x3b6c>
   14e08:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14e0c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14e10:	add	r3, r2, r3
   14e14:	mov	r2, #92	; 0x5c
   14e18:	strb	r2, [r3]
   14e1c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14e20:	add	r3, r3, #1
   14e24:	str	r3, [fp, #-20]	; 0xffffffec
   14e28:	ldr	r2, [fp, #-20]	; 0xffffffec
   14e2c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14e30:	cmp	r2, r3
   14e34:	bcs	14e5c <ftello64@plt+0x3bac>
   14e38:	ldrb	r3, [fp, #-38]	; 0xffffffda
   14e3c:	lsr	r3, r3, #6
   14e40:	uxtb	r2, r3
   14e44:	ldr	r1, [fp, #-88]	; 0xffffffa8
   14e48:	ldr	r3, [fp, #-20]	; 0xffffffec
   14e4c:	add	r3, r1, r3
   14e50:	add	r2, r2, #48	; 0x30
   14e54:	uxtb	r2, r2
   14e58:	strb	r2, [r3]
   14e5c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14e60:	add	r3, r3, #1
   14e64:	str	r3, [fp, #-20]	; 0xffffffec
   14e68:	ldr	r2, [fp, #-20]	; 0xffffffec
   14e6c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14e70:	cmp	r2, r3
   14e74:	bcs	14ea4 <ftello64@plt+0x3bf4>
   14e78:	ldrb	r3, [fp, #-38]	; 0xffffffda
   14e7c:	lsr	r3, r3, #3
   14e80:	uxtb	r3, r3
   14e84:	and	r3, r3, #7
   14e88:	uxtb	r2, r3
   14e8c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   14e90:	ldr	r3, [fp, #-20]	; 0xffffffec
   14e94:	add	r3, r1, r3
   14e98:	add	r2, r2, #48	; 0x30
   14e9c:	uxtb	r2, r2
   14ea0:	strb	r2, [r3]
   14ea4:	ldr	r3, [fp, #-20]	; 0xffffffec
   14ea8:	add	r3, r3, #1
   14eac:	str	r3, [fp, #-20]	; 0xffffffec
   14eb0:	ldrb	r3, [fp, #-38]	; 0xffffffda
   14eb4:	and	r3, r3, #7
   14eb8:	uxtb	r3, r3
   14ebc:	add	r3, r3, #48	; 0x30
   14ec0:	strb	r3, [fp, #-38]	; 0xffffffda
   14ec4:	b	14f0c <ftello64@plt+0x3c5c>
   14ec8:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   14ecc:	cmp	r3, #0
   14ed0:	beq	14f0c <ftello64@plt+0x3c5c>
   14ed4:	ldr	r2, [fp, #-20]	; 0xffffffec
   14ed8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14edc:	cmp	r2, r3
   14ee0:	bcs	14ef8 <ftello64@plt+0x3c48>
   14ee4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14ee8:	ldr	r3, [fp, #-20]	; 0xffffffec
   14eec:	add	r3, r2, r3
   14ef0:	mov	r2, #92	; 0x5c
   14ef4:	strb	r2, [r3]
   14ef8:	ldr	r3, [fp, #-20]	; 0xffffffec
   14efc:	add	r3, r3, #1
   14f00:	str	r3, [fp, #-20]	; 0xffffffec
   14f04:	mov	r3, #0
   14f08:	strb	r3, [fp, #-40]	; 0xffffffd8
   14f0c:	ldr	r3, [fp, #-16]
   14f10:	add	r3, r3, #1
   14f14:	ldr	r2, [fp, #-68]	; 0xffffffbc
   14f18:	cmp	r2, r3
   14f1c:	bls	14ffc <ftello64@plt+0x3d4c>
   14f20:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   14f24:	cmp	r3, #0
   14f28:	beq	14fa8 <ftello64@plt+0x3cf8>
   14f2c:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   14f30:	eor	r3, r3, #1
   14f34:	uxtb	r3, r3
   14f38:	cmp	r3, #0
   14f3c:	beq	14fa8 <ftello64@plt+0x3cf8>
   14f40:	ldr	r2, [fp, #-20]	; 0xffffffec
   14f44:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14f48:	cmp	r2, r3
   14f4c:	bcs	14f64 <ftello64@plt+0x3cb4>
   14f50:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14f54:	ldr	r3, [fp, #-20]	; 0xffffffec
   14f58:	add	r3, r2, r3
   14f5c:	mov	r2, #39	; 0x27
   14f60:	strb	r2, [r3]
   14f64:	ldr	r3, [fp, #-20]	; 0xffffffec
   14f68:	add	r3, r3, #1
   14f6c:	str	r3, [fp, #-20]	; 0xffffffec
   14f70:	ldr	r2, [fp, #-20]	; 0xffffffec
   14f74:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14f78:	cmp	r2, r3
   14f7c:	bcs	14f94 <ftello64@plt+0x3ce4>
   14f80:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14f84:	ldr	r3, [fp, #-20]	; 0xffffffec
   14f88:	add	r3, r2, r3
   14f8c:	mov	r2, #39	; 0x27
   14f90:	strb	r2, [r3]
   14f94:	ldr	r3, [fp, #-20]	; 0xffffffec
   14f98:	add	r3, r3, #1
   14f9c:	str	r3, [fp, #-20]	; 0xffffffec
   14fa0:	mov	r3, #0
   14fa4:	strb	r3, [fp, #-35]	; 0xffffffdd
   14fa8:	ldr	r2, [fp, #-20]	; 0xffffffec
   14fac:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14fb0:	cmp	r2, r3
   14fb4:	bcs	14fcc <ftello64@plt+0x3d1c>
   14fb8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14fbc:	ldr	r3, [fp, #-20]	; 0xffffffec
   14fc0:	add	r3, r2, r3
   14fc4:	ldrb	r2, [fp, #-38]	; 0xffffffda
   14fc8:	strb	r2, [r3]
   14fcc:	ldr	r3, [fp, #-20]	; 0xffffffec
   14fd0:	add	r3, r3, #1
   14fd4:	str	r3, [fp, #-20]	; 0xffffffec
   14fd8:	ldr	r3, [fp, #-16]
   14fdc:	add	r3, r3, #1
   14fe0:	str	r3, [fp, #-16]
   14fe4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   14fe8:	ldr	r3, [fp, #-16]
   14fec:	add	r3, r2, r3
   14ff0:	ldrb	r3, [r3]
   14ff4:	strb	r3, [fp, #-38]	; 0xffffffda
   14ff8:	b	14d0c <ftello64@plt+0x3a5c>
   14ffc:	nop	{0}
   15000:	b	151d8 <ftello64@plt+0x3f28>
   15004:	nop	{0}
   15008:	b	15038 <ftello64@plt+0x3d88>
   1500c:	nop	{0}
   15010:	b	15038 <ftello64@plt+0x3d88>
   15014:	nop	{0}
   15018:	b	15038 <ftello64@plt+0x3d88>
   1501c:	nop	{0}
   15020:	b	15038 <ftello64@plt+0x3d88>
   15024:	nop	{0}
   15028:	b	15038 <ftello64@plt+0x3d88>
   1502c:	nop	{0}
   15030:	b	15038 <ftello64@plt+0x3d88>
   15034:	nop	{0}
   15038:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1503c:	eor	r3, r3, #1
   15040:	uxtb	r3, r3
   15044:	cmp	r3, #0
   15048:	bne	15058 <ftello64@plt+0x3da8>
   1504c:	ldr	r3, [fp, #4]
   15050:	cmp	r3, #2
   15054:	bne	1506c <ftello64@plt+0x3dbc>
   15058:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1505c:	eor	r3, r3, #1
   15060:	uxtb	r3, r3
   15064:	cmp	r3, #0
   15068:	bne	150ac <ftello64@plt+0x3dfc>
   1506c:	ldr	r3, [fp, #12]
   15070:	cmp	r3, #0
   15074:	beq	150ac <ftello64@plt+0x3dfc>
   15078:	ldrb	r3, [fp, #-38]	; 0xffffffda
   1507c:	lsr	r3, r3, #5
   15080:	uxtb	r3, r3
   15084:	lsl	r3, r3, #2
   15088:	ldr	r2, [fp, #12]
   1508c:	add	r3, r2, r3
   15090:	ldr	r2, [r3]
   15094:	ldrb	r3, [fp, #-38]	; 0xffffffda
   15098:	and	r3, r3, #31
   1509c:	lsr	r3, r2, r3
   150a0:	and	r3, r3, #1
   150a4:	cmp	r3, #0
   150a8:	bne	150c0 <ftello64@plt+0x3e10>
   150ac:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   150b0:	eor	r3, r3, #1
   150b4:	uxtb	r3, r3
   150b8:	cmp	r3, #0
   150bc:	bne	151d4 <ftello64@plt+0x3f24>
   150c0:	nop	{0}
   150c4:	ldrb	r3, [fp, #-34]	; 0xffffffde
   150c8:	cmp	r3, #0
   150cc:	bne	154a4 <ftello64@plt+0x41f4>
   150d0:	mov	r3, #1
   150d4:	strb	r3, [fp, #-41]	; 0xffffffd7
   150d8:	ldr	r3, [fp, #4]
   150dc:	cmp	r3, #2
   150e0:	bne	15190 <ftello64@plt+0x3ee0>
   150e4:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   150e8:	eor	r3, r3, #1
   150ec:	uxtb	r3, r3
   150f0:	cmp	r3, #0
   150f4:	beq	15190 <ftello64@plt+0x3ee0>
   150f8:	ldr	r2, [fp, #-20]	; 0xffffffec
   150fc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15100:	cmp	r2, r3
   15104:	bcs	1511c <ftello64@plt+0x3e6c>
   15108:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1510c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15110:	add	r3, r2, r3
   15114:	mov	r2, #39	; 0x27
   15118:	strb	r2, [r3]
   1511c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15120:	add	r3, r3, #1
   15124:	str	r3, [fp, #-20]	; 0xffffffec
   15128:	ldr	r2, [fp, #-20]	; 0xffffffec
   1512c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15130:	cmp	r2, r3
   15134:	bcs	1514c <ftello64@plt+0x3e9c>
   15138:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1513c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15140:	add	r3, r2, r3
   15144:	mov	r2, #36	; 0x24
   15148:	strb	r2, [r3]
   1514c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15150:	add	r3, r3, #1
   15154:	str	r3, [fp, #-20]	; 0xffffffec
   15158:	ldr	r2, [fp, #-20]	; 0xffffffec
   1515c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15160:	cmp	r2, r3
   15164:	bcs	1517c <ftello64@plt+0x3ecc>
   15168:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1516c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15170:	add	r3, r2, r3
   15174:	mov	r2, #39	; 0x27
   15178:	strb	r2, [r3]
   1517c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15180:	add	r3, r3, #1
   15184:	str	r3, [fp, #-20]	; 0xffffffec
   15188:	mov	r3, #1
   1518c:	strb	r3, [fp, #-35]	; 0xffffffdd
   15190:	ldr	r2, [fp, #-20]	; 0xffffffec
   15194:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15198:	cmp	r2, r3
   1519c:	bcs	151b4 <ftello64@plt+0x3f04>
   151a0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   151a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   151a8:	add	r3, r2, r3
   151ac:	mov	r2, #92	; 0x5c
   151b0:	strb	r2, [r3]
   151b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   151b8:	add	r3, r3, #1
   151bc:	str	r3, [fp, #-20]	; 0xffffffec
   151c0:	b	151d8 <ftello64@plt+0x3f28>
   151c4:	nop	{0}
   151c8:	b	151d8 <ftello64@plt+0x3f28>
   151cc:	nop	{0}
   151d0:	b	151d8 <ftello64@plt+0x3f28>
   151d4:	nop	{0}
   151d8:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   151dc:	cmp	r3, #0
   151e0:	beq	15260 <ftello64@plt+0x3fb0>
   151e4:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   151e8:	eor	r3, r3, #1
   151ec:	uxtb	r3, r3
   151f0:	cmp	r3, #0
   151f4:	beq	15260 <ftello64@plt+0x3fb0>
   151f8:	ldr	r2, [fp, #-20]	; 0xffffffec
   151fc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15200:	cmp	r2, r3
   15204:	bcs	1521c <ftello64@plt+0x3f6c>
   15208:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1520c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15210:	add	r3, r2, r3
   15214:	mov	r2, #39	; 0x27
   15218:	strb	r2, [r3]
   1521c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15220:	add	r3, r3, #1
   15224:	str	r3, [fp, #-20]	; 0xffffffec
   15228:	ldr	r2, [fp, #-20]	; 0xffffffec
   1522c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15230:	cmp	r2, r3
   15234:	bcs	1524c <ftello64@plt+0x3f9c>
   15238:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1523c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15240:	add	r3, r2, r3
   15244:	mov	r2, #39	; 0x27
   15248:	strb	r2, [r3]
   1524c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15250:	add	r3, r3, #1
   15254:	str	r3, [fp, #-20]	; 0xffffffec
   15258:	mov	r3, #0
   1525c:	strb	r3, [fp, #-35]	; 0xffffffdd
   15260:	ldr	r2, [fp, #-20]	; 0xffffffec
   15264:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15268:	cmp	r2, r3
   1526c:	bcs	15284 <ftello64@plt+0x3fd4>
   15270:	ldr	r2, [fp, #-88]	; 0xffffffa8
   15274:	ldr	r3, [fp, #-20]	; 0xffffffec
   15278:	add	r3, r2, r3
   1527c:	ldrb	r2, [fp, #-38]	; 0xffffffda
   15280:	strb	r2, [r3]
   15284:	ldr	r3, [fp, #-20]	; 0xffffffec
   15288:	add	r3, r3, #1
   1528c:	str	r3, [fp, #-20]	; 0xffffffec
   15290:	ldrb	r3, [fp, #-42]	; 0xffffffd6
   15294:	eor	r3, r3, #1
   15298:	uxtb	r3, r3
   1529c:	cmp	r3, #0
   152a0:	beq	152ac <ftello64@plt+0x3ffc>
   152a4:	mov	r3, #0
   152a8:	strb	r3, [fp, #-37]	; 0xffffffdb
   152ac:	ldr	r3, [fp, #-16]
   152b0:	add	r3, r3, #1
   152b4:	str	r3, [fp, #-16]
   152b8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   152bc:	cmn	r3, #1
   152c0:	bne	152e8 <ftello64@plt+0x4038>
   152c4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   152c8:	ldr	r3, [fp, #-16]
   152cc:	add	r3, r2, r3
   152d0:	ldrb	r3, [r3]
   152d4:	cmp	r3, #0
   152d8:	movne	r3, #1
   152dc:	moveq	r3, #0
   152e0:	uxtb	r3, r3
   152e4:	b	15300 <ftello64@plt+0x4050>
   152e8:	ldr	r2, [fp, #-16]
   152ec:	ldr	r3, [fp, #-100]	; 0xffffff9c
   152f0:	cmp	r2, r3
   152f4:	movne	r3, #1
   152f8:	moveq	r3, #0
   152fc:	uxtb	r3, r3
   15300:	cmp	r3, #0
   15304:	bne	14120 <ftello64@plt+0x2e70>
   15308:	ldr	r3, [fp, #-20]	; 0xffffffec
   1530c:	cmp	r3, #0
   15310:	bne	1532c <ftello64@plt+0x407c>
   15314:	ldr	r3, [fp, #4]
   15318:	cmp	r3, #2
   1531c:	bne	1532c <ftello64@plt+0x407c>
   15320:	ldrb	r3, [fp, #-34]	; 0xffffffde
   15324:	cmp	r3, #0
   15328:	bne	154ac <ftello64@plt+0x41fc>
   1532c:	ldr	r3, [fp, #4]
   15330:	cmp	r3, #2
   15334:	bne	153d4 <ftello64@plt+0x4124>
   15338:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1533c:	eor	r3, r3, #1
   15340:	uxtb	r3, r3
   15344:	cmp	r3, #0
   15348:	beq	153d4 <ftello64@plt+0x4124>
   1534c:	ldrb	r3, [fp, #-36]	; 0xffffffdc
   15350:	cmp	r3, #0
   15354:	beq	153d4 <ftello64@plt+0x4124>
   15358:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   1535c:	cmp	r3, #0
   15360:	beq	153a8 <ftello64@plt+0x40f8>
   15364:	ldr	r3, [fp, #20]
   15368:	str	r3, [sp, #16]
   1536c:	ldr	r3, [fp, #16]
   15370:	str	r3, [sp, #12]
   15374:	ldr	r3, [fp, #12]
   15378:	str	r3, [sp, #8]
   1537c:	ldr	r3, [fp, #8]
   15380:	str	r3, [sp, #4]
   15384:	mov	r3, #5
   15388:	str	r3, [sp]
   1538c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   15390:	ldr	r2, [fp, #-96]	; 0xffffffa0
   15394:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15398:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1539c:	bl	13e58 <ftello64@plt+0x2ba8>
   153a0:	mov	r3, r0
   153a4:	b	15514 <ftello64@plt+0x4264>
   153a8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   153ac:	cmp	r3, #0
   153b0:	bne	153d4 <ftello64@plt+0x4124>
   153b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   153b8:	cmp	r3, #0
   153bc:	beq	153d4 <ftello64@plt+0x4124>
   153c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   153c4:	str	r3, [fp, #-92]	; 0xffffffa4
   153c8:	mov	r3, #0
   153cc:	str	r3, [fp, #-20]	; 0xffffffec
   153d0:	b	13eec <ftello64@plt+0x2c3c>
   153d4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   153d8:	cmp	r3, #0
   153dc:	beq	15448 <ftello64@plt+0x4198>
   153e0:	ldrb	r3, [fp, #-34]	; 0xffffffde
   153e4:	eor	r3, r3, #1
   153e8:	uxtb	r3, r3
   153ec:	cmp	r3, #0
   153f0:	beq	15448 <ftello64@plt+0x4198>
   153f4:	b	15438 <ftello64@plt+0x4188>
   153f8:	ldr	r2, [fp, #-20]	; 0xffffffec
   153fc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15400:	cmp	r2, r3
   15404:	bcs	15420 <ftello64@plt+0x4170>
   15408:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1540c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15410:	add	r3, r2, r3
   15414:	ldr	r2, [fp, #-28]	; 0xffffffe4
   15418:	ldrb	r2, [r2]
   1541c:	strb	r2, [r3]
   15420:	ldr	r3, [fp, #-20]	; 0xffffffec
   15424:	add	r3, r3, #1
   15428:	str	r3, [fp, #-20]	; 0xffffffec
   1542c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15430:	add	r3, r3, #1
   15434:	str	r3, [fp, #-28]	; 0xffffffe4
   15438:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1543c:	ldrb	r3, [r3]
   15440:	cmp	r3, #0
   15444:	bne	153f8 <ftello64@plt+0x4148>
   15448:	ldr	r2, [fp, #-20]	; 0xffffffec
   1544c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15450:	cmp	r2, r3
   15454:	bcs	1546c <ftello64@plt+0x41bc>
   15458:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1545c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15460:	add	r3, r2, r3
   15464:	mov	r2, #0
   15468:	strb	r2, [r3]
   1546c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15470:	b	15514 <ftello64@plt+0x4264>
   15474:	nop	{0}
   15478:	b	154b0 <ftello64@plt+0x4200>
   1547c:	nop	{0}
   15480:	b	154b0 <ftello64@plt+0x4200>
   15484:	nop	{0}
   15488:	b	154b0 <ftello64@plt+0x4200>
   1548c:	nop	{0}
   15490:	b	154b0 <ftello64@plt+0x4200>
   15494:	nop	{0}
   15498:	b	154b0 <ftello64@plt+0x4200>
   1549c:	nop	{0}
   154a0:	b	154b0 <ftello64@plt+0x4200>
   154a4:	nop	{0}
   154a8:	b	154b0 <ftello64@plt+0x4200>
   154ac:	nop	{0}
   154b0:	ldr	r3, [fp, #4]
   154b4:	cmp	r3, #2
   154b8:	bne	154d0 <ftello64@plt+0x4220>
   154bc:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   154c0:	cmp	r3, #0
   154c4:	beq	154d0 <ftello64@plt+0x4220>
   154c8:	mov	r3, #4
   154cc:	str	r3, [fp, #4]
   154d0:	ldr	r3, [fp, #8]
   154d4:	bic	r3, r3, #2
   154d8:	ldr	r2, [fp, #20]
   154dc:	str	r2, [sp, #16]
   154e0:	ldr	r2, [fp, #16]
   154e4:	str	r2, [sp, #12]
   154e8:	mov	r2, #0
   154ec:	str	r2, [sp, #8]
   154f0:	str	r3, [sp, #4]
   154f4:	ldr	r3, [fp, #4]
   154f8:	str	r3, [sp]
   154fc:	ldr	r3, [fp, #-100]	; 0xffffff9c
   15500:	ldr	r2, [fp, #-96]	; 0xffffffa0
   15504:	ldr	r1, [fp, #-92]	; 0xffffffa4
   15508:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1550c:	bl	13e58 <ftello64@plt+0x2ba8>
   15510:	mov	r3, r0
   15514:	mov	r0, r3
   15518:	sub	sp, fp, #8
   1551c:	ldr	r4, [sp]
   15520:	ldr	fp, [sp, #4]
   15524:	add	sp, sp, #8
   15528:	pop	{pc}		; (ldr pc, [sp], #4)
   1552c:	str	fp, [sp, #-8]!
   15530:	str	lr, [sp, #4]
   15534:	add	fp, sp, #4
   15538:	sub	sp, sp, #56	; 0x38
   1553c:	str	r0, [fp, #-24]	; 0xffffffe8
   15540:	str	r1, [fp, #-28]	; 0xffffffe4
   15544:	str	r2, [fp, #-32]	; 0xffffffe0
   15548:	str	r3, [fp, #-36]	; 0xffffffdc
   1554c:	ldr	r3, [fp, #4]
   15550:	cmp	r3, #0
   15554:	beq	15560 <ftello64@plt+0x42b0>
   15558:	ldr	r3, [fp, #4]
   1555c:	b	15568 <ftello64@plt+0x42b8>
   15560:	movw	r3, #61860	; 0xf1a4
   15564:	movt	r3, #2
   15568:	str	r3, [fp, #-8]
   1556c:	bl	111a8 <__errno_location@plt>
   15570:	mov	r3, r0
   15574:	ldr	r3, [r3]
   15578:	str	r3, [fp, #-12]
   1557c:	ldr	r3, [fp, #-8]
   15580:	ldr	r3, [r3]
   15584:	ldr	r2, [fp, #-8]
   15588:	ldr	r2, [r2, #4]
   1558c:	ldr	r1, [fp, #-8]
   15590:	add	r1, r1, #8
   15594:	ldr	r0, [fp, #-8]
   15598:	ldr	r0, [r0, #40]	; 0x28
   1559c:	ldr	ip, [fp, #-8]
   155a0:	ldr	ip, [ip, #44]	; 0x2c
   155a4:	str	ip, [sp, #16]
   155a8:	str	r0, [sp, #12]
   155ac:	str	r1, [sp, #8]
   155b0:	str	r2, [sp, #4]
   155b4:	str	r3, [sp]
   155b8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   155bc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   155c0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   155c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   155c8:	bl	13e58 <ftello64@plt+0x2ba8>
   155cc:	str	r0, [fp, #-16]
   155d0:	bl	111a8 <__errno_location@plt>
   155d4:	mov	r2, r0
   155d8:	ldr	r3, [fp, #-12]
   155dc:	str	r3, [r2]
   155e0:	ldr	r3, [fp, #-16]
   155e4:	mov	r0, r3
   155e8:	sub	sp, fp, #4
   155ec:	ldr	fp, [sp]
   155f0:	add	sp, sp, #4
   155f4:	pop	{pc}		; (ldr pc, [sp], #4)
   155f8:	str	fp, [sp, #-8]!
   155fc:	str	lr, [sp, #4]
   15600:	add	fp, sp, #4
   15604:	sub	sp, sp, #16
   15608:	str	r0, [fp, #-8]
   1560c:	str	r1, [fp, #-12]
   15610:	str	r2, [fp, #-16]
   15614:	ldr	r3, [fp, #-16]
   15618:	mov	r2, #0
   1561c:	ldr	r1, [fp, #-12]
   15620:	ldr	r0, [fp, #-8]
   15624:	bl	15640 <ftello64@plt+0x4390>
   15628:	mov	r3, r0
   1562c:	mov	r0, r3
   15630:	sub	sp, fp, #4
   15634:	ldr	fp, [sp]
   15638:	add	sp, sp, #4
   1563c:	pop	{pc}		; (ldr pc, [sp], #4)
   15640:	str	fp, [sp, #-8]!
   15644:	str	lr, [sp, #4]
   15648:	add	fp, sp, #4
   1564c:	sub	sp, sp, #64	; 0x40
   15650:	str	r0, [fp, #-32]	; 0xffffffe0
   15654:	str	r1, [fp, #-36]	; 0xffffffdc
   15658:	str	r2, [fp, #-40]	; 0xffffffd8
   1565c:	str	r3, [fp, #-44]	; 0xffffffd4
   15660:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15664:	cmp	r3, #0
   15668:	beq	15674 <ftello64@plt+0x43c4>
   1566c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15670:	b	1567c <ftello64@plt+0x43cc>
   15674:	movw	r3, #61860	; 0xf1a4
   15678:	movt	r3, #2
   1567c:	str	r3, [fp, #-8]
   15680:	bl	111a8 <__errno_location@plt>
   15684:	mov	r3, r0
   15688:	ldr	r3, [r3]
   1568c:	str	r3, [fp, #-12]
   15690:	ldr	r3, [fp, #-8]
   15694:	ldr	r3, [r3, #4]
   15698:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1569c:	cmp	r2, #0
   156a0:	moveq	r2, #1
   156a4:	movne	r2, #0
   156a8:	uxtb	r2, r2
   156ac:	orr	r3, r3, r2
   156b0:	str	r3, [fp, #-16]
   156b4:	ldr	r3, [fp, #-8]
   156b8:	ldr	r3, [r3]
   156bc:	ldr	r2, [fp, #-8]
   156c0:	add	r2, r2, #8
   156c4:	ldr	r1, [fp, #-8]
   156c8:	ldr	r1, [r1, #40]	; 0x28
   156cc:	ldr	r0, [fp, #-8]
   156d0:	ldr	r0, [r0, #44]	; 0x2c
   156d4:	str	r0, [sp, #16]
   156d8:	str	r1, [sp, #12]
   156dc:	str	r2, [sp, #8]
   156e0:	ldr	r2, [fp, #-16]
   156e4:	str	r2, [sp, #4]
   156e8:	str	r3, [sp]
   156ec:	ldr	r3, [fp, #-36]	; 0xffffffdc
   156f0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   156f4:	mov	r1, #0
   156f8:	mov	r0, #0
   156fc:	bl	13e58 <ftello64@plt+0x2ba8>
   15700:	mov	r3, r0
   15704:	add	r3, r3, #1
   15708:	str	r3, [fp, #-20]	; 0xffffffec
   1570c:	ldr	r0, [fp, #-20]	; 0xffffffec
   15710:	bl	1900c <ftello64@plt+0x7d5c>
   15714:	mov	r3, r0
   15718:	str	r3, [fp, #-24]	; 0xffffffe8
   1571c:	ldr	r3, [fp, #-8]
   15720:	ldr	r3, [r3]
   15724:	ldr	r2, [fp, #-8]
   15728:	add	r2, r2, #8
   1572c:	ldr	r1, [fp, #-8]
   15730:	ldr	r1, [r1, #40]	; 0x28
   15734:	ldr	r0, [fp, #-8]
   15738:	ldr	r0, [r0, #44]	; 0x2c
   1573c:	str	r0, [sp, #16]
   15740:	str	r1, [sp, #12]
   15744:	str	r2, [sp, #8]
   15748:	ldr	r2, [fp, #-16]
   1574c:	str	r2, [sp, #4]
   15750:	str	r3, [sp]
   15754:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15758:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1575c:	ldr	r1, [fp, #-20]	; 0xffffffec
   15760:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15764:	bl	13e58 <ftello64@plt+0x2ba8>
   15768:	bl	111a8 <__errno_location@plt>
   1576c:	mov	r2, r0
   15770:	ldr	r3, [fp, #-12]
   15774:	str	r3, [r2]
   15778:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1577c:	cmp	r3, #0
   15780:	beq	15794 <ftello64@plt+0x44e4>
   15784:	ldr	r3, [fp, #-20]	; 0xffffffec
   15788:	sub	r2, r3, #1
   1578c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   15790:	str	r2, [r3]
   15794:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15798:	mov	r0, r3
   1579c:	sub	sp, fp, #4
   157a0:	ldr	fp, [sp]
   157a4:	add	sp, sp, #4
   157a8:	pop	{pc}		; (ldr pc, [sp], #4)
   157ac:	str	fp, [sp, #-8]!
   157b0:	str	lr, [sp, #4]
   157b4:	add	fp, sp, #4
   157b8:	sub	sp, sp, #8
   157bc:	movw	r3, #61756	; 0xf13c
   157c0:	movt	r3, #2
   157c4:	ldr	r3, [r3]
   157c8:	str	r3, [fp, #-12]
   157cc:	mov	r3, #1
   157d0:	str	r3, [fp, #-8]
   157d4:	b	15800 <ftello64@plt+0x4550>
   157d8:	ldr	r3, [fp, #-8]
   157dc:	lsl	r3, r3, #3
   157e0:	ldr	r2, [fp, #-12]
   157e4:	add	r3, r2, r3
   157e8:	ldr	r3, [r3, #4]
   157ec:	mov	r0, r3
   157f0:	bl	1a864 <ftello64@plt+0x95b4>
   157f4:	ldr	r3, [fp, #-8]
   157f8:	add	r3, r3, #1
   157fc:	str	r3, [fp, #-8]
   15800:	movw	r3, #61744	; 0xf130
   15804:	movt	r3, #2
   15808:	ldr	r3, [r3]
   1580c:	ldr	r2, [fp, #-8]
   15810:	cmp	r2, r3
   15814:	blt	157d8 <ftello64@plt+0x4528>
   15818:	ldr	r3, [fp, #-12]
   1581c:	ldr	r2, [r3, #4]
   15820:	movw	r3, #61908	; 0xf1d4
   15824:	movt	r3, #2
   15828:	cmp	r2, r3
   1582c:	beq	15864 <ftello64@plt+0x45b4>
   15830:	ldr	r3, [fp, #-12]
   15834:	ldr	r3, [r3, #4]
   15838:	mov	r0, r3
   1583c:	bl	1a864 <ftello64@plt+0x95b4>
   15840:	movw	r3, #61748	; 0xf134
   15844:	movt	r3, #2
   15848:	mov	r2, #256	; 0x100
   1584c:	str	r2, [r3]
   15850:	movw	r3, #61748	; 0xf134
   15854:	movt	r3, #2
   15858:	movw	r2, #61908	; 0xf1d4
   1585c:	movt	r2, #2
   15860:	str	r2, [r3, #4]
   15864:	ldr	r2, [fp, #-12]
   15868:	movw	r3, #61748	; 0xf134
   1586c:	movt	r3, #2
   15870:	cmp	r2, r3
   15874:	beq	15894 <ftello64@plt+0x45e4>
   15878:	ldr	r0, [fp, #-12]
   1587c:	bl	1a864 <ftello64@plt+0x95b4>
   15880:	movw	r3, #61756	; 0xf13c
   15884:	movt	r3, #2
   15888:	movw	r2, #61748	; 0xf134
   1588c:	movt	r2, #2
   15890:	str	r2, [r3]
   15894:	movw	r3, #61744	; 0xf130
   15898:	movt	r3, #2
   1589c:	mov	r2, #1
   158a0:	str	r2, [r3]
   158a4:	nop	{0}
   158a8:	sub	sp, fp, #4
   158ac:	ldr	fp, [sp]
   158b0:	add	sp, sp, #4
   158b4:	pop	{pc}		; (ldr pc, [sp], #4)
   158b8:	str	fp, [sp, #-8]!
   158bc:	str	lr, [sp, #4]
   158c0:	add	fp, sp, #4
   158c4:	sub	sp, sp, #80	; 0x50
   158c8:	str	r0, [fp, #-48]	; 0xffffffd0
   158cc:	str	r1, [fp, #-52]	; 0xffffffcc
   158d0:	str	r2, [fp, #-56]	; 0xffffffc8
   158d4:	str	r3, [fp, #-60]	; 0xffffffc4
   158d8:	bl	111a8 <__errno_location@plt>
   158dc:	mov	r3, r0
   158e0:	ldr	r3, [r3]
   158e4:	str	r3, [fp, #-16]
   158e8:	movw	r3, #61756	; 0xf13c
   158ec:	movt	r3, #2
   158f0:	ldr	r3, [r3]
   158f4:	str	r3, [fp, #-8]
   158f8:	mvn	r3, #-2147483648	; 0x80000000
   158fc:	str	r3, [fp, #-20]	; 0xffffffec
   15900:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15904:	cmp	r3, #0
   15908:	blt	1591c <ftello64@plt+0x466c>
   1590c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   15910:	ldr	r3, [fp, #-20]	; 0xffffffec
   15914:	cmp	r2, r3
   15918:	blt	15920 <ftello64@plt+0x4670>
   1591c:	bl	11280 <abort@plt>
   15920:	movw	r3, #61744	; 0xf130
   15924:	movt	r3, #2
   15928:	ldr	r3, [r3]
   1592c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   15930:	cmp	r2, r3
   15934:	blt	15a2c <ftello64@plt+0x477c>
   15938:	ldr	r2, [fp, #-8]
   1593c:	movw	r3, #61748	; 0xf134
   15940:	movt	r3, #2
   15944:	cmp	r2, r3
   15948:	moveq	r3, #1
   1594c:	movne	r3, #0
   15950:	strb	r3, [fp, #-21]	; 0xffffffeb
   15954:	movw	r3, #61744	; 0xf130
   15958:	movt	r3, #2
   1595c:	ldr	r3, [r3]
   15960:	str	r3, [fp, #-40]	; 0xffffffd8
   15964:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   15968:	cmp	r3, #0
   1596c:	beq	15978 <ftello64@plt+0x46c8>
   15970:	mov	r0, #0
   15974:	b	1597c <ftello64@plt+0x46cc>
   15978:	ldr	r0, [fp, #-8]
   1597c:	movw	r3, #61744	; 0xf130
   15980:	movt	r3, #2
   15984:	ldr	r3, [r3]
   15988:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1598c:	sub	r3, r2, r3
   15990:	add	r2, r3, #1
   15994:	sub	r1, fp, #40	; 0x28
   15998:	mov	r3, #8
   1599c:	str	r3, [sp]
   159a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   159a4:	bl	1936c <ftello64@plt+0x80bc>
   159a8:	str	r0, [fp, #-8]
   159ac:	movw	r3, #61756	; 0xf13c
   159b0:	movt	r3, #2
   159b4:	ldr	r2, [fp, #-8]
   159b8:	str	r2, [r3]
   159bc:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   159c0:	cmp	r3, #0
   159c4:	beq	159e0 <ftello64@plt+0x4730>
   159c8:	ldr	r2, [fp, #-8]
   159cc:	movw	r3, #61748	; 0xf134
   159d0:	movt	r3, #2
   159d4:	mov	r1, r2
   159d8:	ldrd	r2, [r3]
   159dc:	strd	r2, [r1]
   159e0:	movw	r3, #61744	; 0xf130
   159e4:	movt	r3, #2
   159e8:	ldr	r3, [r3]
   159ec:	lsl	r3, r3, #3
   159f0:	ldr	r2, [fp, #-8]
   159f4:	add	r0, r2, r3
   159f8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   159fc:	movw	r3, #61744	; 0xf130
   15a00:	movt	r3, #2
   15a04:	ldr	r3, [r3]
   15a08:	sub	r3, r2, r3
   15a0c:	lsl	r3, r3, #3
   15a10:	mov	r2, r3
   15a14:	mov	r1, #0
   15a18:	bl	111cc <memset@plt>
   15a1c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   15a20:	movw	r3, #61744	; 0xf130
   15a24:	movt	r3, #2
   15a28:	str	r2, [r3]
   15a2c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15a30:	lsl	r3, r3, #3
   15a34:	ldr	r2, [fp, #-8]
   15a38:	add	r3, r2, r3
   15a3c:	ldr	r3, [r3]
   15a40:	str	r3, [fp, #-28]	; 0xffffffe4
   15a44:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15a48:	lsl	r3, r3, #3
   15a4c:	ldr	r2, [fp, #-8]
   15a50:	add	r3, r2, r3
   15a54:	ldr	r3, [r3, #4]
   15a58:	str	r3, [fp, #-12]
   15a5c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   15a60:	ldr	r3, [r3, #4]
   15a64:	orr	r3, r3, #1
   15a68:	str	r3, [fp, #-32]	; 0xffffffe0
   15a6c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   15a70:	ldr	r3, [r3]
   15a74:	ldr	r2, [fp, #-60]	; 0xffffffc4
   15a78:	add	r2, r2, #8
   15a7c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   15a80:	ldr	r1, [r1, #40]	; 0x28
   15a84:	ldr	r0, [fp, #-60]	; 0xffffffc4
   15a88:	ldr	r0, [r0, #44]	; 0x2c
   15a8c:	str	r0, [sp, #16]
   15a90:	str	r1, [sp, #12]
   15a94:	str	r2, [sp, #8]
   15a98:	ldr	r2, [fp, #-32]	; 0xffffffe0
   15a9c:	str	r2, [sp, #4]
   15aa0:	str	r3, [sp]
   15aa4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   15aa8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   15aac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15ab0:	ldr	r0, [fp, #-12]
   15ab4:	bl	13e58 <ftello64@plt+0x2ba8>
   15ab8:	str	r0, [fp, #-36]	; 0xffffffdc
   15abc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   15ac0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15ac4:	cmp	r2, r3
   15ac8:	bhi	15b80 <ftello64@plt+0x48d0>
   15acc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15ad0:	add	r3, r3, #1
   15ad4:	str	r3, [fp, #-28]	; 0xffffffe4
   15ad8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15adc:	lsl	r3, r3, #3
   15ae0:	ldr	r2, [fp, #-8]
   15ae4:	add	r3, r2, r3
   15ae8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   15aec:	str	r2, [r3]
   15af0:	ldr	r2, [fp, #-12]
   15af4:	movw	r3, #61908	; 0xf1d4
   15af8:	movt	r3, #2
   15afc:	cmp	r2, r3
   15b00:	beq	15b0c <ftello64@plt+0x485c>
   15b04:	ldr	r0, [fp, #-12]
   15b08:	bl	1a864 <ftello64@plt+0x95b4>
   15b0c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   15b10:	bl	1900c <ftello64@plt+0x7d5c>
   15b14:	mov	r3, r0
   15b18:	str	r3, [fp, #-12]
   15b1c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15b20:	lsl	r3, r3, #3
   15b24:	ldr	r2, [fp, #-8]
   15b28:	add	r3, r2, r3
   15b2c:	ldr	r2, [fp, #-12]
   15b30:	str	r2, [r3, #4]
   15b34:	ldr	r3, [fp, #-60]	; 0xffffffc4
   15b38:	ldr	r3, [r3]
   15b3c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   15b40:	add	r2, r2, #8
   15b44:	ldr	r1, [fp, #-60]	; 0xffffffc4
   15b48:	ldr	r1, [r1, #40]	; 0x28
   15b4c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   15b50:	ldr	r0, [r0, #44]	; 0x2c
   15b54:	str	r0, [sp, #16]
   15b58:	str	r1, [sp, #12]
   15b5c:	str	r2, [sp, #8]
   15b60:	ldr	r2, [fp, #-32]	; 0xffffffe0
   15b64:	str	r2, [sp, #4]
   15b68:	str	r3, [sp]
   15b6c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   15b70:	ldr	r2, [fp, #-52]	; 0xffffffcc
   15b74:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15b78:	ldr	r0, [fp, #-12]
   15b7c:	bl	13e58 <ftello64@plt+0x2ba8>
   15b80:	bl	111a8 <__errno_location@plt>
   15b84:	mov	r2, r0
   15b88:	ldr	r3, [fp, #-16]
   15b8c:	str	r3, [r2]
   15b90:	ldr	r3, [fp, #-12]
   15b94:	mov	r0, r3
   15b98:	sub	sp, fp, #4
   15b9c:	ldr	fp, [sp]
   15ba0:	add	sp, sp, #4
   15ba4:	pop	{pc}		; (ldr pc, [sp], #4)
   15ba8:	str	fp, [sp, #-8]!
   15bac:	str	lr, [sp, #4]
   15bb0:	add	fp, sp, #4
   15bb4:	sub	sp, sp, #8
   15bb8:	str	r0, [fp, #-8]
   15bbc:	str	r1, [fp, #-12]
   15bc0:	movw	r3, #61860	; 0xf1a4
   15bc4:	movt	r3, #2
   15bc8:	mvn	r2, #0
   15bcc:	ldr	r1, [fp, #-12]
   15bd0:	ldr	r0, [fp, #-8]
   15bd4:	bl	158b8 <ftello64@plt+0x4608>
   15bd8:	mov	r3, r0
   15bdc:	mov	r0, r3
   15be0:	sub	sp, fp, #4
   15be4:	ldr	fp, [sp]
   15be8:	add	sp, sp, #4
   15bec:	pop	{pc}		; (ldr pc, [sp], #4)
   15bf0:	str	fp, [sp, #-8]!
   15bf4:	str	lr, [sp, #4]
   15bf8:	add	fp, sp, #4
   15bfc:	sub	sp, sp, #16
   15c00:	str	r0, [fp, #-8]
   15c04:	str	r1, [fp, #-12]
   15c08:	str	r2, [fp, #-16]
   15c0c:	movw	r3, #61860	; 0xf1a4
   15c10:	movt	r3, #2
   15c14:	ldr	r2, [fp, #-16]
   15c18:	ldr	r1, [fp, #-12]
   15c1c:	ldr	r0, [fp, #-8]
   15c20:	bl	158b8 <ftello64@plt+0x4608>
   15c24:	mov	r3, r0
   15c28:	mov	r0, r3
   15c2c:	sub	sp, fp, #4
   15c30:	ldr	fp, [sp]
   15c34:	add	sp, sp, #4
   15c38:	pop	{pc}		; (ldr pc, [sp], #4)
   15c3c:	str	fp, [sp, #-8]!
   15c40:	str	lr, [sp, #4]
   15c44:	add	fp, sp, #4
   15c48:	sub	sp, sp, #8
   15c4c:	str	r0, [fp, #-8]
   15c50:	ldr	r1, [fp, #-8]
   15c54:	mov	r0, #0
   15c58:	bl	15ba8 <ftello64@plt+0x48f8>
   15c5c:	mov	r3, r0
   15c60:	mov	r0, r3
   15c64:	sub	sp, fp, #4
   15c68:	ldr	fp, [sp]
   15c6c:	add	sp, sp, #4
   15c70:	pop	{pc}		; (ldr pc, [sp], #4)
   15c74:	str	fp, [sp, #-8]!
   15c78:	str	lr, [sp, #4]
   15c7c:	add	fp, sp, #4
   15c80:	sub	sp, sp, #8
   15c84:	str	r0, [fp, #-8]
   15c88:	str	r1, [fp, #-12]
   15c8c:	ldr	r2, [fp, #-12]
   15c90:	ldr	r1, [fp, #-8]
   15c94:	mov	r0, #0
   15c98:	bl	15bf0 <ftello64@plt+0x4940>
   15c9c:	mov	r3, r0
   15ca0:	mov	r0, r3
   15ca4:	sub	sp, fp, #4
   15ca8:	ldr	fp, [sp]
   15cac:	add	sp, sp, #4
   15cb0:	pop	{pc}		; (ldr pc, [sp], #4)
   15cb4:	str	fp, [sp, #-8]!
   15cb8:	str	lr, [sp, #4]
   15cbc:	add	fp, sp, #4
   15cc0:	sub	sp, sp, #64	; 0x40
   15cc4:	str	r0, [fp, #-56]	; 0xffffffc8
   15cc8:	str	r1, [fp, #-60]	; 0xffffffc4
   15ccc:	str	r2, [fp, #-64]	; 0xffffffc0
   15cd0:	sub	r3, fp, #52	; 0x34
   15cd4:	ldr	r1, [fp, #-60]	; 0xffffffc4
   15cd8:	mov	r0, r3
   15cdc:	bl	13cb4 <ftello64@plt+0x2a04>
   15ce0:	sub	r3, fp, #52	; 0x34
   15ce4:	mvn	r2, #0
   15ce8:	ldr	r1, [fp, #-64]	; 0xffffffc0
   15cec:	ldr	r0, [fp, #-56]	; 0xffffffc8
   15cf0:	bl	158b8 <ftello64@plt+0x4608>
   15cf4:	mov	r3, r0
   15cf8:	mov	r0, r3
   15cfc:	sub	sp, fp, #4
   15d00:	ldr	fp, [sp]
   15d04:	add	sp, sp, #4
   15d08:	pop	{pc}		; (ldr pc, [sp], #4)
   15d0c:	str	fp, [sp, #-8]!
   15d10:	str	lr, [sp, #4]
   15d14:	add	fp, sp, #4
   15d18:	sub	sp, sp, #64	; 0x40
   15d1c:	str	r0, [fp, #-56]	; 0xffffffc8
   15d20:	str	r1, [fp, #-60]	; 0xffffffc4
   15d24:	str	r2, [fp, #-64]	; 0xffffffc0
   15d28:	str	r3, [fp, #-68]	; 0xffffffbc
   15d2c:	sub	r3, fp, #52	; 0x34
   15d30:	ldr	r1, [fp, #-60]	; 0xffffffc4
   15d34:	mov	r0, r3
   15d38:	bl	13cb4 <ftello64@plt+0x2a04>
   15d3c:	sub	r3, fp, #52	; 0x34
   15d40:	ldr	r2, [fp, #-68]	; 0xffffffbc
   15d44:	ldr	r1, [fp, #-64]	; 0xffffffc0
   15d48:	ldr	r0, [fp, #-56]	; 0xffffffc8
   15d4c:	bl	158b8 <ftello64@plt+0x4608>
   15d50:	mov	r3, r0
   15d54:	mov	r0, r3
   15d58:	sub	sp, fp, #4
   15d5c:	ldr	fp, [sp]
   15d60:	add	sp, sp, #4
   15d64:	pop	{pc}		; (ldr pc, [sp], #4)
   15d68:	str	fp, [sp, #-8]!
   15d6c:	str	lr, [sp, #4]
   15d70:	add	fp, sp, #4
   15d74:	sub	sp, sp, #8
   15d78:	str	r0, [fp, #-8]
   15d7c:	str	r1, [fp, #-12]
   15d80:	ldr	r2, [fp, #-12]
   15d84:	ldr	r1, [fp, #-8]
   15d88:	mov	r0, #0
   15d8c:	bl	15cb4 <ftello64@plt+0x4a04>
   15d90:	mov	r3, r0
   15d94:	mov	r0, r3
   15d98:	sub	sp, fp, #4
   15d9c:	ldr	fp, [sp]
   15da0:	add	sp, sp, #4
   15da4:	pop	{pc}		; (ldr pc, [sp], #4)
   15da8:	str	fp, [sp, #-8]!
   15dac:	str	lr, [sp, #4]
   15db0:	add	fp, sp, #4
   15db4:	sub	sp, sp, #16
   15db8:	str	r0, [fp, #-8]
   15dbc:	str	r1, [fp, #-12]
   15dc0:	str	r2, [fp, #-16]
   15dc4:	ldr	r3, [fp, #-16]
   15dc8:	ldr	r2, [fp, #-12]
   15dcc:	ldr	r1, [fp, #-8]
   15dd0:	mov	r0, #0
   15dd4:	bl	15d0c <ftello64@plt+0x4a5c>
   15dd8:	mov	r3, r0
   15ddc:	mov	r0, r3
   15de0:	sub	sp, fp, #4
   15de4:	ldr	fp, [sp]
   15de8:	add	sp, sp, #4
   15dec:	pop	{pc}		; (ldr pc, [sp], #4)
   15df0:	str	fp, [sp, #-8]!
   15df4:	str	lr, [sp, #4]
   15df8:	add	fp, sp, #4
   15dfc:	sub	sp, sp, #64	; 0x40
   15e00:	str	r0, [fp, #-56]	; 0xffffffc8
   15e04:	str	r1, [fp, #-60]	; 0xffffffc4
   15e08:	mov	r3, r2
   15e0c:	strb	r3, [fp, #-61]	; 0xffffffc3
   15e10:	movw	r2, #61860	; 0xf1a4
   15e14:	movt	r2, #2
   15e18:	sub	r3, fp, #52	; 0x34
   15e1c:	ldrd	r0, [r2]
   15e20:	strd	r0, [r3]
   15e24:	ldrd	r0, [r2, #8]
   15e28:	strd	r0, [r3, #8]
   15e2c:	ldrd	r0, [r2, #16]
   15e30:	strd	r0, [r3, #16]
   15e34:	ldrd	r0, [r2, #24]
   15e38:	strd	r0, [r3, #24]
   15e3c:	ldrd	r0, [r2, #32]
   15e40:	strd	r0, [r3, #32]
   15e44:	ldrd	r0, [r2, #40]	; 0x28
   15e48:	strd	r0, [r3, #40]	; 0x28
   15e4c:	ldrb	r1, [fp, #-61]	; 0xffffffc3
   15e50:	sub	r3, fp, #52	; 0x34
   15e54:	mov	r2, #1
   15e58:	mov	r0, r3
   15e5c:	bl	13b14 <ftello64@plt+0x2864>
   15e60:	sub	r3, fp, #52	; 0x34
   15e64:	ldr	r2, [fp, #-60]	; 0xffffffc4
   15e68:	ldr	r1, [fp, #-56]	; 0xffffffc8
   15e6c:	mov	r0, #0
   15e70:	bl	158b8 <ftello64@plt+0x4608>
   15e74:	mov	r3, r0
   15e78:	mov	r0, r3
   15e7c:	sub	sp, fp, #4
   15e80:	ldr	fp, [sp]
   15e84:	add	sp, sp, #4
   15e88:	pop	{pc}		; (ldr pc, [sp], #4)
   15e8c:	str	fp, [sp, #-8]!
   15e90:	str	lr, [sp, #4]
   15e94:	add	fp, sp, #4
   15e98:	sub	sp, sp, #8
   15e9c:	str	r0, [fp, #-8]
   15ea0:	mov	r3, r1
   15ea4:	strb	r3, [fp, #-9]
   15ea8:	ldrb	r3, [fp, #-9]
   15eac:	mov	r2, r3
   15eb0:	mvn	r1, #0
   15eb4:	ldr	r0, [fp, #-8]
   15eb8:	bl	15df0 <ftello64@plt+0x4b40>
   15ebc:	mov	r3, r0
   15ec0:	mov	r0, r3
   15ec4:	sub	sp, fp, #4
   15ec8:	ldr	fp, [sp]
   15ecc:	add	sp, sp, #4
   15ed0:	pop	{pc}		; (ldr pc, [sp], #4)
   15ed4:	str	fp, [sp, #-8]!
   15ed8:	str	lr, [sp, #4]
   15edc:	add	fp, sp, #4
   15ee0:	sub	sp, sp, #8
   15ee4:	str	r0, [fp, #-8]
   15ee8:	mov	r1, #58	; 0x3a
   15eec:	ldr	r0, [fp, #-8]
   15ef0:	bl	15e8c <ftello64@plt+0x4bdc>
   15ef4:	mov	r3, r0
   15ef8:	mov	r0, r3
   15efc:	sub	sp, fp, #4
   15f00:	ldr	fp, [sp]
   15f04:	add	sp, sp, #4
   15f08:	pop	{pc}		; (ldr pc, [sp], #4)
   15f0c:	str	fp, [sp, #-8]!
   15f10:	str	lr, [sp, #4]
   15f14:	add	fp, sp, #4
   15f18:	sub	sp, sp, #8
   15f1c:	str	r0, [fp, #-8]
   15f20:	str	r1, [fp, #-12]
   15f24:	mov	r2, #58	; 0x3a
   15f28:	ldr	r1, [fp, #-12]
   15f2c:	ldr	r0, [fp, #-8]
   15f30:	bl	15df0 <ftello64@plt+0x4b40>
   15f34:	mov	r3, r0
   15f38:	mov	r0, r3
   15f3c:	sub	sp, fp, #4
   15f40:	ldr	fp, [sp]
   15f44:	add	sp, sp, #4
   15f48:	pop	{pc}		; (ldr pc, [sp], #4)
   15f4c:	str	fp, [sp, #-8]!
   15f50:	str	lr, [sp, #4]
   15f54:	add	fp, sp, #4
   15f58:	sub	sp, sp, #112	; 0x70
   15f5c:	str	r0, [fp, #-56]	; 0xffffffc8
   15f60:	str	r1, [fp, #-60]	; 0xffffffc4
   15f64:	str	r2, [fp, #-64]	; 0xffffffc0
   15f68:	sub	r3, fp, #116	; 0x74
   15f6c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   15f70:	mov	r0, r3
   15f74:	bl	13cb4 <ftello64@plt+0x2a04>
   15f78:	sub	r3, fp, #52	; 0x34
   15f7c:	sub	r2, fp, #116	; 0x74
   15f80:	ldrd	r0, [r2]
   15f84:	strd	r0, [r3]
   15f88:	ldrd	r0, [r2, #8]
   15f8c:	strd	r0, [r3, #8]
   15f90:	ldrd	r0, [r2, #16]
   15f94:	strd	r0, [r3, #16]
   15f98:	ldrd	r0, [r2, #24]
   15f9c:	strd	r0, [r3, #24]
   15fa0:	ldrd	r0, [r2, #32]
   15fa4:	strd	r0, [r3, #32]
   15fa8:	ldrd	r0, [r2, #40]	; 0x28
   15fac:	strd	r0, [r3, #40]	; 0x28
   15fb0:	sub	r3, fp, #52	; 0x34
   15fb4:	mov	r2, #1
   15fb8:	mov	r1, #58	; 0x3a
   15fbc:	mov	r0, r3
   15fc0:	bl	13b14 <ftello64@plt+0x2864>
   15fc4:	sub	r3, fp, #52	; 0x34
   15fc8:	mvn	r2, #0
   15fcc:	ldr	r1, [fp, #-64]	; 0xffffffc0
   15fd0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   15fd4:	bl	158b8 <ftello64@plt+0x4608>
   15fd8:	mov	r3, r0
   15fdc:	mov	r0, r3
   15fe0:	sub	sp, fp, #4
   15fe4:	ldr	fp, [sp]
   15fe8:	add	sp, sp, #4
   15fec:	pop	{pc}		; (ldr pc, [sp], #4)
   15ff0:	str	fp, [sp, #-8]!
   15ff4:	str	lr, [sp, #4]
   15ff8:	add	fp, sp, #4
   15ffc:	sub	sp, sp, #24
   16000:	str	r0, [fp, #-8]
   16004:	str	r1, [fp, #-12]
   16008:	str	r2, [fp, #-16]
   1600c:	str	r3, [fp, #-20]	; 0xffffffec
   16010:	mvn	r3, #0
   16014:	str	r3, [sp]
   16018:	ldr	r3, [fp, #-20]	; 0xffffffec
   1601c:	ldr	r2, [fp, #-16]
   16020:	ldr	r1, [fp, #-12]
   16024:	ldr	r0, [fp, #-8]
   16028:	bl	16044 <ftello64@plt+0x4d94>
   1602c:	mov	r3, r0
   16030:	mov	r0, r3
   16034:	sub	sp, fp, #4
   16038:	ldr	fp, [sp]
   1603c:	add	sp, sp, #4
   16040:	pop	{pc}		; (ldr pc, [sp], #4)
   16044:	str	fp, [sp, #-8]!
   16048:	str	lr, [sp, #4]
   1604c:	add	fp, sp, #4
   16050:	sub	sp, sp, #64	; 0x40
   16054:	str	r0, [fp, #-56]	; 0xffffffc8
   16058:	str	r1, [fp, #-60]	; 0xffffffc4
   1605c:	str	r2, [fp, #-64]	; 0xffffffc0
   16060:	str	r3, [fp, #-68]	; 0xffffffbc
   16064:	movw	r2, #61860	; 0xf1a4
   16068:	movt	r2, #2
   1606c:	sub	r3, fp, #52	; 0x34
   16070:	ldrd	r0, [r2]
   16074:	strd	r0, [r3]
   16078:	ldrd	r0, [r2, #8]
   1607c:	strd	r0, [r3, #8]
   16080:	ldrd	r0, [r2, #16]
   16084:	strd	r0, [r3, #16]
   16088:	ldrd	r0, [r2, #24]
   1608c:	strd	r0, [r3, #24]
   16090:	ldrd	r0, [r2, #32]
   16094:	strd	r0, [r3, #32]
   16098:	ldrd	r0, [r2, #40]	; 0x28
   1609c:	strd	r0, [r3, #40]	; 0x28
   160a0:	sub	r3, fp, #52	; 0x34
   160a4:	ldr	r2, [fp, #-64]	; 0xffffffc0
   160a8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   160ac:	mov	r0, r3
   160b0:	bl	13c2c <ftello64@plt+0x297c>
   160b4:	sub	r3, fp, #52	; 0x34
   160b8:	ldr	r2, [fp, #4]
   160bc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   160c0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   160c4:	bl	158b8 <ftello64@plt+0x4608>
   160c8:	mov	r3, r0
   160cc:	mov	r0, r3
   160d0:	sub	sp, fp, #4
   160d4:	ldr	fp, [sp]
   160d8:	add	sp, sp, #4
   160dc:	pop	{pc}		; (ldr pc, [sp], #4)
   160e0:	str	fp, [sp, #-8]!
   160e4:	str	lr, [sp, #4]
   160e8:	add	fp, sp, #4
   160ec:	sub	sp, sp, #16
   160f0:	str	r0, [fp, #-8]
   160f4:	str	r1, [fp, #-12]
   160f8:	str	r2, [fp, #-16]
   160fc:	ldr	r3, [fp, #-16]
   16100:	ldr	r2, [fp, #-12]
   16104:	ldr	r1, [fp, #-8]
   16108:	mov	r0, #0
   1610c:	bl	15ff0 <ftello64@plt+0x4d40>
   16110:	mov	r3, r0
   16114:	mov	r0, r3
   16118:	sub	sp, fp, #4
   1611c:	ldr	fp, [sp]
   16120:	add	sp, sp, #4
   16124:	pop	{pc}		; (ldr pc, [sp], #4)
   16128:	str	fp, [sp, #-8]!
   1612c:	str	lr, [sp, #4]
   16130:	add	fp, sp, #4
   16134:	sub	sp, sp, #24
   16138:	str	r0, [fp, #-8]
   1613c:	str	r1, [fp, #-12]
   16140:	str	r2, [fp, #-16]
   16144:	str	r3, [fp, #-20]	; 0xffffffec
   16148:	ldr	r3, [fp, #-20]	; 0xffffffec
   1614c:	str	r3, [sp]
   16150:	ldr	r3, [fp, #-16]
   16154:	ldr	r2, [fp, #-12]
   16158:	ldr	r1, [fp, #-8]
   1615c:	mov	r0, #0
   16160:	bl	16044 <ftello64@plt+0x4d94>
   16164:	mov	r3, r0
   16168:	mov	r0, r3
   1616c:	sub	sp, fp, #4
   16170:	ldr	fp, [sp]
   16174:	add	sp, sp, #4
   16178:	pop	{pc}		; (ldr pc, [sp], #4)
   1617c:	str	fp, [sp, #-8]!
   16180:	str	lr, [sp, #4]
   16184:	add	fp, sp, #4
   16188:	sub	sp, sp, #16
   1618c:	str	r0, [fp, #-8]
   16190:	str	r1, [fp, #-12]
   16194:	str	r2, [fp, #-16]
   16198:	movw	r3, #61760	; 0xf140
   1619c:	movt	r3, #2
   161a0:	ldr	r2, [fp, #-16]
   161a4:	ldr	r1, [fp, #-12]
   161a8:	ldr	r0, [fp, #-8]
   161ac:	bl	158b8 <ftello64@plt+0x4608>
   161b0:	mov	r3, r0
   161b4:	mov	r0, r3
   161b8:	sub	sp, fp, #4
   161bc:	ldr	fp, [sp]
   161c0:	add	sp, sp, #4
   161c4:	pop	{pc}		; (ldr pc, [sp], #4)
   161c8:	str	fp, [sp, #-8]!
   161cc:	str	lr, [sp, #4]
   161d0:	add	fp, sp, #4
   161d4:	sub	sp, sp, #8
   161d8:	str	r0, [fp, #-8]
   161dc:	str	r1, [fp, #-12]
   161e0:	ldr	r2, [fp, #-12]
   161e4:	ldr	r1, [fp, #-8]
   161e8:	mov	r0, #0
   161ec:	bl	1617c <ftello64@plt+0x4ecc>
   161f0:	mov	r3, r0
   161f4:	mov	r0, r3
   161f8:	sub	sp, fp, #4
   161fc:	ldr	fp, [sp]
   16200:	add	sp, sp, #4
   16204:	pop	{pc}		; (ldr pc, [sp], #4)
   16208:	str	fp, [sp, #-8]!
   1620c:	str	lr, [sp, #4]
   16210:	add	fp, sp, #4
   16214:	sub	sp, sp, #8
   16218:	str	r0, [fp, #-8]
   1621c:	str	r1, [fp, #-12]
   16220:	mvn	r2, #0
   16224:	ldr	r1, [fp, #-12]
   16228:	ldr	r0, [fp, #-8]
   1622c:	bl	1617c <ftello64@plt+0x4ecc>
   16230:	mov	r3, r0
   16234:	mov	r0, r3
   16238:	sub	sp, fp, #4
   1623c:	ldr	fp, [sp]
   16240:	add	sp, sp, #4
   16244:	pop	{pc}		; (ldr pc, [sp], #4)
   16248:	str	fp, [sp, #-8]!
   1624c:	str	lr, [sp, #4]
   16250:	add	fp, sp, #4
   16254:	sub	sp, sp, #8
   16258:	str	r0, [fp, #-8]
   1625c:	ldr	r1, [fp, #-8]
   16260:	mov	r0, #0
   16264:	bl	16208 <ftello64@plt+0x4f58>
   16268:	mov	r3, r0
   1626c:	mov	r0, r3
   16270:	sub	sp, fp, #4
   16274:	ldr	fp, [sp]
   16278:	add	sp, sp, #4
   1627c:	pop	{pc}		; (ldr pc, [sp], #4)
   16280:	str	fp, [sp, #-8]!
   16284:	str	lr, [sp, #4]
   16288:	add	fp, sp, #4
   1628c:	sub	sp, sp, #16
   16290:	str	r0, [fp, #-16]
   16294:	mov	r0, #24
   16298:	bl	18f8c <ftello64@plt+0x7cdc>
   1629c:	mov	r3, r0
   162a0:	str	r3, [fp, #-8]
   162a4:	ldr	r3, [fp, #-8]
   162a8:	ldr	r2, [fp, #-16]
   162ac:	str	r2, [r3]
   162b0:	ldr	r1, [fp, #-8]
   162b4:	mov	r2, #0
   162b8:	mov	r3, #0
   162bc:	strd	r2, [r1, #16]
   162c0:	ldr	r3, [fp, #-8]
   162c4:	ldrd	r2, [r3, #16]
   162c8:	ldr	r1, [fp, #-8]
   162cc:	strd	r2, [r1, #8]
   162d0:	ldr	r3, [fp, #-8]
   162d4:	mov	r0, r3
   162d8:	sub	sp, fp, #4
   162dc:	ldr	fp, [sp]
   162e0:	add	sp, sp, #4
   162e4:	pop	{pc}		; (ldr pc, [sp], #4)
   162e8:	str	fp, [sp, #-8]!
   162ec:	str	lr, [sp, #4]
   162f0:	add	fp, sp, #4
   162f4:	sub	sp, sp, #16
   162f8:	str	r0, [fp, #-16]
   162fc:	str	r1, [fp, #-20]	; 0xffffffec
   16300:	ldr	r1, [fp, #-20]	; 0xffffffec
   16304:	ldr	r0, [fp, #-16]
   16308:	bl	16f88 <ftello64@plt+0x5cd8>
   1630c:	mov	r3, r0
   16310:	str	r3, [fp, #-8]
   16314:	ldr	r3, [fp, #-8]
   16318:	cmp	r3, #0
   1631c:	beq	16330 <ftello64@plt+0x5080>
   16320:	ldr	r0, [fp, #-8]
   16324:	bl	16280 <ftello64@plt+0x4fd0>
   16328:	mov	r3, r0
   1632c:	b	16334 <ftello64@plt+0x5084>
   16330:	mov	r3, #0
   16334:	mov	r0, r3
   16338:	sub	sp, fp, #4
   1633c:	ldr	fp, [sp]
   16340:	add	sp, sp, #4
   16344:	pop	{pc}		; (ldr pc, [sp], #4)
   16348:	push	{fp}		; (str fp, [sp, #-4]!)
   1634c:	add	fp, sp, #0
   16350:	sub	sp, sp, #12
   16354:	str	r0, [fp, #-8]
   16358:	ldr	r3, [fp, #-8]
   1635c:	ldr	r3, [r3]
   16360:	mov	r0, r3
   16364:	add	sp, fp, #0
   16368:	pop	{fp}		; (ldr fp, [sp], #4)
   1636c:	bx	lr
   16370:	push	{fp}		; (str fp, [sp, #-4]!)
   16374:	add	fp, sp, #0
   16378:	sub	sp, sp, #12
   1637c:	strd	r0, [fp, #-12]
   16380:	ldrd	r0, [fp, #-12]
   16384:	mov	r2, #0
   16388:	mov	r3, #0
   1638c:	lsl	r3, r1, #8
   16390:	orr	r3, r3, r0, lsr #24
   16394:	lsl	r2, r0, #8
   16398:	mov	r0, r2
   1639c:	mov	r1, r3
   163a0:	add	sp, fp, #0
   163a4:	pop	{fp}		; (ldr fp, [sp], #4)
   163a8:	bx	lr
   163ac:	strd	r4, [sp, #-32]!	; 0xffffffe0
   163b0:	strd	r6, [sp, #8]
   163b4:	strd	r8, [sp, #16]
   163b8:	str	fp, [sp, #24]
   163bc:	str	lr, [sp, #28]
   163c0:	add	fp, sp, #28
   163c4:	sub	sp, sp, #136	; 0x88
   163c8:	str	r0, [fp, #-120]	; 0xffffff88
   163cc:	strd	r2, [fp, #-132]	; 0xffffff7c
   163d0:	ldr	r3, [fp, #-120]	; 0xffffff88
   163d4:	ldr	r3, [r3]
   163d8:	str	r3, [fp, #-64]	; 0xffffffc0
   163dc:	ldr	r3, [fp, #-120]	; 0xffffff88
   163e0:	ldrd	r2, [r3, #8]
   163e4:	strd	r2, [fp, #-36]	; 0xffffffdc
   163e8:	ldr	r3, [fp, #-120]	; 0xffffff88
   163ec:	ldrd	r2, [r3, #16]
   163f0:	strd	r2, [fp, #-44]	; 0xffffffd4
   163f4:	ldrd	r2, [fp, #-132]	; 0xffffff7c
   163f8:	adds	r4, r2, #1
   163fc:	adc	r5, r3, #0
   16400:	strd	r4, [fp, #-76]	; 0xffffffb4
   16404:	ldrd	r0, [fp, #-44]	; 0xffffffd4
   16408:	ldrd	r2, [fp, #-132]	; 0xffffff7c
   1640c:	cmp	r1, r3
   16410:	cmpeq	r0, r2
   16414:	bcs	16500 <ftello64@plt+0x5250>
   16418:	mov	r3, #0
   1641c:	str	r3, [fp, #-48]	; 0xffffffd0
   16420:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   16424:	strd	r2, [fp, #-60]	; 0xffffffc4
   16428:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   1642c:	bl	16370 <ftello64@plt+0x50c0>
   16430:	mov	r2, r0
   16434:	mov	r3, r1
   16438:	adds	r8, r2, #255	; 0xff
   1643c:	adc	r9, r3, #0
   16440:	strd	r8, [fp, #-60]	; 0xffffffc4
   16444:	ldr	r3, [fp, #-48]	; 0xffffffd0
   16448:	add	r3, r3, #1
   1644c:	str	r3, [fp, #-48]	; 0xffffffd0
   16450:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   16454:	ldrd	r2, [fp, #-132]	; 0xffffff7c
   16458:	cmp	r1, r3
   1645c:	cmpeq	r0, r2
   16460:	bcc	16428 <ftello64@plt+0x5178>
   16464:	sub	r3, fp, #116	; 0x74
   16468:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1646c:	mov	r1, r3
   16470:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16474:	bl	17390 <ftello64@plt+0x60e0>
   16478:	mov	r3, #0
   1647c:	str	r3, [fp, #-48]	; 0xffffffd0
   16480:	ldrd	r0, [fp, #-36]	; 0xffffffdc
   16484:	bl	16370 <ftello64@plt+0x50c0>
   16488:	sub	r2, fp, #116	; 0x74
   1648c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   16490:	add	r3, r2, r3
   16494:	ldrb	r3, [r3]
   16498:	uxtb	r2, r3
   1649c:	mov	r3, #0
   164a0:	adds	ip, r0, r2
   164a4:	str	ip, [fp, #-140]	; 0xffffff74
   164a8:	adc	r3, r1, r3
   164ac:	str	r3, [fp, #-136]	; 0xffffff78
   164b0:	ldrd	r2, [fp, #-140]	; 0xffffff74
   164b4:	strd	r2, [fp, #-36]	; 0xffffffdc
   164b8:	ldrd	r0, [fp, #-44]	; 0xffffffd4
   164bc:	bl	16370 <ftello64@plt+0x50c0>
   164c0:	mov	r2, r0
   164c4:	mov	r3, r1
   164c8:	adds	r1, r2, #255	; 0xff
   164cc:	str	r1, [fp, #-148]	; 0xffffff6c
   164d0:	adc	r3, r3, #0
   164d4:	str	r3, [fp, #-144]	; 0xffffff70
   164d8:	ldrd	r2, [fp, #-148]	; 0xffffff6c
   164dc:	strd	r2, [fp, #-44]	; 0xffffffd4
   164e0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   164e4:	add	r3, r3, #1
   164e8:	str	r3, [fp, #-48]	; 0xffffffd0
   164ec:	ldrd	r0, [fp, #-44]	; 0xffffffd4
   164f0:	ldrd	r2, [fp, #-132]	; 0xffffff7c
   164f4:	cmp	r1, r3
   164f8:	cmpeq	r0, r2
   164fc:	bcc	16480 <ftello64@plt+0x51d0>
   16500:	ldrd	r0, [fp, #-44]	; 0xffffffd4
   16504:	ldrd	r2, [fp, #-132]	; 0xffffff7c
   16508:	cmp	r1, r3
   1650c:	cmpeq	r0, r2
   16510:	bne	1653c <ftello64@plt+0x528c>
   16514:	ldr	r1, [fp, #-120]	; 0xffffff88
   16518:	mov	r2, #0
   1651c:	mov	r3, #0
   16520:	strd	r2, [r1, #16]
   16524:	ldr	r3, [fp, #-120]	; 0xffffff88
   16528:	ldrd	r2, [r3, #16]
   1652c:	ldr	r1, [fp, #-120]	; 0xffffff88
   16530:	strd	r2, [r1, #8]
   16534:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   16538:	b	1660c <ftello64@plt+0x535c>
   1653c:	ldrd	r0, [fp, #-44]	; 0xffffffd4
   16540:	ldrd	r2, [fp, #-132]	; 0xffffff7c
   16544:	subs	ip, r0, r2
   16548:	str	ip, [fp, #-156]	; 0xffffff64
   1654c:	sbc	r3, r1, r3
   16550:	str	r3, [fp, #-152]	; 0xffffff68
   16554:	ldrd	r2, [fp, #-156]	; 0xffffff64
   16558:	strd	r2, [fp, #-84]	; 0xffffffac
   1655c:	ldrd	r0, [fp, #-84]	; 0xffffffac
   16560:	ldrd	r2, [fp, #-76]	; 0xffffffb4
   16564:	bl	1d780 <ftello64@plt+0xc4d0>
   16568:	strd	r2, [fp, #-92]	; 0xffffffa4
   1656c:	ldrd	r0, [fp, #-44]	; 0xffffffd4
   16570:	ldrd	r2, [fp, #-92]	; 0xffffffa4
   16574:	subs	ip, r0, r2
   16578:	str	ip, [fp, #-164]	; 0xffffff5c
   1657c:	sbc	r3, r1, r3
   16580:	str	r3, [fp, #-160]	; 0xffffff60
   16584:	ldrd	r2, [fp, #-164]	; 0xffffff5c
   16588:	strd	r2, [fp, #-100]	; 0xffffff9c
   1658c:	ldrd	r0, [fp, #-36]	; 0xffffffdc
   16590:	ldrd	r2, [fp, #-76]	; 0xffffffb4
   16594:	bl	1d780 <ftello64@plt+0xc4d0>
   16598:	strd	r2, [fp, #-108]	; 0xffffff94
   1659c:	ldrd	r0, [fp, #-36]	; 0xffffffdc
   165a0:	ldrd	r2, [fp, #-100]	; 0xffffff9c
   165a4:	cmp	r1, r3
   165a8:	cmpeq	r0, r2
   165ac:	bhi	165f0 <ftello64@plt+0x5340>
   165b0:	ldrd	r2, [fp, #-76]	; 0xffffffb4
   165b4:	ldrd	r0, [fp, #-36]	; 0xffffffdc
   165b8:	bl	1d780 <ftello64@plt+0xc4d0>
   165bc:	mov	r2, r0
   165c0:	mov	r3, r1
   165c4:	ldr	r1, [fp, #-120]	; 0xffffff88
   165c8:	strd	r2, [r1, #8]
   165cc:	ldrd	r2, [fp, #-76]	; 0xffffffb4
   165d0:	ldrd	r0, [fp, #-84]	; 0xffffffac
   165d4:	bl	1d780 <ftello64@plt+0xc4d0>
   165d8:	mov	r2, r0
   165dc:	mov	r3, r1
   165e0:	ldr	r1, [fp, #-120]	; 0xffffff88
   165e4:	strd	r2, [r1, #16]
   165e8:	ldrd	r2, [fp, #-108]	; 0xffffff94
   165ec:	b	1660c <ftello64@plt+0x535c>
   165f0:	ldrd	r2, [fp, #-108]	; 0xffffff94
   165f4:	strd	r2, [fp, #-36]	; 0xffffffdc
   165f8:	ldrd	r2, [fp, #-92]	; 0xffffffa4
   165fc:	subs	r6, r2, #1
   16600:	sbc	r7, r3, #0
   16604:	strd	r6, [fp, #-44]	; 0xffffffd4
   16608:	b	16404 <ftello64@plt+0x5154>
   1660c:	mov	r0, r2
   16610:	mov	r1, r3
   16614:	sub	sp, fp, #28
   16618:	ldrd	r4, [sp]
   1661c:	ldrd	r6, [sp, #8]
   16620:	ldrd	r8, [sp, #16]
   16624:	ldr	fp, [sp, #24]
   16628:	add	sp, sp, #28
   1662c:	pop	{pc}		; (ldr pc, [sp], #4)
   16630:	str	fp, [sp, #-8]!
   16634:	str	lr, [sp, #4]
   16638:	add	fp, sp, #4
   1663c:	sub	sp, sp, #8
   16640:	str	r0, [fp, #-8]
   16644:	mov	r1, #24
   16648:	ldr	r0, [fp, #-8]
   1664c:	bl	11244 <explicit_bzero@plt>
   16650:	ldr	r0, [fp, #-8]
   16654:	bl	1a864 <ftello64@plt+0x95b4>
   16658:	nop	{0}
   1665c:	sub	sp, fp, #4
   16660:	ldr	fp, [sp]
   16664:	add	sp, sp, #4
   16668:	pop	{pc}		; (ldr pc, [sp], #4)
   1666c:	str	fp, [sp, #-8]!
   16670:	str	lr, [sp, #4]
   16674:	add	fp, sp, #4
   16678:	sub	sp, sp, #16
   1667c:	str	r0, [fp, #-16]
   16680:	ldr	r3, [fp, #-16]
   16684:	ldr	r3, [r3]
   16688:	mov	r0, r3
   1668c:	bl	173fc <ftello64@plt+0x614c>
   16690:	str	r0, [fp, #-8]
   16694:	bl	111a8 <__errno_location@plt>
   16698:	mov	r3, r0
   1669c:	ldr	r3, [r3]
   166a0:	str	r3, [fp, #-12]
   166a4:	ldr	r0, [fp, #-16]
   166a8:	bl	16630 <ftello64@plt+0x5380>
   166ac:	bl	111a8 <__errno_location@plt>
   166b0:	mov	r2, r0
   166b4:	ldr	r3, [fp, #-12]
   166b8:	str	r3, [r2]
   166bc:	ldr	r3, [fp, #-8]
   166c0:	mov	r0, r3
   166c4:	sub	sp, fp, #4
   166c8:	ldr	fp, [sp]
   166cc:	add	sp, sp, #4
   166d0:	pop	{pc}		; (ldr pc, [sp], #4)
   166d4:	strd	r4, [sp, #-16]!
   166d8:	str	fp, [sp, #8]
   166dc:	str	lr, [sp, #12]
   166e0:	add	fp, sp, #12
   166e4:	sub	sp, sp, #16
   166e8:	str	r0, [fp, #-16]
   166ec:	strd	r2, [fp, #-28]	; 0xffffffe4
   166f0:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   166f4:	subs	r4, r2, #1
   166f8:	sbc	r5, r3, #0
   166fc:	mov	r2, r4
   16700:	mov	r3, r5
   16704:	ldr	r0, [fp, #-16]
   16708:	bl	163ac <ftello64@plt+0x50fc>
   1670c:	mov	r2, r0
   16710:	mov	r3, r1
   16714:	mov	r0, r2
   16718:	mov	r1, r3
   1671c:	sub	sp, fp, #12
   16720:	ldrd	r4, [sp]
   16724:	ldr	fp, [sp, #8]
   16728:	add	sp, sp, #12
   1672c:	pop	{pc}		; (ldr pc, [sp], #4)
   16730:	str	fp, [sp, #-8]!
   16734:	str	lr, [sp, #4]
   16738:	add	fp, sp, #4
   1673c:	sub	sp, sp, #8
   16740:	str	r0, [fp, #-8]
   16744:	ldr	r3, [fp, #-8]
   16748:	cmp	r3, #0
   1674c:	beq	16764 <ftello64@plt+0x54b4>
   16750:	ldr	r0, [fp, #-8]
   16754:	bl	1a684 <ftello64@plt+0x93d4>
   16758:	mov	r3, r0
   1675c:	rsb	r3, r3, #31
   16760:	b	16768 <ftello64@plt+0x54b8>
   16764:	mvn	r3, #0
   16768:	mov	r0, r3
   1676c:	sub	sp, fp, #4
   16770:	ldr	fp, [sp]
   16774:	add	sp, sp, #4
   16778:	pop	{pc}		; (ldr pc, [sp], #4)
   1677c:	strd	r4, [sp, #-16]!
   16780:	str	fp, [sp, #8]
   16784:	str	lr, [sp, #12]
   16788:	add	fp, sp, #12
   1678c:	sub	sp, sp, #32
   16790:	str	r0, [fp, #-40]	; 0xffffffd8
   16794:	str	r1, [fp, #-44]	; 0xffffffd4
   16798:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1679c:	bl	16730 <ftello64@plt+0x5480>
   167a0:	mov	r3, r0
   167a4:	add	r3, r3, #1
   167a8:	mov	r2, r3
   167ac:	asr	r3, r2, #31
   167b0:	strd	r2, [fp, #-20]	; 0xffffffec
   167b4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   167b8:	mov	r2, r3
   167bc:	mov	r3, #0
   167c0:	ldr	r1, [fp, #-16]
   167c4:	mul	r0, r2, r1
   167c8:	ldr	r1, [fp, #-20]	; 0xffffffec
   167cc:	mul	r1, r3, r1
   167d0:	add	r1, r0, r1
   167d4:	ldr	r0, [fp, #-20]	; 0xffffffec
   167d8:	umull	r2, r3, r0, r2
   167dc:	add	r1, r1, r3
   167e0:	mov	r3, r1
   167e4:	strd	r2, [fp, #-28]	; 0xffffffe4
   167e8:	strd	r2, [fp, #-28]	; 0xffffffe4
   167ec:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   167f0:	adds	r4, r2, #7
   167f4:	adc	r5, r3, #0
   167f8:	mov	r2, #0
   167fc:	mov	r3, #0
   16800:	lsr	r2, r4, #3
   16804:	orr	r2, r2, r5, lsl #29
   16808:	lsr	r3, r5, #3
   1680c:	mov	r3, r2
   16810:	str	r3, [fp, #-32]	; 0xffffffe0
   16814:	ldr	r3, [fp, #-32]	; 0xffffffe0
   16818:	mov	r0, r3
   1681c:	sub	sp, fp, #12
   16820:	ldrd	r4, [sp]
   16824:	ldr	fp, [sp, #8]
   16828:	add	sp, sp, #12
   1682c:	pop	{pc}		; (ldr pc, [sp], #4)
   16830:	push	{fp}		; (str fp, [sp, #-4]!)
   16834:	add	fp, sp, #0
   16838:	sub	sp, sp, #28
   1683c:	str	r0, [fp, #-16]
   16840:	str	r1, [fp, #-20]	; 0xffffffec
   16844:	str	r2, [fp, #-24]	; 0xffffffe8
   16848:	ldr	r3, [fp, #-20]	; 0xffffffec
   1684c:	lsl	r3, r3, #2
   16850:	ldr	r2, [fp, #-16]
   16854:	add	r3, r2, r3
   16858:	ldr	r3, [r3]
   1685c:	str	r3, [fp, #-8]
   16860:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16864:	lsl	r3, r3, #2
   16868:	ldr	r2, [fp, #-16]
   1686c:	add	r2, r2, r3
   16870:	ldr	r3, [fp, #-20]	; 0xffffffec
   16874:	lsl	r3, r3, #2
   16878:	ldr	r1, [fp, #-16]
   1687c:	add	r3, r1, r3
   16880:	ldr	r2, [r2]
   16884:	str	r2, [r3]
   16888:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1688c:	lsl	r3, r3, #2
   16890:	ldr	r2, [fp, #-16]
   16894:	add	r3, r2, r3
   16898:	ldr	r2, [fp, #-8]
   1689c:	str	r2, [r3]
   168a0:	nop	{0}
   168a4:	add	sp, fp, #0
   168a8:	pop	{fp}		; (ldr fp, [sp], #4)
   168ac:	bx	lr
   168b0:	push	{fp}		; (str fp, [sp, #-4]!)
   168b4:	add	fp, sp, #0
   168b8:	sub	sp, sp, #20
   168bc:	str	r0, [fp, #-16]
   168c0:	str	r1, [fp, #-20]	; 0xffffffec
   168c4:	ldr	r3, [fp, #-16]
   168c8:	str	r3, [fp, #-8]
   168cc:	ldr	r3, [fp, #-8]
   168d0:	ldr	r3, [r3]
   168d4:	ldr	r2, [fp, #-20]	; 0xffffffec
   168d8:	udiv	r2, r3, r2
   168dc:	ldr	r1, [fp, #-20]	; 0xffffffec
   168e0:	mul	r2, r1, r2
   168e4:	sub	r3, r3, r2
   168e8:	mov	r0, r3
   168ec:	add	sp, fp, #0
   168f0:	pop	{fp}		; (ldr fp, [sp], #4)
   168f4:	bx	lr
   168f8:	push	{fp}		; (str fp, [sp, #-4]!)
   168fc:	add	fp, sp, #0
   16900:	sub	sp, sp, #20
   16904:	str	r0, [fp, #-16]
   16908:	str	r1, [fp, #-20]	; 0xffffffec
   1690c:	ldr	r3, [fp, #-16]
   16910:	str	r3, [fp, #-8]
   16914:	ldr	r3, [fp, #-20]	; 0xffffffec
   16918:	str	r3, [fp, #-12]
   1691c:	ldr	r3, [fp, #-8]
   16920:	ldr	r2, [r3]
   16924:	ldr	r3, [fp, #-12]
   16928:	ldr	r3, [r3]
   1692c:	cmp	r2, r3
   16930:	moveq	r3, #1
   16934:	movne	r3, #0
   16938:	uxtb	r3, r3
   1693c:	mov	r0, r3
   16940:	add	sp, fp, #0
   16944:	pop	{fp}		; (ldr fp, [sp], #4)
   16948:	bx	lr
   1694c:	str	fp, [sp, #-8]!
   16950:	str	lr, [sp, #4]
   16954:	add	fp, sp, #4
   16958:	sub	sp, sp, #16
   1695c:	str	r0, [fp, #-8]
   16960:	movw	r3, #43108	; 0xa864
   16964:	movt	r3, #1
   16968:	str	r3, [sp]
   1696c:	movw	r3, #26872	; 0x68f8
   16970:	movt	r3, #1
   16974:	movw	r2, #26800	; 0x68b0
   16978:	movt	r2, #1
   1697c:	mov	r1, #0
   16980:	ldr	r0, [fp, #-8]
   16984:	bl	1b524 <ftello64@plt+0xa274>
   16988:	mov	r3, r0
   1698c:	mov	r0, r3
   16990:	sub	sp, fp, #4
   16994:	ldr	fp, [sp]
   16998:	add	sp, sp, #4
   1699c:	pop	{pc}		; (ldr pc, [sp], #4)
   169a0:	str	fp, [sp, #-8]!
   169a4:	str	lr, [sp, #4]
   169a8:	add	fp, sp, #4
   169ac:	sub	sp, sp, #48	; 0x30
   169b0:	str	r0, [fp, #-40]	; 0xffffffd8
   169b4:	str	r1, [fp, #-44]	; 0xffffffd4
   169b8:	str	r2, [fp, #-48]	; 0xffffffd0
   169bc:	str	r3, [fp, #-52]	; 0xffffffcc
   169c0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   169c4:	str	r3, [fp, #-32]	; 0xffffffe0
   169c8:	mov	r3, #0
   169cc:	str	r3, [fp, #-28]	; 0xffffffe4
   169d0:	sub	r3, fp, #32
   169d4:	mov	r1, r3
   169d8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   169dc:	bl	1c340 <ftello64@plt+0xb090>
   169e0:	str	r0, [fp, #-8]
   169e4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   169e8:	str	r3, [fp, #-24]	; 0xffffffe8
   169ec:	mov	r3, #0
   169f0:	str	r3, [fp, #-20]	; 0xffffffec
   169f4:	sub	r3, fp, #24
   169f8:	mov	r1, r3
   169fc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   16a00:	bl	1c340 <ftello64@plt+0xb090>
   16a04:	str	r0, [fp, #-12]
   16a08:	ldr	r3, [fp, #-8]
   16a0c:	cmp	r3, #0
   16a10:	bne	16a40 <ftello64@plt+0x5790>
   16a14:	mov	r0, #8
   16a18:	bl	18f8c <ftello64@plt+0x7cdc>
   16a1c:	mov	r3, r0
   16a20:	str	r3, [fp, #-8]
   16a24:	ldr	r3, [fp, #-8]
   16a28:	ldr	r2, [fp, #-48]	; 0xffffffd0
   16a2c:	str	r2, [r3, #4]
   16a30:	ldr	r3, [fp, #-8]
   16a34:	ldr	r2, [r3, #4]
   16a38:	ldr	r3, [fp, #-8]
   16a3c:	str	r2, [r3]
   16a40:	ldr	r3, [fp, #-12]
   16a44:	cmp	r3, #0
   16a48:	bne	16a78 <ftello64@plt+0x57c8>
   16a4c:	mov	r0, #8
   16a50:	bl	18f8c <ftello64@plt+0x7cdc>
   16a54:	mov	r3, r0
   16a58:	str	r3, [fp, #-12]
   16a5c:	ldr	r3, [fp, #-12]
   16a60:	ldr	r2, [fp, #-52]	; 0xffffffcc
   16a64:	str	r2, [r3, #4]
   16a68:	ldr	r3, [fp, #-12]
   16a6c:	ldr	r2, [r3, #4]
   16a70:	ldr	r3, [fp, #-12]
   16a74:	str	r2, [r3]
   16a78:	ldr	r3, [fp, #-8]
   16a7c:	ldr	r3, [r3, #4]
   16a80:	str	r3, [fp, #-16]
   16a84:	ldr	r3, [fp, #-12]
   16a88:	ldr	r2, [r3, #4]
   16a8c:	ldr	r3, [fp, #-8]
   16a90:	str	r2, [r3, #4]
   16a94:	ldr	r3, [fp, #-12]
   16a98:	ldr	r2, [fp, #-16]
   16a9c:	str	r2, [r3, #4]
   16aa0:	ldr	r1, [fp, #-8]
   16aa4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   16aa8:	bl	1c2d0 <ftello64@plt+0xb020>
   16aac:	mov	r3, r0
   16ab0:	cmp	r3, #0
   16ab4:	bne	16abc <ftello64@plt+0x580c>
   16ab8:	bl	19800 <ftello64@plt+0x8550>
   16abc:	ldr	r1, [fp, #-12]
   16ac0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   16ac4:	bl	1c2d0 <ftello64@plt+0xb020>
   16ac8:	mov	r3, r0
   16acc:	cmp	r3, #0
   16ad0:	bne	16ad8 <ftello64@plt+0x5828>
   16ad4:	bl	19800 <ftello64@plt+0x8550>
   16ad8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   16adc:	lsl	r3, r3, #2
   16ae0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   16ae4:	add	r3, r2, r3
   16ae8:	ldr	r2, [fp, #-8]
   16aec:	ldr	r2, [r2, #4]
   16af0:	str	r2, [r3]
   16af4:	nop	{0}
   16af8:	sub	sp, fp, #4
   16afc:	ldr	fp, [sp]
   16b00:	add	sp, sp, #4
   16b04:	pop	{pc}		; (ldr pc, [sp], #4)
   16b08:	str	fp, [sp, #-8]!
   16b0c:	str	lr, [sp, #4]
   16b10:	add	fp, sp, #4
   16b14:	sub	sp, sp, #8
   16b18:	str	r0, [fp, #-8]
   16b1c:	ldr	r0, [fp, #-8]
   16b20:	bl	1b818 <ftello64@plt+0xa568>
   16b24:	nop	{0}
   16b28:	sub	sp, fp, #4
   16b2c:	ldr	fp, [sp]
   16b30:	add	sp, sp, #4
   16b34:	pop	{pc}		; (ldr pc, [sp], #4)
   16b38:	str	fp, [sp, #-8]!
   16b3c:	str	lr, [sp, #4]
   16b40:	add	fp, sp, #4
   16b44:	sub	sp, sp, #40	; 0x28
   16b48:	str	r0, [fp, #-32]	; 0xffffffe0
   16b4c:	str	r1, [fp, #-36]	; 0xffffffdc
   16b50:	str	r2, [fp, #-40]	; 0xffffffd8
   16b54:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16b58:	cmp	r3, #0
   16b5c:	beq	16b70 <ftello64@plt+0x58c0>
   16b60:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16b64:	cmp	r3, #1
   16b68:	beq	16b7c <ftello64@plt+0x58cc>
   16b6c:	b	16bb4 <ftello64@plt+0x5904>
   16b70:	mov	r3, #0
   16b74:	str	r3, [fp, #-8]
   16b78:	b	16d50 <ftello64@plt+0x5aa0>
   16b7c:	mov	r0, #4
   16b80:	bl	18f8c <ftello64@plt+0x7cdc>
   16b84:	mov	r3, r0
   16b88:	str	r3, [fp, #-8]
   16b8c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16b90:	mov	r2, r3
   16b94:	mov	r3, #0
   16b98:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16b9c:	bl	166d4 <ftello64@plt+0x5424>
   16ba0:	mov	r2, r0
   16ba4:	mov	r3, r1
   16ba8:	ldr	r3, [fp, #-8]
   16bac:	str	r2, [r3]
   16bb0:	b	16d50 <ftello64@plt+0x5aa0>
   16bb4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16bb8:	cmp	r3, #131072	; 0x20000
   16bbc:	bcc	16bdc <ftello64@plt+0x592c>
   16bc0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   16bc4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16bc8:	udiv	r3, r2, r3
   16bcc:	cmp	r3, #31
   16bd0:	bls	16bdc <ftello64@plt+0x592c>
   16bd4:	mov	r3, #1
   16bd8:	b	16be0 <ftello64@plt+0x5930>
   16bdc:	mov	r3, #0
   16be0:	strb	r3, [fp, #-17]	; 0xffffffef
   16be4:	ldrb	r3, [fp, #-17]	; 0xffffffef
   16be8:	and	r3, r3, #1
   16bec:	strb	r3, [fp, #-17]	; 0xffffffef
   16bf0:	ldrb	r3, [fp, #-17]	; 0xffffffef
   16bf4:	cmp	r3, #0
   16bf8:	beq	16c38 <ftello64@plt+0x5988>
   16bfc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16c00:	lsl	r3, r3, #1
   16c04:	mov	r0, r3
   16c08:	bl	1694c <ftello64@plt+0x569c>
   16c0c:	str	r0, [fp, #-16]
   16c10:	ldr	r3, [fp, #-16]
   16c14:	cmp	r3, #0
   16c18:	bne	16c20 <ftello64@plt+0x5970>
   16c1c:	bl	19800 <ftello64@plt+0x8550>
   16c20:	mov	r1, #4
   16c24:	ldr	r0, [fp, #-36]	; 0xffffffdc
   16c28:	bl	191bc <ftello64@plt+0x7f0c>
   16c2c:	mov	r3, r0
   16c30:	str	r3, [fp, #-8]
   16c34:	b	16c94 <ftello64@plt+0x59e4>
   16c38:	mov	r3, #0
   16c3c:	str	r3, [fp, #-16]
   16c40:	mov	r1, #4
   16c44:	ldr	r0, [fp, #-40]	; 0xffffffd8
   16c48:	bl	191bc <ftello64@plt+0x7f0c>
   16c4c:	mov	r3, r0
   16c50:	str	r3, [fp, #-8]
   16c54:	mov	r3, #0
   16c58:	str	r3, [fp, #-12]
   16c5c:	b	16c84 <ftello64@plt+0x59d4>
   16c60:	ldr	r3, [fp, #-12]
   16c64:	lsl	r3, r3, #2
   16c68:	ldr	r2, [fp, #-8]
   16c6c:	add	r3, r2, r3
   16c70:	ldr	r2, [fp, #-12]
   16c74:	str	r2, [r3]
   16c78:	ldr	r3, [fp, #-12]
   16c7c:	add	r3, r3, #1
   16c80:	str	r3, [fp, #-12]
   16c84:	ldr	r2, [fp, #-12]
   16c88:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16c8c:	cmp	r2, r3
   16c90:	bcc	16c60 <ftello64@plt+0x59b0>
   16c94:	mov	r3, #0
   16c98:	str	r3, [fp, #-12]
   16c9c:	b	16d10 <ftello64@plt+0x5a60>
   16ca0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   16ca4:	ldr	r3, [fp, #-12]
   16ca8:	sub	r3, r2, r3
   16cac:	mov	r2, r3
   16cb0:	mov	r3, #0
   16cb4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16cb8:	bl	166d4 <ftello64@plt+0x5424>
   16cbc:	mov	r2, r0
   16cc0:	mov	r3, r1
   16cc4:	ldr	r3, [fp, #-12]
   16cc8:	add	r3, r3, r2
   16ccc:	str	r3, [fp, #-24]	; 0xffffffe8
   16cd0:	ldrb	r3, [fp, #-17]	; 0xffffffef
   16cd4:	cmp	r3, #0
   16cd8:	beq	16cf4 <ftello64@plt+0x5a44>
   16cdc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16ce0:	ldr	r2, [fp, #-12]
   16ce4:	ldr	r1, [fp, #-8]
   16ce8:	ldr	r0, [fp, #-16]
   16cec:	bl	169a0 <ftello64@plt+0x56f0>
   16cf0:	b	16d04 <ftello64@plt+0x5a54>
   16cf4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16cf8:	ldr	r1, [fp, #-12]
   16cfc:	ldr	r0, [fp, #-8]
   16d00:	bl	16830 <ftello64@plt+0x5580>
   16d04:	ldr	r3, [fp, #-12]
   16d08:	add	r3, r3, #1
   16d0c:	str	r3, [fp, #-12]
   16d10:	ldr	r2, [fp, #-12]
   16d14:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16d18:	cmp	r2, r3
   16d1c:	bcc	16ca0 <ftello64@plt+0x59f0>
   16d20:	ldrb	r3, [fp, #-17]	; 0xffffffef
   16d24:	cmp	r3, #0
   16d28:	beq	16d38 <ftello64@plt+0x5a88>
   16d2c:	ldr	r0, [fp, #-16]
   16d30:	bl	16b08 <ftello64@plt+0x5858>
   16d34:	b	16d4c <ftello64@plt+0x5a9c>
   16d38:	mov	r2, #4
   16d3c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   16d40:	ldr	r0, [fp, #-8]
   16d44:	bl	18f0c <ftello64@plt+0x7c5c>
   16d48:	str	r0, [fp, #-8]
   16d4c:	nop	{0}
   16d50:	ldr	r3, [fp, #-8]
   16d54:	mov	r0, r3
   16d58:	sub	sp, fp, #4
   16d5c:	ldr	fp, [sp]
   16d60:	add	sp, sp, #4
   16d64:	pop	{pc}		; (ldr pc, [sp], #4)
   16d68:	strd	r4, [sp, #-20]!	; 0xffffffec
   16d6c:	str	r6, [sp, #8]
   16d70:	str	fp, [sp, #12]
   16d74:	str	lr, [sp, #16]
   16d78:	add	fp, sp, #16
   16d7c:	sub	sp, sp, #12
   16d80:	str	r0, [fp, #-24]	; 0xffffffe8
   16d84:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16d88:	cmp	r3, #0
   16d8c:	beq	16dfc <ftello64@plt+0x5b4c>
   16d90:	movw	r3, #61740	; 0xf12c
   16d94:	movt	r3, #2
   16d98:	ldr	r4, [r3]
   16d9c:	bl	111a8 <__errno_location@plt>
   16da0:	mov	r3, r0
   16da4:	ldr	r5, [r3]
   16da8:	bl	111a8 <__errno_location@plt>
   16dac:	mov	r3, r0
   16db0:	ldr	r3, [r3]
   16db4:	cmp	r3, #0
   16db8:	bne	16dd0 <ftello64@plt+0x5b20>
   16dbc:	movw	r0, #57984	; 0xe280
   16dc0:	movt	r0, #1
   16dc4:	bl	11178 <gettext@plt>
   16dc8:	mov	r6, r0
   16dcc:	b	16de0 <ftello64@plt+0x5b30>
   16dd0:	movw	r0, #58000	; 0xe290
   16dd4:	movt	r0, #1
   16dd8:	bl	11178 <gettext@plt>
   16ddc:	mov	r6, r0
   16de0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16de4:	bl	16248 <ftello64@plt+0x4f98>
   16de8:	mov	r3, r0
   16dec:	mov	r2, r6
   16df0:	mov	r1, r5
   16df4:	mov	r0, r4
   16df8:	bl	11100 <error@plt>
   16dfc:	bl	11280 <abort@plt>
   16e00:	str	fp, [sp, #-8]!
   16e04:	str	lr, [sp, #4]
   16e08:	add	fp, sp, #4
   16e0c:	sub	sp, sp, #16
   16e10:	str	r0, [fp, #-16]
   16e14:	str	r1, [fp, #-20]	; 0xffffffec
   16e18:	movw	r0, #2076	; 0x81c
   16e1c:	bl	18f8c <ftello64@plt+0x7cdc>
   16e20:	mov	r3, r0
   16e24:	str	r3, [fp, #-8]
   16e28:	ldr	r3, [fp, #-8]
   16e2c:	ldr	r2, [fp, #-16]
   16e30:	str	r2, [r3]
   16e34:	ldr	r2, [fp, #-8]
   16e38:	movw	r3, #28008	; 0x6d68
   16e3c:	movt	r3, #1
   16e40:	str	r3, [r2, #4]
   16e44:	ldr	r3, [fp, #-8]
   16e48:	ldr	r2, [fp, #-20]	; 0xffffffec
   16e4c:	str	r2, [r3, #8]
   16e50:	ldr	r3, [fp, #-8]
   16e54:	mov	r0, r3
   16e58:	sub	sp, fp, #4
   16e5c:	ldr	fp, [sp]
   16e60:	add	sp, sp, #4
   16e64:	pop	{pc}		; (ldr pc, [sp], #4)
   16e68:	str	fp, [sp, #-8]!
   16e6c:	str	lr, [sp, #4]
   16e70:	add	fp, sp, #4
   16e74:	sub	sp, sp, #24
   16e78:	str	r0, [fp, #-24]	; 0xffffffe8
   16e7c:	str	r1, [fp, #-28]	; 0xffffffe4
   16e80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16e84:	str	r3, [fp, #-8]
   16e88:	ldr	r2, [fp, #-8]
   16e8c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16e90:	add	r3, r2, r3
   16e94:	str	r3, [fp, #-12]
   16e98:	b	16ef8 <ftello64@plt+0x5c48>
   16e9c:	ldr	r2, [fp, #-12]
   16ea0:	ldr	r3, [fp, #-8]
   16ea4:	sub	r3, r2, r3
   16ea8:	mov	r2, #0
   16eac:	mov	r1, r3
   16eb0:	ldr	r0, [fp, #-8]
   16eb4:	bl	11268 <getrandom@plt>
   16eb8:	str	r0, [fp, #-16]
   16ebc:	ldr	r3, [fp, #-16]
   16ec0:	cmp	r3, #0
   16ec4:	blt	16edc <ftello64@plt+0x5c2c>
   16ec8:	ldr	r3, [fp, #-16]
   16ecc:	ldr	r2, [fp, #-8]
   16ed0:	add	r3, r2, r3
   16ed4:	str	r3, [fp, #-8]
   16ed8:	b	16ef8 <ftello64@plt+0x5c48>
   16edc:	bl	111a8 <__errno_location@plt>
   16ee0:	mov	r3, r0
   16ee4:	ldr	r3, [r3]
   16ee8:	cmp	r3, #4
   16eec:	beq	16ef8 <ftello64@plt+0x5c48>
   16ef0:	mov	r3, #0
   16ef4:	b	16f0c <ftello64@plt+0x5c5c>
   16ef8:	ldr	r2, [fp, #-8]
   16efc:	ldr	r3, [fp, #-12]
   16f00:	cmp	r2, r3
   16f04:	bcc	16e9c <ftello64@plt+0x5bec>
   16f08:	mov	r3, #1
   16f0c:	mov	r0, r3
   16f10:	sub	sp, fp, #4
   16f14:	ldr	fp, [sp]
   16f18:	add	sp, sp, #4
   16f1c:	pop	{pc}		; (ldr pc, [sp], #4)
   16f20:	str	fp, [sp, #-8]!
   16f24:	str	lr, [sp, #4]
   16f28:	add	fp, sp, #4
   16f2c:	sub	sp, sp, #16
   16f30:	str	r0, [fp, #-16]
   16f34:	ldr	r3, [fp, #-16]
   16f38:	ldr	r3, [r3]
   16f3c:	str	r3, [fp, #-8]
   16f40:	movw	r1, #2076	; 0x81c
   16f44:	ldr	r0, [fp, #-16]
   16f48:	bl	11244 <explicit_bzero@plt>
   16f4c:	ldr	r0, [fp, #-16]
   16f50:	bl	1a864 <ftello64@plt+0x95b4>
   16f54:	ldr	r3, [fp, #-8]
   16f58:	cmp	r3, #0
   16f5c:	beq	16f70 <ftello64@plt+0x5cc0>
   16f60:	ldr	r0, [fp, #-8]
   16f64:	bl	13180 <ftello64@plt+0x1ed0>
   16f68:	mov	r3, r0
   16f6c:	b	16f74 <ftello64@plt+0x5cc4>
   16f70:	mov	r3, #0
   16f74:	mov	r0, r3
   16f78:	sub	sp, fp, #4
   16f7c:	ldr	fp, [sp]
   16f80:	add	sp, sp, #4
   16f84:	pop	{pc}		; (ldr pc, [sp], #4)
   16f88:	str	fp, [sp, #-8]!
   16f8c:	str	lr, [sp, #4]
   16f90:	add	fp, sp, #4
   16f94:	sub	sp, sp, #24
   16f98:	str	r0, [fp, #-24]	; 0xffffffe8
   16f9c:	str	r1, [fp, #-28]	; 0xffffffe4
   16fa0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16fa4:	cmp	r3, #0
   16fa8:	bne	16fc0 <ftello64@plt+0x5d10>
   16fac:	mov	r1, #0
   16fb0:	mov	r0, #0
   16fb4:	bl	16e00 <ftello64@plt+0x5b50>
   16fb8:	mov	r3, r0
   16fbc:	b	170c8 <ftello64@plt+0x5e18>
   16fc0:	mov	r3, #0
   16fc4:	str	r3, [fp, #-8]
   16fc8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16fcc:	cmp	r3, #0
   16fd0:	beq	16ffc <ftello64@plt+0x5d4c>
   16fd4:	movw	r1, #58016	; 0xe2a0
   16fd8:	movt	r1, #1
   16fdc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16fe0:	bl	1a74c <ftello64@plt+0x949c>
   16fe4:	str	r0, [fp, #-8]
   16fe8:	ldr	r3, [fp, #-8]
   16fec:	cmp	r3, #0
   16ff0:	bne	16ffc <ftello64@plt+0x5d4c>
   16ff4:	mov	r3, #0
   16ff8:	b	170c8 <ftello64@plt+0x5e18>
   16ffc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17000:	ldr	r0, [fp, #-8]
   17004:	bl	16e00 <ftello64@plt+0x5b50>
   17008:	str	r0, [fp, #-12]
   1700c:	ldr	r3, [fp, #-8]
   17010:	cmp	r3, #0
   17014:	beq	17040 <ftello64@plt+0x5d90>
   17018:	ldr	r3, [fp, #-12]
   1701c:	add	r1, r3, #12
   17020:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17024:	cmp	r3, #2048	; 0x800
   17028:	movcc	r3, r3
   1702c:	movcs	r3, #2048	; 0x800
   17030:	mov	r2, #0
   17034:	ldr	r0, [fp, #-8]
   17038:	bl	111c0 <setvbuf@plt>
   1703c:	b	170c4 <ftello64@plt+0x5e14>
   17040:	ldr	r3, [fp, #-12]
   17044:	mov	r2, #0
   17048:	str	r2, [r3, #12]
   1704c:	ldr	r3, [fp, #-12]
   17050:	add	r2, r3, #16
   17054:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17058:	cmp	r3, #1024	; 0x400
   1705c:	movcc	r3, r3
   17060:	movcs	r3, #1024	; 0x400
   17064:	mov	r1, r3
   17068:	mov	r0, r2
   1706c:	bl	16e68 <ftello64@plt+0x5bb8>
   17070:	mov	r3, r0
   17074:	eor	r3, r3, #1
   17078:	uxtb	r3, r3
   1707c:	cmp	r3, #0
   17080:	beq	170b4 <ftello64@plt+0x5e04>
   17084:	bl	111a8 <__errno_location@plt>
   17088:	mov	r3, r0
   1708c:	ldr	r3, [r3]
   17090:	str	r3, [fp, #-16]
   17094:	ldr	r0, [fp, #-12]
   17098:	bl	16f20 <ftello64@plt+0x5c70>
   1709c:	bl	111a8 <__errno_location@plt>
   170a0:	mov	r2, r0
   170a4:	ldr	r3, [fp, #-16]
   170a8:	str	r3, [r2]
   170ac:	mov	r3, #0
   170b0:	b	170c8 <ftello64@plt+0x5e18>
   170b4:	ldr	r3, [fp, #-12]
   170b8:	add	r3, r3, #16
   170bc:	mov	r0, r3
   170c0:	bl	17af0 <ftello64@plt+0x6840>
   170c4:	ldr	r3, [fp, #-12]
   170c8:	mov	r0, r3
   170cc:	sub	sp, fp, #4
   170d0:	ldr	fp, [sp]
   170d4:	add	sp, sp, #4
   170d8:	pop	{pc}		; (ldr pc, [sp], #4)
   170dc:	push	{fp}		; (str fp, [sp, #-4]!)
   170e0:	add	fp, sp, #0
   170e4:	sub	sp, sp, #12
   170e8:	str	r0, [fp, #-8]
   170ec:	str	r1, [fp, #-12]
   170f0:	ldr	r3, [fp, #-8]
   170f4:	ldr	r2, [fp, #-12]
   170f8:	str	r2, [r3, #4]
   170fc:	nop	{0}
   17100:	add	sp, fp, #0
   17104:	pop	{fp}		; (ldr fp, [sp], #4)
   17108:	bx	lr
   1710c:	push	{fp}		; (str fp, [sp, #-4]!)
   17110:	add	fp, sp, #0
   17114:	sub	sp, sp, #12
   17118:	str	r0, [fp, #-8]
   1711c:	str	r1, [fp, #-12]
   17120:	ldr	r3, [fp, #-8]
   17124:	ldr	r2, [fp, #-12]
   17128:	str	r2, [r3, #8]
   1712c:	nop	{0}
   17130:	add	sp, fp, #0
   17134:	pop	{fp}		; (ldr fp, [sp], #4)
   17138:	bx	lr
   1713c:	str	r4, [sp, #-12]!
   17140:	str	fp, [sp, #4]
   17144:	str	lr, [sp, #8]
   17148:	add	fp, sp, #8
   1714c:	sub	sp, sp, #28
   17150:	str	r0, [fp, #-24]	; 0xffffffe8
   17154:	str	r1, [fp, #-28]	; 0xffffffe4
   17158:	str	r2, [fp, #-32]	; 0xffffffe0
   1715c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17160:	ldr	r3, [r3]
   17164:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17168:	mov	r1, #1
   1716c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17170:	bl	1125c <fread_unlocked@plt>
   17174:	str	r0, [fp, #-16]
   17178:	bl	111a8 <__errno_location@plt>
   1717c:	mov	r3, r0
   17180:	ldr	r3, [r3]
   17184:	str	r3, [fp, #-20]	; 0xffffffec
   17188:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1718c:	ldr	r3, [fp, #-16]
   17190:	add	r3, r2, r3
   17194:	str	r3, [fp, #-28]	; 0xffffffe4
   17198:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1719c:	ldr	r3, [fp, #-16]
   171a0:	sub	r3, r2, r3
   171a4:	str	r3, [fp, #-32]	; 0xffffffe0
   171a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   171ac:	cmp	r3, #0
   171b0:	beq	17204 <ftello64@plt+0x5f54>
   171b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   171b8:	ldr	r3, [r3]
   171bc:	mov	r0, r3
   171c0:	bl	110e8 <ferror_unlocked@plt>
   171c4:	mov	r3, r0
   171c8:	cmp	r3, #0
   171cc:	beq	171d8 <ftello64@plt+0x5f28>
   171d0:	ldr	r4, [fp, #-20]	; 0xffffffec
   171d4:	b	171dc <ftello64@plt+0x5f2c>
   171d8:	mov	r4, #0
   171dc:	bl	111a8 <__errno_location@plt>
   171e0:	mov	r3, r0
   171e4:	str	r4, [r3]
   171e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   171ec:	ldr	r3, [r3, #4]
   171f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   171f4:	ldr	r2, [r2, #8]
   171f8:	mov	r0, r2
   171fc:	blx	r3
   17200:	b	1715c <ftello64@plt+0x5eac>
   17204:	nop	{0}
   17208:	nop	{0}
   1720c:	sub	sp, fp, #8
   17210:	ldr	r4, [sp]
   17214:	ldr	fp, [sp, #4]
   17218:	add	sp, sp, #8
   1721c:	pop	{pc}		; (ldr pc, [sp], #4)
   17220:	str	fp, [sp, #-8]!
   17224:	str	lr, [sp, #4]
   17228:	add	fp, sp, #4
   1722c:	sub	sp, sp, #32
   17230:	str	r0, [fp, #-24]	; 0xffffffe8
   17234:	str	r1, [fp, #-28]	; 0xffffffe4
   17238:	str	r2, [fp, #-32]	; 0xffffffe0
   1723c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17240:	ldr	r3, [r3]
   17244:	str	r3, [fp, #-8]
   17248:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1724c:	str	r3, [fp, #-16]
   17250:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17254:	ldr	r3, [fp, #-8]
   17258:	cmp	r2, r3
   1725c:	bhi	1729c <ftello64@plt+0x5fec>
   17260:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17264:	add	r2, r3, #1040	; 0x410
   17268:	ldr	r3, [fp, #-8]
   1726c:	rsb	r3, r3, #1024	; 0x400
   17270:	add	r3, r2, r3
   17274:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17278:	mov	r1, r3
   1727c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17280:	bl	11010 <memcpy@plt>
   17284:	ldr	r2, [fp, #-8]
   17288:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1728c:	sub	r2, r2, r3
   17290:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17294:	str	r2, [r3]
   17298:	b	17380 <ftello64@plt+0x60d0>
   1729c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   172a0:	add	r2, r3, #1040	; 0x410
   172a4:	ldr	r3, [fp, #-8]
   172a8:	rsb	r3, r3, #1024	; 0x400
   172ac:	add	r3, r2, r3
   172b0:	ldr	r2, [fp, #-8]
   172b4:	mov	r1, r3
   172b8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   172bc:	bl	11010 <memcpy@plt>
   172c0:	ldr	r2, [fp, #-16]
   172c4:	ldr	r3, [fp, #-8]
   172c8:	add	r3, r2, r3
   172cc:	str	r3, [fp, #-28]	; 0xffffffe4
   172d0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   172d4:	ldr	r3, [fp, #-8]
   172d8:	sub	r3, r2, r3
   172dc:	str	r3, [fp, #-32]	; 0xffffffe0
   172e0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   172e4:	and	r3, r3, #3
   172e8:	cmp	r3, #0
   172ec:	bne	17358 <ftello64@plt+0x60a8>
   172f0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   172f4:	str	r3, [fp, #-12]
   172f8:	b	17344 <ftello64@plt+0x6094>
   172fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17300:	add	r3, r3, #4
   17304:	ldr	r1, [fp, #-12]
   17308:	mov	r0, r3
   1730c:	bl	174bc <ftello64@plt+0x620c>
   17310:	ldr	r3, [fp, #-12]
   17314:	add	r3, r3, #1024	; 0x400
   17318:	str	r3, [fp, #-12]
   1731c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17320:	sub	r3, r3, #1024	; 0x400
   17324:	str	r3, [fp, #-32]	; 0xffffffe0
   17328:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1732c:	cmp	r3, #0
   17330:	bne	17344 <ftello64@plt+0x6094>
   17334:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17338:	mov	r2, #0
   1733c:	str	r2, [r3]
   17340:	b	17380 <ftello64@plt+0x60d0>
   17344:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17348:	cmp	r3, #1024	; 0x400
   1734c:	bcs	172fc <ftello64@plt+0x604c>
   17350:	ldr	r3, [fp, #-12]
   17354:	str	r3, [fp, #-28]	; 0xffffffe4
   17358:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1735c:	add	r2, r3, #4
   17360:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17364:	add	r3, r3, #1040	; 0x410
   17368:	mov	r1, r3
   1736c:	mov	r0, r2
   17370:	bl	174bc <ftello64@plt+0x620c>
   17374:	mov	r3, #1024	; 0x400
   17378:	str	r3, [fp, #-8]
   1737c:	b	17248 <ftello64@plt+0x5f98>
   17380:	sub	sp, fp, #4
   17384:	ldr	fp, [sp]
   17388:	add	sp, sp, #4
   1738c:	pop	{pc}		; (ldr pc, [sp], #4)
   17390:	str	fp, [sp, #-8]!
   17394:	str	lr, [sp, #4]
   17398:	add	fp, sp, #4
   1739c:	sub	sp, sp, #16
   173a0:	str	r0, [fp, #-8]
   173a4:	str	r1, [fp, #-12]
   173a8:	str	r2, [fp, #-16]
   173ac:	ldr	r3, [fp, #-8]
   173b0:	ldr	r3, [r3]
   173b4:	cmp	r3, #0
   173b8:	beq	173d0 <ftello64@plt+0x6120>
   173bc:	ldr	r2, [fp, #-16]
   173c0:	ldr	r1, [fp, #-12]
   173c4:	ldr	r0, [fp, #-8]
   173c8:	bl	1713c <ftello64@plt+0x5e8c>
   173cc:	b	173e8 <ftello64@plt+0x6138>
   173d0:	ldr	r3, [fp, #-8]
   173d4:	add	r3, r3, #12
   173d8:	ldr	r2, [fp, #-16]
   173dc:	ldr	r1, [fp, #-12]
   173e0:	mov	r0, r3
   173e4:	bl	17220 <ftello64@plt+0x5f70>
   173e8:	nop	{0}
   173ec:	sub	sp, fp, #4
   173f0:	ldr	fp, [sp]
   173f4:	add	sp, sp, #4
   173f8:	pop	{pc}		; (ldr pc, [sp], #4)
   173fc:	str	fp, [sp, #-8]!
   17400:	str	lr, [sp, #4]
   17404:	add	fp, sp, #4
   17408:	sub	sp, sp, #8
   1740c:	str	r0, [fp, #-8]
   17410:	ldr	r0, [fp, #-8]
   17414:	bl	16f20 <ftello64@plt+0x5c70>
   17418:	mov	r3, r0
   1741c:	mov	r0, r3
   17420:	sub	sp, fp, #4
   17424:	ldr	fp, [sp]
   17428:	add	sp, sp, #4
   1742c:	pop	{pc}		; (ldr pc, [sp], #4)
   17430:	push	{fp}		; (str fp, [sp, #-4]!)
   17434:	add	fp, sp, #0
   17438:	sub	sp, sp, #20
   1743c:	str	r0, [fp, #-16]
   17440:	mvn	r3, #0
   17444:	str	r3, [fp, #-8]
   17448:	ldr	r2, [fp, #-16]
   1744c:	ldr	r3, [fp, #-8]
   17450:	and	r3, r3, r2
   17454:	mov	r0, r3
   17458:	add	sp, fp, #0
   1745c:	pop	{fp}		; (ldr fp, [sp], #4)
   17460:	bx	lr
   17464:	push	{fp}		; (str fp, [sp, #-4]!)
   17468:	add	fp, sp, #0
   1746c:	sub	sp, sp, #28
   17470:	str	r0, [fp, #-24]	; 0xffffffe8
   17474:	str	r1, [fp, #-28]	; 0xffffffe4
   17478:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1747c:	str	r3, [fp, #-8]
   17480:	ldr	r3, [fp, #-8]
   17484:	str	r3, [fp, #-12]
   17488:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1748c:	and	r3, r3, #1020	; 0x3fc
   17490:	ldr	r2, [fp, #-12]
   17494:	add	r3, r2, r3
   17498:	str	r3, [fp, #-16]
   1749c:	ldr	r3, [fp, #-16]
   174a0:	str	r3, [fp, #-20]	; 0xffffffec
   174a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   174a8:	ldr	r3, [r3]
   174ac:	mov	r0, r3
   174b0:	add	sp, fp, #0
   174b4:	pop	{fp}		; (ldr fp, [sp], #4)
   174b8:	bx	lr
   174bc:	str	fp, [sp, #-8]!
   174c0:	str	lr, [sp, #4]
   174c4:	add	fp, sp, #4
   174c8:	sub	sp, sp, #88	; 0x58
   174cc:	str	r0, [fp, #-88]	; 0xffffffa8
   174d0:	str	r1, [fp, #-92]	; 0xffffffa4
   174d4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   174d8:	ldr	r3, [r3, #1024]	; 0x400
   174dc:	str	r3, [fp, #-8]
   174e0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   174e4:	ldr	r2, [r3, #1028]	; 0x404
   174e8:	ldr	r3, [fp, #-88]	; 0xffffffa8
   174ec:	ldr	r3, [r3, #1032]	; 0x408
   174f0:	add	r1, r3, #1
   174f4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   174f8:	str	r1, [r3, #1032]	; 0x408
   174fc:	ldr	r3, [fp, #-88]	; 0xffffffa8
   17500:	ldr	r3, [r3, #1032]	; 0x408
   17504:	add	r3, r2, r3
   17508:	str	r3, [fp, #-12]
   1750c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   17510:	str	r3, [fp, #-16]
   17514:	ldr	r3, [fp, #-92]	; 0xffffffa4
   17518:	str	r3, [fp, #-20]	; 0xffffffec
   1751c:	ldr	r3, [fp, #-8]
   17520:	lsl	r2, r3, #13
   17524:	ldr	r3, [fp, #-8]
   17528:	eor	r2, r2, r3
   1752c:	ldr	r3, [fp, #-16]
   17530:	add	r3, r3, #512	; 0x200
   17534:	ldr	r3, [r3]
   17538:	add	r3, r2, r3
   1753c:	str	r3, [fp, #-8]
   17540:	ldr	r3, [fp, #-16]
   17544:	ldr	r3, [r3]
   17548:	str	r3, [fp, #-24]	; 0xffffffe8
   1754c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   17550:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17554:	mov	r0, r3
   17558:	bl	17464 <ftello64@plt+0x61b4>
   1755c:	mov	r2, r0
   17560:	ldr	r3, [fp, #-8]
   17564:	add	r3, r2, r3
   17568:	ldr	r2, [fp, #-12]
   1756c:	add	r3, r2, r3
   17570:	str	r3, [fp, #-28]	; 0xffffffe4
   17574:	ldr	r3, [fp, #-16]
   17578:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1757c:	str	r2, [r3]
   17580:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17584:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17588:	lsr	r3, r3, #8
   1758c:	mov	r1, r3
   17590:	mov	r0, r2
   17594:	bl	17464 <ftello64@plt+0x61b4>
   17598:	mov	r2, r0
   1759c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   175a0:	add	r3, r2, r3
   175a4:	mov	r0, r3
   175a8:	bl	17430 <ftello64@plt+0x6180>
   175ac:	str	r0, [fp, #-12]
   175b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   175b4:	ldr	r2, [fp, #-12]
   175b8:	str	r2, [r3]
   175bc:	ldr	r0, [fp, #-8]
   175c0:	bl	17430 <ftello64@plt+0x6180>
   175c4:	mov	r3, r0
   175c8:	lsr	r2, r3, #6
   175cc:	ldr	r3, [fp, #-8]
   175d0:	eor	r2, r2, r3
   175d4:	ldr	r3, [fp, #-16]
   175d8:	add	r3, r3, #516	; 0x204
   175dc:	ldr	r3, [r3]
   175e0:	add	r3, r2, r3
   175e4:	str	r3, [fp, #-8]
   175e8:	ldr	r3, [fp, #-16]
   175ec:	ldr	r3, [r3, #4]
   175f0:	str	r3, [fp, #-32]	; 0xffffffe0
   175f4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   175f8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   175fc:	mov	r0, r3
   17600:	bl	17464 <ftello64@plt+0x61b4>
   17604:	mov	r2, r0
   17608:	ldr	r3, [fp, #-8]
   1760c:	add	r3, r2, r3
   17610:	ldr	r2, [fp, #-12]
   17614:	add	r3, r2, r3
   17618:	str	r3, [fp, #-36]	; 0xffffffdc
   1761c:	ldr	r3, [fp, #-16]
   17620:	add	r3, r3, #4
   17624:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17628:	str	r2, [r3]
   1762c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17630:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17634:	lsr	r3, r3, #8
   17638:	mov	r1, r3
   1763c:	mov	r0, r2
   17640:	bl	17464 <ftello64@plt+0x61b4>
   17644:	mov	r2, r0
   17648:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1764c:	add	r3, r2, r3
   17650:	mov	r0, r3
   17654:	bl	17430 <ftello64@plt+0x6180>
   17658:	str	r0, [fp, #-12]
   1765c:	ldr	r3, [fp, #-20]	; 0xffffffec
   17660:	add	r3, r3, #4
   17664:	ldr	r2, [fp, #-12]
   17668:	str	r2, [r3]
   1766c:	ldr	r3, [fp, #-8]
   17670:	lsl	r2, r3, #2
   17674:	ldr	r3, [fp, #-8]
   17678:	eor	r2, r2, r3
   1767c:	ldr	r3, [fp, #-16]
   17680:	add	r3, r3, #520	; 0x208
   17684:	ldr	r3, [r3]
   17688:	add	r3, r2, r3
   1768c:	str	r3, [fp, #-8]
   17690:	ldr	r3, [fp, #-16]
   17694:	ldr	r3, [r3, #8]
   17698:	str	r3, [fp, #-40]	; 0xffffffd8
   1769c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   176a0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   176a4:	mov	r0, r3
   176a8:	bl	17464 <ftello64@plt+0x61b4>
   176ac:	mov	r2, r0
   176b0:	ldr	r3, [fp, #-8]
   176b4:	add	r3, r2, r3
   176b8:	ldr	r2, [fp, #-12]
   176bc:	add	r3, r2, r3
   176c0:	str	r3, [fp, #-44]	; 0xffffffd4
   176c4:	ldr	r3, [fp, #-16]
   176c8:	add	r3, r3, #8
   176cc:	ldr	r2, [fp, #-44]	; 0xffffffd4
   176d0:	str	r2, [r3]
   176d4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   176d8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   176dc:	lsr	r3, r3, #8
   176e0:	mov	r1, r3
   176e4:	mov	r0, r2
   176e8:	bl	17464 <ftello64@plt+0x61b4>
   176ec:	mov	r2, r0
   176f0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   176f4:	add	r3, r2, r3
   176f8:	mov	r0, r3
   176fc:	bl	17430 <ftello64@plt+0x6180>
   17700:	str	r0, [fp, #-12]
   17704:	ldr	r3, [fp, #-20]	; 0xffffffec
   17708:	add	r3, r3, #8
   1770c:	ldr	r2, [fp, #-12]
   17710:	str	r2, [r3]
   17714:	ldr	r0, [fp, #-8]
   17718:	bl	17430 <ftello64@plt+0x6180>
   1771c:	mov	r3, r0
   17720:	lsr	r2, r3, #16
   17724:	ldr	r3, [fp, #-8]
   17728:	eor	r2, r2, r3
   1772c:	ldr	r3, [fp, #-16]
   17730:	add	r3, r3, #524	; 0x20c
   17734:	ldr	r3, [r3]
   17738:	add	r3, r2, r3
   1773c:	str	r3, [fp, #-8]
   17740:	ldr	r3, [fp, #-16]
   17744:	ldr	r3, [r3, #12]
   17748:	str	r3, [fp, #-48]	; 0xffffffd0
   1774c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   17750:	ldr	r1, [fp, #-48]	; 0xffffffd0
   17754:	mov	r0, r3
   17758:	bl	17464 <ftello64@plt+0x61b4>
   1775c:	mov	r2, r0
   17760:	ldr	r3, [fp, #-8]
   17764:	add	r3, r2, r3
   17768:	ldr	r2, [fp, #-12]
   1776c:	add	r3, r2, r3
   17770:	str	r3, [fp, #-52]	; 0xffffffcc
   17774:	ldr	r3, [fp, #-16]
   17778:	add	r3, r3, #12
   1777c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   17780:	str	r2, [r3]
   17784:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17788:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1778c:	lsr	r3, r3, #8
   17790:	mov	r1, r3
   17794:	mov	r0, r2
   17798:	bl	17464 <ftello64@plt+0x61b4>
   1779c:	mov	r2, r0
   177a0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   177a4:	add	r3, r2, r3
   177a8:	mov	r0, r3
   177ac:	bl	17430 <ftello64@plt+0x6180>
   177b0:	str	r0, [fp, #-12]
   177b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   177b8:	add	r3, r3, #12
   177bc:	ldr	r2, [fp, #-12]
   177c0:	str	r2, [r3]
   177c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   177c8:	add	r3, r3, #16
   177cc:	str	r3, [fp, #-20]	; 0xffffffec
   177d0:	ldr	r3, [fp, #-16]
   177d4:	add	r3, r3, #16
   177d8:	str	r3, [fp, #-16]
   177dc:	ldr	r3, [fp, #-88]	; 0xffffffa8
   177e0:	add	r3, r3, #512	; 0x200
   177e4:	ldr	r2, [fp, #-16]
   177e8:	cmp	r2, r3
   177ec:	bcc	1751c <ftello64@plt+0x626c>
   177f0:	ldr	r3, [fp, #-8]
   177f4:	lsl	r2, r3, #13
   177f8:	ldr	r3, [fp, #-8]
   177fc:	eor	r2, r2, r3
   17800:	ldr	r3, [fp, #-16]
   17804:	sub	r3, r3, #512	; 0x200
   17808:	ldr	r3, [r3]
   1780c:	add	r3, r2, r3
   17810:	str	r3, [fp, #-8]
   17814:	ldr	r3, [fp, #-16]
   17818:	ldr	r3, [r3]
   1781c:	str	r3, [fp, #-56]	; 0xffffffc8
   17820:	ldr	r3, [fp, #-88]	; 0xffffffa8
   17824:	ldr	r1, [fp, #-56]	; 0xffffffc8
   17828:	mov	r0, r3
   1782c:	bl	17464 <ftello64@plt+0x61b4>
   17830:	mov	r2, r0
   17834:	ldr	r3, [fp, #-8]
   17838:	add	r3, r2, r3
   1783c:	ldr	r2, [fp, #-12]
   17840:	add	r3, r2, r3
   17844:	str	r3, [fp, #-60]	; 0xffffffc4
   17848:	ldr	r3, [fp, #-16]
   1784c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   17850:	str	r2, [r3]
   17854:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17858:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1785c:	lsr	r3, r3, #8
   17860:	mov	r1, r3
   17864:	mov	r0, r2
   17868:	bl	17464 <ftello64@plt+0x61b4>
   1786c:	mov	r2, r0
   17870:	ldr	r3, [fp, #-56]	; 0xffffffc8
   17874:	add	r3, r2, r3
   17878:	mov	r0, r3
   1787c:	bl	17430 <ftello64@plt+0x6180>
   17880:	str	r0, [fp, #-12]
   17884:	ldr	r3, [fp, #-20]	; 0xffffffec
   17888:	ldr	r2, [fp, #-12]
   1788c:	str	r2, [r3]
   17890:	ldr	r0, [fp, #-8]
   17894:	bl	17430 <ftello64@plt+0x6180>
   17898:	mov	r3, r0
   1789c:	lsr	r2, r3, #6
   178a0:	ldr	r3, [fp, #-8]
   178a4:	eor	r2, r2, r3
   178a8:	ldr	r3, [fp, #-16]
   178ac:	sub	r3, r3, #508	; 0x1fc
   178b0:	ldr	r3, [r3]
   178b4:	add	r3, r2, r3
   178b8:	str	r3, [fp, #-8]
   178bc:	ldr	r3, [fp, #-16]
   178c0:	ldr	r3, [r3, #4]
   178c4:	str	r3, [fp, #-64]	; 0xffffffc0
   178c8:	ldr	r3, [fp, #-88]	; 0xffffffa8
   178cc:	ldr	r1, [fp, #-64]	; 0xffffffc0
   178d0:	mov	r0, r3
   178d4:	bl	17464 <ftello64@plt+0x61b4>
   178d8:	mov	r2, r0
   178dc:	ldr	r3, [fp, #-8]
   178e0:	add	r3, r2, r3
   178e4:	ldr	r2, [fp, #-12]
   178e8:	add	r3, r2, r3
   178ec:	str	r3, [fp, #-68]	; 0xffffffbc
   178f0:	ldr	r3, [fp, #-16]
   178f4:	add	r3, r3, #4
   178f8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   178fc:	str	r2, [r3]
   17900:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17904:	ldr	r3, [fp, #-68]	; 0xffffffbc
   17908:	lsr	r3, r3, #8
   1790c:	mov	r1, r3
   17910:	mov	r0, r2
   17914:	bl	17464 <ftello64@plt+0x61b4>
   17918:	mov	r2, r0
   1791c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   17920:	add	r3, r2, r3
   17924:	mov	r0, r3
   17928:	bl	17430 <ftello64@plt+0x6180>
   1792c:	str	r0, [fp, #-12]
   17930:	ldr	r3, [fp, #-20]	; 0xffffffec
   17934:	add	r3, r3, #4
   17938:	ldr	r2, [fp, #-12]
   1793c:	str	r2, [r3]
   17940:	ldr	r3, [fp, #-8]
   17944:	lsl	r2, r3, #2
   17948:	ldr	r3, [fp, #-8]
   1794c:	eor	r2, r2, r3
   17950:	ldr	r3, [fp, #-16]
   17954:	sub	r3, r3, #504	; 0x1f8
   17958:	ldr	r3, [r3]
   1795c:	add	r3, r2, r3
   17960:	str	r3, [fp, #-8]
   17964:	ldr	r3, [fp, #-16]
   17968:	ldr	r3, [r3, #8]
   1796c:	str	r3, [fp, #-72]	; 0xffffffb8
   17970:	ldr	r3, [fp, #-88]	; 0xffffffa8
   17974:	ldr	r1, [fp, #-72]	; 0xffffffb8
   17978:	mov	r0, r3
   1797c:	bl	17464 <ftello64@plt+0x61b4>
   17980:	mov	r2, r0
   17984:	ldr	r3, [fp, #-8]
   17988:	add	r3, r2, r3
   1798c:	ldr	r2, [fp, #-12]
   17990:	add	r3, r2, r3
   17994:	str	r3, [fp, #-76]	; 0xffffffb4
   17998:	ldr	r3, [fp, #-16]
   1799c:	add	r3, r3, #8
   179a0:	ldr	r2, [fp, #-76]	; 0xffffffb4
   179a4:	str	r2, [r3]
   179a8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   179ac:	ldr	r3, [fp, #-76]	; 0xffffffb4
   179b0:	lsr	r3, r3, #8
   179b4:	mov	r1, r3
   179b8:	mov	r0, r2
   179bc:	bl	17464 <ftello64@plt+0x61b4>
   179c0:	mov	r2, r0
   179c4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   179c8:	add	r3, r2, r3
   179cc:	mov	r0, r3
   179d0:	bl	17430 <ftello64@plt+0x6180>
   179d4:	str	r0, [fp, #-12]
   179d8:	ldr	r3, [fp, #-20]	; 0xffffffec
   179dc:	add	r3, r3, #8
   179e0:	ldr	r2, [fp, #-12]
   179e4:	str	r2, [r3]
   179e8:	ldr	r0, [fp, #-8]
   179ec:	bl	17430 <ftello64@plt+0x6180>
   179f0:	mov	r3, r0
   179f4:	lsr	r2, r3, #16
   179f8:	ldr	r3, [fp, #-8]
   179fc:	eor	r2, r2, r3
   17a00:	ldr	r3, [fp, #-16]
   17a04:	sub	r3, r3, #500	; 0x1f4
   17a08:	ldr	r3, [r3]
   17a0c:	add	r3, r2, r3
   17a10:	str	r3, [fp, #-8]
   17a14:	ldr	r3, [fp, #-16]
   17a18:	ldr	r3, [r3, #12]
   17a1c:	str	r3, [fp, #-80]	; 0xffffffb0
   17a20:	ldr	r3, [fp, #-88]	; 0xffffffa8
   17a24:	ldr	r1, [fp, #-80]	; 0xffffffb0
   17a28:	mov	r0, r3
   17a2c:	bl	17464 <ftello64@plt+0x61b4>
   17a30:	mov	r2, r0
   17a34:	ldr	r3, [fp, #-8]
   17a38:	add	r3, r2, r3
   17a3c:	ldr	r2, [fp, #-12]
   17a40:	add	r3, r2, r3
   17a44:	str	r3, [fp, #-84]	; 0xffffffac
   17a48:	ldr	r3, [fp, #-16]
   17a4c:	add	r3, r3, #12
   17a50:	ldr	r2, [fp, #-84]	; 0xffffffac
   17a54:	str	r2, [r3]
   17a58:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17a5c:	ldr	r3, [fp, #-84]	; 0xffffffac
   17a60:	lsr	r3, r3, #8
   17a64:	mov	r1, r3
   17a68:	mov	r0, r2
   17a6c:	bl	17464 <ftello64@plt+0x61b4>
   17a70:	mov	r2, r0
   17a74:	ldr	r3, [fp, #-80]	; 0xffffffb0
   17a78:	add	r3, r2, r3
   17a7c:	mov	r0, r3
   17a80:	bl	17430 <ftello64@plt+0x6180>
   17a84:	str	r0, [fp, #-12]
   17a88:	ldr	r3, [fp, #-20]	; 0xffffffec
   17a8c:	add	r3, r3, #12
   17a90:	ldr	r2, [fp, #-12]
   17a94:	str	r2, [r3]
   17a98:	ldr	r3, [fp, #-20]	; 0xffffffec
   17a9c:	add	r3, r3, #16
   17aa0:	str	r3, [fp, #-20]	; 0xffffffec
   17aa4:	ldr	r3, [fp, #-16]
   17aa8:	add	r3, r3, #16
   17aac:	str	r3, [fp, #-16]
   17ab0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   17ab4:	add	r3, r3, #1024	; 0x400
   17ab8:	ldr	r2, [fp, #-16]
   17abc:	cmp	r2, r3
   17ac0:	bcc	177f0 <ftello64@plt+0x6540>
   17ac4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   17ac8:	ldr	r2, [fp, #-8]
   17acc:	str	r2, [r3, #1024]	; 0x400
   17ad0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   17ad4:	ldr	r2, [fp, #-12]
   17ad8:	str	r2, [r3, #1028]	; 0x404
   17adc:	nop	{0}
   17ae0:	sub	sp, fp, #4
   17ae4:	ldr	fp, [sp]
   17ae8:	add	sp, sp, #4
   17aec:	pop	{pc}		; (ldr pc, [sp], #4)
   17af0:	str	fp, [sp, #-8]!
   17af4:	str	lr, [sp, #4]
   17af8:	add	fp, sp, #4
   17afc:	sub	sp, sp, #48	; 0x30
   17b00:	str	r0, [fp, #-48]	; 0xffffffd0
   17b04:	movw	r3, #57178	; 0xdf5a
   17b08:	movt	r3, #4967	; 0x1367
   17b0c:	str	r3, [fp, #-8]
   17b10:	mov	r3, #89	; 0x59
   17b14:	movt	r3, #38361	; 0x95d9
   17b18:	str	r3, [fp, #-12]
   17b1c:	movw	r3, #15947	; 0x3e4b
   17b20:	movt	r3, #49942	; 0xc316
   17b24:	str	r3, [fp, #-16]
   17b28:	movw	r3, #6872	; 0x1ad8
   17b2c:	movt	r3, #3906	; 0xf42
   17b30:	str	r3, [fp, #-20]	; 0xffffffec
   17b34:	movw	r3, #19064	; 0x4a78
   17b38:	movt	r3, #55594	; 0xd92a
   17b3c:	str	r3, [fp, #-24]	; 0xffffffe8
   17b40:	movw	r3, #15433	; 0x3c49
   17b44:	movt	r3, #42266	; 0xa51a
   17b48:	str	r3, [fp, #-28]	; 0xffffffe4
   17b4c:	movw	r3, #59931	; 0xea1b
   17b50:	movt	r3, #50415	; 0xc4ef
   17b54:	str	r3, [fp, #-32]	; 0xffffffe0
   17b58:	movw	r3, #37145	; 0x9119
   17b5c:	movt	r3, #12384	; 0x3060
   17b60:	str	r3, [fp, #-36]	; 0xffffffdc
   17b64:	mov	r3, #0
   17b68:	str	r3, [fp, #-40]	; 0xffffffd8
   17b6c:	b	17eb4 <ftello64@plt+0x6c04>
   17b70:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17b74:	ldr	r2, [fp, #-40]	; 0xffffffd8
   17b78:	ldr	r3, [r3, r2, lsl #2]
   17b7c:	ldr	r2, [fp, #-8]
   17b80:	add	r3, r2, r3
   17b84:	str	r3, [fp, #-8]
   17b88:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17b8c:	add	r2, r3, #1
   17b90:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17b94:	ldr	r3, [r3, r2, lsl #2]
   17b98:	ldr	r2, [fp, #-12]
   17b9c:	add	r3, r2, r3
   17ba0:	str	r3, [fp, #-12]
   17ba4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17ba8:	add	r2, r3, #2
   17bac:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17bb0:	ldr	r3, [r3, r2, lsl #2]
   17bb4:	ldr	r2, [fp, #-16]
   17bb8:	add	r3, r2, r3
   17bbc:	str	r3, [fp, #-16]
   17bc0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17bc4:	add	r2, r3, #3
   17bc8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17bcc:	ldr	r3, [r3, r2, lsl #2]
   17bd0:	ldr	r2, [fp, #-20]	; 0xffffffec
   17bd4:	add	r3, r2, r3
   17bd8:	str	r3, [fp, #-20]	; 0xffffffec
   17bdc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17be0:	add	r2, r3, #4
   17be4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17be8:	ldr	r3, [r3, r2, lsl #2]
   17bec:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17bf0:	add	r3, r2, r3
   17bf4:	str	r3, [fp, #-24]	; 0xffffffe8
   17bf8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17bfc:	add	r2, r3, #5
   17c00:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17c04:	ldr	r3, [r3, r2, lsl #2]
   17c08:	ldr	r2, [fp, #-28]	; 0xffffffe4
   17c0c:	add	r3, r2, r3
   17c10:	str	r3, [fp, #-28]	; 0xffffffe4
   17c14:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17c18:	add	r2, r3, #6
   17c1c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17c20:	ldr	r3, [r3, r2, lsl #2]
   17c24:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17c28:	add	r3, r2, r3
   17c2c:	str	r3, [fp, #-32]	; 0xffffffe0
   17c30:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17c34:	add	r2, r3, #7
   17c38:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17c3c:	ldr	r3, [r3, r2, lsl #2]
   17c40:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17c44:	add	r3, r2, r3
   17c48:	str	r3, [fp, #-36]	; 0xffffffdc
   17c4c:	ldr	r3, [fp, #-12]
   17c50:	lsl	r3, r3, #11
   17c54:	ldr	r2, [fp, #-8]
   17c58:	eor	r3, r3, r2
   17c5c:	str	r3, [fp, #-8]
   17c60:	ldr	r2, [fp, #-20]	; 0xffffffec
   17c64:	ldr	r3, [fp, #-8]
   17c68:	add	r3, r2, r3
   17c6c:	str	r3, [fp, #-20]	; 0xffffffec
   17c70:	ldr	r2, [fp, #-12]
   17c74:	ldr	r3, [fp, #-16]
   17c78:	add	r3, r2, r3
   17c7c:	str	r3, [fp, #-12]
   17c80:	ldr	r0, [fp, #-16]
   17c84:	bl	17430 <ftello64@plt+0x6180>
   17c88:	mov	r3, r0
   17c8c:	lsr	r3, r3, #2
   17c90:	ldr	r2, [fp, #-12]
   17c94:	eor	r3, r3, r2
   17c98:	str	r3, [fp, #-12]
   17c9c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17ca0:	ldr	r3, [fp, #-12]
   17ca4:	add	r3, r2, r3
   17ca8:	str	r3, [fp, #-24]	; 0xffffffe8
   17cac:	ldr	r2, [fp, #-16]
   17cb0:	ldr	r3, [fp, #-20]	; 0xffffffec
   17cb4:	add	r3, r2, r3
   17cb8:	str	r3, [fp, #-16]
   17cbc:	ldr	r3, [fp, #-20]	; 0xffffffec
   17cc0:	lsl	r3, r3, #8
   17cc4:	ldr	r2, [fp, #-16]
   17cc8:	eor	r3, r3, r2
   17ccc:	str	r3, [fp, #-16]
   17cd0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   17cd4:	ldr	r3, [fp, #-16]
   17cd8:	add	r3, r2, r3
   17cdc:	str	r3, [fp, #-28]	; 0xffffffe4
   17ce0:	ldr	r2, [fp, #-20]	; 0xffffffec
   17ce4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17ce8:	add	r3, r2, r3
   17cec:	str	r3, [fp, #-20]	; 0xffffffec
   17cf0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17cf4:	bl	17430 <ftello64@plt+0x6180>
   17cf8:	mov	r3, r0
   17cfc:	lsr	r3, r3, #16
   17d00:	ldr	r2, [fp, #-20]	; 0xffffffec
   17d04:	eor	r3, r3, r2
   17d08:	str	r3, [fp, #-20]	; 0xffffffec
   17d0c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17d10:	ldr	r3, [fp, #-20]	; 0xffffffec
   17d14:	add	r3, r2, r3
   17d18:	str	r3, [fp, #-32]	; 0xffffffe0
   17d1c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17d20:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17d24:	add	r3, r2, r3
   17d28:	str	r3, [fp, #-24]	; 0xffffffe8
   17d2c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17d30:	lsl	r3, r3, #10
   17d34:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17d38:	eor	r3, r3, r2
   17d3c:	str	r3, [fp, #-24]	; 0xffffffe8
   17d40:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17d44:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17d48:	add	r3, r2, r3
   17d4c:	str	r3, [fp, #-36]	; 0xffffffdc
   17d50:	ldr	r2, [fp, #-28]	; 0xffffffe4
   17d54:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17d58:	add	r3, r2, r3
   17d5c:	str	r3, [fp, #-28]	; 0xffffffe4
   17d60:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17d64:	bl	17430 <ftello64@plt+0x6180>
   17d68:	mov	r3, r0
   17d6c:	lsr	r3, r3, #4
   17d70:	ldr	r2, [fp, #-28]	; 0xffffffe4
   17d74:	eor	r3, r3, r2
   17d78:	str	r3, [fp, #-28]	; 0xffffffe4
   17d7c:	ldr	r2, [fp, #-8]
   17d80:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17d84:	add	r3, r2, r3
   17d88:	str	r3, [fp, #-8]
   17d8c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17d90:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17d94:	add	r3, r2, r3
   17d98:	str	r3, [fp, #-32]	; 0xffffffe0
   17d9c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17da0:	lsl	r3, r3, #8
   17da4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17da8:	eor	r3, r3, r2
   17dac:	str	r3, [fp, #-32]	; 0xffffffe0
   17db0:	ldr	r2, [fp, #-12]
   17db4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17db8:	add	r3, r2, r3
   17dbc:	str	r3, [fp, #-12]
   17dc0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17dc4:	ldr	r3, [fp, #-8]
   17dc8:	add	r3, r2, r3
   17dcc:	str	r3, [fp, #-36]	; 0xffffffdc
   17dd0:	ldr	r0, [fp, #-8]
   17dd4:	bl	17430 <ftello64@plt+0x6180>
   17dd8:	mov	r3, r0
   17ddc:	lsr	r3, r3, #9
   17de0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17de4:	eor	r3, r3, r2
   17de8:	str	r3, [fp, #-36]	; 0xffffffdc
   17dec:	ldr	r2, [fp, #-16]
   17df0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17df4:	add	r3, r2, r3
   17df8:	str	r3, [fp, #-16]
   17dfc:	ldr	r2, [fp, #-8]
   17e00:	ldr	r3, [fp, #-12]
   17e04:	add	r3, r2, r3
   17e08:	str	r3, [fp, #-8]
   17e0c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17e10:	ldr	r2, [fp, #-40]	; 0xffffffd8
   17e14:	ldr	r1, [fp, #-8]
   17e18:	str	r1, [r3, r2, lsl #2]
   17e1c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17e20:	add	r2, r3, #1
   17e24:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17e28:	ldr	r1, [fp, #-12]
   17e2c:	str	r1, [r3, r2, lsl #2]
   17e30:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17e34:	add	r2, r3, #2
   17e38:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17e3c:	ldr	r1, [fp, #-16]
   17e40:	str	r1, [r3, r2, lsl #2]
   17e44:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17e48:	add	r2, r3, #3
   17e4c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17e50:	ldr	r1, [fp, #-20]	; 0xffffffec
   17e54:	str	r1, [r3, r2, lsl #2]
   17e58:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17e5c:	add	r2, r3, #4
   17e60:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17e64:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17e68:	str	r1, [r3, r2, lsl #2]
   17e6c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17e70:	add	r2, r3, #5
   17e74:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17e78:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17e7c:	str	r1, [r3, r2, lsl #2]
   17e80:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17e84:	add	r2, r3, #6
   17e88:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17e8c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   17e90:	str	r1, [r3, r2, lsl #2]
   17e94:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17e98:	add	r2, r3, #7
   17e9c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17ea0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   17ea4:	str	r1, [r3, r2, lsl #2]
   17ea8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17eac:	add	r3, r3, #8
   17eb0:	str	r3, [fp, #-40]	; 0xffffffd8
   17eb4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17eb8:	cmp	r3, #255	; 0xff
   17ebc:	ble	17b70 <ftello64@plt+0x68c0>
   17ec0:	mov	r3, #0
   17ec4:	str	r3, [fp, #-44]	; 0xffffffd4
   17ec8:	b	18210 <ftello64@plt+0x6f60>
   17ecc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17ed0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   17ed4:	ldr	r3, [r3, r2, lsl #2]
   17ed8:	ldr	r2, [fp, #-8]
   17edc:	add	r3, r2, r3
   17ee0:	str	r3, [fp, #-8]
   17ee4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17ee8:	add	r2, r3, #1
   17eec:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17ef0:	ldr	r3, [r3, r2, lsl #2]
   17ef4:	ldr	r2, [fp, #-12]
   17ef8:	add	r3, r2, r3
   17efc:	str	r3, [fp, #-12]
   17f00:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17f04:	add	r2, r3, #2
   17f08:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17f0c:	ldr	r3, [r3, r2, lsl #2]
   17f10:	ldr	r2, [fp, #-16]
   17f14:	add	r3, r2, r3
   17f18:	str	r3, [fp, #-16]
   17f1c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17f20:	add	r2, r3, #3
   17f24:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17f28:	ldr	r3, [r3, r2, lsl #2]
   17f2c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17f30:	add	r3, r2, r3
   17f34:	str	r3, [fp, #-20]	; 0xffffffec
   17f38:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17f3c:	add	r2, r3, #4
   17f40:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17f44:	ldr	r3, [r3, r2, lsl #2]
   17f48:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17f4c:	add	r3, r2, r3
   17f50:	str	r3, [fp, #-24]	; 0xffffffe8
   17f54:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17f58:	add	r2, r3, #5
   17f5c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17f60:	ldr	r3, [r3, r2, lsl #2]
   17f64:	ldr	r2, [fp, #-28]	; 0xffffffe4
   17f68:	add	r3, r2, r3
   17f6c:	str	r3, [fp, #-28]	; 0xffffffe4
   17f70:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17f74:	add	r2, r3, #6
   17f78:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17f7c:	ldr	r3, [r3, r2, lsl #2]
   17f80:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17f84:	add	r3, r2, r3
   17f88:	str	r3, [fp, #-32]	; 0xffffffe0
   17f8c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17f90:	add	r2, r3, #7
   17f94:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17f98:	ldr	r3, [r3, r2, lsl #2]
   17f9c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17fa0:	add	r3, r2, r3
   17fa4:	str	r3, [fp, #-36]	; 0xffffffdc
   17fa8:	ldr	r3, [fp, #-12]
   17fac:	lsl	r3, r3, #11
   17fb0:	ldr	r2, [fp, #-8]
   17fb4:	eor	r3, r3, r2
   17fb8:	str	r3, [fp, #-8]
   17fbc:	ldr	r2, [fp, #-20]	; 0xffffffec
   17fc0:	ldr	r3, [fp, #-8]
   17fc4:	add	r3, r2, r3
   17fc8:	str	r3, [fp, #-20]	; 0xffffffec
   17fcc:	ldr	r2, [fp, #-12]
   17fd0:	ldr	r3, [fp, #-16]
   17fd4:	add	r3, r2, r3
   17fd8:	str	r3, [fp, #-12]
   17fdc:	ldr	r0, [fp, #-16]
   17fe0:	bl	17430 <ftello64@plt+0x6180>
   17fe4:	mov	r3, r0
   17fe8:	lsr	r3, r3, #2
   17fec:	ldr	r2, [fp, #-12]
   17ff0:	eor	r3, r3, r2
   17ff4:	str	r3, [fp, #-12]
   17ff8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17ffc:	ldr	r3, [fp, #-12]
   18000:	add	r3, r2, r3
   18004:	str	r3, [fp, #-24]	; 0xffffffe8
   18008:	ldr	r2, [fp, #-16]
   1800c:	ldr	r3, [fp, #-20]	; 0xffffffec
   18010:	add	r3, r2, r3
   18014:	str	r3, [fp, #-16]
   18018:	ldr	r3, [fp, #-20]	; 0xffffffec
   1801c:	lsl	r3, r3, #8
   18020:	ldr	r2, [fp, #-16]
   18024:	eor	r3, r3, r2
   18028:	str	r3, [fp, #-16]
   1802c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18030:	ldr	r3, [fp, #-16]
   18034:	add	r3, r2, r3
   18038:	str	r3, [fp, #-28]	; 0xffffffe4
   1803c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18040:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18044:	add	r3, r2, r3
   18048:	str	r3, [fp, #-20]	; 0xffffffec
   1804c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18050:	bl	17430 <ftello64@plt+0x6180>
   18054:	mov	r3, r0
   18058:	lsr	r3, r3, #16
   1805c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18060:	eor	r3, r3, r2
   18064:	str	r3, [fp, #-20]	; 0xffffffec
   18068:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1806c:	ldr	r3, [fp, #-20]	; 0xffffffec
   18070:	add	r3, r2, r3
   18074:	str	r3, [fp, #-32]	; 0xffffffe0
   18078:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1807c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18080:	add	r3, r2, r3
   18084:	str	r3, [fp, #-24]	; 0xffffffe8
   18088:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1808c:	lsl	r3, r3, #10
   18090:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18094:	eor	r3, r3, r2
   18098:	str	r3, [fp, #-24]	; 0xffffffe8
   1809c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   180a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   180a4:	add	r3, r2, r3
   180a8:	str	r3, [fp, #-36]	; 0xffffffdc
   180ac:	ldr	r2, [fp, #-28]	; 0xffffffe4
   180b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   180b4:	add	r3, r2, r3
   180b8:	str	r3, [fp, #-28]	; 0xffffffe4
   180bc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   180c0:	bl	17430 <ftello64@plt+0x6180>
   180c4:	mov	r3, r0
   180c8:	lsr	r3, r3, #4
   180cc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   180d0:	eor	r3, r3, r2
   180d4:	str	r3, [fp, #-28]	; 0xffffffe4
   180d8:	ldr	r2, [fp, #-8]
   180dc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   180e0:	add	r3, r2, r3
   180e4:	str	r3, [fp, #-8]
   180e8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   180ec:	ldr	r3, [fp, #-36]	; 0xffffffdc
   180f0:	add	r3, r2, r3
   180f4:	str	r3, [fp, #-32]	; 0xffffffe0
   180f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   180fc:	lsl	r3, r3, #8
   18100:	ldr	r2, [fp, #-32]	; 0xffffffe0
   18104:	eor	r3, r3, r2
   18108:	str	r3, [fp, #-32]	; 0xffffffe0
   1810c:	ldr	r2, [fp, #-12]
   18110:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18114:	add	r3, r2, r3
   18118:	str	r3, [fp, #-12]
   1811c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18120:	ldr	r3, [fp, #-8]
   18124:	add	r3, r2, r3
   18128:	str	r3, [fp, #-36]	; 0xffffffdc
   1812c:	ldr	r0, [fp, #-8]
   18130:	bl	17430 <ftello64@plt+0x6180>
   18134:	mov	r3, r0
   18138:	lsr	r3, r3, #9
   1813c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18140:	eor	r3, r3, r2
   18144:	str	r3, [fp, #-36]	; 0xffffffdc
   18148:	ldr	r2, [fp, #-16]
   1814c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18150:	add	r3, r2, r3
   18154:	str	r3, [fp, #-16]
   18158:	ldr	r2, [fp, #-8]
   1815c:	ldr	r3, [fp, #-12]
   18160:	add	r3, r2, r3
   18164:	str	r3, [fp, #-8]
   18168:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1816c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   18170:	ldr	r1, [fp, #-8]
   18174:	str	r1, [r3, r2, lsl #2]
   18178:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1817c:	add	r2, r3, #1
   18180:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18184:	ldr	r1, [fp, #-12]
   18188:	str	r1, [r3, r2, lsl #2]
   1818c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18190:	add	r2, r3, #2
   18194:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18198:	ldr	r1, [fp, #-16]
   1819c:	str	r1, [r3, r2, lsl #2]
   181a0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   181a4:	add	r2, r3, #3
   181a8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   181ac:	ldr	r1, [fp, #-20]	; 0xffffffec
   181b0:	str	r1, [r3, r2, lsl #2]
   181b4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   181b8:	add	r2, r3, #4
   181bc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   181c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   181c4:	str	r1, [r3, r2, lsl #2]
   181c8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   181cc:	add	r2, r3, #5
   181d0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   181d4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   181d8:	str	r1, [r3, r2, lsl #2]
   181dc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   181e0:	add	r2, r3, #6
   181e4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   181e8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   181ec:	str	r1, [r3, r2, lsl #2]
   181f0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   181f4:	add	r2, r3, #7
   181f8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   181fc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18200:	str	r1, [r3, r2, lsl #2]
   18204:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18208:	add	r3, r3, #8
   1820c:	str	r3, [fp, #-44]	; 0xffffffd4
   18210:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18214:	cmp	r3, #255	; 0xff
   18218:	ble	17ecc <ftello64@plt+0x6c1c>
   1821c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18220:	mov	r2, #0
   18224:	str	r2, [r3, #1032]	; 0x408
   18228:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1822c:	ldr	r2, [r3, #1032]	; 0x408
   18230:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18234:	str	r2, [r3, #1028]	; 0x404
   18238:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1823c:	ldr	r2, [r3, #1028]	; 0x404
   18240:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18244:	str	r2, [r3, #1024]	; 0x400
   18248:	nop	{0}
   1824c:	sub	sp, fp, #4
   18250:	ldr	fp, [sp]
   18254:	add	sp, sp, #4
   18258:	pop	{pc}		; (ldr pc, [sp], #4)
   1825c:	strd	r4, [sp, #-16]!
   18260:	str	fp, [sp, #8]
   18264:	str	lr, [sp, #12]
   18268:	add	fp, sp, #12
   1826c:	sub	sp, sp, #184	; 0xb8
   18270:	str	r0, [fp, #-184]	; 0xffffff48
   18274:	str	r1, [fp, #-188]	; 0xffffff44
   18278:	str	r2, [fp, #-192]	; 0xffffff40
   1827c:	mov	r3, #0
   18280:	str	r3, [fp, #-16]
   18284:	mov	r3, #8192	; 0x2000
   18288:	str	r3, [fp, #-20]	; 0xffffffec
   1828c:	ldr	r0, [fp, #-184]	; 0xffffff48
   18290:	bl	111d8 <fileno@plt>
   18294:	mov	r2, r0
   18298:	sub	r3, fp, #180	; 0xb4
   1829c:	mov	r1, r3
   182a0:	mov	r0, r2
   182a4:	bl	1d970 <ftello64@plt+0xc6c0>
   182a8:	mov	r3, r0
   182ac:	cmp	r3, #0
   182b0:	blt	18344 <ftello64@plt+0x7094>
   182b4:	ldr	r3, [fp, #-164]	; 0xffffff5c
   182b8:	and	r3, r3, #61440	; 0xf000
   182bc:	cmp	r3, #32768	; 0x8000
   182c0:	bne	18344 <ftello64@plt+0x7094>
   182c4:	ldr	r0, [fp, #-184]	; 0xffffff48
   182c8:	bl	112b0 <ftello64@plt>
   182cc:	strd	r0, [fp, #-44]	; 0xffffffd4
   182d0:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   182d4:	cmp	r2, #0
   182d8:	sbcs	r3, r3, #0
   182dc:	blt	18344 <ftello64@plt+0x7094>
   182e0:	ldrd	r2, [fp, #-132]	; 0xffffff7c
   182e4:	ldrd	r0, [fp, #-44]	; 0xffffffd4
   182e8:	cmp	r0, r2
   182ec:	sbcs	r3, r1, r3
   182f0:	bge	18344 <ftello64@plt+0x7094>
   182f4:	ldrd	r0, [fp, #-132]	; 0xffffff7c
   182f8:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   182fc:	subs	r4, r0, r2
   18300:	sbc	r5, r1, r3
   18304:	strd	r4, [fp, #-52]	; 0xffffffcc
   18308:	ldrd	r2, [fp, #-52]	; 0xffffffcc
   1830c:	mvn	r0, #-2147483647	; 0x80000001
   18310:	mov	r1, #0
   18314:	cmp	r0, r2
   18318:	sbcs	r3, r1, r3
   1831c:	bge	18338 <ftello64@plt+0x7088>
   18320:	bl	111a8 <__errno_location@plt>
   18324:	mov	r2, r0
   18328:	mov	r3, #12
   1832c:	str	r3, [r2]
   18330:	mov	r3, #0
   18334:	b	18614 <ftello64@plt+0x7364>
   18338:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1833c:	add	r3, r3, #1
   18340:	str	r3, [fp, #-20]	; 0xffffffec
   18344:	ldr	r0, [fp, #-20]	; 0xffffffec
   18348:	bl	1a3ac <ftello64@plt+0x90fc>
   1834c:	mov	r3, r0
   18350:	str	r3, [fp, #-16]
   18354:	ldr	r3, [fp, #-16]
   18358:	cmp	r3, #0
   1835c:	bne	18368 <ftello64@plt+0x70b8>
   18360:	mov	r3, #0
   18364:	b	18614 <ftello64@plt+0x7364>
   18368:	mov	r3, #0
   1836c:	str	r3, [fp, #-24]	; 0xffffffe8
   18370:	ldr	r2, [fp, #-20]	; 0xffffffec
   18374:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18378:	sub	r3, r2, r3
   1837c:	str	r3, [fp, #-56]	; 0xffffffc8
   18380:	ldr	r2, [fp, #-16]
   18384:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18388:	add	r0, r2, r3
   1838c:	ldr	r3, [fp, #-184]	; 0xffffff48
   18390:	ldr	r2, [fp, #-56]	; 0xffffffc8
   18394:	mov	r1, #1
   18398:	bl	110d0 <fread@plt>
   1839c:	str	r0, [fp, #-60]	; 0xffffffc4
   183a0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   183a4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   183a8:	add	r3, r2, r3
   183ac:	str	r3, [fp, #-24]	; 0xffffffe8
   183b0:	ldr	r2, [fp, #-60]	; 0xffffffc4
   183b4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   183b8:	cmp	r2, r3
   183bc:	beq	184d4 <ftello64@plt+0x7224>
   183c0:	bl	111a8 <__errno_location@plt>
   183c4:	mov	r3, r0
   183c8:	ldr	r3, [r3]
   183cc:	str	r3, [fp, #-28]	; 0xffffffe4
   183d0:	ldr	r0, [fp, #-184]	; 0xffffff48
   183d4:	bl	10ff8 <ferror@plt>
   183d8:	mov	r3, r0
   183dc:	cmp	r3, #0
   183e0:	bne	185d8 <ftello64@plt+0x7328>
   183e4:	ldr	r3, [fp, #-20]	; 0xffffffec
   183e8:	sub	r3, r3, #1
   183ec:	ldr	r2, [fp, #-24]	; 0xffffffe8
   183f0:	cmp	r2, r3
   183f4:	bcs	184ac <ftello64@plt+0x71fc>
   183f8:	ldr	r3, [fp, #-188]	; 0xffffff44
   183fc:	and	r3, r3, #2
   18400:	cmp	r3, #0
   18404:	beq	18480 <ftello64@plt+0x71d0>
   18408:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1840c:	add	r3, r3, #1
   18410:	mov	r0, r3
   18414:	bl	1a3ac <ftello64@plt+0x90fc>
   18418:	mov	r3, r0
   1841c:	str	r3, [fp, #-64]	; 0xffffffc0
   18420:	ldr	r3, [fp, #-64]	; 0xffffffc0
   18424:	cmp	r3, #0
   18428:	bne	18450 <ftello64@plt+0x71a0>
   1842c:	ldr	r2, [fp, #-16]
   18430:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18434:	add	r0, r2, r3
   18438:	ldr	r2, [fp, #-20]	; 0xffffffec
   1843c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18440:	sub	r3, r2, r3
   18444:	mov	r1, r3
   18448:	bl	11244 <explicit_bzero@plt>
   1844c:	b	184ac <ftello64@plt+0x71fc>
   18450:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18454:	ldr	r1, [fp, #-16]
   18458:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1845c:	bl	11010 <memcpy@plt>
   18460:	ldr	r1, [fp, #-20]	; 0xffffffec
   18464:	ldr	r0, [fp, #-16]
   18468:	bl	11244 <explicit_bzero@plt>
   1846c:	ldr	r0, [fp, #-16]
   18470:	bl	1a864 <ftello64@plt+0x95b4>
   18474:	ldr	r3, [fp, #-64]	; 0xffffffc0
   18478:	str	r3, [fp, #-16]
   1847c:	b	184ac <ftello64@plt+0x71fc>
   18480:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18484:	add	r3, r3, #1
   18488:	mov	r1, r3
   1848c:	ldr	r0, [fp, #-16]
   18490:	bl	1a43c <ftello64@plt+0x918c>
   18494:	str	r0, [fp, #-68]	; 0xffffffbc
   18498:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1849c:	cmp	r3, #0
   184a0:	beq	184ac <ftello64@plt+0x71fc>
   184a4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   184a8:	str	r3, [fp, #-16]
   184ac:	ldr	r2, [fp, #-16]
   184b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   184b4:	add	r3, r2, r3
   184b8:	mov	r2, #0
   184bc:	strb	r2, [r3]
   184c0:	ldr	r3, [fp, #-192]	; 0xffffff40
   184c4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   184c8:	str	r2, [r3]
   184cc:	ldr	r3, [fp, #-16]
   184d0:	b	18614 <ftello64@plt+0x7364>
   184d4:	ldr	r3, [fp, #-20]	; 0xffffffec
   184d8:	str	r3, [fp, #-72]	; 0xffffffb8
   184dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   184e0:	cmn	r3, #-2147483647	; 0x80000001
   184e4:	bne	184f4 <ftello64@plt+0x7244>
   184e8:	mov	r3, #12
   184ec:	str	r3, [fp, #-28]	; 0xffffffe4
   184f0:	b	185dc <ftello64@plt+0x732c>
   184f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   184f8:	lsr	r2, r3, #1
   184fc:	movw	r3, #65535	; 0xffff
   18500:	movt	r3, #32767	; 0x7fff
   18504:	sub	r3, r3, r2
   18508:	ldr	r2, [fp, #-20]	; 0xffffffec
   1850c:	cmp	r2, r3
   18510:	bcs	1852c <ftello64@plt+0x727c>
   18514:	ldr	r3, [fp, #-20]	; 0xffffffec
   18518:	lsr	r3, r3, #1
   1851c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18520:	add	r3, r2, r3
   18524:	str	r3, [fp, #-20]	; 0xffffffec
   18528:	b	18534 <ftello64@plt+0x7284>
   1852c:	mvn	r3, #-2147483648	; 0x80000000
   18530:	str	r3, [fp, #-20]	; 0xffffffec
   18534:	ldr	r3, [fp, #-188]	; 0xffffff44
   18538:	and	r3, r3, #2
   1853c:	cmp	r3, #0
   18540:	beq	1859c <ftello64@plt+0x72ec>
   18544:	ldr	r0, [fp, #-20]	; 0xffffffec
   18548:	bl	1a3ac <ftello64@plt+0x90fc>
   1854c:	mov	r3, r0
   18550:	str	r3, [fp, #-32]	; 0xffffffe0
   18554:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18558:	cmp	r3, #0
   1855c:	bne	18574 <ftello64@plt+0x72c4>
   18560:	bl	111a8 <__errno_location@plt>
   18564:	mov	r3, r0
   18568:	ldr	r3, [r3]
   1856c:	str	r3, [fp, #-28]	; 0xffffffe4
   18570:	b	185dc <ftello64@plt+0x732c>
   18574:	ldr	r2, [fp, #-72]	; 0xffffffb8
   18578:	ldr	r1, [fp, #-16]
   1857c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18580:	bl	11010 <memcpy@plt>
   18584:	ldr	r1, [fp, #-72]	; 0xffffffb8
   18588:	ldr	r0, [fp, #-16]
   1858c:	bl	11244 <explicit_bzero@plt>
   18590:	ldr	r0, [fp, #-16]
   18594:	bl	1a864 <ftello64@plt+0x95b4>
   18598:	b	185cc <ftello64@plt+0x731c>
   1859c:	ldr	r1, [fp, #-20]	; 0xffffffec
   185a0:	ldr	r0, [fp, #-16]
   185a4:	bl	1a43c <ftello64@plt+0x918c>
   185a8:	str	r0, [fp, #-32]	; 0xffffffe0
   185ac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   185b0:	cmp	r3, #0
   185b4:	bne	185cc <ftello64@plt+0x731c>
   185b8:	bl	111a8 <__errno_location@plt>
   185bc:	mov	r3, r0
   185c0:	ldr	r3, [r3]
   185c4:	str	r3, [fp, #-28]	; 0xffffffe4
   185c8:	b	185dc <ftello64@plt+0x732c>
   185cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   185d0:	str	r3, [fp, #-16]
   185d4:	b	18370 <ftello64@plt+0x70c0>
   185d8:	nop	{0}
   185dc:	ldr	r3, [fp, #-188]	; 0xffffff44
   185e0:	and	r3, r3, #2
   185e4:	cmp	r3, #0
   185e8:	beq	185f8 <ftello64@plt+0x7348>
   185ec:	ldr	r1, [fp, #-20]	; 0xffffffec
   185f0:	ldr	r0, [fp, #-16]
   185f4:	bl	11244 <explicit_bzero@plt>
   185f8:	ldr	r0, [fp, #-16]
   185fc:	bl	1a864 <ftello64@plt+0x95b4>
   18600:	bl	111a8 <__errno_location@plt>
   18604:	mov	r2, r0
   18608:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1860c:	str	r3, [r2]
   18610:	mov	r3, #0
   18614:	mov	r0, r3
   18618:	sub	sp, fp, #12
   1861c:	ldrd	r4, [sp]
   18620:	ldr	fp, [sp, #8]
   18624:	add	sp, sp, #12
   18628:	pop	{pc}		; (ldr pc, [sp], #4)
   1862c:	str	fp, [sp, #-8]!
   18630:	str	lr, [sp, #4]
   18634:	add	fp, sp, #4
   18638:	sub	sp, sp, #32
   1863c:	str	r0, [fp, #-24]	; 0xffffffe8
   18640:	str	r1, [fp, #-28]	; 0xffffffe4
   18644:	str	r2, [fp, #-32]	; 0xffffffe0
   18648:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1864c:	and	r3, r3, #1
   18650:	cmp	r3, #0
   18654:	beq	18664 <ftello64@plt+0x73b4>
   18658:	movw	r3, #58020	; 0xe2a4
   1865c:	movt	r3, #1
   18660:	b	1866c <ftello64@plt+0x73bc>
   18664:	movw	r3, #58024	; 0xe2a8
   18668:	movt	r3, #1
   1866c:	str	r3, [fp, #-8]
   18670:	ldr	r1, [fp, #-8]
   18674:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18678:	bl	11238 <fopen64@plt>
   1867c:	str	r0, [fp, #-12]
   18680:	ldr	r3, [fp, #-12]
   18684:	cmp	r3, #0
   18688:	bne	18694 <ftello64@plt+0x73e4>
   1868c:	mov	r3, #0
   18690:	b	18728 <ftello64@plt+0x7478>
   18694:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18698:	and	r3, r3, #2
   1869c:	cmp	r3, #0
   186a0:	beq	186b8 <ftello64@plt+0x7408>
   186a4:	mov	r3, #0
   186a8:	mov	r2, #2
   186ac:	mov	r1, #0
   186b0:	ldr	r0, [fp, #-12]
   186b4:	bl	111c0 <setvbuf@plt>
   186b8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   186bc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   186c0:	ldr	r0, [fp, #-12]
   186c4:	bl	1825c <ftello64@plt+0x6fac>
   186c8:	mov	r3, r0
   186cc:	str	r3, [fp, #-16]
   186d0:	ldr	r0, [fp, #-12]
   186d4:	bl	13180 <ftello64@plt+0x1ed0>
   186d8:	mov	r3, r0
   186dc:	cmp	r3, #0
   186e0:	beq	18724 <ftello64@plt+0x7474>
   186e4:	ldr	r3, [fp, #-16]
   186e8:	cmp	r3, #0
   186ec:	beq	1871c <ftello64@plt+0x746c>
   186f0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   186f4:	and	r3, r3, #2
   186f8:	cmp	r3, #0
   186fc:	beq	18714 <ftello64@plt+0x7464>
   18700:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18704:	ldr	r3, [r3]
   18708:	mov	r1, r3
   1870c:	ldr	r0, [fp, #-16]
   18710:	bl	11244 <explicit_bzero@plt>
   18714:	ldr	r0, [fp, #-16]
   18718:	bl	1a864 <ftello64@plt+0x95b4>
   1871c:	mov	r3, #0
   18720:	b	18728 <ftello64@plt+0x7478>
   18724:	ldr	r3, [fp, #-16]
   18728:	mov	r0, r3
   1872c:	sub	sp, fp, #4
   18730:	ldr	fp, [sp]
   18734:	add	sp, sp, #4
   18738:	pop	{pc}		; (ldr pc, [sp], #4)
   1873c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18740:	strd	r6, [sp, #8]
   18744:	str	fp, [sp, #16]
   18748:	str	lr, [sp, #20]
   1874c:	add	fp, sp, #20
   18750:	sub	sp, sp, #48	; 0x30
   18754:	str	r0, [fp, #-24]	; 0xffffffe8
   18758:	str	r1, [fp, #-28]	; 0xffffffe4
   1875c:	str	r2, [fp, #-32]	; 0xffffffe0
   18760:	str	r3, [fp, #-36]	; 0xffffffdc
   18764:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18768:	cmp	r3, #0
   1876c:	beq	18794 <ftello64@plt+0x74e4>
   18770:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18774:	str	r3, [sp]
   18778:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1877c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18780:	movw	r1, #58028	; 0xe2ac
   18784:	movt	r1, #1
   18788:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1878c:	bl	1119c <fprintf@plt>
   18790:	b	187ac <ftello64@plt+0x74fc>
   18794:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18798:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1879c:	movw	r1, #58040	; 0xe2b8
   187a0:	movt	r1, #1
   187a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   187a8:	bl	1119c <fprintf@plt>
   187ac:	movw	r0, #58048	; 0xe2c0
   187b0:	movt	r0, #1
   187b4:	bl	11178 <gettext@plt>
   187b8:	mov	r2, r0
   187bc:	movw	r3, #2022	; 0x7e6
   187c0:	movw	r1, #58832	; 0xe5d0
   187c4:	movt	r1, #1
   187c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   187cc:	bl	1119c <fprintf@plt>
   187d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   187d4:	mov	r0, #10
   187d8:	bl	1104c <fputc_unlocked@plt>
   187dc:	movw	r0, #58052	; 0xe2c4
   187e0:	movt	r0, #1
   187e4:	bl	11178 <gettext@plt>
   187e8:	mov	r3, r0
   187ec:	movw	r2, #58224	; 0xe370
   187f0:	movt	r2, #1
   187f4:	mov	r1, r3
   187f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   187fc:	bl	1119c <fprintf@plt>
   18800:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18804:	mov	r0, #10
   18808:	bl	1104c <fputc_unlocked@plt>
   1880c:	ldr	r3, [fp, #8]
   18810:	cmp	r3, #9
   18814:	ldrls	pc, [pc, r3, lsl #2]
   18818:	b	18bf8 <ftello64@plt+0x7948>
   1881c:	andeq	r8, r1, r4, lsr #25
   18820:	andeq	r8, r1, r4, asr #16
   18824:	andeq	r8, r1, ip, ror #16
   18828:	muleq	r1, ip, r8
   1882c:	andeq	r8, r1, r0, ror #17
   18830:	andeq	r8, r1, ip, lsr r9
   18834:	andeq	r8, r1, r8, lsr #19
   18838:	andeq	r8, r1, r4, lsr #20
   1883c:			; <UNDEFINED> instruction: 0x00018ab0
   18840:	andeq	r8, r1, ip, asr #22
   18844:	movw	r0, #58260	; 0xe394
   18848:	movt	r0, #1
   1884c:	bl	11178 <gettext@plt>
   18850:	mov	r1, r0
   18854:	ldr	r3, [fp, #4]
   18858:	ldr	r3, [r3]
   1885c:	mov	r2, r3
   18860:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18864:	bl	1119c <fprintf@plt>
   18868:	b	18ca8 <ftello64@plt+0x79f8>
   1886c:	movw	r0, #58276	; 0xe3a4
   18870:	movt	r0, #1
   18874:	bl	11178 <gettext@plt>
   18878:	mov	r1, r0
   1887c:	ldr	r3, [fp, #4]
   18880:	ldr	r2, [r3]
   18884:	ldr	r3, [fp, #4]
   18888:	add	r3, r3, #4
   1888c:	ldr	r3, [r3]
   18890:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18894:	bl	1119c <fprintf@plt>
   18898:	b	18ca8 <ftello64@plt+0x79f8>
   1889c:	movw	r0, #58300	; 0xe3bc
   188a0:	movt	r0, #1
   188a4:	bl	11178 <gettext@plt>
   188a8:	ldr	r3, [fp, #4]
   188ac:	ldr	r2, [r3]
   188b0:	ldr	r3, [fp, #4]
   188b4:	add	r3, r3, #4
   188b8:	ldr	r1, [r3]
   188bc:	ldr	r3, [fp, #4]
   188c0:	add	r3, r3, #8
   188c4:	ldr	r3, [r3]
   188c8:	str	r3, [sp]
   188cc:	mov	r3, r1
   188d0:	mov	r1, r0
   188d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   188d8:	bl	1119c <fprintf@plt>
   188dc:	b	18ca8 <ftello64@plt+0x79f8>
   188e0:	movw	r0, #58328	; 0xe3d8
   188e4:	movt	r0, #1
   188e8:	bl	11178 <gettext@plt>
   188ec:	mov	ip, r0
   188f0:	ldr	r3, [fp, #4]
   188f4:	ldr	r1, [r3]
   188f8:	ldr	r3, [fp, #4]
   188fc:	add	r3, r3, #4
   18900:	ldr	r0, [r3]
   18904:	ldr	r3, [fp, #4]
   18908:	add	r3, r3, #8
   1890c:	ldr	r3, [r3]
   18910:	ldr	r2, [fp, #4]
   18914:	add	r2, r2, #12
   18918:	ldr	r2, [r2]
   1891c:	str	r2, [sp, #4]
   18920:	str	r3, [sp]
   18924:	mov	r3, r0
   18928:	mov	r2, r1
   1892c:	mov	r1, ip
   18930:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18934:	bl	1119c <fprintf@plt>
   18938:	b	18ca8 <ftello64@plt+0x79f8>
   1893c:	movw	r0, #58360	; 0xe3f8
   18940:	movt	r0, #1
   18944:	bl	11178 <gettext@plt>
   18948:	mov	lr, r0
   1894c:	ldr	r3, [fp, #4]
   18950:	ldr	r0, [r3]
   18954:	ldr	r3, [fp, #4]
   18958:	add	r3, r3, #4
   1895c:	ldr	ip, [r3]
   18960:	ldr	r3, [fp, #4]
   18964:	add	r3, r3, #8
   18968:	ldr	r3, [r3]
   1896c:	ldr	r2, [fp, #4]
   18970:	add	r2, r2, #12
   18974:	ldr	r2, [r2]
   18978:	ldr	r1, [fp, #4]
   1897c:	add	r1, r1, #16
   18980:	ldr	r1, [r1]
   18984:	str	r1, [sp, #8]
   18988:	str	r2, [sp, #4]
   1898c:	str	r3, [sp]
   18990:	mov	r3, ip
   18994:	mov	r2, r0
   18998:	mov	r1, lr
   1899c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   189a0:	bl	1119c <fprintf@plt>
   189a4:	b	18ca8 <ftello64@plt+0x79f8>
   189a8:	movw	r0, #58396	; 0xe41c
   189ac:	movt	r0, #1
   189b0:	bl	11178 <gettext@plt>
   189b4:	mov	r4, r0
   189b8:	ldr	r3, [fp, #4]
   189bc:	ldr	ip, [r3]
   189c0:	ldr	r3, [fp, #4]
   189c4:	add	r3, r3, #4
   189c8:	ldr	lr, [r3]
   189cc:	ldr	r3, [fp, #4]
   189d0:	add	r3, r3, #8
   189d4:	ldr	r3, [r3]
   189d8:	ldr	r2, [fp, #4]
   189dc:	add	r2, r2, #12
   189e0:	ldr	r2, [r2]
   189e4:	ldr	r1, [fp, #4]
   189e8:	add	r1, r1, #16
   189ec:	ldr	r1, [r1]
   189f0:	ldr	r0, [fp, #4]
   189f4:	add	r0, r0, #20
   189f8:	ldr	r0, [r0]
   189fc:	str	r0, [sp, #12]
   18a00:	str	r1, [sp, #8]
   18a04:	str	r2, [sp, #4]
   18a08:	str	r3, [sp]
   18a0c:	mov	r3, lr
   18a10:	mov	r2, ip
   18a14:	mov	r1, r4
   18a18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a1c:	bl	1119c <fprintf@plt>
   18a20:	b	18ca8 <ftello64@plt+0x79f8>
   18a24:	movw	r0, #58436	; 0xe444
   18a28:	movt	r0, #1
   18a2c:	bl	11178 <gettext@plt>
   18a30:	mov	r5, r0
   18a34:	ldr	r3, [fp, #4]
   18a38:	ldr	lr, [r3]
   18a3c:	ldr	r3, [fp, #4]
   18a40:	add	r3, r3, #4
   18a44:	ldr	r4, [r3]
   18a48:	ldr	r3, [fp, #4]
   18a4c:	add	r3, r3, #8
   18a50:	ldr	r3, [r3]
   18a54:	ldr	r2, [fp, #4]
   18a58:	add	r2, r2, #12
   18a5c:	ldr	r2, [r2]
   18a60:	ldr	r1, [fp, #4]
   18a64:	add	r1, r1, #16
   18a68:	ldr	r1, [r1]
   18a6c:	ldr	r0, [fp, #4]
   18a70:	add	r0, r0, #20
   18a74:	ldr	r0, [r0]
   18a78:	ldr	ip, [fp, #4]
   18a7c:	add	ip, ip, #24
   18a80:	ldr	ip, [ip]
   18a84:	str	ip, [sp, #16]
   18a88:	str	r0, [sp, #12]
   18a8c:	str	r1, [sp, #8]
   18a90:	str	r2, [sp, #4]
   18a94:	str	r3, [sp]
   18a98:	mov	r3, r4
   18a9c:	mov	r2, lr
   18aa0:	mov	r1, r5
   18aa4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18aa8:	bl	1119c <fprintf@plt>
   18aac:	b	18ca8 <ftello64@plt+0x79f8>
   18ab0:	movw	r0, #58480	; 0xe470
   18ab4:	movt	r0, #1
   18ab8:	bl	11178 <gettext@plt>
   18abc:	mov	r6, r0
   18ac0:	ldr	r3, [fp, #4]
   18ac4:	ldr	r4, [r3]
   18ac8:	ldr	r3, [fp, #4]
   18acc:	add	r3, r3, #4
   18ad0:	ldr	r5, [r3]
   18ad4:	ldr	r3, [fp, #4]
   18ad8:	add	r3, r3, #8
   18adc:	ldr	r3, [r3]
   18ae0:	ldr	r2, [fp, #4]
   18ae4:	add	r2, r2, #12
   18ae8:	ldr	r2, [r2]
   18aec:	ldr	r1, [fp, #4]
   18af0:	add	r1, r1, #16
   18af4:	ldr	r1, [r1]
   18af8:	ldr	r0, [fp, #4]
   18afc:	add	r0, r0, #20
   18b00:	ldr	r0, [r0]
   18b04:	ldr	ip, [fp, #4]
   18b08:	add	ip, ip, #24
   18b0c:	ldr	ip, [ip]
   18b10:	ldr	lr, [fp, #4]
   18b14:	add	lr, lr, #28
   18b18:	ldr	lr, [lr]
   18b1c:	str	lr, [sp, #20]
   18b20:	str	ip, [sp, #16]
   18b24:	str	r0, [sp, #12]
   18b28:	str	r1, [sp, #8]
   18b2c:	str	r2, [sp, #4]
   18b30:	str	r3, [sp]
   18b34:	mov	r3, r5
   18b38:	mov	r2, r4
   18b3c:	mov	r1, r6
   18b40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b44:	bl	1119c <fprintf@plt>
   18b48:	b	18ca8 <ftello64@plt+0x79f8>
   18b4c:	movw	r0, #58528	; 0xe4a0
   18b50:	movt	r0, #1
   18b54:	bl	11178 <gettext@plt>
   18b58:	mov	r7, r0
   18b5c:	ldr	r3, [fp, #4]
   18b60:	ldr	r5, [r3]
   18b64:	ldr	r3, [fp, #4]
   18b68:	add	r3, r3, #4
   18b6c:	ldr	r6, [r3]
   18b70:	ldr	r3, [fp, #4]
   18b74:	add	r3, r3, #8
   18b78:	ldr	r3, [r3]
   18b7c:	ldr	r2, [fp, #4]
   18b80:	add	r2, r2, #12
   18b84:	ldr	r2, [r2]
   18b88:	ldr	r1, [fp, #4]
   18b8c:	add	r1, r1, #16
   18b90:	ldr	r1, [r1]
   18b94:	ldr	r0, [fp, #4]
   18b98:	add	r0, r0, #20
   18b9c:	ldr	r0, [r0]
   18ba0:	ldr	ip, [fp, #4]
   18ba4:	add	ip, ip, #24
   18ba8:	ldr	ip, [ip]
   18bac:	ldr	lr, [fp, #4]
   18bb0:	add	lr, lr, #28
   18bb4:	ldr	lr, [lr]
   18bb8:	ldr	r4, [fp, #4]
   18bbc:	add	r4, r4, #32
   18bc0:	ldr	r4, [r4]
   18bc4:	str	r4, [sp, #24]
   18bc8:	str	lr, [sp, #20]
   18bcc:	str	ip, [sp, #16]
   18bd0:	str	r0, [sp, #12]
   18bd4:	str	r1, [sp, #8]
   18bd8:	str	r2, [sp, #4]
   18bdc:	str	r3, [sp]
   18be0:	mov	r3, r6
   18be4:	mov	r2, r5
   18be8:	mov	r1, r7
   18bec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18bf0:	bl	1119c <fprintf@plt>
   18bf4:	b	18ca8 <ftello64@plt+0x79f8>
   18bf8:	movw	r0, #58580	; 0xe4d4
   18bfc:	movt	r0, #1
   18c00:	bl	11178 <gettext@plt>
   18c04:	mov	r7, r0
   18c08:	ldr	r3, [fp, #4]
   18c0c:	ldr	r5, [r3]
   18c10:	ldr	r3, [fp, #4]
   18c14:	add	r3, r3, #4
   18c18:	ldr	r6, [r3]
   18c1c:	ldr	r3, [fp, #4]
   18c20:	add	r3, r3, #8
   18c24:	ldr	r3, [r3]
   18c28:	ldr	r2, [fp, #4]
   18c2c:	add	r2, r2, #12
   18c30:	ldr	r2, [r2]
   18c34:	ldr	r1, [fp, #4]
   18c38:	add	r1, r1, #16
   18c3c:	ldr	r1, [r1]
   18c40:	ldr	r0, [fp, #4]
   18c44:	add	r0, r0, #20
   18c48:	ldr	r0, [r0]
   18c4c:	ldr	ip, [fp, #4]
   18c50:	add	ip, ip, #24
   18c54:	ldr	ip, [ip]
   18c58:	ldr	lr, [fp, #4]
   18c5c:	add	lr, lr, #28
   18c60:	ldr	lr, [lr]
   18c64:	ldr	r4, [fp, #4]
   18c68:	add	r4, r4, #32
   18c6c:	ldr	r4, [r4]
   18c70:	str	r4, [sp, #24]
   18c74:	str	lr, [sp, #20]
   18c78:	str	ip, [sp, #16]
   18c7c:	str	r0, [sp, #12]
   18c80:	str	r1, [sp, #8]
   18c84:	str	r2, [sp, #4]
   18c88:	str	r3, [sp]
   18c8c:	mov	r3, r6
   18c90:	mov	r2, r5
   18c94:	mov	r1, r7
   18c98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18c9c:	bl	1119c <fprintf@plt>
   18ca0:	b	18ca8 <ftello64@plt+0x79f8>
   18ca4:	nop	{0}
   18ca8:	nop	{0}
   18cac:	sub	sp, fp, #20
   18cb0:	ldrd	r4, [sp]
   18cb4:	ldrd	r6, [sp, #8]
   18cb8:	ldr	fp, [sp, #16]
   18cbc:	add	sp, sp, #20
   18cc0:	pop	{pc}		; (ldr pc, [sp], #4)
   18cc4:	str	fp, [sp, #-8]!
   18cc8:	str	lr, [sp, #4]
   18ccc:	add	fp, sp, #4
   18cd0:	sub	sp, sp, #32
   18cd4:	str	r0, [fp, #-16]
   18cd8:	str	r1, [fp, #-20]	; 0xffffffec
   18cdc:	str	r2, [fp, #-24]	; 0xffffffe8
   18ce0:	str	r3, [fp, #-28]	; 0xffffffe4
   18ce4:	mov	r3, #0
   18ce8:	str	r3, [fp, #-8]
   18cec:	b	18cfc <ftello64@plt+0x7a4c>
   18cf0:	ldr	r3, [fp, #-8]
   18cf4:	add	r3, r3, #1
   18cf8:	str	r3, [fp, #-8]
   18cfc:	ldr	r3, [fp, #-8]
   18d00:	lsl	r3, r3, #2
   18d04:	ldr	r2, [fp, #4]
   18d08:	add	r3, r2, r3
   18d0c:	ldr	r3, [r3]
   18d10:	cmp	r3, #0
   18d14:	bne	18cf0 <ftello64@plt+0x7a40>
   18d18:	ldr	r3, [fp, #-8]
   18d1c:	str	r3, [sp, #4]
   18d20:	ldr	r3, [fp, #4]
   18d24:	str	r3, [sp]
   18d28:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18d2c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18d30:	ldr	r1, [fp, #-20]	; 0xffffffec
   18d34:	ldr	r0, [fp, #-16]
   18d38:	bl	1873c <ftello64@plt+0x748c>
   18d3c:	nop	{0}
   18d40:	sub	sp, fp, #4
   18d44:	ldr	fp, [sp]
   18d48:	add	sp, sp, #4
   18d4c:	pop	{pc}		; (ldr pc, [sp], #4)
   18d50:	str	fp, [sp, #-8]!
   18d54:	str	lr, [sp, #4]
   18d58:	add	fp, sp, #4
   18d5c:	sub	sp, sp, #72	; 0x48
   18d60:	str	r0, [fp, #-56]	; 0xffffffc8
   18d64:	str	r1, [fp, #-60]	; 0xffffffc4
   18d68:	str	r2, [fp, #-64]	; 0xffffffc0
   18d6c:	str	r3, [fp, #-68]	; 0xffffffbc
   18d70:	mov	r3, #0
   18d74:	str	r3, [fp, #-8]
   18d78:	b	18d88 <ftello64@plt+0x7ad8>
   18d7c:	ldr	r3, [fp, #-8]
   18d80:	add	r3, r3, #1
   18d84:	str	r3, [fp, #-8]
   18d88:	ldr	r3, [fp, #-8]
   18d8c:	cmp	r3, #9
   18d90:	bhi	18dd4 <ftello64@plt+0x7b24>
   18d94:	ldr	r3, [fp, #4]
   18d98:	add	r2, r3, #4
   18d9c:	str	r2, [fp, #4]
   18da0:	ldr	r2, [r3]
   18da4:	ldr	r3, [fp, #-8]
   18da8:	lsl	r3, r3, #2
   18dac:	sub	r1, fp, #4
   18db0:	add	r3, r1, r3
   18db4:	str	r2, [r3, #-44]	; 0xffffffd4
   18db8:	ldr	r3, [fp, #-8]
   18dbc:	lsl	r3, r3, #2
   18dc0:	sub	r2, fp, #4
   18dc4:	add	r3, r2, r3
   18dc8:	ldr	r3, [r3, #-44]	; 0xffffffd4
   18dcc:	cmp	r3, #0
   18dd0:	bne	18d7c <ftello64@plt+0x7acc>
   18dd4:	ldr	r3, [fp, #-8]
   18dd8:	str	r3, [sp, #4]
   18ddc:	sub	r3, fp, #48	; 0x30
   18de0:	str	r3, [sp]
   18de4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   18de8:	ldr	r2, [fp, #-64]	; 0xffffffc0
   18dec:	ldr	r1, [fp, #-60]	; 0xffffffc4
   18df0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   18df4:	bl	1873c <ftello64@plt+0x748c>
   18df8:	nop	{0}
   18dfc:	sub	sp, fp, #4
   18e00:	ldr	fp, [sp]
   18e04:	add	sp, sp, #4
   18e08:	pop	{pc}		; (ldr pc, [sp], #4)
   18e0c:	push	{r3}		; (str r3, [sp, #-4]!)
   18e10:	str	fp, [sp, #-8]!
   18e14:	str	lr, [sp, #4]
   18e18:	add	fp, sp, #4
   18e1c:	sub	sp, sp, #36	; 0x24
   18e20:	str	r0, [fp, #-20]	; 0xffffffec
   18e24:	str	r1, [fp, #-24]	; 0xffffffe8
   18e28:	str	r2, [fp, #-28]	; 0xffffffe4
   18e2c:	add	r3, fp, #8
   18e30:	str	r3, [fp, #-12]
   18e34:	ldr	r3, [fp, #-12]
   18e38:	str	r3, [sp]
   18e3c:	ldr	r3, [fp, #4]
   18e40:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18e44:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18e48:	ldr	r0, [fp, #-20]	; 0xffffffec
   18e4c:	bl	18d50 <ftello64@plt+0x7aa0>
   18e50:	nop	{0}
   18e54:	sub	sp, fp, #4
   18e58:	ldr	fp, [sp]
   18e5c:	ldr	lr, [sp, #4]
   18e60:	add	sp, sp, #8
   18e64:	add	sp, sp, #4
   18e68:	bx	lr
   18e6c:	str	fp, [sp, #-8]!
   18e70:	str	lr, [sp, #4]
   18e74:	add	fp, sp, #4
   18e78:	movw	r3, #61836	; 0xf18c
   18e7c:	movt	r3, #2
   18e80:	ldr	r3, [r3]
   18e84:	mov	r1, r3
   18e88:	mov	r0, #10
   18e8c:	bl	1104c <fputc_unlocked@plt>
   18e90:	movw	r0, #58640	; 0xe510
   18e94:	movt	r0, #1
   18e98:	bl	11178 <gettext@plt>
   18e9c:	mov	r3, r0
   18ea0:	movw	r1, #58660	; 0xe524
   18ea4:	movt	r1, #1
   18ea8:	mov	r0, r3
   18eac:	bl	10fd4 <printf@plt>
   18eb0:	movw	r0, #58684	; 0xe53c
   18eb4:	movt	r0, #1
   18eb8:	bl	11178 <gettext@plt>
   18ebc:	mov	r3, r0
   18ec0:	movw	r2, #58704	; 0xe550
   18ec4:	movt	r2, #1
   18ec8:	movw	r1, #58744	; 0xe578
   18ecc:	movt	r1, #1
   18ed0:	mov	r0, r3
   18ed4:	bl	10fd4 <printf@plt>
   18ed8:	movw	r0, #58760	; 0xe588
   18edc:	movt	r0, #1
   18ee0:	bl	11178 <gettext@plt>
   18ee4:	mov	r3, r0
   18ee8:	movw	r1, #58800	; 0xe5b0
   18eec:	movt	r1, #1
   18ef0:	mov	r0, r3
   18ef4:	bl	10fd4 <printf@plt>
   18ef8:	nop	{0}
   18efc:	sub	sp, fp, #4
   18f00:	ldr	fp, [sp]
   18f04:	add	sp, sp, #4
   18f08:	pop	{pc}		; (ldr pc, [sp], #4)
   18f0c:	str	fp, [sp, #-8]!
   18f10:	str	lr, [sp, #4]
   18f14:	add	fp, sp, #4
   18f18:	sub	sp, sp, #16
   18f1c:	str	r0, [fp, #-8]
   18f20:	str	r1, [fp, #-12]
   18f24:	str	r2, [fp, #-16]
   18f28:	ldr	r2, [fp, #-16]
   18f2c:	ldr	r1, [fp, #-12]
   18f30:	ldr	r0, [fp, #-8]
   18f34:	bl	190f0 <ftello64@plt+0x7e40>
   18f38:	mov	r3, r0
   18f3c:	mov	r0, r3
   18f40:	sub	sp, fp, #4
   18f44:	ldr	fp, [sp]
   18f48:	add	sp, sp, #4
   18f4c:	pop	{pc}		; (ldr pc, [sp], #4)
   18f50:	str	fp, [sp, #-8]!
   18f54:	str	lr, [sp, #4]
   18f58:	add	fp, sp, #4
   18f5c:	sub	sp, sp, #8
   18f60:	str	r0, [fp, #-8]
   18f64:	ldr	r3, [fp, #-8]
   18f68:	cmp	r3, #0
   18f6c:	bne	18f74 <ftello64@plt+0x7cc4>
   18f70:	bl	19800 <ftello64@plt+0x8550>
   18f74:	ldr	r3, [fp, #-8]
   18f78:	mov	r0, r3
   18f7c:	sub	sp, fp, #4
   18f80:	ldr	fp, [sp]
   18f84:	add	sp, sp, #4
   18f88:	pop	{pc}		; (ldr pc, [sp], #4)
   18f8c:	str	fp, [sp, #-8]!
   18f90:	str	lr, [sp, #4]
   18f94:	add	fp, sp, #4
   18f98:	sub	sp, sp, #8
   18f9c:	str	r0, [fp, #-8]
   18fa0:	ldr	r0, [fp, #-8]
   18fa4:	bl	1a3ac <ftello64@plt+0x90fc>
   18fa8:	mov	r3, r0
   18fac:	mov	r0, r3
   18fb0:	bl	18f50 <ftello64@plt+0x7ca0>
   18fb4:	mov	r3, r0
   18fb8:	mov	r0, r3
   18fbc:	sub	sp, fp, #4
   18fc0:	ldr	fp, [sp]
   18fc4:	add	sp, sp, #4
   18fc8:	pop	{pc}		; (ldr pc, [sp], #4)
   18fcc:	str	fp, [sp, #-8]!
   18fd0:	str	lr, [sp, #4]
   18fd4:	add	fp, sp, #4
   18fd8:	sub	sp, sp, #8
   18fdc:	str	r0, [fp, #-8]
   18fe0:	ldr	r0, [fp, #-8]
   18fe4:	bl	1c598 <ftello64@plt+0xb2e8>
   18fe8:	mov	r3, r0
   18fec:	mov	r0, r3
   18ff0:	bl	18f50 <ftello64@plt+0x7ca0>
   18ff4:	mov	r3, r0
   18ff8:	mov	r0, r3
   18ffc:	sub	sp, fp, #4
   19000:	ldr	fp, [sp]
   19004:	add	sp, sp, #4
   19008:	pop	{pc}		; (ldr pc, [sp], #4)
   1900c:	str	fp, [sp, #-8]!
   19010:	str	lr, [sp, #4]
   19014:	add	fp, sp, #4
   19018:	sub	sp, sp, #8
   1901c:	str	r0, [fp, #-8]
   19020:	ldr	r0, [fp, #-8]
   19024:	bl	18f8c <ftello64@plt+0x7cdc>
   19028:	mov	r3, r0
   1902c:	mov	r0, r3
   19030:	sub	sp, fp, #4
   19034:	ldr	fp, [sp]
   19038:	add	sp, sp, #4
   1903c:	pop	{pc}		; (ldr pc, [sp], #4)
   19040:	str	fp, [sp, #-8]!
   19044:	str	lr, [sp, #4]
   19048:	add	fp, sp, #4
   1904c:	sub	sp, sp, #16
   19050:	str	r0, [fp, #-16]
   19054:	str	r1, [fp, #-20]	; 0xffffffec
   19058:	ldr	r1, [fp, #-20]	; 0xffffffec
   1905c:	ldr	r0, [fp, #-16]
   19060:	bl	1a43c <ftello64@plt+0x918c>
   19064:	str	r0, [fp, #-8]
   19068:	ldr	r3, [fp, #-8]
   1906c:	cmp	r3, #0
   19070:	bne	19090 <ftello64@plt+0x7de0>
   19074:	ldr	r3, [fp, #-16]
   19078:	cmp	r3, #0
   1907c:	beq	1908c <ftello64@plt+0x7ddc>
   19080:	ldr	r3, [fp, #-20]	; 0xffffffec
   19084:	cmp	r3, #0
   19088:	beq	19090 <ftello64@plt+0x7de0>
   1908c:	bl	19800 <ftello64@plt+0x8550>
   19090:	ldr	r3, [fp, #-8]
   19094:	mov	r0, r3
   19098:	sub	sp, fp, #4
   1909c:	ldr	fp, [sp]
   190a0:	add	sp, sp, #4
   190a4:	pop	{pc}		; (ldr pc, [sp], #4)
   190a8:	str	fp, [sp, #-8]!
   190ac:	str	lr, [sp, #4]
   190b0:	add	fp, sp, #4
   190b4:	sub	sp, sp, #8
   190b8:	str	r0, [fp, #-8]
   190bc:	str	r1, [fp, #-12]
   190c0:	ldr	r1, [fp, #-12]
   190c4:	ldr	r0, [fp, #-8]
   190c8:	bl	1c5d0 <ftello64@plt+0xb320>
   190cc:	mov	r3, r0
   190d0:	mov	r0, r3
   190d4:	bl	18f50 <ftello64@plt+0x7ca0>
   190d8:	mov	r3, r0
   190dc:	mov	r0, r3
   190e0:	sub	sp, fp, #4
   190e4:	ldr	fp, [sp]
   190e8:	add	sp, sp, #4
   190ec:	pop	{pc}		; (ldr pc, [sp], #4)
   190f0:	str	fp, [sp, #-8]!
   190f4:	str	lr, [sp, #4]
   190f8:	add	fp, sp, #4
   190fc:	sub	sp, sp, #24
   19100:	str	r0, [fp, #-16]
   19104:	str	r1, [fp, #-20]	; 0xffffffec
   19108:	str	r2, [fp, #-24]	; 0xffffffe8
   1910c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19110:	ldr	r1, [fp, #-20]	; 0xffffffec
   19114:	ldr	r0, [fp, #-16]
   19118:	bl	1c800 <ftello64@plt+0xb550>
   1911c:	str	r0, [fp, #-8]
   19120:	ldr	r3, [fp, #-8]
   19124:	cmp	r3, #0
   19128:	bne	19154 <ftello64@plt+0x7ea4>
   1912c:	ldr	r3, [fp, #-16]
   19130:	cmp	r3, #0
   19134:	beq	19150 <ftello64@plt+0x7ea0>
   19138:	ldr	r3, [fp, #-20]	; 0xffffffec
   1913c:	cmp	r3, #0
   19140:	beq	19154 <ftello64@plt+0x7ea4>
   19144:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19148:	cmp	r3, #0
   1914c:	beq	19154 <ftello64@plt+0x7ea4>
   19150:	bl	19800 <ftello64@plt+0x8550>
   19154:	ldr	r3, [fp, #-8]
   19158:	mov	r0, r3
   1915c:	sub	sp, fp, #4
   19160:	ldr	fp, [sp]
   19164:	add	sp, sp, #4
   19168:	pop	{pc}		; (ldr pc, [sp], #4)
   1916c:	str	fp, [sp, #-8]!
   19170:	str	lr, [sp, #4]
   19174:	add	fp, sp, #4
   19178:	sub	sp, sp, #16
   1917c:	str	r0, [fp, #-8]
   19180:	str	r1, [fp, #-12]
   19184:	str	r2, [fp, #-16]
   19188:	ldr	r2, [fp, #-16]
   1918c:	ldr	r1, [fp, #-12]
   19190:	ldr	r0, [fp, #-8]
   19194:	bl	1c670 <ftello64@plt+0xb3c0>
   19198:	mov	r3, r0
   1919c:	mov	r0, r3
   191a0:	bl	18f50 <ftello64@plt+0x7ca0>
   191a4:	mov	r3, r0
   191a8:	mov	r0, r3
   191ac:	sub	sp, fp, #4
   191b0:	ldr	fp, [sp]
   191b4:	add	sp, sp, #4
   191b8:	pop	{pc}		; (ldr pc, [sp], #4)
   191bc:	str	fp, [sp, #-8]!
   191c0:	str	lr, [sp, #4]
   191c4:	add	fp, sp, #4
   191c8:	sub	sp, sp, #8
   191cc:	str	r0, [fp, #-8]
   191d0:	str	r1, [fp, #-12]
   191d4:	ldr	r2, [fp, #-12]
   191d8:	ldr	r1, [fp, #-8]
   191dc:	mov	r0, #0
   191e0:	bl	190f0 <ftello64@plt+0x7e40>
   191e4:	mov	r3, r0
   191e8:	mov	r0, r3
   191ec:	sub	sp, fp, #4
   191f0:	ldr	fp, [sp]
   191f4:	add	sp, sp, #4
   191f8:	pop	{pc}		; (ldr pc, [sp], #4)
   191fc:	str	fp, [sp, #-8]!
   19200:	str	lr, [sp, #4]
   19204:	add	fp, sp, #4
   19208:	sub	sp, sp, #8
   1920c:	str	r0, [fp, #-8]
   19210:	str	r1, [fp, #-12]
   19214:	ldr	r2, [fp, #-12]
   19218:	ldr	r1, [fp, #-8]
   1921c:	mov	r0, #0
   19220:	bl	1916c <ftello64@plt+0x7ebc>
   19224:	mov	r3, r0
   19228:	mov	r0, r3
   1922c:	sub	sp, fp, #4
   19230:	ldr	fp, [sp]
   19234:	add	sp, sp, #4
   19238:	pop	{pc}		; (ldr pc, [sp], #4)
   1923c:	str	fp, [sp, #-8]!
   19240:	str	lr, [sp, #4]
   19244:	add	fp, sp, #4
   19248:	sub	sp, sp, #8
   1924c:	str	r0, [fp, #-8]
   19250:	str	r1, [fp, #-12]
   19254:	mov	r2, #1
   19258:	ldr	r1, [fp, #-12]
   1925c:	ldr	r0, [fp, #-8]
   19260:	bl	1927c <ftello64@plt+0x7fcc>
   19264:	mov	r3, r0
   19268:	mov	r0, r3
   1926c:	sub	sp, fp, #4
   19270:	ldr	fp, [sp]
   19274:	add	sp, sp, #4
   19278:	pop	{pc}		; (ldr pc, [sp], #4)
   1927c:	str	fp, [sp, #-8]!
   19280:	str	lr, [sp, #4]
   19284:	add	fp, sp, #4
   19288:	sub	sp, sp, #24
   1928c:	str	r0, [fp, #-16]
   19290:	str	r1, [fp, #-20]	; 0xffffffec
   19294:	str	r2, [fp, #-24]	; 0xffffffe8
   19298:	ldr	r3, [fp, #-20]	; 0xffffffec
   1929c:	ldr	r3, [r3]
   192a0:	str	r3, [fp, #-8]
   192a4:	ldr	r3, [fp, #-16]
   192a8:	cmp	r3, #0
   192ac:	bne	192f4 <ftello64@plt+0x8044>
   192b0:	ldr	r3, [fp, #-8]
   192b4:	cmp	r3, #0
   192b8:	bne	19330 <ftello64@plt+0x8080>
   192bc:	mov	r2, #64	; 0x40
   192c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   192c4:	udiv	r3, r2, r3
   192c8:	str	r3, [fp, #-8]
   192cc:	ldr	r3, [fp, #-8]
   192d0:	cmp	r3, #0
   192d4:	moveq	r3, #1
   192d8:	movne	r3, #0
   192dc:	uxtb	r3, r3
   192e0:	mov	r2, r3
   192e4:	ldr	r3, [fp, #-8]
   192e8:	add	r3, r2, r3
   192ec:	str	r3, [fp, #-8]
   192f0:	b	19330 <ftello64@plt+0x8080>
   192f4:	ldr	r2, [fp, #-8]
   192f8:	ldr	r3, [fp, #-8]
   192fc:	lsr	r3, r3, #1
   19300:	add	r3, r3, #1
   19304:	mov	r1, #0
   19308:	adds	r3, r2, r3
   1930c:	bcc	19314 <ftello64@plt+0x8064>
   19310:	mov	r1, #1
   19314:	str	r3, [fp, #-8]
   19318:	mov	r3, r1
   1931c:	and	r3, r3, #1
   19320:	uxtb	r3, r3
   19324:	cmp	r3, #0
   19328:	beq	19330 <ftello64@plt+0x8080>
   1932c:	bl	19800 <ftello64@plt+0x8550>
   19330:	ldr	r3, [fp, #-8]
   19334:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19338:	mov	r1, r3
   1933c:	ldr	r0, [fp, #-16]
   19340:	bl	190f0 <ftello64@plt+0x7e40>
   19344:	str	r0, [fp, #-16]
   19348:	ldr	r2, [fp, #-8]
   1934c:	ldr	r3, [fp, #-20]	; 0xffffffec
   19350:	str	r2, [r3]
   19354:	ldr	r3, [fp, #-16]
   19358:	mov	r0, r3
   1935c:	sub	sp, fp, #4
   19360:	ldr	fp, [sp]
   19364:	add	sp, sp, #4
   19368:	pop	{pc}		; (ldr pc, [sp], #4)
   1936c:	str	fp, [sp, #-8]!
   19370:	str	lr, [sp, #4]
   19374:	add	fp, sp, #4
   19378:	sub	sp, sp, #32
   1937c:	str	r0, [fp, #-24]	; 0xffffffe8
   19380:	str	r1, [fp, #-28]	; 0xffffffe4
   19384:	str	r2, [fp, #-32]	; 0xffffffe0
   19388:	str	r3, [fp, #-36]	; 0xffffffdc
   1938c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19390:	ldr	r3, [r3]
   19394:	str	r3, [fp, #-8]
   19398:	ldr	r3, [fp, #-8]
   1939c:	asr	r3, r3, #1
   193a0:	mov	r1, #0
   193a4:	ldr	r2, [fp, #-8]
   193a8:	adds	r3, r2, r3
   193ac:	bvc	193b4 <ftello64@plt+0x8104>
   193b0:	mov	r1, #1
   193b4:	str	r3, [fp, #-16]
   193b8:	mov	r3, r1
   193bc:	and	r3, r3, #1
   193c0:	uxtb	r3, r3
   193c4:	cmp	r3, #0
   193c8:	beq	193d4 <ftello64@plt+0x8124>
   193cc:	mvn	r3, #-2147483648	; 0x80000000
   193d0:	str	r3, [fp, #-16]
   193d4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   193d8:	cmp	r3, #0
   193dc:	blt	193f8 <ftello64@plt+0x8148>
   193e0:	ldr	r3, [fp, #-16]
   193e4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   193e8:	cmp	r2, r3
   193ec:	bge	193f8 <ftello64@plt+0x8148>
   193f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   193f4:	str	r3, [fp, #-16]
   193f8:	ldr	r2, [fp, #-16]
   193fc:	mov	lr, #0
   19400:	ldr	r3, [fp, #4]
   19404:	smull	r2, r3, r2, r3
   19408:	mov	r0, #0
   1940c:	mov	r1, #0
   19410:	mov	r0, r3
   19414:	asr	r1, r3, #31
   19418:	asr	ip, r2, #31
   1941c:	cmp	ip, r0
   19420:	beq	19428 <ftello64@plt+0x8178>
   19424:	mov	lr, #1
   19428:	mov	r3, r2
   1942c:	str	r3, [fp, #-20]	; 0xffffffec
   19430:	mov	r3, lr
   19434:	and	r3, r3, #1
   19438:	uxtb	r3, r3
   1943c:	cmp	r3, #0
   19440:	beq	1944c <ftello64@plt+0x819c>
   19444:	mvn	r3, #-2147483648	; 0x80000000
   19448:	b	19464 <ftello64@plt+0x81b4>
   1944c:	ldr	r3, [fp, #-20]	; 0xffffffec
   19450:	cmp	r3, #63	; 0x3f
   19454:	bgt	19460 <ftello64@plt+0x81b0>
   19458:	mov	r3, #64	; 0x40
   1945c:	b	19464 <ftello64@plt+0x81b4>
   19460:	mov	r3, #0
   19464:	str	r3, [fp, #-12]
   19468:	ldr	r3, [fp, #-12]
   1946c:	cmp	r3, #0
   19470:	beq	194a8 <ftello64@plt+0x81f8>
   19474:	ldr	r2, [fp, #-12]
   19478:	ldr	r3, [fp, #4]
   1947c:	sdiv	r3, r2, r3
   19480:	str	r3, [fp, #-16]
   19484:	ldr	r3, [fp, #-12]
   19488:	ldr	r2, [fp, #4]
   1948c:	sdiv	r2, r3, r2
   19490:	ldr	r1, [fp, #4]
   19494:	mul	r2, r1, r2
   19498:	sub	r3, r3, r2
   1949c:	ldr	r2, [fp, #-12]
   194a0:	sub	r3, r2, r3
   194a4:	str	r3, [fp, #-20]	; 0xffffffec
   194a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   194ac:	cmp	r3, #0
   194b0:	bne	194c0 <ftello64@plt+0x8210>
   194b4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   194b8:	mov	r2, #0
   194bc:	str	r2, [r3]
   194c0:	ldr	r2, [fp, #-16]
   194c4:	ldr	r3, [fp, #-8]
   194c8:	sub	r3, r2, r3
   194cc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   194d0:	cmp	r2, r3
   194d4:	ble	19574 <ftello64@plt+0x82c4>
   194d8:	mov	r1, #0
   194dc:	ldr	r2, [fp, #-8]
   194e0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   194e4:	adds	r3, r2, r3
   194e8:	bvc	194f0 <ftello64@plt+0x8240>
   194ec:	mov	r1, #1
   194f0:	str	r3, [fp, #-16]
   194f4:	mov	r3, r1
   194f8:	and	r3, r3, #1
   194fc:	uxtb	r3, r3
   19500:	cmp	r3, #0
   19504:	bne	19570 <ftello64@plt+0x82c0>
   19508:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1950c:	cmp	r3, #0
   19510:	blt	19524 <ftello64@plt+0x8274>
   19514:	ldr	r3, [fp, #-16]
   19518:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1951c:	cmp	r2, r3
   19520:	blt	19570 <ftello64@plt+0x82c0>
   19524:	ldr	r2, [fp, #-16]
   19528:	mov	lr, #0
   1952c:	ldr	r3, [fp, #4]
   19530:	smull	r2, r3, r2, r3
   19534:	mov	r0, #0
   19538:	mov	r1, #0
   1953c:	mov	r0, r3
   19540:	asr	r1, r3, #31
   19544:	asr	ip, r2, #31
   19548:	cmp	ip, r0
   1954c:	beq	19554 <ftello64@plt+0x82a4>
   19550:	mov	lr, #1
   19554:	mov	r3, r2
   19558:	str	r3, [fp, #-20]	; 0xffffffec
   1955c:	mov	r3, lr
   19560:	and	r3, r3, #1
   19564:	uxtb	r3, r3
   19568:	cmp	r3, #0
   1956c:	beq	19574 <ftello64@plt+0x82c4>
   19570:	bl	19800 <ftello64@plt+0x8550>
   19574:	ldr	r3, [fp, #-20]	; 0xffffffec
   19578:	mov	r1, r3
   1957c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19580:	bl	19040 <ftello64@plt+0x7d90>
   19584:	str	r0, [fp, #-24]	; 0xffffffe8
   19588:	ldr	r2, [fp, #-16]
   1958c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19590:	str	r2, [r3]
   19594:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19598:	mov	r0, r3
   1959c:	sub	sp, fp, #4
   195a0:	ldr	fp, [sp]
   195a4:	add	sp, sp, #4
   195a8:	pop	{pc}		; (ldr pc, [sp], #4)
   195ac:	str	fp, [sp, #-8]!
   195b0:	str	lr, [sp, #4]
   195b4:	add	fp, sp, #4
   195b8:	sub	sp, sp, #8
   195bc:	str	r0, [fp, #-8]
   195c0:	mov	r1, #1
   195c4:	ldr	r0, [fp, #-8]
   195c8:	bl	1961c <ftello64@plt+0x836c>
   195cc:	mov	r3, r0
   195d0:	mov	r0, r3
   195d4:	sub	sp, fp, #4
   195d8:	ldr	fp, [sp]
   195dc:	add	sp, sp, #4
   195e0:	pop	{pc}		; (ldr pc, [sp], #4)
   195e4:	str	fp, [sp, #-8]!
   195e8:	str	lr, [sp, #4]
   195ec:	add	fp, sp, #4
   195f0:	sub	sp, sp, #8
   195f4:	str	r0, [fp, #-8]
   195f8:	mov	r1, #1
   195fc:	ldr	r0, [fp, #-8]
   19600:	bl	19664 <ftello64@plt+0x83b4>
   19604:	mov	r3, r0
   19608:	mov	r0, r3
   1960c:	sub	sp, fp, #4
   19610:	ldr	fp, [sp]
   19614:	add	sp, sp, #4
   19618:	pop	{pc}		; (ldr pc, [sp], #4)
   1961c:	str	fp, [sp, #-8]!
   19620:	str	lr, [sp, #4]
   19624:	add	fp, sp, #4
   19628:	sub	sp, sp, #8
   1962c:	str	r0, [fp, #-8]
   19630:	str	r1, [fp, #-12]
   19634:	ldr	r1, [fp, #-12]
   19638:	ldr	r0, [fp, #-8]
   1963c:	bl	1a2dc <ftello64@plt+0x902c>
   19640:	mov	r3, r0
   19644:	mov	r0, r3
   19648:	bl	18f50 <ftello64@plt+0x7ca0>
   1964c:	mov	r3, r0
   19650:	mov	r0, r3
   19654:	sub	sp, fp, #4
   19658:	ldr	fp, [sp]
   1965c:	add	sp, sp, #4
   19660:	pop	{pc}		; (ldr pc, [sp], #4)
   19664:	str	fp, [sp, #-8]!
   19668:	str	lr, [sp, #4]
   1966c:	add	fp, sp, #4
   19670:	sub	sp, sp, #8
   19674:	str	r0, [fp, #-8]
   19678:	str	r1, [fp, #-12]
   1967c:	ldr	r1, [fp, #-12]
   19680:	ldr	r0, [fp, #-8]
   19684:	bl	1c62c <ftello64@plt+0xb37c>
   19688:	mov	r3, r0
   1968c:	mov	r0, r3
   19690:	bl	18f50 <ftello64@plt+0x7ca0>
   19694:	mov	r3, r0
   19698:	mov	r0, r3
   1969c:	sub	sp, fp, #4
   196a0:	ldr	fp, [sp]
   196a4:	add	sp, sp, #4
   196a8:	pop	{pc}		; (ldr pc, [sp], #4)
   196ac:	str	fp, [sp, #-8]!
   196b0:	str	lr, [sp, #4]
   196b4:	add	fp, sp, #4
   196b8:	sub	sp, sp, #8
   196bc:	str	r0, [fp, #-8]
   196c0:	str	r1, [fp, #-12]
   196c4:	ldr	r0, [fp, #-12]
   196c8:	bl	18f8c <ftello64@plt+0x7cdc>
   196cc:	mov	r3, r0
   196d0:	ldr	r2, [fp, #-12]
   196d4:	ldr	r1, [fp, #-8]
   196d8:	mov	r0, r3
   196dc:	bl	11010 <memcpy@plt>
   196e0:	mov	r3, r0
   196e4:	mov	r0, r3
   196e8:	sub	sp, fp, #4
   196ec:	ldr	fp, [sp]
   196f0:	add	sp, sp, #4
   196f4:	pop	{pc}		; (ldr pc, [sp], #4)
   196f8:	str	fp, [sp, #-8]!
   196fc:	str	lr, [sp, #4]
   19700:	add	fp, sp, #4
   19704:	sub	sp, sp, #8
   19708:	str	r0, [fp, #-8]
   1970c:	str	r1, [fp, #-12]
   19710:	ldr	r0, [fp, #-12]
   19714:	bl	18fcc <ftello64@plt+0x7d1c>
   19718:	mov	r3, r0
   1971c:	mov	r0, r3
   19720:	ldr	r3, [fp, #-12]
   19724:	mov	r2, r3
   19728:	ldr	r1, [fp, #-8]
   1972c:	bl	11010 <memcpy@plt>
   19730:	mov	r3, r0
   19734:	mov	r0, r3
   19738:	sub	sp, fp, #4
   1973c:	ldr	fp, [sp]
   19740:	add	sp, sp, #4
   19744:	pop	{pc}		; (ldr pc, [sp], #4)
   19748:	str	fp, [sp, #-8]!
   1974c:	str	lr, [sp, #4]
   19750:	add	fp, sp, #4
   19754:	sub	sp, sp, #16
   19758:	str	r0, [fp, #-16]
   1975c:	str	r1, [fp, #-20]	; 0xffffffec
   19760:	ldr	r3, [fp, #-20]	; 0xffffffec
   19764:	add	r3, r3, #1
   19768:	mov	r0, r3
   1976c:	bl	18fcc <ftello64@plt+0x7d1c>
   19770:	mov	r3, r0
   19774:	str	r3, [fp, #-8]
   19778:	ldr	r3, [fp, #-20]	; 0xffffffec
   1977c:	ldr	r2, [fp, #-8]
   19780:	add	r3, r2, r3
   19784:	mov	r2, #0
   19788:	strb	r2, [r3]
   1978c:	ldr	r3, [fp, #-20]	; 0xffffffec
   19790:	mov	r2, r3
   19794:	ldr	r1, [fp, #-16]
   19798:	ldr	r0, [fp, #-8]
   1979c:	bl	11010 <memcpy@plt>
   197a0:	mov	r3, r0
   197a4:	mov	r0, r3
   197a8:	sub	sp, fp, #4
   197ac:	ldr	fp, [sp]
   197b0:	add	sp, sp, #4
   197b4:	pop	{pc}		; (ldr pc, [sp], #4)
   197b8:	str	fp, [sp, #-8]!
   197bc:	str	lr, [sp, #4]
   197c0:	add	fp, sp, #4
   197c4:	sub	sp, sp, #8
   197c8:	str	r0, [fp, #-8]
   197cc:	ldr	r0, [fp, #-8]
   197d0:	bl	11184 <strlen@plt>
   197d4:	mov	r3, r0
   197d8:	add	r3, r3, #1
   197dc:	mov	r1, r3
   197e0:	ldr	r0, [fp, #-8]
   197e4:	bl	196ac <ftello64@plt+0x83fc>
   197e8:	mov	r3, r0
   197ec:	mov	r0, r3
   197f0:	sub	sp, fp, #4
   197f4:	ldr	fp, [sp]
   197f8:	add	sp, sp, #4
   197fc:	pop	{pc}		; (ldr pc, [sp], #4)
   19800:	strd	r4, [sp, #-16]!
   19804:	str	fp, [sp, #8]
   19808:	str	lr, [sp, #12]
   1980c:	add	fp, sp, #12
   19810:	movw	r3, #61740	; 0xf12c
   19814:	movt	r3, #2
   19818:	ldr	r4, [r3]
   1981c:	movw	r0, #58880	; 0xe600
   19820:	movt	r0, #1
   19824:	bl	11178 <gettext@plt>
   19828:	mov	r3, r0
   1982c:	movw	r2, #58900	; 0xe614
   19830:	movt	r2, #1
   19834:	mov	r1, #0
   19838:	mov	r0, r4
   1983c:	bl	11100 <error@plt>
   19840:	bl	11280 <abort@plt>
   19844:	strd	r4, [sp, #-16]!
   19848:	str	fp, [sp, #8]
   1984c:	str	lr, [sp, #12]
   19850:	add	fp, sp, #12
   19854:	sub	sp, sp, #40	; 0x28
   19858:	str	r0, [fp, #-32]	; 0xffffffe0
   1985c:	str	r1, [fp, #-36]	; 0xffffffdc
   19860:	strd	r2, [fp, #-44]	; 0xffffffd4
   19864:	sub	r2, fp, #28
   19868:	ldr	r3, [fp, #12]
   1986c:	str	r3, [sp]
   19870:	mov	r3, r2
   19874:	ldr	r2, [fp, #-36]	; 0xffffffdc
   19878:	mov	r1, #0
   1987c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19880:	bl	19c88 <ftello64@plt+0x89d8>
   19884:	str	r0, [fp, #-16]
   19888:	ldr	r3, [fp, #-16]
   1988c:	cmp	r3, #0
   19890:	bne	19904 <ftello64@plt+0x8654>
   19894:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   19898:	ldrd	r0, [fp, #-44]	; 0xffffffd4
   1989c:	cmp	r1, r3
   198a0:	cmpeq	r0, r2
   198a4:	bhi	198bc <ftello64@plt+0x860c>
   198a8:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   198ac:	ldrd	r0, [fp, #4]
   198b0:	cmp	r1, r3
   198b4:	cmpeq	r0, r2
   198b8:	bcs	19940 <ftello64@plt+0x8690>
   198bc:	mov	r3, #1
   198c0:	str	r3, [fp, #-16]
   198c4:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   198c8:	mvn	r0, #-1073741824	; 0xc0000000
   198cc:	mov	r1, #0
   198d0:	cmp	r3, r1
   198d4:	cmpeq	r2, r0
   198d8:	bls	198f0 <ftello64@plt+0x8640>
   198dc:	bl	111a8 <__errno_location@plt>
   198e0:	mov	r2, r0
   198e4:	mov	r3, #75	; 0x4b
   198e8:	str	r3, [r2]
   198ec:	b	19940 <ftello64@plt+0x8690>
   198f0:	bl	111a8 <__errno_location@plt>
   198f4:	mov	r2, r0
   198f8:	mov	r3, #34	; 0x22
   198fc:	str	r3, [r2]
   19900:	b	19940 <ftello64@plt+0x8690>
   19904:	ldr	r3, [fp, #-16]
   19908:	cmp	r3, #1
   1990c:	bne	19924 <ftello64@plt+0x8674>
   19910:	bl	111a8 <__errno_location@plt>
   19914:	mov	r2, r0
   19918:	mov	r3, #75	; 0x4b
   1991c:	str	r3, [r2]
   19920:	b	19940 <ftello64@plt+0x8690>
   19924:	ldr	r3, [fp, #-16]
   19928:	cmp	r3, #3
   1992c:	bne	19940 <ftello64@plt+0x8690>
   19930:	bl	111a8 <__errno_location@plt>
   19934:	mov	r2, r0
   19938:	mov	r3, #0
   1993c:	str	r3, [r2]
   19940:	ldr	r3, [fp, #-16]
   19944:	cmp	r3, #0
   19948:	beq	199b4 <ftello64@plt+0x8704>
   1994c:	ldr	r3, [fp, #20]
   19950:	cmp	r3, #0
   19954:	beq	19960 <ftello64@plt+0x86b0>
   19958:	ldr	r4, [fp, #20]
   1995c:	b	19964 <ftello64@plt+0x86b4>
   19960:	mov	r4, #1
   19964:	bl	111a8 <__errno_location@plt>
   19968:	mov	r3, r0
   1996c:	ldr	r3, [r3]
   19970:	cmp	r3, #22
   19974:	beq	19988 <ftello64@plt+0x86d8>
   19978:	bl	111a8 <__errno_location@plt>
   1997c:	mov	r3, r0
   19980:	ldr	r5, [r3]
   19984:	b	1998c <ftello64@plt+0x86dc>
   19988:	mov	r5, #0
   1998c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19990:	bl	16248 <ftello64@plt+0x4f98>
   19994:	mov	r3, r0
   19998:	str	r3, [sp]
   1999c:	ldr	r3, [fp, #16]
   199a0:	movw	r2, #58904	; 0xe618
   199a4:	movt	r2, #1
   199a8:	mov	r1, r5
   199ac:	mov	r0, r4
   199b0:	bl	11100 <error@plt>
   199b4:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   199b8:	mov	r0, r2
   199bc:	mov	r1, r3
   199c0:	sub	sp, fp, #12
   199c4:	ldrd	r4, [sp]
   199c8:	ldr	fp, [sp, #8]
   199cc:	add	sp, sp, #12
   199d0:	pop	{pc}		; (ldr pc, [sp], #4)
   199d4:	str	fp, [sp, #-8]!
   199d8:	str	lr, [sp, #4]
   199dc:	add	fp, sp, #4
   199e0:	sub	sp, sp, #40	; 0x28
   199e4:	str	r0, [fp, #-8]
   199e8:	strd	r2, [fp, #-20]	; 0xffffffec
   199ec:	ldr	r3, [fp, #20]
   199f0:	str	r3, [sp, #16]
   199f4:	ldr	r3, [fp, #16]
   199f8:	str	r3, [sp, #12]
   199fc:	ldr	r3, [fp, #12]
   19a00:	str	r3, [sp, #8]
   19a04:	ldrd	r2, [fp, #4]
   19a08:	strd	r2, [sp]
   19a0c:	ldrd	r2, [fp, #-20]	; 0xffffffec
   19a10:	mov	r1, #10
   19a14:	ldr	r0, [fp, #-8]
   19a18:	bl	19844 <ftello64@plt+0x8594>
   19a1c:	mov	r2, r0
   19a20:	mov	r3, r1
   19a24:	mov	r0, r2
   19a28:	mov	r1, r3
   19a2c:	sub	sp, fp, #4
   19a30:	ldr	fp, [sp]
   19a34:	add	sp, sp, #4
   19a38:	pop	{pc}		; (ldr pc, [sp], #4)
   19a3c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   19a40:	strd	r6, [sp, #8]
   19a44:	strd	r8, [sp, #16]
   19a48:	str	fp, [sp, #24]
   19a4c:	add	fp, sp, #24
   19a50:	sub	sp, sp, #44	; 0x2c
   19a54:	str	r0, [fp, #-40]	; 0xffffffd8
   19a58:	str	r1, [fp, #-44]	; 0xffffffd4
   19a5c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   19a60:	ldrd	r4, [r3]
   19a64:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19a68:	mov	r6, r3
   19a6c:	asr	r7, r6, #31
   19a70:	mov	r2, #0
   19a74:	mov	r3, #0
   19a78:	strd	r2, [fp, #-60]	; 0xffffffc4
   19a7c:	cmp	r6, #0
   19a80:	sbcs	r3, r7, #0
   19a84:	bge	19a9c <ftello64@plt+0x87ec>
   19a88:	orrs	r3, r4, r5
   19a8c:	beq	19a9c <ftello64@plt+0x87ec>
   19a90:	mov	r2, #1
   19a94:	mov	r3, #0
   19a98:	strd	r2, [fp, #-60]	; 0xffffffc4
   19a9c:	mov	r0, #0
   19aa0:	mov	r1, #0
   19aa4:	mov	r0, r7
   19aa8:	mov	r1, #0
   19aac:	mov	r2, #0
   19ab0:	mov	r3, #0
   19ab4:	mov	r2, r5
   19ab8:	mov	r3, #0
   19abc:	cmp	r0, #0
   19ac0:	bne	19ae4 <ftello64@plt+0x8834>
   19ac4:	cmp	r2, #0
   19ac8:	bne	19ad8 <ftello64@plt+0x8828>
   19acc:	umull	r2, r3, r6, r4
   19ad0:	strd	r2, [fp, #-52]	; 0xffffffcc
   19ad4:	b	19bb0 <ftello64@plt+0x8900>
   19ad8:	mov	r3, r2
   19adc:	mov	r2, r6
   19ae0:	b	19af4 <ftello64@plt+0x8844>
   19ae4:	cmp	r2, #0
   19ae8:	bne	19b6c <ftello64@plt+0x88bc>
   19aec:	mov	r3, r0
   19af0:	mov	r2, r4
   19af4:	umull	r8, r9, r6, r4
   19af8:	umull	r2, r3, r2, r3
   19afc:	mov	r0, r2
   19b00:	mov	r1, r3
   19b04:	mov	r2, #0
   19b08:	mov	r3, #0
   19b0c:	mov	r2, r9
   19b10:	mov	r3, #0
   19b14:	adds	ip, r0, r2
   19b18:	str	ip, [fp, #-68]	; 0xffffffbc
   19b1c:	adc	r3, r1, r3
   19b20:	str	r3, [fp, #-64]	; 0xffffffc0
   19b24:	ldrd	r0, [fp, #-68]	; 0xffffffbc
   19b28:	mov	r2, #0
   19b2c:	mov	r3, #0
   19b30:	mov	r2, r1
   19b34:	asr	r3, r1, #31
   19b38:	cmp	r2, #0
   19b3c:	bne	19b88 <ftello64@plt+0x88d8>
   19b40:	mov	r2, #0
   19b44:	mov	r3, #0
   19b48:	mov	r3, r0
   19b4c:	mov	r2, #0
   19b50:	mov	r0, r8
   19b54:	mov	r1, #0
   19b58:	orr	ip, r2, r0
   19b5c:	str	ip, [fp, #-52]	; 0xffffffcc
   19b60:	orr	r3, r3, r1
   19b64:	str	r3, [fp, #-48]	; 0xffffffd0
   19b68:	b	19bb0 <ftello64@plt+0x8900>
   19b6c:	mul	r2, r4, r7
   19b70:	mul	r3, r6, r5
   19b74:	add	r1, r2, r3
   19b78:	umull	r2, r3, r6, r4
   19b7c:	add	r1, r1, r3
   19b80:	mov	r3, r1
   19b84:	strd	r2, [fp, #-52]	; 0xffffffcc
   19b88:	mul	r2, r4, r7
   19b8c:	mul	r3, r6, r5
   19b90:	add	r1, r2, r3
   19b94:	umull	r2, r3, r6, r4
   19b98:	add	r1, r1, r3
   19b9c:	mov	r3, r1
   19ba0:	strd	r2, [fp, #-52]	; 0xffffffcc
   19ba4:	mov	r2, #1
   19ba8:	mov	r3, #0
   19bac:	strd	r2, [fp, #-60]	; 0xffffffc4
   19bb0:	ldrd	r2, [fp, #-52]	; 0xffffffcc
   19bb4:	strd	r2, [fp, #-36]	; 0xffffffdc
   19bb8:	ldrd	r2, [fp, #-60]	; 0xffffffc4
   19bbc:	mov	r3, r2
   19bc0:	and	r3, r3, #1
   19bc4:	uxtb	r3, r3
   19bc8:	cmp	r3, #0
   19bcc:	beq	19be8 <ftello64@plt+0x8938>
   19bd0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   19bd4:	mvn	r2, #0
   19bd8:	mvn	r3, #0
   19bdc:	strd	r2, [r1]
   19be0:	mov	r3, #1
   19be4:	b	19bf8 <ftello64@plt+0x8948>
   19be8:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   19bec:	ldr	r1, [fp, #-40]	; 0xffffffd8
   19bf0:	strd	r2, [r1]
   19bf4:	mov	r3, #0
   19bf8:	mov	r0, r3
   19bfc:	sub	sp, fp, #24
   19c00:	ldrd	r4, [sp]
   19c04:	ldrd	r6, [sp, #8]
   19c08:	ldrd	r8, [sp, #16]
   19c0c:	ldr	fp, [sp, #24]
   19c10:	add	sp, sp, #28
   19c14:	bx	lr
   19c18:	str	fp, [sp, #-8]!
   19c1c:	str	lr, [sp, #4]
   19c20:	add	fp, sp, #4
   19c24:	sub	sp, sp, #24
   19c28:	str	r0, [fp, #-16]
   19c2c:	str	r1, [fp, #-20]	; 0xffffffec
   19c30:	str	r2, [fp, #-24]	; 0xffffffe8
   19c34:	mov	r3, #0
   19c38:	str	r3, [fp, #-8]
   19c3c:	b	19c5c <ftello64@plt+0x89ac>
   19c40:	ldr	r1, [fp, #-20]	; 0xffffffec
   19c44:	ldr	r0, [fp, #-16]
   19c48:	bl	19a3c <ftello64@plt+0x878c>
   19c4c:	mov	r2, r0
   19c50:	ldr	r3, [fp, #-8]
   19c54:	orr	r3, r3, r2
   19c58:	str	r3, [fp, #-8]
   19c5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19c60:	sub	r2, r3, #1
   19c64:	str	r2, [fp, #-24]	; 0xffffffe8
   19c68:	cmp	r3, #0
   19c6c:	bne	19c40 <ftello64@plt+0x8990>
   19c70:	ldr	r3, [fp, #-8]
   19c74:	mov	r0, r3
   19c78:	sub	sp, fp, #4
   19c7c:	ldr	fp, [sp]
   19c80:	add	sp, sp, #4
   19c84:	pop	{pc}		; (ldr pc, [sp], #4)
   19c88:	str	fp, [sp, #-8]!
   19c8c:	str	lr, [sp, #4]
   19c90:	add	fp, sp, #4
   19c94:	sub	sp, sp, #56	; 0x38
   19c98:	str	r0, [fp, #-48]	; 0xffffffd0
   19c9c:	str	r1, [fp, #-52]	; 0xffffffcc
   19ca0:	str	r2, [fp, #-56]	; 0xffffffc8
   19ca4:	str	r3, [fp, #-60]	; 0xffffffc4
   19ca8:	mov	r3, #0
   19cac:	str	r3, [fp, #-8]
   19cb0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   19cb4:	cmp	r3, #0
   19cb8:	blt	19cc8 <ftello64@plt+0x8a18>
   19cbc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   19cc0:	cmp	r3, #36	; 0x24
   19cc4:	ble	19ce8 <ftello64@plt+0x8a38>
   19cc8:	movw	r3, #58968	; 0xe658
   19ccc:	movt	r3, #1
   19cd0:	mov	r2, #85	; 0x55
   19cd4:	movw	r1, #58912	; 0xe620
   19cd8:	movt	r1, #1
   19cdc:	movw	r0, #58928	; 0xe630
   19ce0:	movt	r0, #1
   19ce4:	bl	112a4 <__assert_fail@plt>
   19ce8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   19cec:	cmp	r3, #0
   19cf0:	bne	19cfc <ftello64@plt+0x8a4c>
   19cf4:	sub	r3, fp, #36	; 0x24
   19cf8:	b	19d00 <ftello64@plt+0x8a50>
   19cfc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   19d00:	str	r3, [fp, #-32]	; 0xffffffe0
   19d04:	bl	111a8 <__errno_location@plt>
   19d08:	mov	r2, r0
   19d0c:	mov	r3, #0
   19d10:	str	r3, [r2]
   19d14:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19d18:	str	r3, [fp, #-12]
   19d1c:	ldr	r3, [fp, #-12]
   19d20:	ldrb	r3, [r3]
   19d24:	strb	r3, [fp, #-13]
   19d28:	b	19d44 <ftello64@plt+0x8a94>
   19d2c:	ldr	r3, [fp, #-12]
   19d30:	add	r3, r3, #1
   19d34:	str	r3, [fp, #-12]
   19d38:	ldr	r3, [fp, #-12]
   19d3c:	ldrb	r3, [r3]
   19d40:	strb	r3, [fp, #-13]
   19d44:	bl	11160 <__ctype_b_loc@plt>
   19d48:	mov	r3, r0
   19d4c:	ldr	r2, [r3]
   19d50:	ldrb	r3, [fp, #-13]
   19d54:	lsl	r3, r3, #1
   19d58:	add	r3, r2, r3
   19d5c:	ldrh	r3, [r3]
   19d60:	and	r3, r3, #8192	; 0x2000
   19d64:	cmp	r3, #0
   19d68:	bne	19d2c <ftello64@plt+0x8a7c>
   19d6c:	ldrb	r3, [fp, #-13]
   19d70:	cmp	r3, #45	; 0x2d
   19d74:	bne	19d80 <ftello64@plt+0x8ad0>
   19d78:	mov	r3, #4
   19d7c:	b	1a2c8 <ftello64@plt+0x9018>
   19d80:	ldr	r2, [fp, #-56]	; 0xffffffc8
   19d84:	ldr	r1, [fp, #-32]	; 0xffffffe0
   19d88:	ldr	r0, [fp, #-48]	; 0xffffffd0
   19d8c:	bl	111e4 <strtoumax@plt>
   19d90:	mov	r2, r0
   19d94:	mov	r3, r1
   19d98:	strd	r2, [fp, #-44]	; 0xffffffd4
   19d9c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19da0:	ldr	r3, [r3]
   19da4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   19da8:	cmp	r2, r3
   19dac:	bne	19e0c <ftello64@plt+0x8b5c>
   19db0:	ldr	r3, [fp, #4]
   19db4:	cmp	r3, #0
   19db8:	beq	19e04 <ftello64@plt+0x8b54>
   19dbc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19dc0:	ldr	r3, [r3]
   19dc4:	ldrb	r3, [r3]
   19dc8:	cmp	r3, #0
   19dcc:	beq	19e04 <ftello64@plt+0x8b54>
   19dd0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19dd4:	ldr	r3, [r3]
   19dd8:	ldrb	r3, [r3]
   19ddc:	mov	r1, r3
   19de0:	ldr	r0, [fp, #4]
   19de4:	bl	11190 <strchr@plt>
   19de8:	mov	r3, r0
   19dec:	cmp	r3, #0
   19df0:	beq	19e04 <ftello64@plt+0x8b54>
   19df4:	mov	r2, #1
   19df8:	mov	r3, #0
   19dfc:	strd	r2, [fp, #-44]	; 0xffffffd4
   19e00:	b	19e44 <ftello64@plt+0x8b94>
   19e04:	mov	r3, #4
   19e08:	b	1a2c8 <ftello64@plt+0x9018>
   19e0c:	bl	111a8 <__errno_location@plt>
   19e10:	mov	r3, r0
   19e14:	ldr	r3, [r3]
   19e18:	cmp	r3, #0
   19e1c:	beq	19e44 <ftello64@plt+0x8b94>
   19e20:	bl	111a8 <__errno_location@plt>
   19e24:	mov	r3, r0
   19e28:	ldr	r3, [r3]
   19e2c:	cmp	r3, #34	; 0x22
   19e30:	beq	19e3c <ftello64@plt+0x8b8c>
   19e34:	mov	r3, #4
   19e38:	b	1a2c8 <ftello64@plt+0x9018>
   19e3c:	mov	r3, #1
   19e40:	str	r3, [fp, #-8]
   19e44:	ldr	r3, [fp, #4]
   19e48:	cmp	r3, #0
   19e4c:	bne	19e64 <ftello64@plt+0x8bb4>
   19e50:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   19e54:	ldr	r1, [fp, #-60]	; 0xffffffc4
   19e58:	strd	r2, [r1]
   19e5c:	ldr	r3, [fp, #-8]
   19e60:	b	1a2c8 <ftello64@plt+0x9018>
   19e64:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19e68:	ldr	r3, [r3]
   19e6c:	ldrb	r3, [r3]
   19e70:	cmp	r3, #0
   19e74:	beq	1a2b8 <ftello64@plt+0x9008>
   19e78:	mov	r3, #1024	; 0x400
   19e7c:	str	r3, [fp, #-20]	; 0xffffffec
   19e80:	mov	r3, #1
   19e84:	str	r3, [fp, #-24]	; 0xffffffe8
   19e88:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19e8c:	ldr	r3, [r3]
   19e90:	ldrb	r3, [r3]
   19e94:	mov	r1, r3
   19e98:	ldr	r0, [fp, #4]
   19e9c:	bl	11190 <strchr@plt>
   19ea0:	mov	r3, r0
   19ea4:	cmp	r3, #0
   19ea8:	bne	19ec4 <ftello64@plt+0x8c14>
   19eac:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   19eb0:	ldr	r1, [fp, #-60]	; 0xffffffc4
   19eb4:	strd	r2, [r1]
   19eb8:	ldr	r3, [fp, #-8]
   19ebc:	orr	r3, r3, #2
   19ec0:	b	1a2c8 <ftello64@plt+0x9018>
   19ec4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19ec8:	ldr	r3, [r3]
   19ecc:	ldrb	r3, [r3]
   19ed0:	sub	r3, r3, #69	; 0x45
   19ed4:	cmp	r3, #47	; 0x2f
   19ed8:	ldrls	pc, [pc, r3, lsl #2]
   19edc:	b	1a030 <ftello64@plt+0x8d80>
   19ee0:	andeq	r9, r1, r0, lsr #31
   19ee4:	andeq	sl, r1, r0, lsr r0
   19ee8:	andeq	r9, r1, r0, lsr #31
   19eec:	andeq	sl, r1, r0, lsr r0
   19ef0:	andeq	sl, r1, r0, lsr r0
   19ef4:	andeq	sl, r1, r0, lsr r0
   19ef8:	andeq	r9, r1, r0, lsr #31
   19efc:	andeq	sl, r1, r0, lsr r0
   19f00:	andeq	r9, r1, r0, lsr #31
   19f04:	andeq	sl, r1, r0, lsr r0
   19f08:	andeq	sl, r1, r0, lsr r0
   19f0c:	andeq	r9, r1, r0, lsr #31
   19f10:	andeq	sl, r1, r0, lsr r0
   19f14:	andeq	sl, r1, r0, lsr r0
   19f18:	andeq	sl, r1, r0, lsr r0
   19f1c:	andeq	r9, r1, r0, lsr #31
   19f20:	andeq	sl, r1, r0, lsr r0
   19f24:	andeq	sl, r1, r0, lsr r0
   19f28:	andeq	sl, r1, r0, lsr r0
   19f2c:	andeq	sl, r1, r0, lsr r0
   19f30:	andeq	r9, r1, r0, lsr #31
   19f34:	andeq	r9, r1, r0, lsr #31
   19f38:	andeq	sl, r1, r0, lsr r0
   19f3c:	andeq	sl, r1, r0, lsr r0
   19f40:	andeq	sl, r1, r0, lsr r0
   19f44:	andeq	sl, r1, r0, lsr r0
   19f48:	andeq	sl, r1, r0, lsr r0
   19f4c:	andeq	sl, r1, r0, lsr r0
   19f50:	andeq	sl, r1, r0, lsr r0
   19f54:	andeq	sl, r1, r0, lsr r0
   19f58:	andeq	sl, r1, r0, lsr r0
   19f5c:	andeq	sl, r1, r0, lsr r0
   19f60:	andeq	sl, r1, r0, lsr r0
   19f64:	andeq	sl, r1, r0, lsr r0
   19f68:	andeq	r9, r1, r0, lsr #31
   19f6c:	andeq	sl, r1, r0, lsr r0
   19f70:	andeq	sl, r1, r0, lsr r0
   19f74:	andeq	sl, r1, r0, lsr r0
   19f78:	andeq	r9, r1, r0, lsr #31
   19f7c:	andeq	sl, r1, r0, lsr r0
   19f80:	andeq	r9, r1, r0, lsr #31
   19f84:	andeq	sl, r1, r0, lsr r0
   19f88:	andeq	sl, r1, r0, lsr r0
   19f8c:	andeq	sl, r1, r0, lsr r0
   19f90:	andeq	sl, r1, r0, lsr r0
   19f94:	andeq	sl, r1, r0, lsr r0
   19f98:	andeq	sl, r1, r0, lsr r0
   19f9c:	andeq	r9, r1, r0, lsr #31
   19fa0:	mov	r1, #48	; 0x30
   19fa4:	ldr	r0, [fp, #4]
   19fa8:	bl	11190 <strchr@plt>
   19fac:	mov	r3, r0
   19fb0:	cmp	r3, #0
   19fb4:	beq	1a024 <ftello64@plt+0x8d74>
   19fb8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19fbc:	ldr	r3, [r3]
   19fc0:	add	r3, r3, #1
   19fc4:	ldrb	r3, [r3]
   19fc8:	cmp	r3, #68	; 0x44
   19fcc:	beq	1a00c <ftello64@plt+0x8d5c>
   19fd0:	cmp	r3, #105	; 0x69
   19fd4:	beq	19fe4 <ftello64@plt+0x8d34>
   19fd8:	cmp	r3, #66	; 0x42
   19fdc:	beq	1a00c <ftello64@plt+0x8d5c>
   19fe0:	b	1a030 <ftello64@plt+0x8d80>
   19fe4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19fe8:	ldr	r3, [r3]
   19fec:	add	r3, r3, #2
   19ff0:	ldrb	r3, [r3]
   19ff4:	cmp	r3, #66	; 0x42
   19ff8:	bne	1a02c <ftello64@plt+0x8d7c>
   19ffc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a000:	add	r3, r3, #2
   1a004:	str	r3, [fp, #-24]	; 0xffffffe8
   1a008:	b	1a02c <ftello64@plt+0x8d7c>
   1a00c:	mov	r3, #1000	; 0x3e8
   1a010:	str	r3, [fp, #-20]	; 0xffffffec
   1a014:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a018:	add	r3, r3, #1
   1a01c:	str	r3, [fp, #-24]	; 0xffffffe8
   1a020:	b	1a030 <ftello64@plt+0x8d80>
   1a024:	nop	{0}
   1a028:	b	1a030 <ftello64@plt+0x8d80>
   1a02c:	nop	{0}
   1a030:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a034:	ldr	r3, [r3]
   1a038:	ldrb	r3, [r3]
   1a03c:	sub	r3, r3, #66	; 0x42
   1a040:	cmp	r3, #53	; 0x35
   1a044:	ldrls	pc, [pc, r3, lsl #2]
   1a048:	b	1a258 <ftello64@plt+0x8fa8>
   1a04c:	andeq	sl, r1, ip, lsr r1
   1a050:	andeq	sl, r1, r8, asr r2
   1a054:	andeq	sl, r1, r8, asr r2
   1a058:	andeq	sl, r1, r0, ror #2
   1a05c:	andeq	sl, r1, r8, asr r2
   1a060:	andeq	sl, r1, ip, ror r1
   1a064:	andeq	sl, r1, r8, asr r2
   1a068:	andeq	sl, r1, r8, asr r2
   1a06c:	andeq	sl, r1, r8, asr r2
   1a070:	muleq	r1, r8, r1
   1a074:	andeq	sl, r1, r8, asr r2
   1a078:			; <UNDEFINED> instruction: 0x0001a1b4
   1a07c:	andeq	sl, r1, r8, asr r2
   1a080:	andeq	sl, r1, r8, asr r2
   1a084:	ldrdeq	sl, [r1], -r0
   1a088:	andeq	sl, r1, r8, asr r2
   1a08c:	andeq	sl, r1, r8, asr r2
   1a090:	andeq	sl, r1, r8, asr r2
   1a094:	andeq	sl, r1, ip, ror #3
   1a098:	andeq	sl, r1, r8, asr r2
   1a09c:	andeq	sl, r1, r8, asr r2
   1a0a0:	andeq	sl, r1, r8, asr r2
   1a0a4:	andeq	sl, r1, r8, asr r2
   1a0a8:	andeq	sl, r1, r0, lsr #4
   1a0ac:	andeq	sl, r1, ip, lsr r2
   1a0b0:	andeq	sl, r1, r8, asr r2
   1a0b4:	andeq	sl, r1, r8, asr r2
   1a0b8:	andeq	sl, r1, r8, asr r2
   1a0bc:	andeq	sl, r1, r8, asr r2
   1a0c0:	andeq	sl, r1, r8, asr r2
   1a0c4:	andeq	sl, r1, r8, asr r2
   1a0c8:	andeq	sl, r1, r8, asr r2
   1a0cc:	andeq	sl, r1, r4, lsr #2
   1a0d0:	andeq	sl, r1, r4, asr r1
   1a0d4:	andeq	sl, r1, r8, asr r2
   1a0d8:	andeq	sl, r1, r8, asr r2
   1a0dc:	andeq	sl, r1, r8, asr r2
   1a0e0:	andeq	sl, r1, ip, ror r1
   1a0e4:	andeq	sl, r1, r8, asr r2
   1a0e8:	andeq	sl, r1, r8, asr r2
   1a0ec:	andeq	sl, r1, r8, asr r2
   1a0f0:	muleq	r1, r8, r1
   1a0f4:	andeq	sl, r1, r8, asr r2
   1a0f8:			; <UNDEFINED> instruction: 0x0001a1b4
   1a0fc:	andeq	sl, r1, r8, asr r2
   1a100:	andeq	sl, r1, r8, asr r2
   1a104:	andeq	sl, r1, r8, asr r2
   1a108:	andeq	sl, r1, r8, asr r2
   1a10c:	andeq	sl, r1, r8, asr r2
   1a110:	andeq	sl, r1, r8, asr r2
   1a114:	andeq	sl, r1, ip, ror #3
   1a118:	andeq	sl, r1, r8, asr r2
   1a11c:	andeq	sl, r1, r8, asr r2
   1a120:	andeq	sl, r1, r8, lsl #4
   1a124:	sub	r3, fp, #44	; 0x2c
   1a128:	mov	r1, #512	; 0x200
   1a12c:	mov	r0, r3
   1a130:	bl	19a3c <ftello64@plt+0x878c>
   1a134:	str	r0, [fp, #-28]	; 0xffffffe4
   1a138:	b	1a270 <ftello64@plt+0x8fc0>
   1a13c:	sub	r3, fp, #44	; 0x2c
   1a140:	mov	r1, #1024	; 0x400
   1a144:	mov	r0, r3
   1a148:	bl	19a3c <ftello64@plt+0x878c>
   1a14c:	str	r0, [fp, #-28]	; 0xffffffe4
   1a150:	b	1a270 <ftello64@plt+0x8fc0>
   1a154:	mov	r3, #0
   1a158:	str	r3, [fp, #-28]	; 0xffffffe4
   1a15c:	b	1a270 <ftello64@plt+0x8fc0>
   1a160:	sub	r3, fp, #44	; 0x2c
   1a164:	mov	r2, #6
   1a168:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a16c:	mov	r0, r3
   1a170:	bl	19c18 <ftello64@plt+0x8968>
   1a174:	str	r0, [fp, #-28]	; 0xffffffe4
   1a178:	b	1a270 <ftello64@plt+0x8fc0>
   1a17c:	sub	r3, fp, #44	; 0x2c
   1a180:	mov	r2, #3
   1a184:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a188:	mov	r0, r3
   1a18c:	bl	19c18 <ftello64@plt+0x8968>
   1a190:	str	r0, [fp, #-28]	; 0xffffffe4
   1a194:	b	1a270 <ftello64@plt+0x8fc0>
   1a198:	sub	r3, fp, #44	; 0x2c
   1a19c:	mov	r2, #1
   1a1a0:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a1a4:	mov	r0, r3
   1a1a8:	bl	19c18 <ftello64@plt+0x8968>
   1a1ac:	str	r0, [fp, #-28]	; 0xffffffe4
   1a1b0:	b	1a270 <ftello64@plt+0x8fc0>
   1a1b4:	sub	r3, fp, #44	; 0x2c
   1a1b8:	mov	r2, #2
   1a1bc:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a1c0:	mov	r0, r3
   1a1c4:	bl	19c18 <ftello64@plt+0x8968>
   1a1c8:	str	r0, [fp, #-28]	; 0xffffffe4
   1a1cc:	b	1a270 <ftello64@plt+0x8fc0>
   1a1d0:	sub	r3, fp, #44	; 0x2c
   1a1d4:	mov	r2, #5
   1a1d8:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a1dc:	mov	r0, r3
   1a1e0:	bl	19c18 <ftello64@plt+0x8968>
   1a1e4:	str	r0, [fp, #-28]	; 0xffffffe4
   1a1e8:	b	1a270 <ftello64@plt+0x8fc0>
   1a1ec:	sub	r3, fp, #44	; 0x2c
   1a1f0:	mov	r2, #4
   1a1f4:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a1f8:	mov	r0, r3
   1a1fc:	bl	19c18 <ftello64@plt+0x8968>
   1a200:	str	r0, [fp, #-28]	; 0xffffffe4
   1a204:	b	1a270 <ftello64@plt+0x8fc0>
   1a208:	sub	r3, fp, #44	; 0x2c
   1a20c:	mov	r1, #2
   1a210:	mov	r0, r3
   1a214:	bl	19a3c <ftello64@plt+0x878c>
   1a218:	str	r0, [fp, #-28]	; 0xffffffe4
   1a21c:	b	1a270 <ftello64@plt+0x8fc0>
   1a220:	sub	r3, fp, #44	; 0x2c
   1a224:	mov	r2, #8
   1a228:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a22c:	mov	r0, r3
   1a230:	bl	19c18 <ftello64@plt+0x8968>
   1a234:	str	r0, [fp, #-28]	; 0xffffffe4
   1a238:	b	1a270 <ftello64@plt+0x8fc0>
   1a23c:	sub	r3, fp, #44	; 0x2c
   1a240:	mov	r2, #7
   1a244:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a248:	mov	r0, r3
   1a24c:	bl	19c18 <ftello64@plt+0x8968>
   1a250:	str	r0, [fp, #-28]	; 0xffffffe4
   1a254:	b	1a270 <ftello64@plt+0x8fc0>
   1a258:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   1a25c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1a260:	strd	r2, [r1]
   1a264:	ldr	r3, [fp, #-8]
   1a268:	orr	r3, r3, #2
   1a26c:	b	1a2c8 <ftello64@plt+0x9018>
   1a270:	ldr	r2, [fp, #-8]
   1a274:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a278:	orr	r3, r2, r3
   1a27c:	str	r3, [fp, #-8]
   1a280:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a284:	ldr	r2, [r3]
   1a288:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a28c:	add	r2, r2, r3
   1a290:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a294:	str	r2, [r3]
   1a298:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1a29c:	ldr	r3, [r3]
   1a2a0:	ldrb	r3, [r3]
   1a2a4:	cmp	r3, #0
   1a2a8:	beq	1a2b8 <ftello64@plt+0x9008>
   1a2ac:	ldr	r3, [fp, #-8]
   1a2b0:	orr	r3, r3, #2
   1a2b4:	str	r3, [fp, #-8]
   1a2b8:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   1a2bc:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1a2c0:	strd	r2, [r1]
   1a2c4:	ldr	r3, [fp, #-8]
   1a2c8:	mov	r0, r3
   1a2cc:	sub	sp, fp, #4
   1a2d0:	ldr	fp, [sp]
   1a2d4:	add	sp, sp, #4
   1a2d8:	pop	{pc}		; (ldr pc, [sp], #4)
   1a2dc:	str	fp, [sp, #-8]!
   1a2e0:	str	lr, [sp, #4]
   1a2e4:	add	fp, sp, #4
   1a2e8:	sub	sp, sp, #16
   1a2ec:	str	r0, [fp, #-16]
   1a2f0:	str	r1, [fp, #-20]	; 0xffffffec
   1a2f4:	ldr	r3, [fp, #-16]
   1a2f8:	cmp	r3, #0
   1a2fc:	beq	1a30c <ftello64@plt+0x905c>
   1a300:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a304:	cmp	r3, #0
   1a308:	bne	1a31c <ftello64@plt+0x906c>
   1a30c:	mov	r3, #1
   1a310:	str	r3, [fp, #-20]	; 0xffffffec
   1a314:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a318:	str	r3, [fp, #-16]
   1a31c:	mov	ip, #0
   1a320:	ldr	r2, [fp, #-16]
   1a324:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a328:	umull	r0, r1, r2, r3
   1a32c:	mov	r2, #0
   1a330:	mov	r3, #0
   1a334:	mov	r2, r1
   1a338:	mov	r3, #0
   1a33c:	cmp	r2, #0
   1a340:	beq	1a348 <ftello64@plt+0x9098>
   1a344:	mov	ip, #1
   1a348:	cmp	r0, #0
   1a34c:	bge	1a354 <ftello64@plt+0x90a4>
   1a350:	mov	ip, #1
   1a354:	mov	r3, ip
   1a358:	and	r3, r3, #1
   1a35c:	uxtb	r3, r3
   1a360:	cmp	r3, #0
   1a364:	beq	1a380 <ftello64@plt+0x90d0>
   1a368:	bl	111a8 <__errno_location@plt>
   1a36c:	mov	r2, r0
   1a370:	mov	r3, #12
   1a374:	str	r3, [r2]
   1a378:	mov	r3, #0
   1a37c:	b	1a398 <ftello64@plt+0x90e8>
   1a380:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a384:	ldr	r0, [fp, #-16]
   1a388:	bl	10f98 <calloc@plt>
   1a38c:	mov	r3, r0
   1a390:	str	r3, [fp, #-8]
   1a394:	ldr	r3, [fp, #-8]
   1a398:	mov	r0, r3
   1a39c:	sub	sp, fp, #4
   1a3a0:	ldr	fp, [sp]
   1a3a4:	add	sp, sp, #4
   1a3a8:	pop	{pc}		; (ldr pc, [sp], #4)
   1a3ac:	str	fp, [sp, #-8]!
   1a3b0:	str	lr, [sp, #4]
   1a3b4:	add	fp, sp, #4
   1a3b8:	sub	sp, sp, #16
   1a3bc:	str	r0, [fp, #-16]
   1a3c0:	ldr	r3, [fp, #-16]
   1a3c4:	cmp	r3, #0
   1a3c8:	bne	1a3d4 <ftello64@plt+0x9124>
   1a3cc:	mov	r3, #1
   1a3d0:	str	r3, [fp, #-16]
   1a3d4:	mov	r2, #0
   1a3d8:	ldr	r3, [fp, #-16]
   1a3dc:	cmp	r3, #0
   1a3e0:	bge	1a3e8 <ftello64@plt+0x9138>
   1a3e4:	mov	r2, #1
   1a3e8:	mov	r3, r2
   1a3ec:	and	r3, r3, #1
   1a3f0:	uxtb	r3, r3
   1a3f4:	cmp	r3, #0
   1a3f8:	beq	1a414 <ftello64@plt+0x9164>
   1a3fc:	bl	111a8 <__errno_location@plt>
   1a400:	mov	r2, r0
   1a404:	mov	r3, #12
   1a408:	str	r3, [r2]
   1a40c:	mov	r3, #0
   1a410:	b	1a428 <ftello64@plt+0x9178>
   1a414:	ldr	r0, [fp, #-16]
   1a418:	bl	11118 <malloc@plt>
   1a41c:	mov	r3, r0
   1a420:	str	r3, [fp, #-8]
   1a424:	ldr	r3, [fp, #-8]
   1a428:	mov	r0, r3
   1a42c:	sub	sp, fp, #4
   1a430:	ldr	fp, [sp]
   1a434:	add	sp, sp, #4
   1a438:	pop	{pc}		; (ldr pc, [sp], #4)
   1a43c:	str	fp, [sp, #-8]!
   1a440:	str	lr, [sp, #4]
   1a444:	add	fp, sp, #4
   1a448:	sub	sp, sp, #16
   1a44c:	str	r0, [fp, #-16]
   1a450:	str	r1, [fp, #-20]	; 0xffffffec
   1a454:	ldr	r3, [fp, #-16]
   1a458:	cmp	r3, #0
   1a45c:	bne	1a470 <ftello64@plt+0x91c0>
   1a460:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a464:	bl	1a3ac <ftello64@plt+0x90fc>
   1a468:	mov	r3, r0
   1a46c:	b	1a4e0 <ftello64@plt+0x9230>
   1a470:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a474:	cmp	r3, #0
   1a478:	bne	1a48c <ftello64@plt+0x91dc>
   1a47c:	ldr	r0, [fp, #-16]
   1a480:	bl	1a864 <ftello64@plt+0x95b4>
   1a484:	mov	r3, #0
   1a488:	b	1a4e0 <ftello64@plt+0x9230>
   1a48c:	mov	r2, #0
   1a490:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a494:	cmp	r3, #0
   1a498:	bge	1a4a0 <ftello64@plt+0x91f0>
   1a49c:	mov	r2, #1
   1a4a0:	mov	r3, r2
   1a4a4:	and	r3, r3, #1
   1a4a8:	uxtb	r3, r3
   1a4ac:	cmp	r3, #0
   1a4b0:	beq	1a4cc <ftello64@plt+0x921c>
   1a4b4:	bl	111a8 <__errno_location@plt>
   1a4b8:	mov	r2, r0
   1a4bc:	mov	r3, #12
   1a4c0:	str	r3, [r2]
   1a4c4:	mov	r3, #0
   1a4c8:	b	1a4e0 <ftello64@plt+0x9230>
   1a4cc:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a4d0:	ldr	r0, [fp, #-16]
   1a4d4:	bl	11070 <realloc@plt>
   1a4d8:	str	r0, [fp, #-8]
   1a4dc:	ldr	r3, [fp, #-8]
   1a4e0:	mov	r0, r3
   1a4e4:	sub	sp, fp, #4
   1a4e8:	ldr	fp, [sp]
   1a4ec:	add	sp, sp, #4
   1a4f0:	pop	{pc}		; (ldr pc, [sp], #4)
   1a4f4:	strd	r4, [sp, #-16]!
   1a4f8:	str	fp, [sp, #8]
   1a4fc:	str	lr, [sp, #12]
   1a500:	add	fp, sp, #12
   1a504:	sub	sp, sp, #16
   1a508:	str	r0, [fp, #-24]	; 0xffffffe8
   1a50c:	str	r1, [fp, #-28]	; 0xffffffe4
   1a510:	ldr	r5, [fp, #-24]	; 0xffffffe8
   1a514:	ldr	r4, [fp, #-28]	; 0xffffffe4
   1a518:	cmp	r5, r4
   1a51c:	bne	1a528 <ftello64@plt+0x9278>
   1a520:	mov	r3, #0
   1a524:	b	1a588 <ftello64@plt+0x92d8>
   1a528:	ldrb	r3, [r5]
   1a52c:	mov	r0, r3
   1a530:	bl	1d0e0 <ftello64@plt+0xbe30>
   1a534:	mov	r3, r0
   1a538:	strb	r3, [fp, #-13]
   1a53c:	ldrb	r3, [r4]
   1a540:	mov	r0, r3
   1a544:	bl	1d0e0 <ftello64@plt+0xbe30>
   1a548:	mov	r3, r0
   1a54c:	strb	r3, [fp, #-14]
   1a550:	ldrb	r3, [fp, #-13]
   1a554:	cmp	r3, #0
   1a558:	beq	1a578 <ftello64@plt+0x92c8>
   1a55c:	add	r5, r5, #1
   1a560:	add	r4, r4, #1
   1a564:	ldrb	r2, [fp, #-13]
   1a568:	ldrb	r3, [fp, #-14]
   1a56c:	cmp	r2, r3
   1a570:	beq	1a528 <ftello64@plt+0x9278>
   1a574:	b	1a57c <ftello64@plt+0x92cc>
   1a578:	nop	{0}
   1a57c:	ldrb	r2, [fp, #-13]
   1a580:	ldrb	r3, [fp, #-14]
   1a584:	sub	r3, r2, r3
   1a588:	mov	r0, r3
   1a58c:	sub	sp, fp, #12
   1a590:	ldrd	r4, [sp]
   1a594:	ldr	fp, [sp, #8]
   1a598:	add	sp, sp, #12
   1a59c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a5a0:	str	fp, [sp, #-8]!
   1a5a4:	str	lr, [sp, #4]
   1a5a8:	add	fp, sp, #4
   1a5ac:	sub	sp, sp, #16
   1a5b0:	str	r0, [fp, #-16]
   1a5b4:	ldr	r0, [fp, #-16]
   1a5b8:	bl	110dc <__fpending@plt>
   1a5bc:	mov	r3, r0
   1a5c0:	cmp	r3, #0
   1a5c4:	movne	r3, #1
   1a5c8:	moveq	r3, #0
   1a5cc:	strb	r3, [fp, #-5]
   1a5d0:	ldr	r0, [fp, #-16]
   1a5d4:	bl	110e8 <ferror_unlocked@plt>
   1a5d8:	mov	r3, r0
   1a5dc:	cmp	r3, #0
   1a5e0:	movne	r3, #1
   1a5e4:	moveq	r3, #0
   1a5e8:	strb	r3, [fp, #-6]
   1a5ec:	ldr	r0, [fp, #-16]
   1a5f0:	bl	13180 <ftello64@plt+0x1ed0>
   1a5f4:	mov	r3, r0
   1a5f8:	cmp	r3, #0
   1a5fc:	movne	r3, #1
   1a600:	moveq	r3, #0
   1a604:	strb	r3, [fp, #-7]
   1a608:	ldrb	r3, [fp, #-6]
   1a60c:	cmp	r3, #0
   1a610:	bne	1a640 <ftello64@plt+0x9390>
   1a614:	ldrb	r3, [fp, #-7]
   1a618:	cmp	r3, #0
   1a61c:	beq	1a66c <ftello64@plt+0x93bc>
   1a620:	ldrb	r3, [fp, #-5]
   1a624:	cmp	r3, #0
   1a628:	bne	1a640 <ftello64@plt+0x9390>
   1a62c:	bl	111a8 <__errno_location@plt>
   1a630:	mov	r3, r0
   1a634:	ldr	r3, [r3]
   1a638:	cmp	r3, #9
   1a63c:	beq	1a66c <ftello64@plt+0x93bc>
   1a640:	ldrb	r3, [fp, #-7]
   1a644:	eor	r3, r3, #1
   1a648:	uxtb	r3, r3
   1a64c:	cmp	r3, #0
   1a650:	beq	1a664 <ftello64@plt+0x93b4>
   1a654:	bl	111a8 <__errno_location@plt>
   1a658:	mov	r2, r0
   1a65c:	mov	r3, #0
   1a660:	str	r3, [r2]
   1a664:	mvn	r3, #0
   1a668:	b	1a670 <ftello64@plt+0x93c0>
   1a66c:	mov	r3, #0
   1a670:	mov	r0, r3
   1a674:	sub	sp, fp, #4
   1a678:	ldr	fp, [sp]
   1a67c:	add	sp, sp, #4
   1a680:	pop	{pc}		; (ldr pc, [sp], #4)
   1a684:	push	{fp}		; (str fp, [sp, #-4]!)
   1a688:	add	fp, sp, #0
   1a68c:	sub	sp, sp, #12
   1a690:	str	r0, [fp, #-8]
   1a694:	ldr	r3, [fp, #-8]
   1a698:	cmp	r3, #0
   1a69c:	beq	1a6ac <ftello64@plt+0x93fc>
   1a6a0:	ldr	r3, [fp, #-8]
   1a6a4:	clz	r3, r3
   1a6a8:	b	1a6b0 <ftello64@plt+0x9400>
   1a6ac:	mov	r3, #32
   1a6b0:	mov	r0, r3
   1a6b4:	add	sp, fp, #0
   1a6b8:	pop	{fp}		; (ldr fp, [sp], #4)
   1a6bc:	bx	lr
   1a6c0:	push	{fp}		; (str fp, [sp, #-4]!)
   1a6c4:	add	fp, sp, #0
   1a6c8:	sub	sp, sp, #12
   1a6cc:	str	r0, [fp, #-8]
   1a6d0:	ldr	r3, [fp, #-8]
   1a6d4:	cmp	r3, #0
   1a6d8:	beq	1a6e8 <ftello64@plt+0x9438>
   1a6dc:	ldr	r3, [fp, #-8]
   1a6e0:	clz	r3, r3
   1a6e4:	b	1a6ec <ftello64@plt+0x943c>
   1a6e8:	mov	r3, #32
   1a6ec:	mov	r0, r3
   1a6f0:	add	sp, fp, #0
   1a6f4:	pop	{fp}		; (ldr fp, [sp], #4)
   1a6f8:	bx	lr
   1a6fc:	push	{fp}		; (str fp, [sp, #-4]!)
   1a700:	add	fp, sp, #0
   1a704:	sub	sp, sp, #12
   1a708:	strd	r0, [fp, #-12]
   1a70c:	ldrd	r2, [fp, #-12]
   1a710:	orrs	r3, r2, r3
   1a714:	beq	1a738 <ftello64@plt+0x9488>
   1a718:	ldrd	r2, [fp, #-12]
   1a71c:	cmp	r3, #0
   1a720:	beq	1a72c <ftello64@plt+0x947c>
   1a724:	clz	r3, r3
   1a728:	b	1a73c <ftello64@plt+0x948c>
   1a72c:	clz	r3, r2
   1a730:	add	r3, r3, #32
   1a734:	b	1a73c <ftello64@plt+0x948c>
   1a738:	mov	r3, #64	; 0x40
   1a73c:	mov	r0, r3
   1a740:	add	sp, fp, #0
   1a744:	pop	{fp}		; (ldr fp, [sp], #4)
   1a748:	bx	lr
   1a74c:	str	fp, [sp, #-8]!
   1a750:	str	lr, [sp, #4]
   1a754:	add	fp, sp, #4
   1a758:	sub	sp, sp, #32
   1a75c:	str	r0, [fp, #-32]	; 0xffffffe0
   1a760:	str	r1, [fp, #-36]	; 0xffffffdc
   1a764:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a768:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a76c:	bl	11238 <fopen64@plt>
   1a770:	str	r0, [fp, #-8]
   1a774:	ldr	r3, [fp, #-8]
   1a778:	cmp	r3, #0
   1a77c:	beq	1a84c <ftello64@plt+0x959c>
   1a780:	ldr	r0, [fp, #-8]
   1a784:	bl	111d8 <fileno@plt>
   1a788:	str	r0, [fp, #-12]
   1a78c:	ldr	r3, [fp, #-12]
   1a790:	cmp	r3, #0
   1a794:	blt	1a84c <ftello64@plt+0x959c>
   1a798:	ldr	r3, [fp, #-12]
   1a79c:	cmp	r3, #2
   1a7a0:	bgt	1a84c <ftello64@plt+0x959c>
   1a7a4:	ldr	r0, [fp, #-12]
   1a7a8:	bl	1c8a4 <ftello64@plt+0xb5f4>
   1a7ac:	str	r0, [fp, #-16]
   1a7b0:	ldr	r3, [fp, #-16]
   1a7b4:	cmp	r3, #0
   1a7b8:	bge	1a7ec <ftello64@plt+0x953c>
   1a7bc:	bl	111a8 <__errno_location@plt>
   1a7c0:	mov	r3, r0
   1a7c4:	ldr	r3, [r3]
   1a7c8:	str	r3, [fp, #-20]	; 0xffffffec
   1a7cc:	ldr	r0, [fp, #-8]
   1a7d0:	bl	13180 <ftello64@plt+0x1ed0>
   1a7d4:	bl	111a8 <__errno_location@plt>
   1a7d8:	mov	r2, r0
   1a7dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a7e0:	str	r3, [r2]
   1a7e4:	mov	r3, #0
   1a7e8:	b	1a850 <ftello64@plt+0x95a0>
   1a7ec:	ldr	r0, [fp, #-8]
   1a7f0:	bl	13180 <ftello64@plt+0x1ed0>
   1a7f4:	mov	r3, r0
   1a7f8:	cmp	r3, #0
   1a7fc:	bne	1a81c <ftello64@plt+0x956c>
   1a800:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a804:	ldr	r0, [fp, #-16]
   1a808:	bl	10f8c <fdopen@plt>
   1a80c:	str	r0, [fp, #-8]
   1a810:	ldr	r3, [fp, #-8]
   1a814:	cmp	r3, #0
   1a818:	bne	1a84c <ftello64@plt+0x959c>
   1a81c:	bl	111a8 <__errno_location@plt>
   1a820:	mov	r3, r0
   1a824:	ldr	r3, [r3]
   1a828:	str	r3, [fp, #-24]	; 0xffffffe8
   1a82c:	ldr	r0, [fp, #-16]
   1a830:	bl	11298 <close@plt>
   1a834:	bl	111a8 <__errno_location@plt>
   1a838:	mov	r2, r0
   1a83c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a840:	str	r3, [r2]
   1a844:	mov	r3, #0
   1a848:	b	1a850 <ftello64@plt+0x95a0>
   1a84c:	ldr	r3, [fp, #-8]
   1a850:	mov	r0, r3
   1a854:	sub	sp, fp, #4
   1a858:	ldr	fp, [sp]
   1a85c:	add	sp, sp, #4
   1a860:	pop	{pc}		; (ldr pc, [sp], #4)
   1a864:	str	r4, [sp, #-12]!
   1a868:	str	fp, [sp, #4]
   1a86c:	str	lr, [sp, #8]
   1a870:	add	fp, sp, #8
   1a874:	sub	sp, sp, #20
   1a878:	str	r0, [fp, #-24]	; 0xffffffe8
   1a87c:	bl	111a8 <__errno_location@plt>
   1a880:	mov	r3, r0
   1a884:	ldr	r3, [r3]
   1a888:	str	r3, [fp, #-20]	; 0xffffffec
   1a88c:	bl	111a8 <__errno_location@plt>
   1a890:	mov	r3, r0
   1a894:	ldr	r3, [r3]
   1a898:	str	r3, [fp, #-16]
   1a89c:	bl	111a8 <__errno_location@plt>
   1a8a0:	mov	r2, r0
   1a8a4:	mov	r3, #0
   1a8a8:	str	r3, [r2]
   1a8ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a8b0:	bl	10fec <free@plt>
   1a8b4:	bl	111a8 <__errno_location@plt>
   1a8b8:	mov	r3, r0
   1a8bc:	ldr	r3, [r3]
   1a8c0:	cmp	r3, #0
   1a8c4:	moveq	r3, #1
   1a8c8:	movne	r3, #0
   1a8cc:	uxtb	r3, r3
   1a8d0:	mov	r4, r3
   1a8d4:	bl	111a8 <__errno_location@plt>
   1a8d8:	mov	r2, r0
   1a8dc:	lsl	r3, r4, #2
   1a8e0:	sub	r1, fp, #12
   1a8e4:	add	r3, r1, r3
   1a8e8:	ldr	r3, [r3, #-8]
   1a8ec:	str	r3, [r2]
   1a8f0:	nop	{0}
   1a8f4:	sub	sp, fp, #8
   1a8f8:	ldr	r4, [sp]
   1a8fc:	ldr	fp, [sp, #4]
   1a900:	add	sp, sp, #8
   1a904:	pop	{pc}		; (ldr pc, [sp], #4)
   1a908:	push	{fp}		; (str fp, [sp, #-4]!)
   1a90c:	add	fp, sp, #0
   1a910:	sub	sp, sp, #12
   1a914:	str	r0, [fp, #-8]
   1a918:	ldr	r3, [fp, #-8]
   1a91c:	ldr	r3, [r3, #8]
   1a920:	mov	r0, r3
   1a924:	add	sp, fp, #0
   1a928:	pop	{fp}		; (ldr fp, [sp], #4)
   1a92c:	bx	lr
   1a930:	push	{fp}		; (str fp, [sp, #-4]!)
   1a934:	add	fp, sp, #0
   1a938:	sub	sp, sp, #12
   1a93c:	str	r0, [fp, #-8]
   1a940:	ldr	r3, [fp, #-8]
   1a944:	ldr	r3, [r3, #12]
   1a948:	mov	r0, r3
   1a94c:	add	sp, fp, #0
   1a950:	pop	{fp}		; (ldr fp, [sp], #4)
   1a954:	bx	lr
   1a958:	push	{fp}		; (str fp, [sp, #-4]!)
   1a95c:	add	fp, sp, #0
   1a960:	sub	sp, sp, #12
   1a964:	str	r0, [fp, #-8]
   1a968:	ldr	r3, [fp, #-8]
   1a96c:	ldr	r3, [r3, #16]
   1a970:	mov	r0, r3
   1a974:	add	sp, fp, #0
   1a978:	pop	{fp}		; (ldr fp, [sp], #4)
   1a97c:	bx	lr
   1a980:	push	{fp}		; (str fp, [sp, #-4]!)
   1a984:	add	fp, sp, #0
   1a988:	sub	sp, sp, #28
   1a98c:	str	r0, [fp, #-24]	; 0xffffffe8
   1a990:	mov	r3, #0
   1a994:	str	r3, [fp, #-12]
   1a998:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a99c:	ldr	r3, [r3]
   1a9a0:	str	r3, [fp, #-8]
   1a9a4:	b	1aa14 <ftello64@plt+0x9764>
   1a9a8:	ldr	r3, [fp, #-8]
   1a9ac:	ldr	r3, [r3]
   1a9b0:	cmp	r3, #0
   1a9b4:	beq	1aa08 <ftello64@plt+0x9758>
   1a9b8:	ldr	r3, [fp, #-8]
   1a9bc:	str	r3, [fp, #-16]
   1a9c0:	mov	r3, #1
   1a9c4:	str	r3, [fp, #-20]	; 0xffffffec
   1a9c8:	b	1a9d8 <ftello64@plt+0x9728>
   1a9cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a9d0:	add	r3, r3, #1
   1a9d4:	str	r3, [fp, #-20]	; 0xffffffec
   1a9d8:	ldr	r3, [fp, #-16]
   1a9dc:	ldr	r3, [r3, #4]
   1a9e0:	str	r3, [fp, #-16]
   1a9e4:	ldr	r3, [fp, #-16]
   1a9e8:	cmp	r3, #0
   1a9ec:	bne	1a9cc <ftello64@plt+0x971c>
   1a9f0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a9f4:	ldr	r3, [fp, #-12]
   1a9f8:	cmp	r2, r3
   1a9fc:	bls	1aa08 <ftello64@plt+0x9758>
   1aa00:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aa04:	str	r3, [fp, #-12]
   1aa08:	ldr	r3, [fp, #-8]
   1aa0c:	add	r3, r3, #8
   1aa10:	str	r3, [fp, #-8]
   1aa14:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1aa18:	ldr	r3, [r3, #4]
   1aa1c:	ldr	r2, [fp, #-8]
   1aa20:	cmp	r2, r3
   1aa24:	bcc	1a9a8 <ftello64@plt+0x96f8>
   1aa28:	ldr	r3, [fp, #-12]
   1aa2c:	mov	r0, r3
   1aa30:	add	sp, fp, #0
   1aa34:	pop	{fp}		; (ldr fp, [sp], #4)
   1aa38:	bx	lr
   1aa3c:	push	{fp}		; (str fp, [sp, #-4]!)
   1aa40:	add	fp, sp, #0
   1aa44:	sub	sp, sp, #28
   1aa48:	str	r0, [fp, #-24]	; 0xffffffe8
   1aa4c:	mov	r3, #0
   1aa50:	str	r3, [fp, #-12]
   1aa54:	mov	r3, #0
   1aa58:	str	r3, [fp, #-16]
   1aa5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1aa60:	ldr	r3, [r3]
   1aa64:	str	r3, [fp, #-8]
   1aa68:	b	1aad0 <ftello64@plt+0x9820>
   1aa6c:	ldr	r3, [fp, #-8]
   1aa70:	ldr	r3, [r3]
   1aa74:	cmp	r3, #0
   1aa78:	beq	1aac4 <ftello64@plt+0x9814>
   1aa7c:	ldr	r3, [fp, #-8]
   1aa80:	str	r3, [fp, #-20]	; 0xffffffec
   1aa84:	ldr	r3, [fp, #-12]
   1aa88:	add	r3, r3, #1
   1aa8c:	str	r3, [fp, #-12]
   1aa90:	ldr	r3, [fp, #-16]
   1aa94:	add	r3, r3, #1
   1aa98:	str	r3, [fp, #-16]
   1aa9c:	b	1aaac <ftello64@plt+0x97fc>
   1aaa0:	ldr	r3, [fp, #-16]
   1aaa4:	add	r3, r3, #1
   1aaa8:	str	r3, [fp, #-16]
   1aaac:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aab0:	ldr	r3, [r3, #4]
   1aab4:	str	r3, [fp, #-20]	; 0xffffffec
   1aab8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aabc:	cmp	r3, #0
   1aac0:	bne	1aaa0 <ftello64@plt+0x97f0>
   1aac4:	ldr	r3, [fp, #-8]
   1aac8:	add	r3, r3, #8
   1aacc:	str	r3, [fp, #-8]
   1aad0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1aad4:	ldr	r3, [r3, #4]
   1aad8:	ldr	r2, [fp, #-8]
   1aadc:	cmp	r2, r3
   1aae0:	bcc	1aa6c <ftello64@plt+0x97bc>
   1aae4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1aae8:	ldr	r3, [r3, #12]
   1aaec:	ldr	r2, [fp, #-12]
   1aaf0:	cmp	r2, r3
   1aaf4:	bne	1ab14 <ftello64@plt+0x9864>
   1aaf8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1aafc:	ldr	r3, [r3, #16]
   1ab00:	ldr	r2, [fp, #-16]
   1ab04:	cmp	r2, r3
   1ab08:	bne	1ab14 <ftello64@plt+0x9864>
   1ab0c:	mov	r3, #1
   1ab10:	b	1ab18 <ftello64@plt+0x9868>
   1ab14:	mov	r3, #0
   1ab18:	mov	r0, r3
   1ab1c:	add	sp, fp, #0
   1ab20:	pop	{fp}		; (ldr fp, [sp], #4)
   1ab24:	bx	lr
   1ab28:	str	fp, [sp, #-8]!
   1ab2c:	str	lr, [sp, #4]
   1ab30:	add	fp, sp, #4
   1ab34:	sub	sp, sp, #32
   1ab38:	str	r0, [fp, #-24]	; 0xffffffe8
   1ab3c:	str	r1, [fp, #-28]	; 0xffffffe4
   1ab40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ab44:	bl	1a958 <ftello64@plt+0x96a8>
   1ab48:	str	r0, [fp, #-8]
   1ab4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ab50:	bl	1a908 <ftello64@plt+0x9658>
   1ab54:	str	r0, [fp, #-12]
   1ab58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ab5c:	bl	1a930 <ftello64@plt+0x9680>
   1ab60:	str	r0, [fp, #-16]
   1ab64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ab68:	bl	1a980 <ftello64@plt+0x96d0>
   1ab6c:	str	r0, [fp, #-20]	; 0xffffffec
   1ab70:	ldr	r2, [fp, #-8]
   1ab74:	movw	r1, #59000	; 0xe678
   1ab78:	movt	r1, #1
   1ab7c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1ab80:	bl	1119c <fprintf@plt>
   1ab84:	ldr	r2, [fp, #-12]
   1ab88:	movw	r1, #59024	; 0xe690
   1ab8c:	movt	r1, #1
   1ab90:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1ab94:	bl	1119c <fprintf@plt>
   1ab98:	ldr	r3, [fp, #-16]
   1ab9c:	vmov	s15, r3
   1aba0:	vcvt.f64.u32	d7, s15
   1aba4:	vldr	d6, [pc, #84]	; 1ac00 <ftello64@plt+0x9950>
   1aba8:	vmul.f64	d5, d7, d6
   1abac:	ldr	r3, [fp, #-12]
   1abb0:	vmov	s15, r3
   1abb4:	vcvt.f64.u32	d6, s15
   1abb8:	vdiv.f64	d7, d5, d6
   1abbc:	vstr	d7, [sp]
   1abc0:	ldr	r2, [fp, #-16]
   1abc4:	movw	r1, #59048	; 0xe6a8
   1abc8:	movt	r1, #1
   1abcc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1abd0:	bl	1119c <fprintf@plt>
   1abd4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1abd8:	movw	r1, #59084	; 0xe6cc
   1abdc:	movt	r1, #1
   1abe0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1abe4:	bl	1119c <fprintf@plt>
   1abe8:	nop	{0}
   1abec:	sub	sp, fp, #4
   1abf0:	ldr	fp, [sp]
   1abf4:	add	sp, sp, #4
   1abf8:	pop	{pc}		; (ldr pc, [sp], #4)
   1abfc:	nop	{0}
   1ac00:	andeq	r0, r0, r0
   1ac04:	subsmi	r0, r9, r0
   1ac08:	str	fp, [sp, #-8]!
   1ac0c:	str	lr, [sp, #4]
   1ac10:	add	fp, sp, #4
   1ac14:	sub	sp, sp, #16
   1ac18:	str	r0, [fp, #-16]
   1ac1c:	str	r1, [fp, #-20]	; 0xffffffec
   1ac20:	ldr	r3, [fp, #-16]
   1ac24:	ldr	r3, [r3, #24]
   1ac28:	ldr	r2, [fp, #-16]
   1ac2c:	ldr	r2, [r2, #8]
   1ac30:	mov	r1, r2
   1ac34:	ldr	r0, [fp, #-20]	; 0xffffffec
   1ac38:	blx	r3
   1ac3c:	str	r0, [fp, #-8]
   1ac40:	ldr	r3, [fp, #-16]
   1ac44:	ldr	r3, [r3, #8]
   1ac48:	ldr	r2, [fp, #-8]
   1ac4c:	cmp	r2, r3
   1ac50:	bcc	1ac58 <ftello64@plt+0x99a8>
   1ac54:	bl	11280 <abort@plt>
   1ac58:	ldr	r3, [fp, #-16]
   1ac5c:	ldr	r2, [r3]
   1ac60:	ldr	r3, [fp, #-8]
   1ac64:	lsl	r3, r3, #3
   1ac68:	add	r3, r2, r3
   1ac6c:	mov	r0, r3
   1ac70:	sub	sp, fp, #4
   1ac74:	ldr	fp, [sp]
   1ac78:	add	sp, sp, #4
   1ac7c:	pop	{pc}		; (ldr pc, [sp], #4)
   1ac80:	str	fp, [sp, #-8]!
   1ac84:	str	lr, [sp, #4]
   1ac88:	add	fp, sp, #4
   1ac8c:	sub	sp, sp, #16
   1ac90:	str	r0, [fp, #-16]
   1ac94:	str	r1, [fp, #-20]	; 0xffffffec
   1ac98:	ldr	r1, [fp, #-20]	; 0xffffffec
   1ac9c:	ldr	r0, [fp, #-16]
   1aca0:	bl	1ac08 <ftello64@plt+0x9958>
   1aca4:	str	r0, [fp, #-12]
   1aca8:	ldr	r3, [fp, #-12]
   1acac:	ldr	r3, [r3]
   1acb0:	cmp	r3, #0
   1acb4:	bne	1acc0 <ftello64@plt+0x9a10>
   1acb8:	mov	r3, #0
   1acbc:	b	1ad30 <ftello64@plt+0x9a80>
   1acc0:	ldr	r3, [fp, #-12]
   1acc4:	str	r3, [fp, #-8]
   1acc8:	b	1ad20 <ftello64@plt+0x9a70>
   1accc:	ldr	r3, [fp, #-8]
   1acd0:	ldr	r3, [r3]
   1acd4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1acd8:	cmp	r2, r3
   1acdc:	beq	1ad08 <ftello64@plt+0x9a58>
   1ace0:	ldr	r3, [fp, #-16]
   1ace4:	ldr	r3, [r3, #28]
   1ace8:	ldr	r2, [fp, #-8]
   1acec:	ldr	r2, [r2]
   1acf0:	mov	r1, r2
   1acf4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1acf8:	blx	r3
   1acfc:	mov	r3, r0
   1ad00:	cmp	r3, #0
   1ad04:	beq	1ad14 <ftello64@plt+0x9a64>
   1ad08:	ldr	r3, [fp, #-8]
   1ad0c:	ldr	r3, [r3]
   1ad10:	b	1ad30 <ftello64@plt+0x9a80>
   1ad14:	ldr	r3, [fp, #-8]
   1ad18:	ldr	r3, [r3, #4]
   1ad1c:	str	r3, [fp, #-8]
   1ad20:	ldr	r3, [fp, #-8]
   1ad24:	cmp	r3, #0
   1ad28:	bne	1accc <ftello64@plt+0x9a1c>
   1ad2c:	mov	r3, #0
   1ad30:	mov	r0, r3
   1ad34:	sub	sp, fp, #4
   1ad38:	ldr	fp, [sp]
   1ad3c:	add	sp, sp, #4
   1ad40:	pop	{pc}		; (ldr pc, [sp], #4)
   1ad44:	str	fp, [sp, #-8]!
   1ad48:	str	lr, [sp, #4]
   1ad4c:	add	fp, sp, #4
   1ad50:	sub	sp, sp, #16
   1ad54:	str	r0, [fp, #-16]
   1ad58:	ldr	r3, [fp, #-16]
   1ad5c:	ldr	r3, [r3, #16]
   1ad60:	cmp	r3, #0
   1ad64:	bne	1ad70 <ftello64@plt+0x9ac0>
   1ad68:	mov	r3, #0
   1ad6c:	b	1adc0 <ftello64@plt+0x9b10>
   1ad70:	ldr	r3, [fp, #-16]
   1ad74:	ldr	r3, [r3]
   1ad78:	str	r3, [fp, #-8]
   1ad7c:	ldr	r3, [fp, #-16]
   1ad80:	ldr	r3, [r3, #4]
   1ad84:	ldr	r2, [fp, #-8]
   1ad88:	cmp	r2, r3
   1ad8c:	bcc	1ad94 <ftello64@plt+0x9ae4>
   1ad90:	bl	11280 <abort@plt>
   1ad94:	ldr	r3, [fp, #-8]
   1ad98:	ldr	r3, [r3]
   1ad9c:	cmp	r3, #0
   1ada0:	beq	1adb0 <ftello64@plt+0x9b00>
   1ada4:	ldr	r3, [fp, #-8]
   1ada8:	ldr	r3, [r3]
   1adac:	b	1adc0 <ftello64@plt+0x9b10>
   1adb0:	ldr	r3, [fp, #-8]
   1adb4:	add	r3, r3, #8
   1adb8:	str	r3, [fp, #-8]
   1adbc:	b	1ad7c <ftello64@plt+0x9acc>
   1adc0:	mov	r0, r3
   1adc4:	sub	sp, fp, #4
   1adc8:	ldr	fp, [sp]
   1adcc:	add	sp, sp, #4
   1add0:	pop	{pc}		; (ldr pc, [sp], #4)
   1add4:	str	fp, [sp, #-8]!
   1add8:	str	lr, [sp, #4]
   1addc:	add	fp, sp, #4
   1ade0:	sub	sp, sp, #16
   1ade4:	str	r0, [fp, #-16]
   1ade8:	str	r1, [fp, #-20]	; 0xffffffec
   1adec:	ldr	r1, [fp, #-20]	; 0xffffffec
   1adf0:	ldr	r0, [fp, #-16]
   1adf4:	bl	1ac08 <ftello64@plt+0x9958>
   1adf8:	str	r0, [fp, #-8]
   1adfc:	ldr	r3, [fp, #-8]
   1ae00:	str	r3, [fp, #-12]
   1ae04:	ldr	r3, [fp, #-12]
   1ae08:	ldr	r3, [r3]
   1ae0c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ae10:	cmp	r2, r3
   1ae14:	bne	1ae38 <ftello64@plt+0x9b88>
   1ae18:	ldr	r3, [fp, #-12]
   1ae1c:	ldr	r3, [r3, #4]
   1ae20:	cmp	r3, #0
   1ae24:	beq	1ae38 <ftello64@plt+0x9b88>
   1ae28:	ldr	r3, [fp, #-12]
   1ae2c:	ldr	r3, [r3, #4]
   1ae30:	ldr	r3, [r3]
   1ae34:	b	1ae94 <ftello64@plt+0x9be4>
   1ae38:	ldr	r3, [fp, #-12]
   1ae3c:	ldr	r3, [r3, #4]
   1ae40:	str	r3, [fp, #-12]
   1ae44:	ldr	r3, [fp, #-12]
   1ae48:	cmp	r3, #0
   1ae4c:	bne	1ae04 <ftello64@plt+0x9b54>
   1ae50:	b	1ae70 <ftello64@plt+0x9bc0>
   1ae54:	ldr	r3, [fp, #-8]
   1ae58:	ldr	r3, [r3]
   1ae5c:	cmp	r3, #0
   1ae60:	beq	1ae70 <ftello64@plt+0x9bc0>
   1ae64:	ldr	r3, [fp, #-8]
   1ae68:	ldr	r3, [r3]
   1ae6c:	b	1ae94 <ftello64@plt+0x9be4>
   1ae70:	ldr	r3, [fp, #-8]
   1ae74:	add	r3, r3, #8
   1ae78:	str	r3, [fp, #-8]
   1ae7c:	ldr	r3, [fp, #-16]
   1ae80:	ldr	r3, [r3, #4]
   1ae84:	ldr	r2, [fp, #-8]
   1ae88:	cmp	r2, r3
   1ae8c:	bcc	1ae54 <ftello64@plt+0x9ba4>
   1ae90:	mov	r3, #0
   1ae94:	mov	r0, r3
   1ae98:	sub	sp, fp, #4
   1ae9c:	ldr	fp, [sp]
   1aea0:	add	sp, sp, #4
   1aea4:	pop	{pc}		; (ldr pc, [sp], #4)
   1aea8:	push	{fp}		; (str fp, [sp, #-4]!)
   1aeac:	add	fp, sp, #0
   1aeb0:	sub	sp, sp, #36	; 0x24
   1aeb4:	str	r0, [fp, #-24]	; 0xffffffe8
   1aeb8:	str	r1, [fp, #-28]	; 0xffffffe4
   1aebc:	str	r2, [fp, #-32]	; 0xffffffe0
   1aec0:	mov	r3, #0
   1aec4:	str	r3, [fp, #-8]
   1aec8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1aecc:	ldr	r3, [r3]
   1aed0:	str	r3, [fp, #-12]
   1aed4:	b	1af54 <ftello64@plt+0x9ca4>
   1aed8:	ldr	r3, [fp, #-12]
   1aedc:	ldr	r3, [r3]
   1aee0:	cmp	r3, #0
   1aee4:	beq	1af48 <ftello64@plt+0x9c98>
   1aee8:	ldr	r3, [fp, #-12]
   1aeec:	str	r3, [fp, #-16]
   1aef0:	b	1af3c <ftello64@plt+0x9c8c>
   1aef4:	ldr	r2, [fp, #-8]
   1aef8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1aefc:	cmp	r2, r3
   1af00:	bcc	1af0c <ftello64@plt+0x9c5c>
   1af04:	ldr	r3, [fp, #-8]
   1af08:	b	1af6c <ftello64@plt+0x9cbc>
   1af0c:	ldr	r3, [fp, #-8]
   1af10:	add	r2, r3, #1
   1af14:	str	r2, [fp, #-8]
   1af18:	lsl	r3, r3, #2
   1af1c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1af20:	add	r3, r2, r3
   1af24:	ldr	r2, [fp, #-16]
   1af28:	ldr	r2, [r2]
   1af2c:	str	r2, [r3]
   1af30:	ldr	r3, [fp, #-16]
   1af34:	ldr	r3, [r3, #4]
   1af38:	str	r3, [fp, #-16]
   1af3c:	ldr	r3, [fp, #-16]
   1af40:	cmp	r3, #0
   1af44:	bne	1aef4 <ftello64@plt+0x9c44>
   1af48:	ldr	r3, [fp, #-12]
   1af4c:	add	r3, r3, #8
   1af50:	str	r3, [fp, #-12]
   1af54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1af58:	ldr	r3, [r3, #4]
   1af5c:	ldr	r2, [fp, #-12]
   1af60:	cmp	r2, r3
   1af64:	bcc	1aed8 <ftello64@plt+0x9c28>
   1af68:	ldr	r3, [fp, #-8]
   1af6c:	mov	r0, r3
   1af70:	add	sp, fp, #0
   1af74:	pop	{fp}		; (ldr fp, [sp], #4)
   1af78:	bx	lr
   1af7c:	str	fp, [sp, #-8]!
   1af80:	str	lr, [sp, #4]
   1af84:	add	fp, sp, #4
   1af88:	sub	sp, sp, #32
   1af8c:	str	r0, [fp, #-24]	; 0xffffffe8
   1af90:	str	r1, [fp, #-28]	; 0xffffffe4
   1af94:	str	r2, [fp, #-32]	; 0xffffffe0
   1af98:	mov	r3, #0
   1af9c:	str	r3, [fp, #-8]
   1afa0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1afa4:	ldr	r3, [r3]
   1afa8:	str	r3, [fp, #-12]
   1afac:	b	1b030 <ftello64@plt+0x9d80>
   1afb0:	ldr	r3, [fp, #-12]
   1afb4:	ldr	r3, [r3]
   1afb8:	cmp	r3, #0
   1afbc:	beq	1b024 <ftello64@plt+0x9d74>
   1afc0:	ldr	r3, [fp, #-12]
   1afc4:	str	r3, [fp, #-16]
   1afc8:	b	1b018 <ftello64@plt+0x9d68>
   1afcc:	ldr	r3, [fp, #-16]
   1afd0:	ldr	r2, [r3]
   1afd4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1afd8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1afdc:	mov	r0, r2
   1afe0:	blx	r3
   1afe4:	mov	r3, r0
   1afe8:	eor	r3, r3, #1
   1afec:	uxtb	r3, r3
   1aff0:	cmp	r3, #0
   1aff4:	beq	1b000 <ftello64@plt+0x9d50>
   1aff8:	ldr	r3, [fp, #-8]
   1affc:	b	1b048 <ftello64@plt+0x9d98>
   1b000:	ldr	r3, [fp, #-8]
   1b004:	add	r3, r3, #1
   1b008:	str	r3, [fp, #-8]
   1b00c:	ldr	r3, [fp, #-16]
   1b010:	ldr	r3, [r3, #4]
   1b014:	str	r3, [fp, #-16]
   1b018:	ldr	r3, [fp, #-16]
   1b01c:	cmp	r3, #0
   1b020:	bne	1afcc <ftello64@plt+0x9d1c>
   1b024:	ldr	r3, [fp, #-12]
   1b028:	add	r3, r3, #8
   1b02c:	str	r3, [fp, #-12]
   1b030:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b034:	ldr	r3, [r3, #4]
   1b038:	ldr	r2, [fp, #-12]
   1b03c:	cmp	r2, r3
   1b040:	bcc	1afb0 <ftello64@plt+0x9d00>
   1b044:	ldr	r3, [fp, #-8]
   1b048:	mov	r0, r3
   1b04c:	sub	sp, fp, #4
   1b050:	ldr	fp, [sp]
   1b054:	add	sp, sp, #4
   1b058:	pop	{pc}		; (ldr pc, [sp], #4)
   1b05c:	push	{fp}		; (str fp, [sp, #-4]!)
   1b060:	add	fp, sp, #0
   1b064:	sub	sp, sp, #20
   1b068:	str	r0, [fp, #-16]
   1b06c:	str	r1, [fp, #-20]	; 0xffffffec
   1b070:	mov	r3, #0
   1b074:	str	r3, [fp, #-8]
   1b078:	b	1b0b8 <ftello64@plt+0x9e08>
   1b07c:	ldr	r2, [fp, #-8]
   1b080:	mov	r3, r2
   1b084:	lsl	r3, r3, #5
   1b088:	sub	r2, r3, r2
   1b08c:	ldrb	r3, [fp, #-9]
   1b090:	add	r3, r2, r3
   1b094:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b098:	udiv	r2, r3, r2
   1b09c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b0a0:	mul	r2, r1, r2
   1b0a4:	sub	r3, r3, r2
   1b0a8:	str	r3, [fp, #-8]
   1b0ac:	ldr	r3, [fp, #-16]
   1b0b0:	add	r3, r3, #1
   1b0b4:	str	r3, [fp, #-16]
   1b0b8:	ldr	r3, [fp, #-16]
   1b0bc:	ldrb	r3, [r3]
   1b0c0:	strb	r3, [fp, #-9]
   1b0c4:	ldrb	r3, [fp, #-9]
   1b0c8:	cmp	r3, #0
   1b0cc:	bne	1b07c <ftello64@plt+0x9dcc>
   1b0d0:	ldr	r3, [fp, #-8]
   1b0d4:	mov	r0, r3
   1b0d8:	add	sp, fp, #0
   1b0dc:	pop	{fp}		; (ldr fp, [sp], #4)
   1b0e0:	bx	lr
   1b0e4:	push	{fp}		; (str fp, [sp, #-4]!)
   1b0e8:	add	fp, sp, #0
   1b0ec:	sub	sp, sp, #20
   1b0f0:	str	r0, [fp, #-16]
   1b0f4:	mov	r3, #3
   1b0f8:	str	r3, [fp, #-8]
   1b0fc:	ldr	r3, [fp, #-8]
   1b100:	ldr	r2, [fp, #-8]
   1b104:	mul	r3, r2, r3
   1b108:	str	r3, [fp, #-12]
   1b10c:	b	1b13c <ftello64@plt+0x9e8c>
   1b110:	ldr	r3, [fp, #-8]
   1b114:	add	r3, r3, #1
   1b118:	str	r3, [fp, #-8]
   1b11c:	ldr	r3, [fp, #-8]
   1b120:	lsl	r3, r3, #2
   1b124:	ldr	r2, [fp, #-12]
   1b128:	add	r3, r2, r3
   1b12c:	str	r3, [fp, #-12]
   1b130:	ldr	r3, [fp, #-8]
   1b134:	add	r3, r3, #1
   1b138:	str	r3, [fp, #-8]
   1b13c:	ldr	r2, [fp, #-12]
   1b140:	ldr	r3, [fp, #-16]
   1b144:	cmp	r2, r3
   1b148:	bcs	1b16c <ftello64@plt+0x9ebc>
   1b14c:	ldr	r3, [fp, #-16]
   1b150:	ldr	r2, [fp, #-8]
   1b154:	udiv	r2, r3, r2
   1b158:	ldr	r1, [fp, #-8]
   1b15c:	mul	r2, r1, r2
   1b160:	sub	r3, r3, r2
   1b164:	cmp	r3, #0
   1b168:	bne	1b110 <ftello64@plt+0x9e60>
   1b16c:	ldr	r3, [fp, #-16]
   1b170:	ldr	r2, [fp, #-8]
   1b174:	udiv	r2, r3, r2
   1b178:	ldr	r1, [fp, #-8]
   1b17c:	mul	r2, r1, r2
   1b180:	sub	r3, r3, r2
   1b184:	cmp	r3, #0
   1b188:	movne	r3, #1
   1b18c:	moveq	r3, #0
   1b190:	uxtb	r3, r3
   1b194:	mov	r0, r3
   1b198:	add	sp, fp, #0
   1b19c:	pop	{fp}		; (ldr fp, [sp], #4)
   1b1a0:	bx	lr
   1b1a4:	str	fp, [sp, #-8]!
   1b1a8:	str	lr, [sp, #4]
   1b1ac:	add	fp, sp, #4
   1b1b0:	sub	sp, sp, #8
   1b1b4:	str	r0, [fp, #-8]
   1b1b8:	ldr	r3, [fp, #-8]
   1b1bc:	cmp	r3, #9
   1b1c0:	bhi	1b1cc <ftello64@plt+0x9f1c>
   1b1c4:	mov	r3, #10
   1b1c8:	str	r3, [fp, #-8]
   1b1cc:	ldr	r3, [fp, #-8]
   1b1d0:	orr	r3, r3, #1
   1b1d4:	str	r3, [fp, #-8]
   1b1d8:	b	1b1e8 <ftello64@plt+0x9f38>
   1b1dc:	ldr	r3, [fp, #-8]
   1b1e0:	add	r3, r3, #2
   1b1e4:	str	r3, [fp, #-8]
   1b1e8:	ldr	r3, [fp, #-8]
   1b1ec:	cmn	r3, #1
   1b1f0:	beq	1b210 <ftello64@plt+0x9f60>
   1b1f4:	ldr	r0, [fp, #-8]
   1b1f8:	bl	1b0e4 <ftello64@plt+0x9e34>
   1b1fc:	mov	r3, r0
   1b200:	eor	r3, r3, #1
   1b204:	uxtb	r3, r3
   1b208:	cmp	r3, #0
   1b20c:	bne	1b1dc <ftello64@plt+0x9f2c>
   1b210:	ldr	r3, [fp, #-8]
   1b214:	mov	r0, r3
   1b218:	sub	sp, fp, #4
   1b21c:	ldr	fp, [sp]
   1b220:	add	sp, sp, #4
   1b224:	pop	{pc}		; (ldr pc, [sp], #4)
   1b228:	push	{fp}		; (str fp, [sp, #-4]!)
   1b22c:	add	fp, sp, #0
   1b230:	sub	sp, sp, #12
   1b234:	str	r0, [fp, #-8]
   1b238:	ldr	r3, [fp, #-8]
   1b23c:	movw	r2, #58980	; 0xe664
   1b240:	movt	r2, #1
   1b244:	ldrd	r0, [r2]
   1b248:	strd	r0, [r3]
   1b24c:	ldrd	r0, [r2, #8]
   1b250:	strd	r0, [r3, #8]
   1b254:	ldr	r2, [r2, #16]
   1b258:	str	r2, [r3, #16]
   1b25c:	nop	{0}
   1b260:	add	sp, fp, #0
   1b264:	pop	{fp}		; (ldr fp, [sp], #4)
   1b268:	bx	lr
   1b26c:	str	fp, [sp, #-8]!
   1b270:	str	lr, [sp, #4]
   1b274:	add	fp, sp, #4
   1b278:	sub	sp, sp, #16
   1b27c:	str	r0, [fp, #-16]
   1b280:	str	r1, [fp, #-20]	; 0xffffffec
   1b284:	ldr	r3, [fp, #-16]
   1b288:	mov	r1, #3
   1b28c:	mov	r0, r3
   1b290:	bl	1cab8 <ftello64@plt+0xb808>
   1b294:	str	r0, [fp, #-8]
   1b298:	ldr	r3, [fp, #-8]
   1b29c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b2a0:	udiv	r2, r3, r2
   1b2a4:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b2a8:	mul	r2, r1, r2
   1b2ac:	sub	r3, r3, r2
   1b2b0:	mov	r0, r3
   1b2b4:	sub	sp, fp, #4
   1b2b8:	ldr	fp, [sp]
   1b2bc:	add	sp, sp, #4
   1b2c0:	pop	{pc}		; (ldr pc, [sp], #4)
   1b2c4:	push	{fp}		; (str fp, [sp, #-4]!)
   1b2c8:	add	fp, sp, #0
   1b2cc:	sub	sp, sp, #12
   1b2d0:	str	r0, [fp, #-8]
   1b2d4:	str	r1, [fp, #-12]
   1b2d8:	ldr	r2, [fp, #-8]
   1b2dc:	ldr	r3, [fp, #-12]
   1b2e0:	cmp	r2, r3
   1b2e4:	moveq	r3, #1
   1b2e8:	movne	r3, #0
   1b2ec:	uxtb	r3, r3
   1b2f0:	mov	r0, r3
   1b2f4:	add	sp, fp, #0
   1b2f8:	pop	{fp}		; (ldr fp, [sp], #4)
   1b2fc:	bx	lr
   1b300:	push	{fp}		; (str fp, [sp, #-4]!)
   1b304:	add	fp, sp, #0
   1b308:	sub	sp, sp, #20
   1b30c:	str	r0, [fp, #-16]
   1b310:	ldr	r3, [fp, #-16]
   1b314:	ldr	r3, [r3, #20]
   1b318:	str	r3, [fp, #-8]
   1b31c:	ldr	r2, [fp, #-8]
   1b320:	movw	r3, #58980	; 0xe664
   1b324:	movt	r3, #1
   1b328:	cmp	r2, r3
   1b32c:	bne	1b338 <ftello64@plt+0xa088>
   1b330:	mov	r3, #1
   1b334:	b	1b42c <ftello64@plt+0xa17c>
   1b338:	movw	r3, #52429	; 0xcccd
   1b33c:	movt	r3, #15820	; 0x3dcc
   1b340:	str	r3, [fp, #-12]
   1b344:	ldr	r3, [fp, #-8]
   1b348:	vldr	s15, [r3, #8]
   1b34c:	vldr	s14, [fp, #-12]
   1b350:	vcmpe.f32	s14, s15
   1b354:	vmrs	APSR_nzcv, fpscr
   1b358:	bpl	1b418 <ftello64@plt+0xa168>
   1b35c:	ldr	r3, [fp, #-8]
   1b360:	vldr	s14, [r3, #8]
   1b364:	vldr	s13, [pc, #208]	; 1b43c <ftello64@plt+0xa18c>
   1b368:	vldr	s15, [fp, #-12]
   1b36c:	vsub.f32	s15, s13, s15
   1b370:	vcmpe.f32	s14, s15
   1b374:	vmrs	APSR_nzcv, fpscr
   1b378:	bpl	1b418 <ftello64@plt+0xa168>
   1b37c:	vldr	s15, [fp, #-12]
   1b380:	vldr	s14, [pc, #180]	; 1b43c <ftello64@plt+0xa18c>
   1b384:	vadd.f32	s14, s15, s14
   1b388:	ldr	r3, [fp, #-8]
   1b38c:	vldr	s15, [r3, #12]
   1b390:	vcmpe.f32	s14, s15
   1b394:	vmrs	APSR_nzcv, fpscr
   1b398:	bpl	1b418 <ftello64@plt+0xa168>
   1b39c:	ldr	r3, [fp, #-8]
   1b3a0:	vldr	s15, [r3]
   1b3a4:	vcmpe.f32	s15, #0.0
   1b3a8:	vmrs	APSR_nzcv, fpscr
   1b3ac:	blt	1b418 <ftello64@plt+0xa168>
   1b3b0:	ldr	r3, [fp, #-8]
   1b3b4:	vldr	s14, [r3]
   1b3b8:	vldr	s15, [fp, #-12]
   1b3bc:	vadd.f32	s14, s14, s15
   1b3c0:	ldr	r3, [fp, #-8]
   1b3c4:	vldr	s15, [r3, #4]
   1b3c8:	vcmpe.f32	s14, s15
   1b3cc:	vmrs	APSR_nzcv, fpscr
   1b3d0:	bpl	1b418 <ftello64@plt+0xa168>
   1b3d4:	ldr	r3, [fp, #-8]
   1b3d8:	vldr	s15, [r3, #4]
   1b3dc:	vldr	s14, [pc, #88]	; 1b43c <ftello64@plt+0xa18c>
   1b3e0:	vcmpe.f32	s15, s14
   1b3e4:	vmrs	APSR_nzcv, fpscr
   1b3e8:	bhi	1b418 <ftello64@plt+0xa168>
   1b3ec:	ldr	r3, [fp, #-8]
   1b3f0:	vldr	s14, [r3]
   1b3f4:	vldr	s15, [fp, #-12]
   1b3f8:	vadd.f32	s14, s14, s15
   1b3fc:	ldr	r3, [fp, #-8]
   1b400:	vldr	s15, [r3, #8]
   1b404:	vcmpe.f32	s14, s15
   1b408:	vmrs	APSR_nzcv, fpscr
   1b40c:	bpl	1b418 <ftello64@plt+0xa168>
   1b410:	mov	r3, #1
   1b414:	b	1b42c <ftello64@plt+0xa17c>
   1b418:	ldr	r2, [fp, #-16]
   1b41c:	movw	r3, #58980	; 0xe664
   1b420:	movt	r3, #1
   1b424:	str	r3, [r2, #20]
   1b428:	mov	r3, #0
   1b42c:	mov	r0, r3
   1b430:	add	sp, fp, #0
   1b434:	pop	{fp}		; (ldr fp, [sp], #4)
   1b438:	bx	lr
   1b43c:	svccc	0x00800000
   1b440:	str	fp, [sp, #-8]!
   1b444:	str	lr, [sp, #4]
   1b448:	add	fp, sp, #4
   1b44c:	sub	sp, sp, #16
   1b450:	str	r0, [fp, #-16]
   1b454:	str	r1, [fp, #-20]	; 0xffffffec
   1b458:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b45c:	ldrb	r3, [r3, #16]
   1b460:	eor	r3, r3, #1
   1b464:	uxtb	r3, r3
   1b468:	cmp	r3, #0
   1b46c:	beq	1b4b8 <ftello64@plt+0xa208>
   1b470:	ldr	r3, [fp, #-16]
   1b474:	vmov	s15, r3
   1b478:	vcvt.f32.u32	s13, s15
   1b47c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b480:	vldr	s14, [r3, #8]
   1b484:	vdiv.f32	s15, s13, s14
   1b488:	vstr	s15, [fp, #-8]
   1b48c:	vldr	s15, [fp, #-8]
   1b490:	vldr	s14, [pc, #136]	; 1b520 <ftello64@plt+0xa270>
   1b494:	vcmpe.f32	s15, s14
   1b498:	vmrs	APSR_nzcv, fpscr
   1b49c:	blt	1b4a8 <ftello64@plt+0xa1f8>
   1b4a0:	mov	r3, #0
   1b4a4:	b	1b50c <ftello64@plt+0xa25c>
   1b4a8:	vldr	s15, [fp, #-8]
   1b4ac:	vcvt.u32.f32	s15, s15
   1b4b0:	vmov	r3, s15
   1b4b4:	str	r3, [fp, #-16]
   1b4b8:	ldr	r0, [fp, #-16]
   1b4bc:	bl	1b1a4 <ftello64@plt+0x9ef4>
   1b4c0:	str	r0, [fp, #-16]
   1b4c4:	mov	r3, #0
   1b4c8:	ldr	r2, [fp, #-16]
   1b4cc:	lsl	r2, r2, #2
   1b4d0:	ldr	r1, [fp, #-16]
   1b4d4:	lsr	r1, r1, #30
   1b4d8:	cmp	r1, #0
   1b4dc:	beq	1b4e4 <ftello64@plt+0xa234>
   1b4e0:	mov	r3, #1
   1b4e4:	cmp	r2, #0
   1b4e8:	bge	1b4f0 <ftello64@plt+0xa240>
   1b4ec:	mov	r3, #1
   1b4f0:	and	r3, r3, #1
   1b4f4:	uxtb	r3, r3
   1b4f8:	cmp	r3, #0
   1b4fc:	beq	1b508 <ftello64@plt+0xa258>
   1b500:	mov	r3, #0
   1b504:	b	1b50c <ftello64@plt+0xa25c>
   1b508:	ldr	r3, [fp, #-16]
   1b50c:	mov	r0, r3
   1b510:	sub	sp, fp, #4
   1b514:	ldr	fp, [sp]
   1b518:	add	sp, sp, #4
   1b51c:	pop	{pc}		; (ldr pc, [sp], #4)
   1b520:	svcmi	0x00800000
   1b524:	str	fp, [sp, #-8]!
   1b528:	str	lr, [sp, #4]
   1b52c:	add	fp, sp, #4
   1b530:	sub	sp, sp, #24
   1b534:	str	r0, [fp, #-16]
   1b538:	str	r1, [fp, #-20]	; 0xffffffec
   1b53c:	str	r2, [fp, #-24]	; 0xffffffe8
   1b540:	str	r3, [fp, #-28]	; 0xffffffe4
   1b544:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b548:	cmp	r3, #0
   1b54c:	bne	1b55c <ftello64@plt+0xa2ac>
   1b550:	movw	r3, #45676	; 0xb26c
   1b554:	movt	r3, #1
   1b558:	str	r3, [fp, #-24]	; 0xffffffe8
   1b55c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b560:	cmp	r3, #0
   1b564:	bne	1b574 <ftello64@plt+0xa2c4>
   1b568:	movw	r3, #45764	; 0xb2c4
   1b56c:	movt	r3, #1
   1b570:	str	r3, [fp, #-28]	; 0xffffffe4
   1b574:	mov	r0, #40	; 0x28
   1b578:	bl	1a3ac <ftello64@plt+0x90fc>
   1b57c:	mov	r3, r0
   1b580:	str	r3, [fp, #-8]
   1b584:	ldr	r3, [fp, #-8]
   1b588:	cmp	r3, #0
   1b58c:	bne	1b598 <ftello64@plt+0xa2e8>
   1b590:	mov	r3, #0
   1b594:	b	1b6c4 <ftello64@plt+0xa414>
   1b598:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b59c:	cmp	r3, #0
   1b5a0:	bne	1b5b0 <ftello64@plt+0xa300>
   1b5a4:	movw	r3, #58980	; 0xe664
   1b5a8:	movt	r3, #1
   1b5ac:	str	r3, [fp, #-20]	; 0xffffffec
   1b5b0:	ldr	r3, [fp, #-8]
   1b5b4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b5b8:	str	r2, [r3, #20]
   1b5bc:	ldr	r0, [fp, #-8]
   1b5c0:	bl	1b300 <ftello64@plt+0xa050>
   1b5c4:	mov	r3, r0
   1b5c8:	eor	r3, r3, #1
   1b5cc:	uxtb	r3, r3
   1b5d0:	cmp	r3, #0
   1b5d4:	bne	1b6a4 <ftello64@plt+0xa3f4>
   1b5d8:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b5dc:	ldr	r0, [fp, #-16]
   1b5e0:	bl	1b440 <ftello64@plt+0xa190>
   1b5e4:	mov	r2, r0
   1b5e8:	ldr	r3, [fp, #-8]
   1b5ec:	str	r2, [r3, #8]
   1b5f0:	ldr	r3, [fp, #-8]
   1b5f4:	ldr	r3, [r3, #8]
   1b5f8:	cmp	r3, #0
   1b5fc:	beq	1b6ac <ftello64@plt+0xa3fc>
   1b600:	ldr	r3, [fp, #-8]
   1b604:	ldr	r3, [r3, #8]
   1b608:	mov	r1, #8
   1b60c:	mov	r0, r3
   1b610:	bl	1a2dc <ftello64@plt+0x902c>
   1b614:	mov	r3, r0
   1b618:	mov	r2, r3
   1b61c:	ldr	r3, [fp, #-8]
   1b620:	str	r2, [r3]
   1b624:	ldr	r3, [fp, #-8]
   1b628:	ldr	r3, [r3]
   1b62c:	cmp	r3, #0
   1b630:	beq	1b6b4 <ftello64@plt+0xa404>
   1b634:	ldr	r3, [fp, #-8]
   1b638:	ldr	r2, [r3]
   1b63c:	ldr	r3, [fp, #-8]
   1b640:	ldr	r3, [r3, #8]
   1b644:	lsl	r3, r3, #3
   1b648:	add	r2, r2, r3
   1b64c:	ldr	r3, [fp, #-8]
   1b650:	str	r2, [r3, #4]
   1b654:	ldr	r3, [fp, #-8]
   1b658:	mov	r2, #0
   1b65c:	str	r2, [r3, #12]
   1b660:	ldr	r3, [fp, #-8]
   1b664:	mov	r2, #0
   1b668:	str	r2, [r3, #16]
   1b66c:	ldr	r3, [fp, #-8]
   1b670:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b674:	str	r2, [r3, #24]
   1b678:	ldr	r3, [fp, #-8]
   1b67c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b680:	str	r2, [r3, #28]
   1b684:	ldr	r3, [fp, #-8]
   1b688:	ldr	r2, [fp, #4]
   1b68c:	str	r2, [r3, #32]
   1b690:	ldr	r3, [fp, #-8]
   1b694:	mov	r2, #0
   1b698:	str	r2, [r3, #36]	; 0x24
   1b69c:	ldr	r3, [fp, #-8]
   1b6a0:	b	1b6c4 <ftello64@plt+0xa414>
   1b6a4:	nop	{0}
   1b6a8:	b	1b6b8 <ftello64@plt+0xa408>
   1b6ac:	nop	{0}
   1b6b0:	b	1b6b8 <ftello64@plt+0xa408>
   1b6b4:	nop	{0}
   1b6b8:	ldr	r0, [fp, #-8]
   1b6bc:	bl	1a864 <ftello64@plt+0x95b4>
   1b6c0:	mov	r3, #0
   1b6c4:	mov	r0, r3
   1b6c8:	sub	sp, fp, #4
   1b6cc:	ldr	fp, [sp]
   1b6d0:	add	sp, sp, #4
   1b6d4:	pop	{pc}		; (ldr pc, [sp], #4)
   1b6d8:	str	fp, [sp, #-8]!
   1b6dc:	str	lr, [sp, #4]
   1b6e0:	add	fp, sp, #4
   1b6e4:	sub	sp, sp, #24
   1b6e8:	str	r0, [fp, #-24]	; 0xffffffe8
   1b6ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b6f0:	ldr	r3, [r3]
   1b6f4:	str	r3, [fp, #-8]
   1b6f8:	b	1b7d8 <ftello64@plt+0xa528>
   1b6fc:	ldr	r3, [fp, #-8]
   1b700:	ldr	r3, [r3]
   1b704:	cmp	r3, #0
   1b708:	beq	1b7cc <ftello64@plt+0xa51c>
   1b70c:	ldr	r3, [fp, #-8]
   1b710:	ldr	r3, [r3, #4]
   1b714:	str	r3, [fp, #-12]
   1b718:	b	1b780 <ftello64@plt+0xa4d0>
   1b71c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b720:	ldr	r3, [r3, #32]
   1b724:	cmp	r3, #0
   1b728:	beq	1b744 <ftello64@plt+0xa494>
   1b72c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b730:	ldr	r3, [r3, #32]
   1b734:	ldr	r2, [fp, #-12]
   1b738:	ldr	r2, [r2]
   1b73c:	mov	r0, r2
   1b740:	blx	r3
   1b744:	ldr	r3, [fp, #-12]
   1b748:	mov	r2, #0
   1b74c:	str	r2, [r3]
   1b750:	ldr	r3, [fp, #-12]
   1b754:	ldr	r3, [r3, #4]
   1b758:	str	r3, [fp, #-16]
   1b75c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b760:	ldr	r2, [r3, #36]	; 0x24
   1b764:	ldr	r3, [fp, #-12]
   1b768:	str	r2, [r3, #4]
   1b76c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b770:	ldr	r2, [fp, #-12]
   1b774:	str	r2, [r3, #36]	; 0x24
   1b778:	ldr	r3, [fp, #-16]
   1b77c:	str	r3, [fp, #-12]
   1b780:	ldr	r3, [fp, #-12]
   1b784:	cmp	r3, #0
   1b788:	bne	1b71c <ftello64@plt+0xa46c>
   1b78c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b790:	ldr	r3, [r3, #32]
   1b794:	cmp	r3, #0
   1b798:	beq	1b7b4 <ftello64@plt+0xa504>
   1b79c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b7a0:	ldr	r3, [r3, #32]
   1b7a4:	ldr	r2, [fp, #-8]
   1b7a8:	ldr	r2, [r2]
   1b7ac:	mov	r0, r2
   1b7b0:	blx	r3
   1b7b4:	ldr	r3, [fp, #-8]
   1b7b8:	mov	r2, #0
   1b7bc:	str	r2, [r3]
   1b7c0:	ldr	r3, [fp, #-8]
   1b7c4:	mov	r2, #0
   1b7c8:	str	r2, [r3, #4]
   1b7cc:	ldr	r3, [fp, #-8]
   1b7d0:	add	r3, r3, #8
   1b7d4:	str	r3, [fp, #-8]
   1b7d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b7dc:	ldr	r3, [r3, #4]
   1b7e0:	ldr	r2, [fp, #-8]
   1b7e4:	cmp	r2, r3
   1b7e8:	bcc	1b6fc <ftello64@plt+0xa44c>
   1b7ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b7f0:	mov	r2, #0
   1b7f4:	str	r2, [r3, #12]
   1b7f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b7fc:	mov	r2, #0
   1b800:	str	r2, [r3, #16]
   1b804:	nop	{0}
   1b808:	sub	sp, fp, #4
   1b80c:	ldr	fp, [sp]
   1b810:	add	sp, sp, #4
   1b814:	pop	{pc}		; (ldr pc, [sp], #4)
   1b818:	str	fp, [sp, #-8]!
   1b81c:	str	lr, [sp, #4]
   1b820:	add	fp, sp, #4
   1b824:	sub	sp, sp, #24
   1b828:	str	r0, [fp, #-24]	; 0xffffffe8
   1b82c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b830:	ldr	r3, [r3, #32]
   1b834:	cmp	r3, #0
   1b838:	beq	1b8c8 <ftello64@plt+0xa618>
   1b83c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b840:	ldr	r3, [r3, #16]
   1b844:	cmp	r3, #0
   1b848:	beq	1b8c8 <ftello64@plt+0xa618>
   1b84c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b850:	ldr	r3, [r3]
   1b854:	str	r3, [fp, #-8]
   1b858:	b	1b8b4 <ftello64@plt+0xa604>
   1b85c:	ldr	r3, [fp, #-8]
   1b860:	ldr	r3, [r3]
   1b864:	cmp	r3, #0
   1b868:	beq	1b8a8 <ftello64@plt+0xa5f8>
   1b86c:	ldr	r3, [fp, #-8]
   1b870:	str	r3, [fp, #-12]
   1b874:	b	1b89c <ftello64@plt+0xa5ec>
   1b878:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b87c:	ldr	r3, [r3, #32]
   1b880:	ldr	r2, [fp, #-12]
   1b884:	ldr	r2, [r2]
   1b888:	mov	r0, r2
   1b88c:	blx	r3
   1b890:	ldr	r3, [fp, #-12]
   1b894:	ldr	r3, [r3, #4]
   1b898:	str	r3, [fp, #-12]
   1b89c:	ldr	r3, [fp, #-12]
   1b8a0:	cmp	r3, #0
   1b8a4:	bne	1b878 <ftello64@plt+0xa5c8>
   1b8a8:	ldr	r3, [fp, #-8]
   1b8ac:	add	r3, r3, #8
   1b8b0:	str	r3, [fp, #-8]
   1b8b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b8b8:	ldr	r3, [r3, #4]
   1b8bc:	ldr	r2, [fp, #-8]
   1b8c0:	cmp	r2, r3
   1b8c4:	bcc	1b85c <ftello64@plt+0xa5ac>
   1b8c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b8cc:	ldr	r3, [r3]
   1b8d0:	str	r3, [fp, #-8]
   1b8d4:	b	1b91c <ftello64@plt+0xa66c>
   1b8d8:	ldr	r3, [fp, #-8]
   1b8dc:	ldr	r3, [r3, #4]
   1b8e0:	str	r3, [fp, #-12]
   1b8e4:	b	1b904 <ftello64@plt+0xa654>
   1b8e8:	ldr	r3, [fp, #-12]
   1b8ec:	ldr	r3, [r3, #4]
   1b8f0:	str	r3, [fp, #-16]
   1b8f4:	ldr	r0, [fp, #-12]
   1b8f8:	bl	1a864 <ftello64@plt+0x95b4>
   1b8fc:	ldr	r3, [fp, #-16]
   1b900:	str	r3, [fp, #-12]
   1b904:	ldr	r3, [fp, #-12]
   1b908:	cmp	r3, #0
   1b90c:	bne	1b8e8 <ftello64@plt+0xa638>
   1b910:	ldr	r3, [fp, #-8]
   1b914:	add	r3, r3, #8
   1b918:	str	r3, [fp, #-8]
   1b91c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b920:	ldr	r3, [r3, #4]
   1b924:	ldr	r2, [fp, #-8]
   1b928:	cmp	r2, r3
   1b92c:	bcc	1b8d8 <ftello64@plt+0xa628>
   1b930:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b934:	ldr	r3, [r3, #36]	; 0x24
   1b938:	str	r3, [fp, #-12]
   1b93c:	b	1b95c <ftello64@plt+0xa6ac>
   1b940:	ldr	r3, [fp, #-12]
   1b944:	ldr	r3, [r3, #4]
   1b948:	str	r3, [fp, #-16]
   1b94c:	ldr	r0, [fp, #-12]
   1b950:	bl	1a864 <ftello64@plt+0x95b4>
   1b954:	ldr	r3, [fp, #-16]
   1b958:	str	r3, [fp, #-12]
   1b95c:	ldr	r3, [fp, #-12]
   1b960:	cmp	r3, #0
   1b964:	bne	1b940 <ftello64@plt+0xa690>
   1b968:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b96c:	ldr	r3, [r3]
   1b970:	mov	r0, r3
   1b974:	bl	1a864 <ftello64@plt+0x95b4>
   1b978:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b97c:	bl	1a864 <ftello64@plt+0x95b4>
   1b980:	nop	{0}
   1b984:	sub	sp, fp, #4
   1b988:	ldr	fp, [sp]
   1b98c:	add	sp, sp, #4
   1b990:	pop	{pc}		; (ldr pc, [sp], #4)
   1b994:	str	fp, [sp, #-8]!
   1b998:	str	lr, [sp, #4]
   1b99c:	add	fp, sp, #4
   1b9a0:	sub	sp, sp, #16
   1b9a4:	str	r0, [fp, #-16]
   1b9a8:	ldr	r3, [fp, #-16]
   1b9ac:	ldr	r3, [r3, #36]	; 0x24
   1b9b0:	cmp	r3, #0
   1b9b4:	beq	1b9d8 <ftello64@plt+0xa728>
   1b9b8:	ldr	r3, [fp, #-16]
   1b9bc:	ldr	r3, [r3, #36]	; 0x24
   1b9c0:	str	r3, [fp, #-8]
   1b9c4:	ldr	r3, [fp, #-8]
   1b9c8:	ldr	r2, [r3, #4]
   1b9cc:	ldr	r3, [fp, #-16]
   1b9d0:	str	r2, [r3, #36]	; 0x24
   1b9d4:	b	1b9e8 <ftello64@plt+0xa738>
   1b9d8:	mov	r0, #8
   1b9dc:	bl	1a3ac <ftello64@plt+0x90fc>
   1b9e0:	mov	r3, r0
   1b9e4:	str	r3, [fp, #-8]
   1b9e8:	ldr	r3, [fp, #-8]
   1b9ec:	mov	r0, r3
   1b9f0:	sub	sp, fp, #4
   1b9f4:	ldr	fp, [sp]
   1b9f8:	add	sp, sp, #4
   1b9fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1ba00:	push	{fp}		; (str fp, [sp, #-4]!)
   1ba04:	add	fp, sp, #0
   1ba08:	sub	sp, sp, #12
   1ba0c:	str	r0, [fp, #-8]
   1ba10:	str	r1, [fp, #-12]
   1ba14:	ldr	r3, [fp, #-12]
   1ba18:	mov	r2, #0
   1ba1c:	str	r2, [r3]
   1ba20:	ldr	r3, [fp, #-8]
   1ba24:	ldr	r2, [r3, #36]	; 0x24
   1ba28:	ldr	r3, [fp, #-12]
   1ba2c:	str	r2, [r3, #4]
   1ba30:	ldr	r3, [fp, #-8]
   1ba34:	ldr	r2, [fp, #-12]
   1ba38:	str	r2, [r3, #36]	; 0x24
   1ba3c:	nop	{0}
   1ba40:	add	sp, fp, #0
   1ba44:	pop	{fp}		; (ldr fp, [sp], #4)
   1ba48:	bx	lr
   1ba4c:	str	fp, [sp, #-8]!
   1ba50:	str	lr, [sp, #4]
   1ba54:	add	fp, sp, #4
   1ba58:	sub	sp, sp, #40	; 0x28
   1ba5c:	str	r0, [fp, #-32]	; 0xffffffe0
   1ba60:	str	r1, [fp, #-36]	; 0xffffffdc
   1ba64:	str	r2, [fp, #-40]	; 0xffffffd8
   1ba68:	strb	r3, [fp, #-41]	; 0xffffffd7
   1ba6c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1ba70:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ba74:	bl	1ac08 <ftello64@plt+0x9958>
   1ba78:	str	r0, [fp, #-12]
   1ba7c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1ba80:	ldr	r2, [fp, #-12]
   1ba84:	str	r2, [r3]
   1ba88:	ldr	r3, [fp, #-12]
   1ba8c:	ldr	r3, [r3]
   1ba90:	cmp	r3, #0
   1ba94:	bne	1baa0 <ftello64@plt+0xa7f0>
   1ba98:	mov	r3, #0
   1ba9c:	b	1bc04 <ftello64@plt+0xa954>
   1baa0:	ldr	r3, [fp, #-12]
   1baa4:	ldr	r3, [r3]
   1baa8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1baac:	cmp	r2, r3
   1bab0:	beq	1badc <ftello64@plt+0xa82c>
   1bab4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bab8:	ldr	r3, [r3, #28]
   1babc:	ldr	r2, [fp, #-12]
   1bac0:	ldr	r2, [r2]
   1bac4:	mov	r1, r2
   1bac8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1bacc:	blx	r3
   1bad0:	mov	r3, r0
   1bad4:	cmp	r3, #0
   1bad8:	beq	1bb48 <ftello64@plt+0xa898>
   1badc:	ldr	r3, [fp, #-12]
   1bae0:	ldr	r3, [r3]
   1bae4:	str	r3, [fp, #-24]	; 0xffffffe8
   1bae8:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   1baec:	cmp	r3, #0
   1baf0:	beq	1bb40 <ftello64@plt+0xa890>
   1baf4:	ldr	r3, [fp, #-12]
   1baf8:	ldr	r3, [r3, #4]
   1bafc:	cmp	r3, #0
   1bb00:	beq	1bb34 <ftello64@plt+0xa884>
   1bb04:	ldr	r3, [fp, #-12]
   1bb08:	ldr	r3, [r3, #4]
   1bb0c:	str	r3, [fp, #-28]	; 0xffffffe4
   1bb10:	ldr	r2, [fp, #-12]
   1bb14:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bb18:	mov	r1, r2
   1bb1c:	ldrd	r2, [r3]
   1bb20:	strd	r2, [r1]
   1bb24:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bb28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bb2c:	bl	1ba00 <ftello64@plt+0xa750>
   1bb30:	b	1bb40 <ftello64@plt+0xa890>
   1bb34:	ldr	r3, [fp, #-12]
   1bb38:	mov	r2, #0
   1bb3c:	str	r2, [r3]
   1bb40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bb44:	b	1bc04 <ftello64@plt+0xa954>
   1bb48:	ldr	r3, [fp, #-12]
   1bb4c:	str	r3, [fp, #-8]
   1bb50:	b	1bbf0 <ftello64@plt+0xa940>
   1bb54:	ldr	r3, [fp, #-8]
   1bb58:	ldr	r3, [r3, #4]
   1bb5c:	ldr	r3, [r3]
   1bb60:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1bb64:	cmp	r2, r3
   1bb68:	beq	1bb98 <ftello64@plt+0xa8e8>
   1bb6c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bb70:	ldr	r3, [r3, #28]
   1bb74:	ldr	r2, [fp, #-8]
   1bb78:	ldr	r2, [r2, #4]
   1bb7c:	ldr	r2, [r2]
   1bb80:	mov	r1, r2
   1bb84:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1bb88:	blx	r3
   1bb8c:	mov	r3, r0
   1bb90:	cmp	r3, #0
   1bb94:	beq	1bbe4 <ftello64@plt+0xa934>
   1bb98:	ldr	r3, [fp, #-8]
   1bb9c:	ldr	r3, [r3, #4]
   1bba0:	ldr	r3, [r3]
   1bba4:	str	r3, [fp, #-16]
   1bba8:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   1bbac:	cmp	r3, #0
   1bbb0:	beq	1bbdc <ftello64@plt+0xa92c>
   1bbb4:	ldr	r3, [fp, #-8]
   1bbb8:	ldr	r3, [r3, #4]
   1bbbc:	str	r3, [fp, #-20]	; 0xffffffec
   1bbc0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bbc4:	ldr	r2, [r3, #4]
   1bbc8:	ldr	r3, [fp, #-8]
   1bbcc:	str	r2, [r3, #4]
   1bbd0:	ldr	r1, [fp, #-20]	; 0xffffffec
   1bbd4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bbd8:	bl	1ba00 <ftello64@plt+0xa750>
   1bbdc:	ldr	r3, [fp, #-16]
   1bbe0:	b	1bc04 <ftello64@plt+0xa954>
   1bbe4:	ldr	r3, [fp, #-8]
   1bbe8:	ldr	r3, [r3, #4]
   1bbec:	str	r3, [fp, #-8]
   1bbf0:	ldr	r3, [fp, #-8]
   1bbf4:	ldr	r3, [r3, #4]
   1bbf8:	cmp	r3, #0
   1bbfc:	bne	1bb54 <ftello64@plt+0xa8a4>
   1bc00:	mov	r3, #0
   1bc04:	mov	r0, r3
   1bc08:	sub	sp, fp, #4
   1bc0c:	ldr	fp, [sp]
   1bc10:	add	sp, sp, #4
   1bc14:	pop	{pc}		; (ldr pc, [sp], #4)
   1bc18:	str	fp, [sp, #-8]!
   1bc1c:	str	lr, [sp, #4]
   1bc20:	add	fp, sp, #4
   1bc24:	sub	sp, sp, #40	; 0x28
   1bc28:	str	r0, [fp, #-32]	; 0xffffffe0
   1bc2c:	str	r1, [fp, #-36]	; 0xffffffdc
   1bc30:	mov	r3, r2
   1bc34:	strb	r3, [fp, #-37]	; 0xffffffdb
   1bc38:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1bc3c:	ldr	r3, [r3]
   1bc40:	str	r3, [fp, #-8]
   1bc44:	b	1bde4 <ftello64@plt+0xab34>
   1bc48:	ldr	r3, [fp, #-8]
   1bc4c:	ldr	r3, [r3]
   1bc50:	cmp	r3, #0
   1bc54:	beq	1bdd8 <ftello64@plt+0xab28>
   1bc58:	ldr	r3, [fp, #-8]
   1bc5c:	ldr	r3, [r3, #4]
   1bc60:	str	r3, [fp, #-12]
   1bc64:	b	1bcf4 <ftello64@plt+0xaa44>
   1bc68:	ldr	r3, [fp, #-12]
   1bc6c:	ldr	r3, [r3]
   1bc70:	str	r3, [fp, #-16]
   1bc74:	ldr	r1, [fp, #-16]
   1bc78:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bc7c:	bl	1ac08 <ftello64@plt+0x9958>
   1bc80:	str	r0, [fp, #-20]	; 0xffffffec
   1bc84:	ldr	r3, [fp, #-12]
   1bc88:	ldr	r3, [r3, #4]
   1bc8c:	str	r3, [fp, #-24]	; 0xffffffe8
   1bc90:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bc94:	ldr	r3, [r3]
   1bc98:	cmp	r3, #0
   1bc9c:	beq	1bcc0 <ftello64@plt+0xaa10>
   1bca0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bca4:	ldr	r2, [r3, #4]
   1bca8:	ldr	r3, [fp, #-12]
   1bcac:	str	r2, [r3, #4]
   1bcb0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bcb4:	ldr	r2, [fp, #-12]
   1bcb8:	str	r2, [r3, #4]
   1bcbc:	b	1bcec <ftello64@plt+0xaa3c>
   1bcc0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bcc4:	ldr	r2, [fp, #-16]
   1bcc8:	str	r2, [r3]
   1bccc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bcd0:	ldr	r3, [r3, #12]
   1bcd4:	add	r2, r3, #1
   1bcd8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bcdc:	str	r2, [r3, #12]
   1bce0:	ldr	r1, [fp, #-12]
   1bce4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bce8:	bl	1ba00 <ftello64@plt+0xa750>
   1bcec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bcf0:	str	r3, [fp, #-12]
   1bcf4:	ldr	r3, [fp, #-12]
   1bcf8:	cmp	r3, #0
   1bcfc:	bne	1bc68 <ftello64@plt+0xa9b8>
   1bd00:	ldr	r3, [fp, #-8]
   1bd04:	ldr	r3, [r3]
   1bd08:	str	r3, [fp, #-16]
   1bd0c:	ldr	r3, [fp, #-8]
   1bd10:	mov	r2, #0
   1bd14:	str	r2, [r3, #4]
   1bd18:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   1bd1c:	cmp	r3, #0
   1bd20:	bne	1bdd4 <ftello64@plt+0xab24>
   1bd24:	ldr	r1, [fp, #-16]
   1bd28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bd2c:	bl	1ac08 <ftello64@plt+0x9958>
   1bd30:	str	r0, [fp, #-20]	; 0xffffffec
   1bd34:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bd38:	ldr	r3, [r3]
   1bd3c:	cmp	r3, #0
   1bd40:	beq	1bd90 <ftello64@plt+0xaae0>
   1bd44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bd48:	bl	1b994 <ftello64@plt+0xa6e4>
   1bd4c:	str	r0, [fp, #-28]	; 0xffffffe4
   1bd50:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bd54:	cmp	r3, #0
   1bd58:	bne	1bd64 <ftello64@plt+0xaab4>
   1bd5c:	mov	r3, #0
   1bd60:	b	1bdfc <ftello64@plt+0xab4c>
   1bd64:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bd68:	ldr	r2, [fp, #-16]
   1bd6c:	str	r2, [r3]
   1bd70:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bd74:	ldr	r2, [r3, #4]
   1bd78:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bd7c:	str	r2, [r3, #4]
   1bd80:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bd84:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1bd88:	str	r2, [r3, #4]
   1bd8c:	b	1bdb0 <ftello64@plt+0xab00>
   1bd90:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bd94:	ldr	r2, [fp, #-16]
   1bd98:	str	r2, [r3]
   1bd9c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bda0:	ldr	r3, [r3, #12]
   1bda4:	add	r2, r3, #1
   1bda8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bdac:	str	r2, [r3, #12]
   1bdb0:	ldr	r3, [fp, #-8]
   1bdb4:	mov	r2, #0
   1bdb8:	str	r2, [r3]
   1bdbc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1bdc0:	ldr	r3, [r3, #12]
   1bdc4:	sub	r2, r3, #1
   1bdc8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1bdcc:	str	r2, [r3, #12]
   1bdd0:	b	1bdd8 <ftello64@plt+0xab28>
   1bdd4:	nop	{0}
   1bdd8:	ldr	r3, [fp, #-8]
   1bddc:	add	r3, r3, #8
   1bde0:	str	r3, [fp, #-8]
   1bde4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1bde8:	ldr	r3, [r3, #4]
   1bdec:	ldr	r2, [fp, #-8]
   1bdf0:	cmp	r2, r3
   1bdf4:	bcc	1bc48 <ftello64@plt+0xa998>
   1bdf8:	mov	r3, #1
   1bdfc:	mov	r0, r3
   1be00:	sub	sp, fp, #4
   1be04:	ldr	fp, [sp]
   1be08:	add	sp, sp, #4
   1be0c:	pop	{pc}		; (ldr pc, [sp], #4)
   1be10:	str	fp, [sp, #-8]!
   1be14:	str	lr, [sp, #4]
   1be18:	add	fp, sp, #4
   1be1c:	sub	sp, sp, #56	; 0x38
   1be20:	str	r0, [fp, #-56]	; 0xffffffc8
   1be24:	str	r1, [fp, #-60]	; 0xffffffc4
   1be28:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1be2c:	ldr	r3, [r3, #20]
   1be30:	mov	r1, r3
   1be34:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1be38:	bl	1b440 <ftello64@plt+0xa190>
   1be3c:	str	r0, [fp, #-8]
   1be40:	ldr	r3, [fp, #-8]
   1be44:	cmp	r3, #0
   1be48:	bne	1be54 <ftello64@plt+0xaba4>
   1be4c:	mov	r3, #0
   1be50:	b	1c030 <ftello64@plt+0xad80>
   1be54:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1be58:	ldr	r3, [r3, #8]
   1be5c:	ldr	r2, [fp, #-8]
   1be60:	cmp	r2, r3
   1be64:	bne	1be70 <ftello64@plt+0xabc0>
   1be68:	mov	r3, #1
   1be6c:	b	1c030 <ftello64@plt+0xad80>
   1be70:	sub	r3, fp, #52	; 0x34
   1be74:	str	r3, [fp, #-12]
   1be78:	mov	r1, #8
   1be7c:	ldr	r0, [fp, #-8]
   1be80:	bl	1a2dc <ftello64@plt+0x902c>
   1be84:	mov	r3, r0
   1be88:	mov	r2, r3
   1be8c:	ldr	r3, [fp, #-12]
   1be90:	str	r2, [r3]
   1be94:	ldr	r3, [fp, #-12]
   1be98:	ldr	r3, [r3]
   1be9c:	cmp	r3, #0
   1bea0:	bne	1beac <ftello64@plt+0xabfc>
   1bea4:	mov	r3, #0
   1bea8:	b	1c030 <ftello64@plt+0xad80>
   1beac:	ldr	r3, [fp, #-12]
   1beb0:	ldr	r2, [fp, #-8]
   1beb4:	str	r2, [r3, #8]
   1beb8:	ldr	r3, [fp, #-12]
   1bebc:	ldr	r2, [r3]
   1bec0:	ldr	r3, [fp, #-8]
   1bec4:	lsl	r3, r3, #3
   1bec8:	add	r2, r2, r3
   1becc:	ldr	r3, [fp, #-12]
   1bed0:	str	r2, [r3, #4]
   1bed4:	ldr	r3, [fp, #-12]
   1bed8:	mov	r2, #0
   1bedc:	str	r2, [r3, #12]
   1bee0:	ldr	r3, [fp, #-12]
   1bee4:	mov	r2, #0
   1bee8:	str	r2, [r3, #16]
   1beec:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1bef0:	ldr	r2, [r3, #20]
   1bef4:	ldr	r3, [fp, #-12]
   1bef8:	str	r2, [r3, #20]
   1befc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1bf00:	ldr	r2, [r3, #24]
   1bf04:	ldr	r3, [fp, #-12]
   1bf08:	str	r2, [r3, #24]
   1bf0c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1bf10:	ldr	r2, [r3, #28]
   1bf14:	ldr	r3, [fp, #-12]
   1bf18:	str	r2, [r3, #28]
   1bf1c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1bf20:	ldr	r2, [r3, #32]
   1bf24:	ldr	r3, [fp, #-12]
   1bf28:	str	r2, [r3, #32]
   1bf2c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1bf30:	ldr	r2, [r3, #36]	; 0x24
   1bf34:	ldr	r3, [fp, #-12]
   1bf38:	str	r2, [r3, #36]	; 0x24
   1bf3c:	mov	r2, #0
   1bf40:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1bf44:	ldr	r0, [fp, #-12]
   1bf48:	bl	1bc18 <ftello64@plt+0xa968>
   1bf4c:	mov	r3, r0
   1bf50:	cmp	r3, #0
   1bf54:	beq	1bfc0 <ftello64@plt+0xad10>
   1bf58:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1bf5c:	ldr	r3, [r3]
   1bf60:	mov	r0, r3
   1bf64:	bl	1a864 <ftello64@plt+0x95b4>
   1bf68:	ldr	r3, [fp, #-12]
   1bf6c:	ldr	r2, [r3]
   1bf70:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1bf74:	str	r2, [r3]
   1bf78:	ldr	r3, [fp, #-12]
   1bf7c:	ldr	r2, [r3, #4]
   1bf80:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1bf84:	str	r2, [r3, #4]
   1bf88:	ldr	r3, [fp, #-12]
   1bf8c:	ldr	r2, [r3, #8]
   1bf90:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1bf94:	str	r2, [r3, #8]
   1bf98:	ldr	r3, [fp, #-12]
   1bf9c:	ldr	r2, [r3, #12]
   1bfa0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1bfa4:	str	r2, [r3, #12]
   1bfa8:	ldr	r3, [fp, #-12]
   1bfac:	ldr	r2, [r3, #36]	; 0x24
   1bfb0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1bfb4:	str	r2, [r3, #36]	; 0x24
   1bfb8:	mov	r3, #1
   1bfbc:	b	1c030 <ftello64@plt+0xad80>
   1bfc0:	ldr	r3, [fp, #-12]
   1bfc4:	ldr	r2, [r3, #36]	; 0x24
   1bfc8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1bfcc:	str	r2, [r3, #36]	; 0x24
   1bfd0:	mov	r2, #1
   1bfd4:	ldr	r1, [fp, #-12]
   1bfd8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1bfdc:	bl	1bc18 <ftello64@plt+0xa968>
   1bfe0:	mov	r3, r0
   1bfe4:	eor	r3, r3, #1
   1bfe8:	uxtb	r3, r3
   1bfec:	cmp	r3, #0
   1bff0:	bne	1c018 <ftello64@plt+0xad68>
   1bff4:	mov	r2, #0
   1bff8:	ldr	r1, [fp, #-12]
   1bffc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1c000:	bl	1bc18 <ftello64@plt+0xa968>
   1c004:	mov	r3, r0
   1c008:	eor	r3, r3, #1
   1c00c:	uxtb	r3, r3
   1c010:	cmp	r3, #0
   1c014:	beq	1c01c <ftello64@plt+0xad6c>
   1c018:	bl	11280 <abort@plt>
   1c01c:	ldr	r3, [fp, #-12]
   1c020:	ldr	r3, [r3]
   1c024:	mov	r0, r3
   1c028:	bl	1a864 <ftello64@plt+0x95b4>
   1c02c:	mov	r3, #0
   1c030:	mov	r0, r3
   1c034:	sub	sp, fp, #4
   1c038:	ldr	fp, [sp]
   1c03c:	add	sp, sp, #4
   1c040:	pop	{pc}		; (ldr pc, [sp], #4)
   1c044:	str	fp, [sp, #-8]!
   1c048:	str	lr, [sp, #4]
   1c04c:	add	fp, sp, #4
   1c050:	sub	sp, sp, #40	; 0x28
   1c054:	str	r0, [fp, #-32]	; 0xffffffe0
   1c058:	str	r1, [fp, #-36]	; 0xffffffdc
   1c05c:	str	r2, [fp, #-40]	; 0xffffffd8
   1c060:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c064:	cmp	r3, #0
   1c068:	bne	1c070 <ftello64@plt+0xadc0>
   1c06c:	bl	11280 <abort@plt>
   1c070:	sub	r2, fp, #24
   1c074:	mov	r3, #0
   1c078:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c07c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c080:	bl	1ba4c <ftello64@plt+0xa79c>
   1c084:	str	r0, [fp, #-8]
   1c088:	ldr	r3, [fp, #-8]
   1c08c:	cmp	r3, #0
   1c090:	beq	1c0b4 <ftello64@plt+0xae04>
   1c094:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c098:	cmp	r3, #0
   1c09c:	beq	1c0ac <ftello64@plt+0xadfc>
   1c0a0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c0a4:	ldr	r2, [fp, #-8]
   1c0a8:	str	r2, [r3]
   1c0ac:	mov	r3, #0
   1c0b0:	b	1c2b8 <ftello64@plt+0xb008>
   1c0b4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c0b8:	ldr	r3, [r3, #12]
   1c0bc:	vmov	s15, r3
   1c0c0:	vcvt.f32.u32	s14, s15
   1c0c4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c0c8:	ldr	r3, [r3, #20]
   1c0cc:	vldr	s13, [r3, #8]
   1c0d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c0d4:	ldr	r3, [r3, #8]
   1c0d8:	vmov	s15, r3
   1c0dc:	vcvt.f32.u32	s15, s15
   1c0e0:	vmul.f32	s15, s13, s15
   1c0e4:	vcmpe.f32	s14, s15
   1c0e8:	vmrs	APSR_nzcv, fpscr
   1c0ec:	ble	1c20c <ftello64@plt+0xaf5c>
   1c0f0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c0f4:	bl	1b300 <ftello64@plt+0xa050>
   1c0f8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c0fc:	ldr	r3, [r3, #12]
   1c100:	vmov	s15, r3
   1c104:	vcvt.f32.u32	s14, s15
   1c108:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c10c:	ldr	r3, [r3, #20]
   1c110:	vldr	s13, [r3, #8]
   1c114:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c118:	ldr	r3, [r3, #8]
   1c11c:	vmov	s15, r3
   1c120:	vcvt.f32.u32	s15, s15
   1c124:	vmul.f32	s15, s13, s15
   1c128:	vcmpe.f32	s14, s15
   1c12c:	vmrs	APSR_nzcv, fpscr
   1c130:	ble	1c20c <ftello64@plt+0xaf5c>
   1c134:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c138:	ldr	r3, [r3, #20]
   1c13c:	str	r3, [fp, #-12]
   1c140:	ldr	r3, [fp, #-12]
   1c144:	ldrb	r3, [r3, #16]
   1c148:	cmp	r3, #0
   1c14c:	beq	1c170 <ftello64@plt+0xaec0>
   1c150:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c154:	ldr	r3, [r3, #8]
   1c158:	vmov	s15, r3
   1c15c:	vcvt.f32.u32	s14, s15
   1c160:	ldr	r3, [fp, #-12]
   1c164:	vldr	s15, [r3, #12]
   1c168:	vmul.f32	s15, s14, s15
   1c16c:	b	1c198 <ftello64@plt+0xaee8>
   1c170:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c174:	ldr	r3, [r3, #8]
   1c178:	vmov	s15, r3
   1c17c:	vcvt.f32.u32	s14, s15
   1c180:	ldr	r3, [fp, #-12]
   1c184:	vldr	s15, [r3, #12]
   1c188:	vmul.f32	s14, s14, s15
   1c18c:	ldr	r3, [fp, #-12]
   1c190:	vldr	s15, [r3, #8]
   1c194:	vmul.f32	s15, s14, s15
   1c198:	vstr	s15, [fp, #-16]
   1c19c:	vldr	s15, [fp, #-16]
   1c1a0:	vldr	s14, [pc, #292]	; 1c2cc <ftello64@plt+0xb01c>
   1c1a4:	vcmpe.f32	s15, s14
   1c1a8:	vmrs	APSR_nzcv, fpscr
   1c1ac:	blt	1c1b8 <ftello64@plt+0xaf08>
   1c1b0:	mvn	r3, #0
   1c1b4:	b	1c2b8 <ftello64@plt+0xb008>
   1c1b8:	vldr	s15, [fp, #-16]
   1c1bc:	vcvt.u32.f32	s15, s15
   1c1c0:	vmov	r1, s15
   1c1c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c1c8:	bl	1be10 <ftello64@plt+0xab60>
   1c1cc:	mov	r3, r0
   1c1d0:	eor	r3, r3, #1
   1c1d4:	uxtb	r3, r3
   1c1d8:	cmp	r3, #0
   1c1dc:	beq	1c1e8 <ftello64@plt+0xaf38>
   1c1e0:	mvn	r3, #0
   1c1e4:	b	1c2b8 <ftello64@plt+0xb008>
   1c1e8:	sub	r2, fp, #24
   1c1ec:	mov	r3, #0
   1c1f0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c1f4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c1f8:	bl	1ba4c <ftello64@plt+0xa79c>
   1c1fc:	mov	r3, r0
   1c200:	cmp	r3, #0
   1c204:	beq	1c20c <ftello64@plt+0xaf5c>
   1c208:	bl	11280 <abort@plt>
   1c20c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c210:	ldr	r3, [r3]
   1c214:	cmp	r3, #0
   1c218:	beq	1c280 <ftello64@plt+0xafd0>
   1c21c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c220:	bl	1b994 <ftello64@plt+0xa6e4>
   1c224:	str	r0, [fp, #-20]	; 0xffffffec
   1c228:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c22c:	cmp	r3, #0
   1c230:	bne	1c23c <ftello64@plt+0xaf8c>
   1c234:	mvn	r3, #0
   1c238:	b	1c2b8 <ftello64@plt+0xb008>
   1c23c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c240:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1c244:	str	r2, [r3]
   1c248:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c24c:	ldr	r2, [r3, #4]
   1c250:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c254:	str	r2, [r3, #4]
   1c258:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c25c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c260:	str	r2, [r3, #4]
   1c264:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c268:	ldr	r3, [r3, #16]
   1c26c:	add	r2, r3, #1
   1c270:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c274:	str	r2, [r3, #16]
   1c278:	mov	r3, #1
   1c27c:	b	1c2b8 <ftello64@plt+0xb008>
   1c280:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c284:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1c288:	str	r2, [r3]
   1c28c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c290:	ldr	r3, [r3, #16]
   1c294:	add	r2, r3, #1
   1c298:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c29c:	str	r2, [r3, #16]
   1c2a0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c2a4:	ldr	r3, [r3, #12]
   1c2a8:	add	r2, r3, #1
   1c2ac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c2b0:	str	r2, [r3, #12]
   1c2b4:	mov	r3, #1
   1c2b8:	mov	r0, r3
   1c2bc:	sub	sp, fp, #4
   1c2c0:	ldr	fp, [sp]
   1c2c4:	add	sp, sp, #4
   1c2c8:	pop	{pc}		; (ldr pc, [sp], #4)
   1c2cc:	svcmi	0x00800000
   1c2d0:	str	fp, [sp, #-8]!
   1c2d4:	str	lr, [sp, #4]
   1c2d8:	add	fp, sp, #4
   1c2dc:	sub	sp, sp, #16
   1c2e0:	str	r0, [fp, #-16]
   1c2e4:	str	r1, [fp, #-20]	; 0xffffffec
   1c2e8:	sub	r3, fp, #12
   1c2ec:	mov	r2, r3
   1c2f0:	ldr	r1, [fp, #-20]	; 0xffffffec
   1c2f4:	ldr	r0, [fp, #-16]
   1c2f8:	bl	1c044 <ftello64@plt+0xad94>
   1c2fc:	str	r0, [fp, #-8]
   1c300:	ldr	r3, [fp, #-8]
   1c304:	cmn	r3, #1
   1c308:	beq	1c328 <ftello64@plt+0xb078>
   1c30c:	ldr	r3, [fp, #-8]
   1c310:	cmp	r3, #0
   1c314:	bne	1c320 <ftello64@plt+0xb070>
   1c318:	ldr	r3, [fp, #-12]
   1c31c:	b	1c32c <ftello64@plt+0xb07c>
   1c320:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c324:	b	1c32c <ftello64@plt+0xb07c>
   1c328:	mov	r3, #0
   1c32c:	mov	r0, r3
   1c330:	sub	sp, fp, #4
   1c334:	ldr	fp, [sp]
   1c338:	add	sp, sp, #4
   1c33c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c340:	str	fp, [sp, #-8]!
   1c344:	str	lr, [sp, #4]
   1c348:	add	fp, sp, #4
   1c34c:	sub	sp, sp, #32
   1c350:	str	r0, [fp, #-32]	; 0xffffffe0
   1c354:	str	r1, [fp, #-36]	; 0xffffffdc
   1c358:	sub	r2, fp, #28
   1c35c:	mov	r3, #1
   1c360:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c364:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c368:	bl	1ba4c <ftello64@plt+0xa79c>
   1c36c:	str	r0, [fp, #-12]
   1c370:	ldr	r3, [fp, #-12]
   1c374:	cmp	r3, #0
   1c378:	bne	1c384 <ftello64@plt+0xb0d4>
   1c37c:	mov	r3, #0
   1c380:	b	1c514 <ftello64@plt+0xb264>
   1c384:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c388:	ldr	r3, [r3, #16]
   1c38c:	sub	r2, r3, #1
   1c390:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c394:	str	r2, [r3, #16]
   1c398:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c39c:	ldr	r3, [r3]
   1c3a0:	cmp	r3, #0
   1c3a4:	bne	1c510 <ftello64@plt+0xb260>
   1c3a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c3ac:	ldr	r3, [r3, #12]
   1c3b0:	sub	r2, r3, #1
   1c3b4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c3b8:	str	r2, [r3, #12]
   1c3bc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c3c0:	ldr	r3, [r3, #12]
   1c3c4:	vmov	s15, r3
   1c3c8:	vcvt.f32.u32	s14, s15
   1c3cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c3d0:	ldr	r3, [r3, #20]
   1c3d4:	vldr	s13, [r3]
   1c3d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c3dc:	ldr	r3, [r3, #8]
   1c3e0:	vmov	s15, r3
   1c3e4:	vcvt.f32.u32	s15, s15
   1c3e8:	vmul.f32	s15, s13, s15
   1c3ec:	vcmpe.f32	s14, s15
   1c3f0:	vmrs	APSR_nzcv, fpscr
   1c3f4:	bpl	1c510 <ftello64@plt+0xb260>
   1c3f8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c3fc:	bl	1b300 <ftello64@plt+0xa050>
   1c400:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c404:	ldr	r3, [r3, #12]
   1c408:	vmov	s15, r3
   1c40c:	vcvt.f32.u32	s14, s15
   1c410:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c414:	ldr	r3, [r3, #20]
   1c418:	vldr	s13, [r3]
   1c41c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c420:	ldr	r3, [r3, #8]
   1c424:	vmov	s15, r3
   1c428:	vcvt.f32.u32	s15, s15
   1c42c:	vmul.f32	s15, s13, s15
   1c430:	vcmpe.f32	s14, s15
   1c434:	vmrs	APSR_nzcv, fpscr
   1c438:	bpl	1c510 <ftello64@plt+0xb260>
   1c43c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c440:	ldr	r3, [r3, #20]
   1c444:	str	r3, [fp, #-16]
   1c448:	ldr	r3, [fp, #-16]
   1c44c:	ldrb	r3, [r3, #16]
   1c450:	cmp	r3, #0
   1c454:	beq	1c47c <ftello64@plt+0xb1cc>
   1c458:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c45c:	ldr	r3, [r3, #8]
   1c460:	vmov	s15, r3
   1c464:	vcvt.f32.u32	s14, s15
   1c468:	ldr	r3, [fp, #-16]
   1c46c:	vldr	s15, [r3, #4]
   1c470:	vmul.f32	s15, s14, s15
   1c474:	vcvt.u32.f32	s15, s15
   1c478:	b	1c4a8 <ftello64@plt+0xb1f8>
   1c47c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c480:	ldr	r3, [r3, #8]
   1c484:	vmov	s15, r3
   1c488:	vcvt.f32.u32	s14, s15
   1c48c:	ldr	r3, [fp, #-16]
   1c490:	vldr	s15, [r3, #4]
   1c494:	vmul.f32	s14, s14, s15
   1c498:	ldr	r3, [fp, #-16]
   1c49c:	vldr	s15, [r3, #8]
   1c4a0:	vmul.f32	s15, s14, s15
   1c4a4:	vcvt.u32.f32	s15, s15
   1c4a8:	vstr	s15, [fp, #-20]	; 0xffffffec
   1c4ac:	ldr	r1, [fp, #-20]	; 0xffffffec
   1c4b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c4b4:	bl	1be10 <ftello64@plt+0xab60>
   1c4b8:	mov	r3, r0
   1c4bc:	eor	r3, r3, #1
   1c4c0:	uxtb	r3, r3
   1c4c4:	cmp	r3, #0
   1c4c8:	beq	1c510 <ftello64@plt+0xb260>
   1c4cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c4d0:	ldr	r3, [r3, #36]	; 0x24
   1c4d4:	str	r3, [fp, #-8]
   1c4d8:	b	1c4f8 <ftello64@plt+0xb248>
   1c4dc:	ldr	r3, [fp, #-8]
   1c4e0:	ldr	r3, [r3, #4]
   1c4e4:	str	r3, [fp, #-24]	; 0xffffffe8
   1c4e8:	ldr	r0, [fp, #-8]
   1c4ec:	bl	1a864 <ftello64@plt+0x95b4>
   1c4f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c4f4:	str	r3, [fp, #-8]
   1c4f8:	ldr	r3, [fp, #-8]
   1c4fc:	cmp	r3, #0
   1c500:	bne	1c4dc <ftello64@plt+0xb22c>
   1c504:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c508:	mov	r2, #0
   1c50c:	str	r2, [r3, #36]	; 0x24
   1c510:	ldr	r3, [fp, #-12]
   1c514:	mov	r0, r3
   1c518:	sub	sp, fp, #4
   1c51c:	ldr	fp, [sp]
   1c520:	add	sp, sp, #4
   1c524:	pop	{pc}		; (ldr pc, [sp], #4)
   1c528:	str	fp, [sp, #-8]!
   1c52c:	str	lr, [sp, #4]
   1c530:	add	fp, sp, #4
   1c534:	sub	sp, sp, #8
   1c538:	str	r0, [fp, #-8]
   1c53c:	str	r1, [fp, #-12]
   1c540:	ldr	r1, [fp, #-12]
   1c544:	ldr	r0, [fp, #-8]
   1c548:	bl	1c340 <ftello64@plt+0xb090>
   1c54c:	mov	r3, r0
   1c550:	mov	r0, r3
   1c554:	sub	sp, fp, #4
   1c558:	ldr	fp, [sp]
   1c55c:	add	sp, sp, #4
   1c560:	pop	{pc}		; (ldr pc, [sp], #4)
   1c564:	str	fp, [sp, #-8]!
   1c568:	str	lr, [sp, #4]
   1c56c:	add	fp, sp, #4
   1c570:	bl	111a8 <__errno_location@plt>
   1c574:	mov	r2, r0
   1c578:	mov	r3, #12
   1c57c:	str	r3, [r2]
   1c580:	mov	r3, #0
   1c584:	mov	r0, r3
   1c588:	sub	sp, fp, #4
   1c58c:	ldr	fp, [sp]
   1c590:	add	sp, sp, #4
   1c594:	pop	{pc}		; (ldr pc, [sp], #4)
   1c598:	str	fp, [sp, #-8]!
   1c59c:	str	lr, [sp, #4]
   1c5a0:	add	fp, sp, #4
   1c5a4:	sub	sp, sp, #8
   1c5a8:	str	r0, [fp, #-8]
   1c5ac:	ldr	r3, [fp, #-8]
   1c5b0:	mov	r0, r3
   1c5b4:	bl	1a3ac <ftello64@plt+0x90fc>
   1c5b8:	mov	r3, r0
   1c5bc:	mov	r0, r3
   1c5c0:	sub	sp, fp, #4
   1c5c4:	ldr	fp, [sp]
   1c5c8:	add	sp, sp, #4
   1c5cc:	pop	{pc}		; (ldr pc, [sp], #4)
   1c5d0:	str	fp, [sp, #-8]!
   1c5d4:	str	lr, [sp, #4]
   1c5d8:	add	fp, sp, #4
   1c5dc:	sub	sp, sp, #8
   1c5e0:	str	r0, [fp, #-8]
   1c5e4:	str	r1, [fp, #-12]
   1c5e8:	ldr	r3, [fp, #-12]
   1c5ec:	cmp	r3, #0
   1c5f0:	moveq	r3, #1
   1c5f4:	movne	r3, #0
   1c5f8:	uxtb	r3, r3
   1c5fc:	mov	r2, r3
   1c600:	ldr	r3, [fp, #-12]
   1c604:	orr	r3, r2, r3
   1c608:	mov	r1, r3
   1c60c:	ldr	r0, [fp, #-8]
   1c610:	bl	1a43c <ftello64@plt+0x918c>
   1c614:	mov	r3, r0
   1c618:	mov	r0, r3
   1c61c:	sub	sp, fp, #4
   1c620:	ldr	fp, [sp]
   1c624:	add	sp, sp, #4
   1c628:	pop	{pc}		; (ldr pc, [sp], #4)
   1c62c:	str	fp, [sp, #-8]!
   1c630:	str	lr, [sp, #4]
   1c634:	add	fp, sp, #4
   1c638:	sub	sp, sp, #8
   1c63c:	str	r0, [fp, #-8]
   1c640:	str	r1, [fp, #-12]
   1c644:	ldr	r3, [fp, #-8]
   1c648:	ldr	r2, [fp, #-12]
   1c64c:	mov	r1, r2
   1c650:	mov	r0, r3
   1c654:	bl	1a2dc <ftello64@plt+0x902c>
   1c658:	mov	r3, r0
   1c65c:	mov	r0, r3
   1c660:	sub	sp, fp, #4
   1c664:	ldr	fp, [sp]
   1c668:	add	sp, sp, #4
   1c66c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c670:	str	fp, [sp, #-8]!
   1c674:	str	lr, [sp, #4]
   1c678:	add	fp, sp, #4
   1c67c:	sub	sp, sp, #16
   1c680:	str	r0, [fp, #-8]
   1c684:	str	r1, [fp, #-12]
   1c688:	str	r2, [fp, #-16]
   1c68c:	ldr	r3, [fp, #-12]
   1c690:	cmp	r3, #0
   1c694:	beq	1c6a4 <ftello64@plt+0xb3f4>
   1c698:	ldr	r3, [fp, #-16]
   1c69c:	cmp	r3, #0
   1c6a0:	bne	1c6b4 <ftello64@plt+0xb404>
   1c6a4:	mov	r3, #1
   1c6a8:	str	r3, [fp, #-16]
   1c6ac:	ldr	r3, [fp, #-16]
   1c6b0:	str	r3, [fp, #-12]
   1c6b4:	ldr	r3, [fp, #-12]
   1c6b8:	ldr	r2, [fp, #-16]
   1c6bc:	mov	r1, r3
   1c6c0:	ldr	r0, [fp, #-8]
   1c6c4:	bl	1c800 <ftello64@plt+0xb550>
   1c6c8:	mov	r3, r0
   1c6cc:	mov	r0, r3
   1c6d0:	sub	sp, fp, #4
   1c6d4:	ldr	fp, [sp]
   1c6d8:	add	sp, sp, #4
   1c6dc:	pop	{pc}		; (ldr pc, [sp], #4)
   1c6e0:	str	fp, [sp, #-8]!
   1c6e4:	str	lr, [sp, #4]
   1c6e8:	add	fp, sp, #4
   1c6ec:	sub	sp, sp, #8
   1c6f0:	mov	r0, #14
   1c6f4:	bl	1122c <nl_langinfo@plt>
   1c6f8:	str	r0, [fp, #-8]
   1c6fc:	ldr	r3, [fp, #-8]
   1c700:	cmp	r3, #0
   1c704:	bne	1c714 <ftello64@plt+0xb464>
   1c708:	movw	r3, #59108	; 0xe6e4
   1c70c:	movt	r3, #1
   1c710:	str	r3, [fp, #-8]
   1c714:	ldr	r3, [fp, #-8]
   1c718:	ldrb	r3, [r3]
   1c71c:	cmp	r3, #0
   1c720:	bne	1c730 <ftello64@plt+0xb480>
   1c724:	movw	r3, #59112	; 0xe6e8
   1c728:	movt	r3, #1
   1c72c:	str	r3, [fp, #-8]
   1c730:	ldr	r3, [fp, #-8]
   1c734:	mov	r0, r3
   1c738:	sub	sp, fp, #4
   1c73c:	ldr	fp, [sp]
   1c740:	add	sp, sp, #4
   1c744:	pop	{pc}		; (ldr pc, [sp], #4)
   1c748:	str	fp, [sp, #-8]!
   1c74c:	str	lr, [sp, #4]
   1c750:	add	fp, sp, #4
   1c754:	sub	sp, sp, #32
   1c758:	str	r0, [fp, #-24]	; 0xffffffe8
   1c75c:	str	r1, [fp, #-28]	; 0xffffffe4
   1c760:	str	r2, [fp, #-32]	; 0xffffffe0
   1c764:	str	r3, [fp, #-36]	; 0xffffffdc
   1c768:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c76c:	cmp	r3, #0
   1c770:	bne	1c77c <ftello64@plt+0xb4cc>
   1c774:	sub	r3, fp, #16
   1c778:	str	r3, [fp, #-24]	; 0xffffffe8
   1c77c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c780:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c784:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c788:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c78c:	bl	110f4 <mbrtowc@plt>
   1c790:	str	r0, [fp, #-8]
   1c794:	ldr	r3, [fp, #-8]
   1c798:	cmn	r3, #3
   1c79c:	bls	1c7e8 <ftello64@plt+0xb538>
   1c7a0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c7a4:	cmp	r3, #0
   1c7a8:	beq	1c7e8 <ftello64@plt+0xb538>
   1c7ac:	mov	r0, #0
   1c7b0:	bl	1d544 <ftello64@plt+0xc294>
   1c7b4:	mov	r3, r0
   1c7b8:	eor	r3, r3, #1
   1c7bc:	uxtb	r3, r3
   1c7c0:	cmp	r3, #0
   1c7c4:	beq	1c7e8 <ftello64@plt+0xb538>
   1c7c8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c7cc:	ldrb	r3, [r3]
   1c7d0:	strb	r3, [fp, #-9]
   1c7d4:	ldrb	r2, [fp, #-9]
   1c7d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c7dc:	str	r2, [r3]
   1c7e0:	mov	r3, #1
   1c7e4:	b	1c7ec <ftello64@plt+0xb53c>
   1c7e8:	ldr	r3, [fp, #-8]
   1c7ec:	mov	r0, r3
   1c7f0:	sub	sp, fp, #4
   1c7f4:	ldr	fp, [sp]
   1c7f8:	add	sp, sp, #4
   1c7fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1c800:	str	fp, [sp, #-8]!
   1c804:	str	lr, [sp, #4]
   1c808:	add	fp, sp, #4
   1c80c:	sub	sp, sp, #24
   1c810:	str	r0, [fp, #-16]
   1c814:	str	r1, [fp, #-20]	; 0xffffffec
   1c818:	str	r2, [fp, #-24]	; 0xffffffe8
   1c81c:	mov	ip, #0
   1c820:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c824:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c828:	umull	r0, r1, r2, r3
   1c82c:	mov	r2, #0
   1c830:	mov	r3, #0
   1c834:	mov	r2, r1
   1c838:	mov	r3, #0
   1c83c:	cmp	r2, #0
   1c840:	beq	1c848 <ftello64@plt+0xb598>
   1c844:	mov	ip, #1
   1c848:	mov	r3, r0
   1c84c:	str	r3, [fp, #-8]
   1c850:	mov	r3, ip
   1c854:	and	r3, r3, #1
   1c858:	uxtb	r3, r3
   1c85c:	cmp	r3, #0
   1c860:	beq	1c87c <ftello64@plt+0xb5cc>
   1c864:	bl	111a8 <__errno_location@plt>
   1c868:	mov	r2, r0
   1c86c:	mov	r3, #12
   1c870:	str	r3, [r2]
   1c874:	mov	r3, #0
   1c878:	b	1c890 <ftello64@plt+0xb5e0>
   1c87c:	ldr	r3, [fp, #-8]
   1c880:	mov	r1, r3
   1c884:	ldr	r0, [fp, #-16]
   1c888:	bl	1a43c <ftello64@plt+0x918c>
   1c88c:	mov	r3, r0
   1c890:	mov	r0, r3
   1c894:	sub	sp, fp, #4
   1c898:	ldr	fp, [sp]
   1c89c:	add	sp, sp, #4
   1c8a0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c8a4:	str	fp, [sp, #-8]!
   1c8a8:	str	lr, [sp, #4]
   1c8ac:	add	fp, sp, #4
   1c8b0:	sub	sp, sp, #8
   1c8b4:	str	r0, [fp, #-8]
   1c8b8:	mov	r2, #3
   1c8bc:	mov	r1, #0
   1c8c0:	ldr	r0, [fp, #-8]
   1c8c4:	bl	1d160 <ftello64@plt+0xbeb0>
   1c8c8:	mov	r3, r0
   1c8cc:	mov	r0, r3
   1c8d0:	sub	sp, fp, #4
   1c8d4:	ldr	fp, [sp]
   1c8d8:	add	sp, sp, #4
   1c8dc:	pop	{pc}		; (ldr pc, [sp], #4)
   1c8e0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1c8e4:	strd	r6, [sp, #8]
   1c8e8:	strd	r8, [sp, #16]
   1c8ec:	str	fp, [sp, #24]
   1c8f0:	add	fp, sp, #24
   1c8f4:	sub	sp, sp, #20
   1c8f8:	strd	r0, [fp, #-36]	; 0xffffffdc
   1c8fc:	str	r2, [fp, #-40]	; 0xffffffd8
   1c900:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   1c904:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1c908:	sub	ip, r1, #32
   1c90c:	rsb	r0, r1, #32
   1c910:	lsl	r7, r3, r1
   1c914:	orr	r7, r7, r2, lsl ip
   1c918:	orr	r7, r7, r2, lsr r0
   1c91c:	lsl	r6, r2, r1
   1c920:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1c924:	rsb	r1, r1, #0
   1c928:	and	r1, r1, #63	; 0x3f
   1c92c:	rsb	ip, r1, #32
   1c930:	sub	r0, r1, #32
   1c934:	lsr	r4, r2, r1
   1c938:	orr	r4, r4, r3, lsl ip
   1c93c:	orr	r4, r4, r3, lsr r0
   1c940:	lsr	r5, r3, r1
   1c944:	orr	r8, r6, r4
   1c948:	orr	r9, r7, r5
   1c94c:	mov	r4, r8
   1c950:	mov	r5, r9
   1c954:	mov	r2, r4
   1c958:	mov	r3, r5
   1c95c:	mov	r0, r2
   1c960:	mov	r1, r3
   1c964:	sub	sp, fp, #24
   1c968:	ldrd	r4, [sp]
   1c96c:	ldrd	r6, [sp, #8]
   1c970:	ldrd	r8, [sp, #16]
   1c974:	ldr	fp, [sp, #24]
   1c978:	add	sp, sp, #28
   1c97c:	bx	lr
   1c980:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1c984:	strd	r6, [sp, #8]
   1c988:	strd	r8, [sp, #16]
   1c98c:	str	fp, [sp, #24]
   1c990:	add	fp, sp, #24
   1c994:	sub	sp, sp, #20
   1c998:	strd	r0, [fp, #-36]	; 0xffffffdc
   1c99c:	str	r2, [fp, #-40]	; 0xffffffd8
   1c9a0:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   1c9a4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1c9a8:	rsb	ip, r1, #32
   1c9ac:	sub	r0, r1, #32
   1c9b0:	lsr	r6, r2, r1
   1c9b4:	orr	r6, r6, r3, lsl ip
   1c9b8:	orr	r6, r6, r3, lsr r0
   1c9bc:	lsr	r7, r3, r1
   1c9c0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1c9c4:	rsb	r1, r1, #0
   1c9c8:	and	r1, r1, #63	; 0x3f
   1c9cc:	sub	ip, r1, #32
   1c9d0:	rsb	r0, r1, #32
   1c9d4:	lsl	r5, r3, r1
   1c9d8:	orr	r5, r5, r2, lsl ip
   1c9dc:	orr	r5, r5, r2, lsr r0
   1c9e0:	lsl	r4, r2, r1
   1c9e4:	orr	r8, r6, r4
   1c9e8:	orr	r9, r7, r5
   1c9ec:	mov	r4, r8
   1c9f0:	mov	r5, r9
   1c9f4:	mov	r2, r4
   1c9f8:	mov	r3, r5
   1c9fc:	mov	r0, r2
   1ca00:	mov	r1, r3
   1ca04:	sub	sp, fp, #24
   1ca08:	ldrd	r4, [sp]
   1ca0c:	ldrd	r6, [sp, #8]
   1ca10:	ldrd	r8, [sp, #16]
   1ca14:	ldr	fp, [sp, #24]
   1ca18:	add	sp, sp, #28
   1ca1c:	bx	lr
   1ca20:	push	{fp}		; (str fp, [sp, #-4]!)
   1ca24:	add	fp, sp, #0
   1ca28:	sub	sp, sp, #12
   1ca2c:	str	r0, [fp, #-8]
   1ca30:	str	r1, [fp, #-12]
   1ca34:	ldr	r2, [fp, #-8]
   1ca38:	ldr	r3, [fp, #-12]
   1ca3c:	rsb	r3, r3, #32
   1ca40:	ror	r3, r2, r3
   1ca44:	mov	r0, r3
   1ca48:	add	sp, fp, #0
   1ca4c:	pop	{fp}		; (ldr fp, [sp], #4)
   1ca50:	bx	lr
   1ca54:	push	{fp}		; (str fp, [sp, #-4]!)
   1ca58:	add	fp, sp, #0
   1ca5c:	sub	sp, sp, #12
   1ca60:	str	r0, [fp, #-8]
   1ca64:	str	r1, [fp, #-12]
   1ca68:	ldr	r2, [fp, #-8]
   1ca6c:	ldr	r3, [fp, #-12]
   1ca70:	ror	r3, r2, r3
   1ca74:	mov	r0, r3
   1ca78:	add	sp, fp, #0
   1ca7c:	pop	{fp}		; (ldr fp, [sp], #4)
   1ca80:	bx	lr
   1ca84:	push	{fp}		; (str fp, [sp, #-4]!)
   1ca88:	add	fp, sp, #0
   1ca8c:	sub	sp, sp, #12
   1ca90:	str	r0, [fp, #-8]
   1ca94:	str	r1, [fp, #-12]
   1ca98:	ldr	r2, [fp, #-8]
   1ca9c:	ldr	r3, [fp, #-12]
   1caa0:	rsb	r3, r3, #32
   1caa4:	ror	r3, r2, r3
   1caa8:	mov	r0, r3
   1caac:	add	sp, fp, #0
   1cab0:	pop	{fp}		; (ldr fp, [sp], #4)
   1cab4:	bx	lr
   1cab8:	push	{fp}		; (str fp, [sp, #-4]!)
   1cabc:	add	fp, sp, #0
   1cac0:	sub	sp, sp, #12
   1cac4:	str	r0, [fp, #-8]
   1cac8:	str	r1, [fp, #-12]
   1cacc:	ldr	r2, [fp, #-8]
   1cad0:	ldr	r3, [fp, #-12]
   1cad4:	ror	r3, r2, r3
   1cad8:	mov	r0, r3
   1cadc:	add	sp, fp, #0
   1cae0:	pop	{fp}		; (ldr fp, [sp], #4)
   1cae4:	bx	lr
   1cae8:	push	{fp}		; (str fp, [sp, #-4]!)
   1caec:	add	fp, sp, #0
   1caf0:	sub	sp, sp, #12
   1caf4:	mov	r3, r0
   1caf8:	str	r1, [fp, #-12]
   1cafc:	strh	r3, [fp, #-6]
   1cb00:	ldrh	r2, [fp, #-6]
   1cb04:	ldr	r3, [fp, #-12]
   1cb08:	lsl	r3, r2, r3
   1cb0c:	uxth	r2, r3
   1cb10:	ldrh	r1, [fp, #-6]
   1cb14:	ldr	r3, [fp, #-12]
   1cb18:	rsb	r3, r3, #16
   1cb1c:	lsr	r3, r1, r3
   1cb20:	uxth	r3, r3
   1cb24:	orr	r3, r2, r3
   1cb28:	uxth	r3, r3
   1cb2c:	mov	r0, r3
   1cb30:	add	sp, fp, #0
   1cb34:	pop	{fp}		; (ldr fp, [sp], #4)
   1cb38:	bx	lr
   1cb3c:	push	{fp}		; (str fp, [sp, #-4]!)
   1cb40:	add	fp, sp, #0
   1cb44:	sub	sp, sp, #12
   1cb48:	mov	r3, r0
   1cb4c:	str	r1, [fp, #-12]
   1cb50:	strh	r3, [fp, #-6]
   1cb54:	ldrh	r2, [fp, #-6]
   1cb58:	ldr	r3, [fp, #-12]
   1cb5c:	lsr	r3, r2, r3
   1cb60:	uxth	r2, r3
   1cb64:	ldrh	r1, [fp, #-6]
   1cb68:	ldr	r3, [fp, #-12]
   1cb6c:	rsb	r3, r3, #16
   1cb70:	lsl	r3, r1, r3
   1cb74:	uxth	r3, r3
   1cb78:	orr	r3, r2, r3
   1cb7c:	uxth	r3, r3
   1cb80:	mov	r0, r3
   1cb84:	add	sp, fp, #0
   1cb88:	pop	{fp}		; (ldr fp, [sp], #4)
   1cb8c:	bx	lr
   1cb90:	push	{fp}		; (str fp, [sp, #-4]!)
   1cb94:	add	fp, sp, #0
   1cb98:	sub	sp, sp, #12
   1cb9c:	mov	r3, r0
   1cba0:	str	r1, [fp, #-12]
   1cba4:	strb	r3, [fp, #-5]
   1cba8:	ldrb	r2, [fp, #-5]
   1cbac:	ldr	r3, [fp, #-12]
   1cbb0:	lsl	r3, r2, r3
   1cbb4:	uxtb	r2, r3
   1cbb8:	ldrb	r1, [fp, #-5]
   1cbbc:	ldr	r3, [fp, #-12]
   1cbc0:	rsb	r3, r3, #8
   1cbc4:	lsr	r3, r1, r3
   1cbc8:	uxtb	r3, r3
   1cbcc:	orr	r3, r2, r3
   1cbd0:	uxtb	r3, r3
   1cbd4:	mov	r0, r3
   1cbd8:	add	sp, fp, #0
   1cbdc:	pop	{fp}		; (ldr fp, [sp], #4)
   1cbe0:	bx	lr
   1cbe4:	push	{fp}		; (str fp, [sp, #-4]!)
   1cbe8:	add	fp, sp, #0
   1cbec:	sub	sp, sp, #12
   1cbf0:	mov	r3, r0
   1cbf4:	str	r1, [fp, #-12]
   1cbf8:	strb	r3, [fp, #-5]
   1cbfc:	ldrb	r2, [fp, #-5]
   1cc00:	ldr	r3, [fp, #-12]
   1cc04:	lsr	r3, r2, r3
   1cc08:	uxtb	r2, r3
   1cc0c:	ldrb	r1, [fp, #-5]
   1cc10:	ldr	r3, [fp, #-12]
   1cc14:	rsb	r3, r3, #8
   1cc18:	lsl	r3, r1, r3
   1cc1c:	uxtb	r3, r3
   1cc20:	orr	r3, r2, r3
   1cc24:	uxtb	r3, r3
   1cc28:	mov	r0, r3
   1cc2c:	add	sp, fp, #0
   1cc30:	pop	{fp}		; (ldr fp, [sp], #4)
   1cc34:	bx	lr
   1cc38:	push	{fp}		; (str fp, [sp, #-4]!)
   1cc3c:	add	fp, sp, #0
   1cc40:	sub	sp, sp, #12
   1cc44:	str	r0, [fp, #-8]
   1cc48:	ldr	r3, [fp, #-8]
   1cc4c:	cmp	r3, #90	; 0x5a
   1cc50:	bgt	1cc74 <ftello64@plt+0xb9c4>
   1cc54:	ldr	r3, [fp, #-8]
   1cc58:	cmp	r3, #65	; 0x41
   1cc5c:	bge	1cc84 <ftello64@plt+0xb9d4>
   1cc60:	ldr	r3, [fp, #-8]
   1cc64:	sub	r3, r3, #48	; 0x30
   1cc68:	cmp	r3, #9
   1cc6c:	bhi	1cc8c <ftello64@plt+0xb9dc>
   1cc70:	b	1cc84 <ftello64@plt+0xb9d4>
   1cc74:	ldr	r3, [fp, #-8]
   1cc78:	sub	r3, r3, #97	; 0x61
   1cc7c:	cmp	r3, #25
   1cc80:	bhi	1cc8c <ftello64@plt+0xb9dc>
   1cc84:	mov	r3, #1
   1cc88:	b	1cc90 <ftello64@plt+0xb9e0>
   1cc8c:	mov	r3, #0
   1cc90:	mov	r0, r3
   1cc94:	add	sp, fp, #0
   1cc98:	pop	{fp}		; (ldr fp, [sp], #4)
   1cc9c:	bx	lr
   1cca0:	push	{fp}		; (str fp, [sp, #-4]!)
   1cca4:	add	fp, sp, #0
   1cca8:	sub	sp, sp, #12
   1ccac:	str	r0, [fp, #-8]
   1ccb0:	ldr	r3, [fp, #-8]
   1ccb4:	cmp	r3, #65	; 0x41
   1ccb8:	blt	1cce0 <ftello64@plt+0xba30>
   1ccbc:	ldr	r3, [fp, #-8]
   1ccc0:	cmp	r3, #90	; 0x5a
   1ccc4:	ble	1ccd8 <ftello64@plt+0xba28>
   1ccc8:	ldr	r3, [fp, #-8]
   1cccc:	sub	r3, r3, #97	; 0x61
   1ccd0:	cmp	r3, #25
   1ccd4:	bhi	1cce0 <ftello64@plt+0xba30>
   1ccd8:	mov	r3, #1
   1ccdc:	b	1cce4 <ftello64@plt+0xba34>
   1cce0:	mov	r3, #0
   1cce4:	mov	r0, r3
   1cce8:	add	sp, fp, #0
   1ccec:	pop	{fp}		; (ldr fp, [sp], #4)
   1ccf0:	bx	lr
   1ccf4:	push	{fp}		; (str fp, [sp, #-4]!)
   1ccf8:	add	fp, sp, #0
   1ccfc:	sub	sp, sp, #12
   1cd00:	str	r0, [fp, #-8]
   1cd04:	ldr	r3, [fp, #-8]
   1cd08:	cmp	r3, #127	; 0x7f
   1cd0c:	bhi	1cd18 <ftello64@plt+0xba68>
   1cd10:	mov	r3, #1
   1cd14:	b	1cd1c <ftello64@plt+0xba6c>
   1cd18:	mov	r3, #0
   1cd1c:	mov	r0, r3
   1cd20:	add	sp, fp, #0
   1cd24:	pop	{fp}		; (ldr fp, [sp], #4)
   1cd28:	bx	lr
   1cd2c:	push	{fp}		; (str fp, [sp, #-4]!)
   1cd30:	add	fp, sp, #0
   1cd34:	sub	sp, sp, #12
   1cd38:	str	r0, [fp, #-8]
   1cd3c:	ldr	r3, [fp, #-8]
   1cd40:	cmp	r3, #32
   1cd44:	beq	1cd54 <ftello64@plt+0xbaa4>
   1cd48:	ldr	r3, [fp, #-8]
   1cd4c:	cmp	r3, #9
   1cd50:	bne	1cd5c <ftello64@plt+0xbaac>
   1cd54:	mov	r3, #1
   1cd58:	b	1cd60 <ftello64@plt+0xbab0>
   1cd5c:	mov	r3, #0
   1cd60:	and	r3, r3, #1
   1cd64:	uxtb	r3, r3
   1cd68:	mov	r0, r3
   1cd6c:	add	sp, fp, #0
   1cd70:	pop	{fp}		; (ldr fp, [sp], #4)
   1cd74:	bx	lr
   1cd78:	push	{fp}		; (str fp, [sp, #-4]!)
   1cd7c:	add	fp, sp, #0
   1cd80:	sub	sp, sp, #12
   1cd84:	str	r0, [fp, #-8]
   1cd88:	ldr	r3, [fp, #-8]
   1cd8c:	cmp	r3, #0
   1cd90:	blt	1cdb4 <ftello64@plt+0xbb04>
   1cd94:	ldr	r3, [fp, #-8]
   1cd98:	cmp	r3, #31
   1cd9c:	ble	1cdac <ftello64@plt+0xbafc>
   1cda0:	ldr	r3, [fp, #-8]
   1cda4:	cmp	r3, #127	; 0x7f
   1cda8:	bne	1cdb4 <ftello64@plt+0xbb04>
   1cdac:	mov	r3, #1
   1cdb0:	b	1cdb8 <ftello64@plt+0xbb08>
   1cdb4:	mov	r3, #0
   1cdb8:	mov	r0, r3
   1cdbc:	add	sp, fp, #0
   1cdc0:	pop	{fp}		; (ldr fp, [sp], #4)
   1cdc4:	bx	lr
   1cdc8:	push	{fp}		; (str fp, [sp, #-4]!)
   1cdcc:	add	fp, sp, #0
   1cdd0:	sub	sp, sp, #12
   1cdd4:	str	r0, [fp, #-8]
   1cdd8:	ldr	r3, [fp, #-8]
   1cddc:	sub	r3, r3, #48	; 0x30
   1cde0:	cmp	r3, #9
   1cde4:	bhi	1cdf0 <ftello64@plt+0xbb40>
   1cde8:	mov	r3, #1
   1cdec:	b	1cdf4 <ftello64@plt+0xbb44>
   1cdf0:	mov	r3, #0
   1cdf4:	mov	r0, r3
   1cdf8:	add	sp, fp, #0
   1cdfc:	pop	{fp}		; (ldr fp, [sp], #4)
   1ce00:	bx	lr
   1ce04:	push	{fp}		; (str fp, [sp, #-4]!)
   1ce08:	add	fp, sp, #0
   1ce0c:	sub	sp, sp, #12
   1ce10:	str	r0, [fp, #-8]
   1ce14:	ldr	r3, [fp, #-8]
   1ce18:	sub	r3, r3, #33	; 0x21
   1ce1c:	cmp	r3, #93	; 0x5d
   1ce20:	bhi	1ce2c <ftello64@plt+0xbb7c>
   1ce24:	mov	r3, #1
   1ce28:	b	1ce30 <ftello64@plt+0xbb80>
   1ce2c:	mov	r3, #0
   1ce30:	mov	r0, r3
   1ce34:	add	sp, fp, #0
   1ce38:	pop	{fp}		; (ldr fp, [sp], #4)
   1ce3c:	bx	lr
   1ce40:	push	{fp}		; (str fp, [sp, #-4]!)
   1ce44:	add	fp, sp, #0
   1ce48:	sub	sp, sp, #12
   1ce4c:	str	r0, [fp, #-8]
   1ce50:	ldr	r3, [fp, #-8]
   1ce54:	sub	r3, r3, #97	; 0x61
   1ce58:	cmp	r3, #25
   1ce5c:	bhi	1ce68 <ftello64@plt+0xbbb8>
   1ce60:	mov	r3, #1
   1ce64:	b	1ce6c <ftello64@plt+0xbbbc>
   1ce68:	mov	r3, #0
   1ce6c:	mov	r0, r3
   1ce70:	add	sp, fp, #0
   1ce74:	pop	{fp}		; (ldr fp, [sp], #4)
   1ce78:	bx	lr
   1ce7c:	push	{fp}		; (str fp, [sp, #-4]!)
   1ce80:	add	fp, sp, #0
   1ce84:	sub	sp, sp, #12
   1ce88:	str	r0, [fp, #-8]
   1ce8c:	ldr	r3, [fp, #-8]
   1ce90:	sub	r3, r3, #32
   1ce94:	cmp	r3, #94	; 0x5e
   1ce98:	bhi	1cea4 <ftello64@plt+0xbbf4>
   1ce9c:	mov	r3, #1
   1cea0:	b	1cea8 <ftello64@plt+0xbbf8>
   1cea4:	mov	r3, #0
   1cea8:	mov	r0, r3
   1ceac:	add	sp, fp, #0
   1ceb0:	pop	{fp}		; (ldr fp, [sp], #4)
   1ceb4:	bx	lr
   1ceb8:	push	{fp}		; (str fp, [sp, #-4]!)
   1cebc:	add	fp, sp, #0
   1cec0:	sub	sp, sp, #12
   1cec4:	str	r0, [fp, #-8]
   1cec8:	ldr	r3, [fp, #-8]
   1cecc:	cmp	r3, #64	; 0x40
   1ced0:	bgt	1cef4 <ftello64@plt+0xbc44>
   1ced4:	ldr	r3, [fp, #-8]
   1ced8:	cmp	r3, #58	; 0x3a
   1cedc:	bge	1cf1c <ftello64@plt+0xbc6c>
   1cee0:	ldr	r3, [fp, #-8]
   1cee4:	sub	r3, r3, #33	; 0x21
   1cee8:	cmp	r3, #14
   1ceec:	bhi	1cf24 <ftello64@plt+0xbc74>
   1cef0:	b	1cf1c <ftello64@plt+0xbc6c>
   1cef4:	ldr	r3, [fp, #-8]
   1cef8:	cmp	r3, #91	; 0x5b
   1cefc:	blt	1cf24 <ftello64@plt+0xbc74>
   1cf00:	ldr	r3, [fp, #-8]
   1cf04:	cmp	r3, #96	; 0x60
   1cf08:	ble	1cf1c <ftello64@plt+0xbc6c>
   1cf0c:	ldr	r3, [fp, #-8]
   1cf10:	sub	r3, r3, #123	; 0x7b
   1cf14:	cmp	r3, #3
   1cf18:	bhi	1cf24 <ftello64@plt+0xbc74>
   1cf1c:	mov	r3, #1
   1cf20:	b	1cf28 <ftello64@plt+0xbc78>
   1cf24:	mov	r3, #0
   1cf28:	mov	r0, r3
   1cf2c:	add	sp, fp, #0
   1cf30:	pop	{fp}		; (ldr fp, [sp], #4)
   1cf34:	bx	lr
   1cf38:	push	{fp}		; (str fp, [sp, #-4]!)
   1cf3c:	add	fp, sp, #0
   1cf40:	sub	sp, sp, #12
   1cf44:	str	r0, [fp, #-8]
   1cf48:	ldr	r3, [fp, #-8]
   1cf4c:	cmp	r3, #9
   1cf50:	blt	1cf74 <ftello64@plt+0xbcc4>
   1cf54:	ldr	r3, [fp, #-8]
   1cf58:	cmp	r3, #13
   1cf5c:	ble	1cf6c <ftello64@plt+0xbcbc>
   1cf60:	ldr	r3, [fp, #-8]
   1cf64:	cmp	r3, #32
   1cf68:	bne	1cf74 <ftello64@plt+0xbcc4>
   1cf6c:	mov	r3, #1
   1cf70:	b	1cf78 <ftello64@plt+0xbcc8>
   1cf74:	mov	r3, #0
   1cf78:	mov	r0, r3
   1cf7c:	add	sp, fp, #0
   1cf80:	pop	{fp}		; (ldr fp, [sp], #4)
   1cf84:	bx	lr
   1cf88:	push	{fp}		; (str fp, [sp, #-4]!)
   1cf8c:	add	fp, sp, #0
   1cf90:	sub	sp, sp, #12
   1cf94:	str	r0, [fp, #-8]
   1cf98:	ldr	r3, [fp, #-8]
   1cf9c:	sub	r3, r3, #65	; 0x41
   1cfa0:	cmp	r3, #25
   1cfa4:	bhi	1cfb0 <ftello64@plt+0xbd00>
   1cfa8:	mov	r3, #1
   1cfac:	b	1cfb4 <ftello64@plt+0xbd04>
   1cfb0:	mov	r3, #0
   1cfb4:	mov	r0, r3
   1cfb8:	add	sp, fp, #0
   1cfbc:	pop	{fp}		; (ldr fp, [sp], #4)
   1cfc0:	bx	lr
   1cfc4:	push	{fp}		; (str fp, [sp, #-4]!)
   1cfc8:	add	fp, sp, #0
   1cfcc:	sub	sp, sp, #12
   1cfd0:	str	r0, [fp, #-8]
   1cfd4:	ldr	r3, [fp, #-8]
   1cfd8:	sub	r3, r3, #48	; 0x30
   1cfdc:	cmp	r3, #54	; 0x36
   1cfe0:	ldrls	pc, [pc, r3, lsl #2]
   1cfe4:	b	1d0cc <ftello64@plt+0xbe1c>
   1cfe8:	andeq	sp, r1, r4, asr #1
   1cfec:	andeq	sp, r1, r4, asr #1
   1cff0:	andeq	sp, r1, r4, asr #1
   1cff4:	andeq	sp, r1, r4, asr #1
   1cff8:	andeq	sp, r1, r4, asr #1
   1cffc:	andeq	sp, r1, r4, asr #1
   1d000:	andeq	sp, r1, r4, asr #1
   1d004:	andeq	sp, r1, r4, asr #1
   1d008:	andeq	sp, r1, r4, asr #1
   1d00c:	andeq	sp, r1, r4, asr #1
   1d010:	andeq	sp, r1, ip, asr #1
   1d014:	andeq	sp, r1, ip, asr #1
   1d018:	andeq	sp, r1, ip, asr #1
   1d01c:	andeq	sp, r1, ip, asr #1
   1d020:	andeq	sp, r1, ip, asr #1
   1d024:	andeq	sp, r1, ip, asr #1
   1d028:	andeq	sp, r1, ip, asr #1
   1d02c:	andeq	sp, r1, r4, asr #1
   1d030:	andeq	sp, r1, r4, asr #1
   1d034:	andeq	sp, r1, r4, asr #1
   1d038:	andeq	sp, r1, r4, asr #1
   1d03c:	andeq	sp, r1, r4, asr #1
   1d040:	andeq	sp, r1, r4, asr #1
   1d044:	andeq	sp, r1, ip, asr #1
   1d048:	andeq	sp, r1, ip, asr #1
   1d04c:	andeq	sp, r1, ip, asr #1
   1d050:	andeq	sp, r1, ip, asr #1
   1d054:	andeq	sp, r1, ip, asr #1
   1d058:	andeq	sp, r1, ip, asr #1
   1d05c:	andeq	sp, r1, ip, asr #1
   1d060:	andeq	sp, r1, ip, asr #1
   1d064:	andeq	sp, r1, ip, asr #1
   1d068:	andeq	sp, r1, ip, asr #1
   1d06c:	andeq	sp, r1, ip, asr #1
   1d070:	andeq	sp, r1, ip, asr #1
   1d074:	andeq	sp, r1, ip, asr #1
   1d078:	andeq	sp, r1, ip, asr #1
   1d07c:	andeq	sp, r1, ip, asr #1
   1d080:	andeq	sp, r1, ip, asr #1
   1d084:	andeq	sp, r1, ip, asr #1
   1d088:	andeq	sp, r1, ip, asr #1
   1d08c:	andeq	sp, r1, ip, asr #1
   1d090:	andeq	sp, r1, ip, asr #1
   1d094:	andeq	sp, r1, ip, asr #1
   1d098:	andeq	sp, r1, ip, asr #1
   1d09c:	andeq	sp, r1, ip, asr #1
   1d0a0:	andeq	sp, r1, ip, asr #1
   1d0a4:	andeq	sp, r1, ip, asr #1
   1d0a8:	andeq	sp, r1, ip, asr #1
   1d0ac:	andeq	sp, r1, r4, asr #1
   1d0b0:	andeq	sp, r1, r4, asr #1
   1d0b4:	andeq	sp, r1, r4, asr #1
   1d0b8:	andeq	sp, r1, r4, asr #1
   1d0bc:	andeq	sp, r1, r4, asr #1
   1d0c0:	andeq	sp, r1, r4, asr #1
   1d0c4:	mov	r3, #1
   1d0c8:	b	1d0d0 <ftello64@plt+0xbe20>
   1d0cc:	mov	r3, #0
   1d0d0:	mov	r0, r3
   1d0d4:	add	sp, fp, #0
   1d0d8:	pop	{fp}		; (ldr fp, [sp], #4)
   1d0dc:	bx	lr
   1d0e0:	push	{fp}		; (str fp, [sp, #-4]!)
   1d0e4:	add	fp, sp, #0
   1d0e8:	sub	sp, sp, #12
   1d0ec:	str	r0, [fp, #-8]
   1d0f0:	ldr	r3, [fp, #-8]
   1d0f4:	sub	r3, r3, #65	; 0x41
   1d0f8:	cmp	r3, #25
   1d0fc:	bhi	1d10c <ftello64@plt+0xbe5c>
   1d100:	ldr	r3, [fp, #-8]
   1d104:	add	r3, r3, #32
   1d108:	b	1d110 <ftello64@plt+0xbe60>
   1d10c:	ldr	r3, [fp, #-8]
   1d110:	mov	r0, r3
   1d114:	add	sp, fp, #0
   1d118:	pop	{fp}		; (ldr fp, [sp], #4)
   1d11c:	bx	lr
   1d120:	push	{fp}		; (str fp, [sp, #-4]!)
   1d124:	add	fp, sp, #0
   1d128:	sub	sp, sp, #12
   1d12c:	str	r0, [fp, #-8]
   1d130:	ldr	r3, [fp, #-8]
   1d134:	sub	r3, r3, #97	; 0x61
   1d138:	cmp	r3, #25
   1d13c:	bhi	1d14c <ftello64@plt+0xbe9c>
   1d140:	ldr	r3, [fp, #-8]
   1d144:	sub	r3, r3, #32
   1d148:	b	1d150 <ftello64@plt+0xbea0>
   1d14c:	ldr	r3, [fp, #-8]
   1d150:	mov	r0, r3
   1d154:	add	sp, fp, #0
   1d158:	pop	{fp}		; (ldr fp, [sp], #4)
   1d15c:	bx	lr
   1d160:	push	{r1, r2, r3}
   1d164:	str	fp, [sp, #-8]!
   1d168:	str	lr, [sp, #4]
   1d16c:	add	fp, sp, #4
   1d170:	sub	sp, sp, #36	; 0x24
   1d174:	str	r0, [fp, #-36]	; 0xffffffdc
   1d178:	mvn	r3, #0
   1d17c:	str	r3, [fp, #-12]
   1d180:	add	r3, fp, #8
   1d184:	str	r3, [fp, #-32]	; 0xffffffe0
   1d188:	ldr	r3, [fp, #4]
   1d18c:	cmp	r3, #0
   1d190:	beq	1d1a8 <ftello64@plt+0xbef8>
   1d194:	ldr	r3, [fp, #4]
   1d198:	movw	r2, #1030	; 0x406
   1d19c:	cmp	r3, r2
   1d1a0:	beq	1d1d0 <ftello64@plt+0xbf20>
   1d1a4:	b	1d1f8 <ftello64@plt+0xbf48>
   1d1a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d1ac:	add	r2, r3, #4
   1d1b0:	str	r2, [fp, #-32]	; 0xffffffe0
   1d1b4:	ldr	r3, [r3]
   1d1b8:	str	r3, [fp, #-16]
   1d1bc:	ldr	r1, [fp, #-16]
   1d1c0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1d1c4:	bl	1d3a4 <ftello64@plt+0xc0f4>
   1d1c8:	str	r0, [fp, #-12]
   1d1cc:	b	1d384 <ftello64@plt+0xc0d4>
   1d1d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d1d4:	add	r2, r3, #4
   1d1d8:	str	r2, [fp, #-32]	; 0xffffffe0
   1d1dc:	ldr	r3, [r3]
   1d1e0:	str	r3, [fp, #-20]	; 0xffffffec
   1d1e4:	ldr	r1, [fp, #-20]	; 0xffffffec
   1d1e8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1d1ec:	bl	1d3e8 <ftello64@plt+0xc138>
   1d1f0:	str	r0, [fp, #-12]
   1d1f4:	b	1d384 <ftello64@plt+0xc0d4>
   1d1f8:	ldr	r3, [fp, #4]
   1d1fc:	cmp	r3, #11
   1d200:	beq	1d314 <ftello64@plt+0xc064>
   1d204:	ldr	r3, [fp, #4]
   1d208:	cmp	r3, #11
   1d20c:	bgt	1d294 <ftello64@plt+0xbfe4>
   1d210:	ldr	r3, [fp, #4]
   1d214:	cmp	r3, #3
   1d218:	beq	1d314 <ftello64@plt+0xc064>
   1d21c:	ldr	r3, [fp, #4]
   1d220:	cmp	r3, #3
   1d224:	bgt	1d250 <ftello64@plt+0xbfa0>
   1d228:	ldr	r3, [fp, #4]
   1d22c:	cmp	r3, #1
   1d230:	beq	1d314 <ftello64@plt+0xc064>
   1d234:	ldr	r3, [fp, #4]
   1d238:	cmp	r3, #1
   1d23c:	bgt	1d328 <ftello64@plt+0xc078>
   1d240:	ldr	r3, [fp, #4]
   1d244:	cmp	r3, #0
   1d248:	beq	1d328 <ftello64@plt+0xc078>
   1d24c:	b	1d354 <ftello64@plt+0xc0a4>
   1d250:	ldr	r3, [fp, #4]
   1d254:	cmp	r3, #8
   1d258:	beq	1d328 <ftello64@plt+0xc078>
   1d25c:	ldr	r3, [fp, #4]
   1d260:	cmp	r3, #8
   1d264:	bgt	1d278 <ftello64@plt+0xbfc8>
   1d268:	ldr	r3, [fp, #4]
   1d26c:	cmp	r3, #4
   1d270:	beq	1d328 <ftello64@plt+0xc078>
   1d274:	b	1d354 <ftello64@plt+0xc0a4>
   1d278:	ldr	r3, [fp, #4]
   1d27c:	cmp	r3, #9
   1d280:	beq	1d314 <ftello64@plt+0xc064>
   1d284:	ldr	r3, [fp, #4]
   1d288:	cmp	r3, #10
   1d28c:	beq	1d328 <ftello64@plt+0xc078>
   1d290:	b	1d354 <ftello64@plt+0xc0a4>
   1d294:	ldr	r3, [fp, #4]
   1d298:	movw	r2, #1031	; 0x407
   1d29c:	cmp	r3, r2
   1d2a0:	bgt	1d2e4 <ftello64@plt+0xc034>
   1d2a4:	ldr	r3, [fp, #4]
   1d2a8:	movw	r2, #1030	; 0x406
   1d2ac:	cmp	r3, r2
   1d2b0:	bge	1d328 <ftello64@plt+0xc078>
   1d2b4:	ldr	r3, [fp, #4]
   1d2b8:	movw	r2, #1025	; 0x401
   1d2bc:	cmp	r3, r2
   1d2c0:	beq	1d314 <ftello64@plt+0xc064>
   1d2c4:	ldr	r3, [fp, #4]
   1d2c8:	movw	r2, #1026	; 0x402
   1d2cc:	cmp	r3, r2
   1d2d0:	beq	1d328 <ftello64@plt+0xc078>
   1d2d4:	ldr	r3, [fp, #4]
   1d2d8:	cmp	r3, #1024	; 0x400
   1d2dc:	beq	1d328 <ftello64@plt+0xc078>
   1d2e0:	b	1d354 <ftello64@plt+0xc0a4>
   1d2e4:	ldr	r3, [fp, #4]
   1d2e8:	movw	r2, #1033	; 0x409
   1d2ec:	cmp	r3, r2
   1d2f0:	beq	1d328 <ftello64@plt+0xc078>
   1d2f4:	ldr	r3, [fp, #4]
   1d2f8:	movw	r2, #1033	; 0x409
   1d2fc:	cmp	r3, r2
   1d300:	blt	1d314 <ftello64@plt+0xc064>
   1d304:	ldr	r3, [fp, #4]
   1d308:	movw	r2, #1034	; 0x40a
   1d30c:	cmp	r3, r2
   1d310:	bne	1d354 <ftello64@plt+0xc0a4>
   1d314:	ldr	r1, [fp, #4]
   1d318:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1d31c:	bl	11208 <fcntl64@plt>
   1d320:	str	r0, [fp, #-12]
   1d324:	b	1d380 <ftello64@plt+0xc0d0>
   1d328:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d32c:	add	r2, r3, #4
   1d330:	str	r2, [fp, #-32]	; 0xffffffe0
   1d334:	ldr	r3, [r3]
   1d338:	str	r3, [fp, #-24]	; 0xffffffe8
   1d33c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1d340:	ldr	r1, [fp, #4]
   1d344:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1d348:	bl	11208 <fcntl64@plt>
   1d34c:	str	r0, [fp, #-12]
   1d350:	b	1d380 <ftello64@plt+0xc0d0>
   1d354:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d358:	add	r2, r3, #4
   1d35c:	str	r2, [fp, #-32]	; 0xffffffe0
   1d360:	ldr	r3, [r3]
   1d364:	str	r3, [fp, #-28]	; 0xffffffe4
   1d368:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1d36c:	ldr	r1, [fp, #4]
   1d370:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1d374:	bl	11208 <fcntl64@plt>
   1d378:	str	r0, [fp, #-12]
   1d37c:	nop	{0}
   1d380:	nop	{0}
   1d384:	ldr	r3, [fp, #-12]
   1d388:	mov	r0, r3
   1d38c:	sub	sp, fp, #4
   1d390:	ldr	fp, [sp]
   1d394:	ldr	lr, [sp, #4]
   1d398:	add	sp, sp, #8
   1d39c:	add	sp, sp, #12
   1d3a0:	bx	lr
   1d3a4:	str	fp, [sp, #-8]!
   1d3a8:	str	lr, [sp, #4]
   1d3ac:	add	fp, sp, #4
   1d3b0:	sub	sp, sp, #16
   1d3b4:	str	r0, [fp, #-16]
   1d3b8:	str	r1, [fp, #-20]	; 0xffffffec
   1d3bc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1d3c0:	mov	r1, #0
   1d3c4:	ldr	r0, [fp, #-16]
   1d3c8:	bl	11208 <fcntl64@plt>
   1d3cc:	str	r0, [fp, #-8]
   1d3d0:	ldr	r3, [fp, #-8]
   1d3d4:	mov	r0, r3
   1d3d8:	sub	sp, fp, #4
   1d3dc:	ldr	fp, [sp]
   1d3e0:	add	sp, sp, #4
   1d3e4:	pop	{pc}		; (ldr pc, [sp], #4)
   1d3e8:	str	fp, [sp, #-8]!
   1d3ec:	str	lr, [sp, #4]
   1d3f0:	add	fp, sp, #4
   1d3f4:	sub	sp, sp, #24
   1d3f8:	str	r0, [fp, #-24]	; 0xffffffe8
   1d3fc:	str	r1, [fp, #-28]	; 0xffffffe4
   1d400:	movw	r3, #62164	; 0xf2d4
   1d404:	movt	r3, #2
   1d408:	ldr	r3, [r3]
   1d40c:	cmp	r3, #0
   1d410:	blt	1d48c <ftello64@plt+0xc1dc>
   1d414:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1d418:	movw	r1, #1030	; 0x406
   1d41c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d420:	bl	11208 <fcntl64@plt>
   1d424:	str	r0, [fp, #-8]
   1d428:	ldr	r3, [fp, #-8]
   1d42c:	cmp	r3, #0
   1d430:	bge	1d448 <ftello64@plt+0xc198>
   1d434:	bl	111a8 <__errno_location@plt>
   1d438:	mov	r3, r0
   1d43c:	ldr	r3, [r3]
   1d440:	cmp	r3, #22
   1d444:	beq	1d45c <ftello64@plt+0xc1ac>
   1d448:	movw	r3, #62164	; 0xf2d4
   1d44c:	movt	r3, #2
   1d450:	mov	r2, #1
   1d454:	str	r2, [r3]
   1d458:	b	1d49c <ftello64@plt+0xc1ec>
   1d45c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1d460:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d464:	bl	1d3a4 <ftello64@plt+0xc0f4>
   1d468:	str	r0, [fp, #-8]
   1d46c:	ldr	r3, [fp, #-8]
   1d470:	cmp	r3, #0
   1d474:	blt	1d49c <ftello64@plt+0xc1ec>
   1d478:	movw	r3, #62164	; 0xf2d4
   1d47c:	movt	r3, #2
   1d480:	mvn	r2, #0
   1d484:	str	r2, [r3]
   1d488:	b	1d49c <ftello64@plt+0xc1ec>
   1d48c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1d490:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d494:	bl	1d3a4 <ftello64@plt+0xc0f4>
   1d498:	str	r0, [fp, #-8]
   1d49c:	ldr	r3, [fp, #-8]
   1d4a0:	cmp	r3, #0
   1d4a4:	blt	1d52c <ftello64@plt+0xc27c>
   1d4a8:	movw	r3, #62164	; 0xf2d4
   1d4ac:	movt	r3, #2
   1d4b0:	ldr	r3, [r3]
   1d4b4:	cmn	r3, #1
   1d4b8:	bne	1d52c <ftello64@plt+0xc27c>
   1d4bc:	mov	r1, #1
   1d4c0:	ldr	r0, [fp, #-8]
   1d4c4:	bl	11208 <fcntl64@plt>
   1d4c8:	str	r0, [fp, #-12]
   1d4cc:	ldr	r3, [fp, #-12]
   1d4d0:	cmp	r3, #0
   1d4d4:	blt	1d4fc <ftello64@plt+0xc24c>
   1d4d8:	ldr	r3, [fp, #-12]
   1d4dc:	orr	r3, r3, #1
   1d4e0:	mov	r2, r3
   1d4e4:	mov	r1, #2
   1d4e8:	ldr	r0, [fp, #-8]
   1d4ec:	bl	11208 <fcntl64@plt>
   1d4f0:	mov	r3, r0
   1d4f4:	cmn	r3, #1
   1d4f8:	bne	1d52c <ftello64@plt+0xc27c>
   1d4fc:	bl	111a8 <__errno_location@plt>
   1d500:	mov	r3, r0
   1d504:	ldr	r3, [r3]
   1d508:	str	r3, [fp, #-16]
   1d50c:	ldr	r0, [fp, #-8]
   1d510:	bl	11298 <close@plt>
   1d514:	bl	111a8 <__errno_location@plt>
   1d518:	mov	r2, r0
   1d51c:	ldr	r3, [fp, #-16]
   1d520:	str	r3, [r2]
   1d524:	mvn	r3, #0
   1d528:	str	r3, [fp, #-8]
   1d52c:	ldr	r3, [fp, #-8]
   1d530:	mov	r0, r3
   1d534:	sub	sp, fp, #4
   1d538:	ldr	fp, [sp]
   1d53c:	add	sp, sp, #4
   1d540:	pop	{pc}		; (ldr pc, [sp], #4)
   1d544:	str	fp, [sp, #-8]!
   1d548:	str	lr, [sp, #4]
   1d54c:	add	fp, sp, #4
   1d550:	sub	sp, sp, #272	; 0x110
   1d554:	str	r0, [fp, #-272]	; 0xfffffef0
   1d558:	sub	r3, fp, #264	; 0x108
   1d55c:	movw	r2, #257	; 0x101
   1d560:	mov	r1, r3
   1d564:	ldr	r0, [fp, #-272]	; 0xfffffef0
   1d568:	bl	1d708 <ftello64@plt+0xc458>
   1d56c:	mov	r3, r0
   1d570:	cmp	r3, #0
   1d574:	beq	1d580 <ftello64@plt+0xc2d0>
   1d578:	mov	r3, #0
   1d57c:	b	1d5d4 <ftello64@plt+0xc324>
   1d580:	sub	r3, fp, #264	; 0x108
   1d584:	movw	r1, #59120	; 0xe6f0
   1d588:	movt	r1, #1
   1d58c:	mov	r0, r3
   1d590:	bl	10fbc <strcmp@plt>
   1d594:	mov	r3, r0
   1d598:	cmp	r3, #0
   1d59c:	beq	1d5c8 <ftello64@plt+0xc318>
   1d5a0:	sub	r3, fp, #264	; 0x108
   1d5a4:	movw	r1, #59124	; 0xe6f4
   1d5a8:	movt	r1, #1
   1d5ac:	mov	r0, r3
   1d5b0:	bl	10fbc <strcmp@plt>
   1d5b4:	mov	r3, r0
   1d5b8:	cmp	r3, #0
   1d5bc:	beq	1d5c8 <ftello64@plt+0xc318>
   1d5c0:	mov	r3, #1
   1d5c4:	b	1d5cc <ftello64@plt+0xc31c>
   1d5c8:	mov	r3, #0
   1d5cc:	and	r3, r3, #1
   1d5d0:	uxtb	r3, r3
   1d5d4:	mov	r0, r3
   1d5d8:	sub	sp, fp, #4
   1d5dc:	ldr	fp, [sp]
   1d5e0:	add	sp, sp, #4
   1d5e4:	pop	{pc}		; (ldr pc, [sp], #4)
   1d5e8:	str	fp, [sp, #-8]!
   1d5ec:	str	lr, [sp, #4]
   1d5f0:	add	fp, sp, #4
   1d5f4:	sub	sp, sp, #16
   1d5f8:	str	r0, [fp, #-16]
   1d5fc:	mov	r1, #0
   1d600:	ldr	r0, [fp, #-16]
   1d604:	bl	11214 <setlocale@plt>
   1d608:	str	r0, [fp, #-8]
   1d60c:	ldr	r3, [fp, #-8]
   1d610:	mov	r0, r3
   1d614:	sub	sp, fp, #4
   1d618:	ldr	fp, [sp]
   1d61c:	add	sp, sp, #4
   1d620:	pop	{pc}		; (ldr pc, [sp], #4)
   1d624:	str	fp, [sp, #-8]!
   1d628:	str	lr, [sp, #4]
   1d62c:	add	fp, sp, #4
   1d630:	sub	sp, sp, #24
   1d634:	str	r0, [fp, #-16]
   1d638:	str	r1, [fp, #-20]	; 0xffffffec
   1d63c:	str	r2, [fp, #-24]	; 0xffffffe8
   1d640:	ldr	r0, [fp, #-16]
   1d644:	bl	1d5e8 <ftello64@plt+0xc338>
   1d648:	str	r0, [fp, #-8]
   1d64c:	ldr	r3, [fp, #-8]
   1d650:	cmp	r3, #0
   1d654:	bne	1d678 <ftello64@plt+0xc3c8>
   1d658:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d65c:	cmp	r3, #0
   1d660:	beq	1d670 <ftello64@plt+0xc3c0>
   1d664:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d668:	mov	r2, #0
   1d66c:	strb	r2, [r3]
   1d670:	mov	r3, #22
   1d674:	b	1d6f4 <ftello64@plt+0xc444>
   1d678:	ldr	r0, [fp, #-8]
   1d67c:	bl	11184 <strlen@plt>
   1d680:	str	r0, [fp, #-12]
   1d684:	ldr	r2, [fp, #-12]
   1d688:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d68c:	cmp	r2, r3
   1d690:	bcs	1d6b4 <ftello64@plt+0xc404>
   1d694:	ldr	r3, [fp, #-12]
   1d698:	add	r3, r3, #1
   1d69c:	mov	r2, r3
   1d6a0:	ldr	r1, [fp, #-8]
   1d6a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1d6a8:	bl	11010 <memcpy@plt>
   1d6ac:	mov	r3, #0
   1d6b0:	b	1d6f4 <ftello64@plt+0xc444>
   1d6b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d6b8:	cmp	r3, #0
   1d6bc:	beq	1d6f0 <ftello64@plt+0xc440>
   1d6c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d6c4:	sub	r3, r3, #1
   1d6c8:	mov	r2, r3
   1d6cc:	ldr	r1, [fp, #-8]
   1d6d0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1d6d4:	bl	11010 <memcpy@plt>
   1d6d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d6dc:	sub	r3, r3, #1
   1d6e0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1d6e4:	add	r3, r2, r3
   1d6e8:	mov	r2, #0
   1d6ec:	strb	r2, [r3]
   1d6f0:	mov	r3, #34	; 0x22
   1d6f4:	mov	r0, r3
   1d6f8:	sub	sp, fp, #4
   1d6fc:	ldr	fp, [sp]
   1d700:	add	sp, sp, #4
   1d704:	pop	{pc}		; (ldr pc, [sp], #4)
   1d708:	str	fp, [sp, #-8]!
   1d70c:	str	lr, [sp, #4]
   1d710:	add	fp, sp, #4
   1d714:	sub	sp, sp, #16
   1d718:	str	r0, [fp, #-8]
   1d71c:	str	r1, [fp, #-12]
   1d720:	str	r2, [fp, #-16]
   1d724:	ldr	r2, [fp, #-16]
   1d728:	ldr	r1, [fp, #-12]
   1d72c:	ldr	r0, [fp, #-8]
   1d730:	bl	1d624 <ftello64@plt+0xc374>
   1d734:	mov	r3, r0
   1d738:	mov	r0, r3
   1d73c:	sub	sp, fp, #4
   1d740:	ldr	fp, [sp]
   1d744:	add	sp, sp, #4
   1d748:	pop	{pc}		; (ldr pc, [sp], #4)
   1d74c:	str	fp, [sp, #-8]!
   1d750:	str	lr, [sp, #4]
   1d754:	add	fp, sp, #4
   1d758:	sub	sp, sp, #8
   1d75c:	str	r0, [fp, #-8]
   1d760:	ldr	r0, [fp, #-8]
   1d764:	bl	1d5e8 <ftello64@plt+0xc338>
   1d768:	mov	r3, r0
   1d76c:	mov	r0, r3
   1d770:	sub	sp, fp, #4
   1d774:	ldr	fp, [sp]
   1d778:	add	sp, sp, #4
   1d77c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d780:	cmp	r3, #0
   1d784:	cmpeq	r2, #0
   1d788:	bne	1d7a0 <ftello64@plt+0xc4f0>
   1d78c:	cmp	r1, #0
   1d790:	cmpeq	r0, #0
   1d794:	mvnne	r1, #0
   1d798:	mvnne	r0, #0
   1d79c:	b	1d7bc <ftello64@plt+0xc50c>
   1d7a0:	sub	sp, sp, #8
   1d7a4:	push	{sp, lr}
   1d7a8:	bl	1d7cc <ftello64@plt+0xc51c>
   1d7ac:	ldr	lr, [sp, #4]
   1d7b0:	add	sp, sp, #8
   1d7b4:	pop	{r2, r3}
   1d7b8:	bx	lr
   1d7bc:	push	{r1, lr}
   1d7c0:	mov	r0, #8
   1d7c4:	bl	10fb0 <raise@plt>
   1d7c8:	pop	{r1, pc}
   1d7cc:	cmp	r1, r3
   1d7d0:	cmpeq	r0, r2
   1d7d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d7d8:	mov	r4, r0
   1d7dc:	movcc	r0, #0
   1d7e0:	mov	r5, r1
   1d7e4:	ldr	lr, [sp, #36]	; 0x24
   1d7e8:	movcc	r1, r0
   1d7ec:	bcc	1d8e8 <ftello64@plt+0xc638>
   1d7f0:	cmp	r3, #0
   1d7f4:	clzeq	ip, r2
   1d7f8:	clzne	ip, r3
   1d7fc:	addeq	ip, ip, #32
   1d800:	cmp	r5, #0
   1d804:	clzeq	r1, r4
   1d808:	addeq	r1, r1, #32
   1d80c:	clzne	r1, r5
   1d810:	sub	ip, ip, r1
   1d814:	sub	sl, ip, #32
   1d818:	lsl	r9, r3, ip
   1d81c:	rsb	fp, ip, #32
   1d820:	orr	r9, r9, r2, lsl sl
   1d824:	orr	r9, r9, r2, lsr fp
   1d828:	lsl	r8, r2, ip
   1d82c:	cmp	r5, r9
   1d830:	cmpeq	r4, r8
   1d834:	movcc	r0, #0
   1d838:	movcc	r1, r0
   1d83c:	bcc	1d858 <ftello64@plt+0xc5a8>
   1d840:	mov	r0, #1
   1d844:	subs	r4, r4, r8
   1d848:	lsl	r1, r0, sl
   1d84c:	orr	r1, r1, r0, lsr fp
   1d850:	lsl	r0, r0, ip
   1d854:	sbc	r5, r5, r9
   1d858:	cmp	ip, #0
   1d85c:	beq	1d8e8 <ftello64@plt+0xc638>
   1d860:	lsr	r6, r8, #1
   1d864:	orr	r6, r6, r9, lsl #31
   1d868:	lsr	r7, r9, #1
   1d86c:	mov	r2, ip
   1d870:	b	1d894 <ftello64@plt+0xc5e4>
   1d874:	subs	r3, r4, r6
   1d878:	sbc	r8, r5, r7
   1d87c:	adds	r3, r3, r3
   1d880:	adc	r8, r8, r8
   1d884:	adds	r4, r3, #1
   1d888:	adc	r5, r8, #0
   1d88c:	subs	r2, r2, #1
   1d890:	beq	1d8b0 <ftello64@plt+0xc600>
   1d894:	cmp	r5, r7
   1d898:	cmpeq	r4, r6
   1d89c:	bcs	1d874 <ftello64@plt+0xc5c4>
   1d8a0:	adds	r4, r4, r4
   1d8a4:	adc	r5, r5, r5
   1d8a8:	subs	r2, r2, #1
   1d8ac:	bne	1d894 <ftello64@plt+0xc5e4>
   1d8b0:	lsr	r3, r4, ip
   1d8b4:	orr	r3, r3, r5, lsl fp
   1d8b8:	lsr	r2, r5, ip
   1d8bc:	orr	r3, r3, r5, lsr sl
   1d8c0:	adds	r0, r0, r4
   1d8c4:	mov	r4, r3
   1d8c8:	lsl	r3, r2, ip
   1d8cc:	orr	r3, r3, r4, lsl sl
   1d8d0:	lsl	ip, r4, ip
   1d8d4:	orr	r3, r3, r4, lsr fp
   1d8d8:	adc	r1, r1, r5
   1d8dc:	subs	r0, r0, ip
   1d8e0:	mov	r5, r2
   1d8e4:	sbc	r1, r1, r3
   1d8e8:	cmp	lr, #0
   1d8ec:	strdne	r4, [lr]
   1d8f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d8f4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d8f8:	mov	r7, r0
   1d8fc:	ldr	r6, [pc, #72]	; 1d94c <ftello64@plt+0xc69c>
   1d900:	ldr	r5, [pc, #72]	; 1d950 <ftello64@plt+0xc6a0>
   1d904:	add	r6, pc, r6
   1d908:	add	r5, pc, r5
   1d90c:	sub	r6, r6, r5
   1d910:	mov	r8, r1
   1d914:	mov	r9, r2
   1d918:	bl	10f6c <fdopen@plt-0x20>
   1d91c:	asrs	r6, r6, #2
   1d920:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d924:	mov	r4, #0
   1d928:	add	r4, r4, #1
   1d92c:	ldr	r3, [r5], #4
   1d930:	mov	r2, r9
   1d934:	mov	r1, r8
   1d938:	mov	r0, r7
   1d93c:	blx	r3
   1d940:	cmp	r6, r4
   1d944:	bne	1d928 <ftello64@plt+0xc678>
   1d948:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d94c:	andeq	r1, r1, r8, lsl #12
   1d950:	andeq	r1, r1, r0, lsl #12
   1d954:	bx	lr
   1d958:	ldr	r3, [pc, #12]	; 1d96c <ftello64@plt+0xc6bc>
   1d95c:	mov	r1, #0
   1d960:	add	r3, pc, r3
   1d964:	ldr	r2, [r3]
   1d968:	b	111b4 <__cxa_atexit@plt>
   1d96c:			; <UNDEFINED> instruction: 0x000117bc
   1d970:	mov	r2, r1
   1d974:	mov	r1, r0
   1d978:	mov	r0, #3
   1d97c:	b	110a0 <__fxstat64@plt>

Disassembly of section .fini:

0001d980 <.fini>:
   1d980:	push	{r3, lr}
   1d984:	pop	{r3, pc}
