{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 05 19:41:52 2021 " "Info: Processing started: Sat Jun 05 19:41:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final final.v(10) " "Warning (10463): Verilog HDL Declaration warning at final.v(10): \"final\" is SystemVerilog-2005 keyword" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final.v(309) " "Warning (10268): Verilog HDL information at final.v(309): always construct contains both blocking and non-blocking assignments" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 309 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_R vga_r final.v(156) " "Info (10281): Verilog HDL Declaration information at final.v(156): object \"VGA_R\" differs only in case from object \"vga_r\" in the same scope" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_G vga_g final.v(157) " "Info (10281): Verilog HDL Declaration information at final.v(157): object \"VGA_G\" differs only in case from object \"vga_g\" in the same scope" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_B vga_b final.v(158) " "Info (10281): Verilog HDL Declaration information at final.v(158): object \"VGA_B\" differs only in case from object \"vga_b\" in the same scope" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_HS vga_hs final.v(154) " "Info (10281): Verilog HDL Declaration information at final.v(154): object \"VGA_HS\" differs only in case from object \"vga_hs\" in the same scope" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_VS vga_vs final.v(155) " "Info (10281): Verilog HDL Declaration information at final.v(155): object \"VGA_VS\" differs only in case from object \"vga_vs\" in the same scope" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 155 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Info: Found entity 1: final" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dvin.v(36) " "Warning (10268): Verilog HDL information at dvin.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "dvin.v" "" { Text "C:/Users/USER/Desktop/lab-final/dvin.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dvin.v(54) " "Warning (10268): Verilog HDL information at dvin.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "dvin.v" "" { Text "C:/Users/USER/Desktop/lab-final/dvin.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dvin.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dvin.v" { { "Info" "ISGN_ENTITY_NAME" "1 divn " "Info: Found entity 1: divn" {  } { { "dvin.v" "" { Text "C:/Users/USER/Desktop/lab-final/dvin.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_SYNC final.v(200) " "Warning (10236): Verilog HDL Implicit Net warning at final.v(200): created implicit net for \"VGA_SYNC\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_BLANK final.v(201) " "Warning (10236): Verilog HDL Implicit Net warning at final.v(201): created implicit net for \"VGA_BLANK\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLK final.v(202) " "Warning (10236): Verilog HDL Implicit Net warning at final.v(202): created implicit net for \"VGA_CLK\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Info: Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_SYNC final.v(200) " "Warning (10036): Verilog HDL or VHDL warning at final.v(200): object \"VGA_SYNC\" assigned a value but never read" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_BLANK final.v(201) " "Warning (10036): Verilog HDL or VHDL warning at final.v(201): object \"VGA_BLANK\" assigned a value but never read" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK final.v(202) " "Warning (10036): Verilog HDL or VHDL warning at final.v(202): object \"VGA_CLK\" assigned a value but never read" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s10 final.v(293) " "Warning (10036): Verilog HDL or VHDL warning at final.v(293): object \"s10\" assigned a value but never read" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 final.v(220) " "Warning (10230): Verilog HDL assignment warning at final.v(220): truncated value with size 10 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 final.v(221) " "Warning (10230): Verilog HDL assignment warning at final.v(221): truncated value with size 10 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 final.v(222) " "Warning (10230): Verilog HDL assignment warning at final.v(222): truncated value with size 10 to match size of target (4)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 final.v(248) " "Warning (10230): Verilog HDL assignment warning at final.v(248): truncated value with size 32 to match size of target (11)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 final.v(276) " "Warning (10230): Verilog HDL assignment warning at final.v(276): truncated value with size 32 to match size of target (11)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final.v(461) " "Warning (10230): Verilog HDL assignment warning at final.v(461): truncated value with size 32 to match size of target (10)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final.v(476) " "Warning (10230): Verilog HDL assignment warning at final.v(476): truncated value with size 32 to match size of target (10)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final.v(498) " "Warning (10230): Verilog HDL assignment warning at final.v(498): truncated value with size 32 to match size of target (10)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final.v(502) " "Warning (10230): Verilog HDL assignment warning at final.v(502): truncated value with size 32 to match size of target (10)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 final.v(521) " "Warning (10230): Verilog HDL assignment warning at final.v(521): truncated value with size 32 to match size of target (10)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bAy final.v(309) " "Warning (10240): Verilog HDL Always Construct warning at final.v(309): inferring latch(es) for variable \"bAy\", which holds its previous value in one or more paths through the always construct" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 309 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bBy final.v(309) " "Warning (10240): Verilog HDL Always Construct warning at final.v(309): inferring latch(es) for variable \"bBy\", which holds its previous value in one or more paths through the always construct" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 309 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0_D final.v(97) " "Warning (10034): Output port \"HEX0_D\" at final.v(97) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_D final.v(99) " "Warning (10034): Output port \"HEX1_D\" at final.v(99) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2_D final.v(101) " "Warning (10034): Output port \"HEX2_D\" at final.v(101) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3_D final.v(103) " "Warning (10034): Output port \"HEX3_D\" at final.v(103) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG final.v(106) " "Warning (10034): Output port \"LEDG\" at final.v(106) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR final.v(114) " "Warning (10034): Output port \"DRAM_ADDR\" at final.v(114) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR final.v(128) " "Warning (10034): Output port \"FL_ADDR\" at final.v(128) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT final.v(161) " "Warning (10034): Output port \"GPIO0_CLKOUT\" at final.v(161) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT final.v(164) " "Warning (10034): Output port \"GPIO1_CLKOUT\" at final.v(164) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0_DP final.v(98) " "Warning (10034): Output port \"HEX0_DP\" at final.v(98) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_DP final.v(100) " "Warning (10034): Output port \"HEX1_DP\" at final.v(100) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2_DP final.v(102) " "Warning (10034): Output port \"HEX2_DP\" at final.v(102) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3_DP final.v(104) " "Warning (10034): Output port \"HEX3_DP\" at final.v(104) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD final.v(108) " "Warning (10034): Output port \"UART_TXD\" at final.v(108) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS final.v(110) " "Warning (10034): Output port \"UART_CTS\" at final.v(110) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM final.v(115) " "Warning (10034): Output port \"DRAM_LDQM\" at final.v(115) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM final.v(116) " "Warning (10034): Output port \"DRAM_UDQM\" at final.v(116) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N final.v(117) " "Warning (10034): Output port \"DRAM_WE_N\" at final.v(117) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N final.v(118) " "Warning (10034): Output port \"DRAM_CAS_N\" at final.v(118) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N final.v(119) " "Warning (10034): Output port \"DRAM_RAS_N\" at final.v(119) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N final.v(120) " "Warning (10034): Output port \"DRAM_CS_N\" at final.v(120) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 final.v(121) " "Warning (10034): Output port \"DRAM_BA_0\" at final.v(121) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 final.v(122) " "Warning (10034): Output port \"DRAM_BA_1\" at final.v(122) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 122 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK final.v(123) " "Warning (10034): Output port \"DRAM_CLK\" at final.v(123) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE final.v(124) " "Warning (10034): Output port \"DRAM_CKE\" at final.v(124) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N final.v(129) " "Warning (10034): Output port \"FL_WE_N\" at final.v(129) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 129 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N final.v(130) " "Warning (10034): Output port \"FL_RST_N\" at final.v(130) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 130 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N final.v(131) " "Warning (10034): Output port \"FL_OE_N\" at final.v(131) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N final.v(132) " "Warning (10034): Output port \"FL_CE_N\" at final.v(132) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N final.v(133) " "Warning (10034): Output port \"FL_WP_N\" at final.v(133) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_BYTE_N final.v(134) " "Warning (10034): Output port \"FL_BYTE_N\" at final.v(134) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON final.v(138) " "Warning (10034): Output port \"LCD_BLON\" at final.v(138) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW final.v(139) " "Warning (10034): Output port \"LCD_RW\" at final.v(139) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN final.v(140) " "Warning (10034): Output port \"LCD_EN\" at final.v(140) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS final.v(141) " "Warning (10034): Output port \"LCD_RS\" at final.v(141) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK final.v(146) " "Warning (10034): Output port \"SD_CLK\" at final.v(146) has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[0\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[0\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[1\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[1\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[2\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[2\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[3\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[3\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[4\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[4\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[5\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[5\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[6\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[6\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[7\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[7\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[8\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[8\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[9\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[9\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[10\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[10\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[11\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[11\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[12\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[12\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[13\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[13\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[14\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[14\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[15\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[15\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[16\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[16\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[17\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[17\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[18\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[18\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[19\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[19\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[20\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[20\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[21\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[21\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[22\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[22\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[23\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[23\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[24\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[24\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[25\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[25\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[26\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[26\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[27\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[27\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[28\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[28\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[29\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[29\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[30\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[30\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bBy\[31\] final.v(378) " "Info (10041): Inferred latch for \"bBy\[31\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[0\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[0\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[1\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[1\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[2\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[2\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[3\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[3\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[4\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[4\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[5\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[5\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[6\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[6\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[7\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[7\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[8\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[8\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[9\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[9\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[10\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[10\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[11\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[11\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[12\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[12\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[13\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[13\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[14\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[14\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[15\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[15\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[16\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[16\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[17\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[17\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[18\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[18\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[19\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[19\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[20\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[20\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[21\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[21\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[22\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[22\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[23\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[23\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[24\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[24\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[25\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[25\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[26\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[26\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[27\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[27\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[28\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[28\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[29\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[29\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[30\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[30\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bAy\[31\] final.v(378) " "Info (10041): Inferred latch for \"bAy\[31\]\" at final.v(378)" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divn divn:u0 " "Info: Elaborating entity \"divn\" for hierarchy \"divn:u0\"" {  } { { "final.v" "u0" { Text "C:/Users/USER/Desktop/lab-final/final.v" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 dvin.v(33) " "Warning (10230): Verilog HDL assignment warning at dvin.v(33): truncated value with size 32 to match size of target (26)" {  } { { "dvin.v" "" { Text "C:/Users/USER/Desktop/lab-final/dvin.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 dvin.v(51) " "Warning (10230): Verilog HDL assignment warning at dvin.v(51): truncated value with size 32 to match size of target (26)" {  } { { "dvin.v" "" { Text "C:/Users/USER/Desktop/lab-final/dvin.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Info: Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "final.v" "Mod0" { Text "C:/Users/USER/Desktop/lab-final/final.v" 380 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "final.v" "Mod2" { Text "C:/Users/USER/Desktop/lab-final/final.v" 390 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "final.v" "Mod1" { Text "C:/Users/USER/Desktop/lab-final/final.v" 386 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "final.v" "Mod3" { Text "C:/Users/USER/Desktop/lab-final/final.v" 392 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "final.v" "Mod7" { Text "C:/Users/USER/Desktop/lab-final/final.v" 495 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "final.v" "Mod4" { Text "C:/Users/USER/Desktop/lab-final/final.v" 414 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "final.v" "Mod5" { Text "C:/Users/USER/Desktop/lab-final/final.v" 440 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "final.v" "Mod6" { Text "C:/Users/USER/Desktop/lab-final/final.v" 447 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 380 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info: Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 380 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3po.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_3po.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3po " "Info: Found entity 1: lpm_divide_3po" {  } { { "db/lpm_divide_3po.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/lpm_divide_3po.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Info: Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Info: Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9v9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_9v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9v9 " "Info: Found entity 1: lpm_abs_9v9" {  } { { "db/lpm_abs_9v9.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/lpm_abs_9v9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 390 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Info: Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info: Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 390 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 386 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Info: Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info: Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 386 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 392 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Info: Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Info: Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 392 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1po.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1po.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1po " "Info: Found entity 1: lpm_divide_1po" {  } { { "db/lpm_divide_1po.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/lpm_divide_1po.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_2dg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_2dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_2dg " "Info: Found entity 1: abs_divider_2dg" {  } { { "db/abs_divider_2dg.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/abs_divider_2dg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_p8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p8f " "Info: Found entity 1: alt_u_div_p8f" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/alt_u_div_p8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_7v9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_7v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_7v9 " "Info: Found entity 1: lpm_abs_7v9" {  } { { "db/lpm_abs_7v9.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/lpm_abs_7v9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod7 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod7\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 495 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod7 " "Info: Instantiated megafunction \"lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Info: Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 495 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s9m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_s9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s9m " "Info: Found entity 1: lpm_divide_s9m" {  } { { "db/lpm_divide_s9m.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/lpm_divide_s9m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Info: Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_v5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v5f " "Info: Found entity 1: alt_u_div_v5f" {  } { { "db/alt_u_div_v5f.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/alt_u_div_v5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 414 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Info: Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info: Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 414 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod5 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod5\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 440 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod5 " "Info: Instantiated megafunction \"lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 440 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ino.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ino.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ino " "Info: Found entity 1: lpm_divide_ino" {  } { { "db/lpm_divide_ino.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/lpm_divide_ino.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Info: Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/abs_divider_jbg.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Info: Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_ot9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_ot9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_ot9 " "Info: Found entity 1: lpm_abs_ot9" {  } { { "db/lpm_abs_ot9.tdf" "" { Text "C:/Users/USER/Desktop/lab-final/db/lpm_abs_ot9.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Warning: Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Warning: Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Warning: Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Warning: Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Warning: Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Warning: Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Warning: Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Warning: Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Warning: Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Warning: Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Warning: Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Warning: Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Warning: Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Warning: Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Warning: Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Warning: Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Warning: Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Warning: Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Warning: Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Warning: Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Warning: Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Warning: Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Warning: Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Warning: Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[8\] " "Warning: Bidir \"FL_DQ\[8\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[9\] " "Warning: Bidir \"FL_DQ\[9\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[10\] " "Warning: Bidir \"FL_DQ\[10\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[11\] " "Warning: Bidir \"FL_DQ\[11\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[12\] " "Warning: Bidir \"FL_DQ\[12\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[13\] " "Warning: Bidir \"FL_DQ\[13\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[14\] " "Warning: Bidir \"FL_DQ\[14\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ15_AM1 " "Warning: Bidir \"FL_DQ15_AM1\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 127 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Warning: Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 137 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Warning: Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 137 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Warning: Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 137 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Warning: Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 137 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Warning: Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 137 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Warning: Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 137 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Warning: Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 137 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Warning: Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 137 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT0 " "Warning: Bidir \"SD_DAT0\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 143 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Warning: Bidir \"SD_DAT3\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 144 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Warning: Bidir \"SD_CMD\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 145 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Warning: Bidir \"PS2_KBDAT\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 149 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Warning: Bidir \"PS2_KBCLK\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 150 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Warning: Bidir \"PS2_MSDAT\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 151 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Warning: Bidir \"PS2_MSCLK\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 152 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[0\] " "Warning: Bidir \"GPIO0_D\[0\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[1\] " "Warning: Bidir \"GPIO0_D\[1\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[2\] " "Warning: Bidir \"GPIO0_D\[2\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[3\] " "Warning: Bidir \"GPIO0_D\[3\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[4\] " "Warning: Bidir \"GPIO0_D\[4\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[5\] " "Warning: Bidir \"GPIO0_D\[5\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[6\] " "Warning: Bidir \"GPIO0_D\[6\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[7\] " "Warning: Bidir \"GPIO0_D\[7\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[8\] " "Warning: Bidir \"GPIO0_D\[8\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[9\] " "Warning: Bidir \"GPIO0_D\[9\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[10\] " "Warning: Bidir \"GPIO0_D\[10\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[11\] " "Warning: Bidir \"GPIO0_D\[11\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[12\] " "Warning: Bidir \"GPIO0_D\[12\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[13\] " "Warning: Bidir \"GPIO0_D\[13\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[14\] " "Warning: Bidir \"GPIO0_D\[14\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[15\] " "Warning: Bidir \"GPIO0_D\[15\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[16\] " "Warning: Bidir \"GPIO0_D\[16\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[17\] " "Warning: Bidir \"GPIO0_D\[17\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[18\] " "Warning: Bidir \"GPIO0_D\[18\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[19\] " "Warning: Bidir \"GPIO0_D\[19\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[20\] " "Warning: Bidir \"GPIO0_D\[20\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[21\] " "Warning: Bidir \"GPIO0_D\[21\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[22\] " "Warning: Bidir \"GPIO0_D\[22\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[23\] " "Warning: Bidir \"GPIO0_D\[23\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[24\] " "Warning: Bidir \"GPIO0_D\[24\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[25\] " "Warning: Bidir \"GPIO0_D\[25\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[26\] " "Warning: Bidir \"GPIO0_D\[26\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[27\] " "Warning: Bidir \"GPIO0_D\[27\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[28\] " "Warning: Bidir \"GPIO0_D\[28\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[29\] " "Warning: Bidir \"GPIO0_D\[29\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[30\] " "Warning: Bidir \"GPIO0_D\[30\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[31\] " "Warning: Bidir \"GPIO0_D\[31\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[0\] " "Warning: Bidir \"GPIO1_D\[0\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[1\] " "Warning: Bidir \"GPIO1_D\[1\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[2\] " "Warning: Bidir \"GPIO1_D\[2\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[3\] " "Warning: Bidir \"GPIO1_D\[3\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[4\] " "Warning: Bidir \"GPIO1_D\[4\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[5\] " "Warning: Bidir \"GPIO1_D\[5\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[6\] " "Warning: Bidir \"GPIO1_D\[6\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[7\] " "Warning: Bidir \"GPIO1_D\[7\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[8\] " "Warning: Bidir \"GPIO1_D\[8\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[9\] " "Warning: Bidir \"GPIO1_D\[9\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[10\] " "Warning: Bidir \"GPIO1_D\[10\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[11\] " "Warning: Bidir \"GPIO1_D\[11\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[12\] " "Warning: Bidir \"GPIO1_D\[12\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[13\] " "Warning: Bidir \"GPIO1_D\[13\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[14\] " "Warning: Bidir \"GPIO1_D\[14\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[15\] " "Warning: Bidir \"GPIO1_D\[15\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[16\] " "Warning: Bidir \"GPIO1_D\[16\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[17\] " "Warning: Bidir \"GPIO1_D\[17\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[18\] " "Warning: Bidir \"GPIO1_D\[18\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[19\] " "Warning: Bidir \"GPIO1_D\[19\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[20\] " "Warning: Bidir \"GPIO1_D\[20\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[21\] " "Warning: Bidir \"GPIO1_D\[21\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[22\] " "Warning: Bidir \"GPIO1_D\[22\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[23\] " "Warning: Bidir \"GPIO1_D\[23\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[24\] " "Warning: Bidir \"GPIO1_D\[24\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[25\] " "Warning: Bidir \"GPIO1_D\[25\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[26\] " "Warning: Bidir \"GPIO1_D\[26\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[27\] " "Warning: Bidir \"GPIO1_D\[27\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[28\] " "Warning: Bidir \"GPIO1_D\[28\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[29\] " "Warning: Bidir \"GPIO1_D\[29\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[30\] " "Warning: Bidir \"GPIO1_D\[30\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[31\] " "Warning: Bidir \"GPIO1_D\[31\]\" has no driver" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 215 -1 0 } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 262 -1 0 } } { "dvin.v" "" { Text "C:/Users/USER/Desktop/lab-final/dvin.v" 39 -1 0 } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 378 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[0\] GND " "Warning (13410): Pin \"HEX0_D\[0\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[1\] GND " "Warning (13410): Pin \"HEX0_D\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[2\] GND " "Warning (13410): Pin \"HEX0_D\[2\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[3\] GND " "Warning (13410): Pin \"HEX0_D\[3\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[4\] GND " "Warning (13410): Pin \"HEX0_D\[4\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[5\] GND " "Warning (13410): Pin \"HEX0_D\[5\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_D\[6\] GND " "Warning (13410): Pin \"HEX0_D\[6\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_DP GND " "Warning (13410): Pin \"HEX0_DP\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[0\] GND " "Warning (13410): Pin \"HEX1_D\[0\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[1\] GND " "Warning (13410): Pin \"HEX1_D\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[2\] GND " "Warning (13410): Pin \"HEX1_D\[2\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[3\] GND " "Warning (13410): Pin \"HEX1_D\[3\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[4\] GND " "Warning (13410): Pin \"HEX1_D\[4\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[5\] GND " "Warning (13410): Pin \"HEX1_D\[5\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_D\[6\] GND " "Warning (13410): Pin \"HEX1_D\[6\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1_DP GND " "Warning (13410): Pin \"HEX1_DP\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[0\] GND " "Warning (13410): Pin \"HEX2_D\[0\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[1\] GND " "Warning (13410): Pin \"HEX2_D\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[2\] GND " "Warning (13410): Pin \"HEX2_D\[2\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[3\] GND " "Warning (13410): Pin \"HEX2_D\[3\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[4\] GND " "Warning (13410): Pin \"HEX2_D\[4\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[5\] GND " "Warning (13410): Pin \"HEX2_D\[5\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_D\[6\] GND " "Warning (13410): Pin \"HEX2_D\[6\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2_DP GND " "Warning (13410): Pin \"HEX2_DP\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[0\] GND " "Warning (13410): Pin \"HEX3_D\[0\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[1\] GND " "Warning (13410): Pin \"HEX3_D\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[2\] GND " "Warning (13410): Pin \"HEX3_D\[2\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[3\] GND " "Warning (13410): Pin \"HEX3_D\[3\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[4\] GND " "Warning (13410): Pin \"HEX3_D\[4\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[5\] GND " "Warning (13410): Pin \"HEX3_D\[5\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_D\[6\] GND " "Warning (13410): Pin \"HEX3_D\[6\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3_DP GND " "Warning (13410): Pin \"HEX3_DP\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[9\] GND " "Warning (13410): Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_CTS GND " "Warning (13410): Pin \"UART_CTS\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Warning (13410): Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Warning (13410): Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Warning (13410): Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Warning (13410): Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Warning (13410): Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Warning (13410): Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Warning (13410): Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Warning (13410): Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Warning (13410): Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Warning (13410): Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Warning (13410): Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Warning (13410): Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Warning (13410): Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_LDQM GND " "Warning (13410): Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_UDQM GND " "Warning (13410): Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_WE_N GND " "Warning (13410): Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Warning (13410): Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Warning (13410): Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CS_N GND " "Warning (13410): Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Warning (13410): Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Warning (13410): Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CLK GND " "Warning (13410): Pin \"DRAM_CLK\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE GND " "Warning (13410): Pin \"DRAM_CKE\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning (13410): Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning (13410): Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning (13410): Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning (13410): Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning (13410): Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning (13410): Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning (13410): Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning (13410): Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning (13410): Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WE_N GND " "Warning (13410): Pin \"FL_WE_N\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N GND " "Warning (13410): Pin \"FL_RST_N\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_OE_N GND " "Warning (13410): Pin \"FL_OE_N\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_CE_N GND " "Warning (13410): Pin \"FL_CE_N\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WP_N GND " "Warning (13410): Pin \"FL_WP_N\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_BYTE_N GND " "Warning (13410): Pin \"FL_BYTE_N\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON GND " "Warning (13410): Pin \"LCD_BLON\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_EN GND " "Warning (13410): Pin \"LCD_EN\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RS GND " "Warning (13410): Pin \"LCD_RS\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_CLK GND " "Warning (13410): Pin \"SD_CLK\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO0_CLKOUT\[0\] GND " "Warning (13410): Pin \"GPIO0_CLKOUT\[0\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO0_CLKOUT\[1\] GND " "Warning (13410): Pin \"GPIO0_CLKOUT\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO1_CLKOUT\[0\] GND " "Warning (13410): Pin \"GPIO1_CLKOUT\[0\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO1_CLKOUT\[1\] GND " "Warning (13410): Pin \"GPIO1_CLKOUT\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod7\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_31_result_int\[1\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod7\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_31_result_int\[1\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_31_result_int\[1\]~0" { Text "C:/Users/USER/Desktop/lab-final/db/alt_u_div_v5f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Desktop/lab-final/final.map.smsg " "Info: Generated suppressed messages file C:/Users/USER/Desktop/lab-final/final.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Warning: Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "Warning (15610): No output dependent on input pin \"CLOCK_50_2\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ORG_BUTTON\[0\] " "Warning (15610): No output dependent on input pin \"ORG_BUTTON\[0\]\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 93 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ORG_BUTTON\[1\] " "Warning (15610): No output dependent on input pin \"ORG_BUTTON\[1\]\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 93 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 95 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 95 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 95 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 95 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 95 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 95 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 95 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 95 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 95 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 109 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 111 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "Warning (15610): No output dependent on input pin \"FL_RY\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 135 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "Warning (15610): No output dependent on input pin \"SD_WP_N\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 147 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 160 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 160 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 163 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 163 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8900 " "Info: Implemented 8900 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Info: Implemented 118 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Info: Implemented 111 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8648 " "Info: Implemented 8648 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 296 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 296 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 05 19:42:11 2021 " "Info: Processing ended: Sat Jun 05 19:42:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 05 19:42:12 2021 " "Info: Processing started: Sat Jun 05 19:42:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final -c final " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "final EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"final\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 16931 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 16933 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 16935 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 16937 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 90 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 16927 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divn:u0\|clk_p  " "Info: Automatically promoted node divn:u0\|clk_p " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "dvin.v" "" { Text "C:/Users/USER/Desktop/lab-final/dvin.v" 39 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divn:u0|clk_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_hs  " "Info: Automatically promoted node vga_hs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_hs~0 " "Info: Destination node vga_hs~0" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 215 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_hs~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 4713 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_HS~output " "Info: Destination node VGA_HS~output" {  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 154 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_HS~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 16792 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 215 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_hs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 670 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Info: Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "485 20991 " "Info: 485 (of 20991) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "36 " "Info: Average interconnect usage is 36% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "87 X0_Y0 X9_Y9 " "Info: Peak interconnect usage is 87% of the available device resources in the region that extends from location X0_Y0 to location X9_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Info: Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "111 " "Warning: Following 111 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Info: Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 510 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Info: Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 511 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Info: Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Info: Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 513 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Info: Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 514 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Info: Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 515 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Info: Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 516 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Info: Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 517 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Info: Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 518 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Info: Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 519 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Info: Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 520 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Info: Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 521 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Info: Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 522 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Info: Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 523 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Info: Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 524 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Info: Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 113 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 525 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info: Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 539 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info: Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 540 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info: Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 541 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info: Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 542 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info: Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 543 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info: Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 544 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info: Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 545 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info: Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[8\] a permanently disabled " "Info: Pin FL_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[9\] a permanently disabled " "Info: Pin FL_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[10\] a permanently disabled " "Info: Pin FL_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[11\] a permanently disabled " "Info: Pin FL_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[12\] a permanently disabled " "Info: Pin FL_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[13\] a permanently disabled " "Info: Pin FL_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[14\] a permanently disabled " "Info: Pin FL_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 126 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ15_AM1 a permanently disabled " "Info: Pin FL_DQ15_AM1 has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FL_DQ15_AM1 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 127 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ15_AM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 779 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Info: Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Info: Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Info: Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Info: Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Info: Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Info: Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Info: Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Info: Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 137 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT0 a permanently disabled " "Info: Pin SD_DAT0 has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SD_DAT0 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 143 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 791 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Info: Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 144 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 792 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Info: Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 145 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 793 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBDAT a permanently disabled " "Info: Pin PS2_KBDAT has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PS2_KBDAT } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 149 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 796 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBCLK a permanently disabled " "Info: Pin PS2_KBCLK has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PS2_KBCLK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 150 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 797 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSDAT a permanently disabled " "Info: Pin PS2_MSDAT has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PS2_MSDAT } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 151 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 798 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSCLK a permanently disabled " "Info: Pin PS2_MSCLK has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PS2_MSCLK } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 152 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 799 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[0\] a permanently disabled " "Info: Pin GPIO0_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[1\] a permanently disabled " "Info: Pin GPIO0_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[2\] a permanently disabled " "Info: Pin GPIO0_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[3\] a permanently disabled " "Info: Pin GPIO0_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[4\] a permanently disabled " "Info: Pin GPIO0_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[5\] a permanently disabled " "Info: Pin GPIO0_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[6\] a permanently disabled " "Info: Pin GPIO0_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[7\] a permanently disabled " "Info: Pin GPIO0_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[8\] a permanently disabled " "Info: Pin GPIO0_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[9\] a permanently disabled " "Info: Pin GPIO0_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[10\] a permanently disabled " "Info: Pin GPIO0_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[11\] a permanently disabled " "Info: Pin GPIO0_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[12\] a permanently disabled " "Info: Pin GPIO0_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[13\] a permanently disabled " "Info: Pin GPIO0_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[14\] a permanently disabled " "Info: Pin GPIO0_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[15\] a permanently disabled " "Info: Pin GPIO0_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[16\] a permanently disabled " "Info: Pin GPIO0_D\[16\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[16] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 616 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[17\] a permanently disabled " "Info: Pin GPIO0_D\[17\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[17] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 617 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[18\] a permanently disabled " "Info: Pin GPIO0_D\[18\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[18] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 618 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[19\] a permanently disabled " "Info: Pin GPIO0_D\[19\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[19] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[20\] a permanently disabled " "Info: Pin GPIO0_D\[20\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[20] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 620 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[21\] a permanently disabled " "Info: Pin GPIO0_D\[21\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[21] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[22\] a permanently disabled " "Info: Pin GPIO0_D\[22\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[22] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 622 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[23\] a permanently disabled " "Info: Pin GPIO0_D\[23\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[23] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[24\] a permanently disabled " "Info: Pin GPIO0_D\[24\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[24] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[25\] a permanently disabled " "Info: Pin GPIO0_D\[25\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[25] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[26\] a permanently disabled " "Info: Pin GPIO0_D\[26\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[26] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[27\] a permanently disabled " "Info: Pin GPIO0_D\[27\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[27] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[28\] a permanently disabled " "Info: Pin GPIO0_D\[28\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[28] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[29\] a permanently disabled " "Info: Pin GPIO0_D\[29\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[29] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[30\] a permanently disabled " "Info: Pin GPIO0_D\[30\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[30] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[31\] a permanently disabled " "Info: Pin GPIO0_D\[31\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[31] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 162 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[0\] a permanently disabled " "Info: Pin GPIO1_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[0] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[1\] a permanently disabled " "Info: Pin GPIO1_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[1] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[2\] a permanently disabled " "Info: Pin GPIO1_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[2] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[3\] a permanently disabled " "Info: Pin GPIO1_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[3] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 639 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[4\] a permanently disabled " "Info: Pin GPIO1_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[4] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 640 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[5\] a permanently disabled " "Info: Pin GPIO1_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[5] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 641 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[6\] a permanently disabled " "Info: Pin GPIO1_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[6] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 642 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[7\] a permanently disabled " "Info: Pin GPIO1_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[7] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 643 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[8\] a permanently disabled " "Info: Pin GPIO1_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[8] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 644 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[9\] a permanently disabled " "Info: Pin GPIO1_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[9] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 645 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[10\] a permanently disabled " "Info: Pin GPIO1_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[10] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[11\] a permanently disabled " "Info: Pin GPIO1_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[11] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 647 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[12\] a permanently disabled " "Info: Pin GPIO1_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[12] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 648 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[13\] a permanently disabled " "Info: Pin GPIO1_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[13] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 649 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[14\] a permanently disabled " "Info: Pin GPIO1_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[14] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 650 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[15\] a permanently disabled " "Info: Pin GPIO1_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[15] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 651 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[16\] a permanently disabled " "Info: Pin GPIO1_D\[16\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[16] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 652 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[17\] a permanently disabled " "Info: Pin GPIO1_D\[17\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[17] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 653 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[18\] a permanently disabled " "Info: Pin GPIO1_D\[18\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[18] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 654 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[19\] a permanently disabled " "Info: Pin GPIO1_D\[19\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[19] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 655 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[20\] a permanently disabled " "Info: Pin GPIO1_D\[20\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[20] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 656 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[21\] a permanently disabled " "Info: Pin GPIO1_D\[21\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[21] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 657 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[22\] a permanently disabled " "Info: Pin GPIO1_D\[22\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[22] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 658 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[23\] a permanently disabled " "Info: Pin GPIO1_D\[23\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[23] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[23\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 659 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[24\] a permanently disabled " "Info: Pin GPIO1_D\[24\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[24] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[24\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 660 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[25\] a permanently disabled " "Info: Pin GPIO1_D\[25\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[25] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[25\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 661 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[26\] a permanently disabled " "Info: Pin GPIO1_D\[26\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[26] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[26\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 662 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[27\] a permanently disabled " "Info: Pin GPIO1_D\[27\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[27] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[27\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 663 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[28\] a permanently disabled " "Info: Pin GPIO1_D\[28\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[28] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[28\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 664 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[29\] a permanently disabled " "Info: Pin GPIO1_D\[29\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[29] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[29\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 665 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[30\] a permanently disabled " "Info: Pin GPIO1_D\[30\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[30] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[30\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 666 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[31\] a permanently disabled " "Info: Pin GPIO1_D\[31\] has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[31] } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[31\]" } } } } { "final.v" "" { Text "C:/Users/USER/Desktop/lab-final/final.v" 165 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Desktop/lab-final/" 0 { } { { 0 { 0 ""} 0 667 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Info: Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 05 19:42:44 2021 " "Info: Processing ended: Sat Jun 05 19:42:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Info: Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Info: Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 05 19:42:45 2021 " "Info: Processing started: Sat Jun 05 19:42:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final -c final " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 05 19:42:45 2021 " "Info: Processing started: Sat Jun 05 19:42:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final -c final " "Info: Command: quartus_sta final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divn:u0\|clk_p divn:u0\|clk_p " "Info: create_clock -period 1.000 -name divn:u0\|clk_p divn:u0\|clk_p" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "Info: create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_hs vga_hs " "Info: create_clock -period 1.000 -name vga_hs vga_hs" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 05 19:42:47 2021 " "Info: Processing ended: Sat Jun 05 19:42:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -175.301 " "Info: Worst-case setup slack is -175.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -175.301    -38420.796 divn:u0\|clk_p  " "Info:  -175.301    -38420.796 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.247       -33.631 CLOCK_50  " "Info:    -2.247       -33.631 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.598       -33.946 vga_hs  " "Info:    -1.598       -33.946 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.177 " "Info: Worst-case hold slack is -0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177        -0.177 divn:u0\|clk_p  " "Info:    -0.177        -0.177 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338         0.000 vga_hs  " "Info:     0.338         0.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 CLOCK_50  " "Info:     0.358         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -30.000 CLOCK_50  " "Info:    -3.000       -30.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -360.000 divn:u0\|clk_p  " "Info:    -1.000      -360.000 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -23.000 vga_hs  " "Info:    -1.000       -23.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -156.435 " "Info: Worst-case setup slack is -156.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -156.435    -34245.976 divn:u0\|clk_p  " "Info:  -156.435    -34245.976 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.931       -26.590 CLOCK_50  " "Info:    -1.931       -26.590 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.354       -28.597 vga_hs  " "Info:    -1.354       -28.597 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.139 " "Info: Worst-case hold slack is -0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139        -0.139 divn:u0\|clk_p  " "Info:    -0.139        -0.139 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294         0.000 vga_hs  " "Info:     0.294         0.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315         0.000 CLOCK_50  " "Info:     0.315         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -30.000 CLOCK_50  " "Info:    -3.000       -30.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -360.000 divn:u0\|clk_p  " "Info:    -1.000      -360.000 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -23.000 vga_hs  " "Info:    -1.000       -23.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{vga_hs\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{vga_hs\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{divn:u0\|clk_p\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{divn:u0\|clk_p\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -99.327 " "Info: Worst-case setup slack is -99.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -99.327    -21947.047 divn:u0\|clk_p  " "Info:   -99.327    -21947.047 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834        -8.025 CLOCK_50  " "Info:    -0.834        -8.025 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.402        -7.724 vga_hs  " "Info:    -0.402        -7.724 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.094 " "Info: Worst-case hold slack is -0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094        -0.094 divn:u0\|clk_p  " "Info:    -0.094        -0.094 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166         0.000 vga_hs  " "Info:     0.166         0.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 CLOCK_50  " "Info:     0.178         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -31.513 CLOCK_50  " "Info:    -3.000       -31.513 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -360.000 divn:u0\|clk_p  " "Info:    -1.000      -360.000 divn:u0\|clk_p " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -23.000 vga_hs  " "Info:    -1.000       -23.000 vga_hs " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Info: Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 05 19:43:34 2021 " "Info: Processing ended: Sat Jun 05 19:43:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Info: Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Info: Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 05 19:43:35 2021 " "Info: Processing started: Sat Jun 05 19:43:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c final " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_6_1200mv_85c_slow.vo C:/Users/USER/Desktop/lab-final/simulation/modelsim/ simulation " "Info: Generated file final_6_1200mv_85c_slow.vo in folder \"C:/Users/USER/Desktop/lab-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_6_1200mv_0c_slow.vo C:/Users/USER/Desktop/lab-final/simulation/modelsim/ simulation " "Info: Generated file final_6_1200mv_0c_slow.vo in folder \"C:/Users/USER/Desktop/lab-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_min_1200mv_0c_fast.vo C:/Users/USER/Desktop/lab-final/simulation/modelsim/ simulation " "Info: Generated file final_min_1200mv_0c_fast.vo in folder \"C:/Users/USER/Desktop/lab-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final.vo C:/Users/USER/Desktop/lab-final/simulation/modelsim/ simulation " "Info: Generated file final.vo in folder \"C:/Users/USER/Desktop/lab-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_6_1200mv_85c_v_slow.sdo C:/Users/USER/Desktop/lab-final/simulation/modelsim/ simulation " "Info: Generated file final_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/USER/Desktop/lab-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_6_1200mv_0c_v_slow.sdo C:/Users/USER/Desktop/lab-final/simulation/modelsim/ simulation " "Info: Generated file final_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/USER/Desktop/lab-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_min_1200mv_0c_v_fast.sdo C:/Users/USER/Desktop/lab-final/simulation/modelsim/ simulation " "Info: Generated file final_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/USER/Desktop/lab-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_v.sdo C:/Users/USER/Desktop/lab-final/simulation/modelsim/ simulation " "Info: Generated file final_v.sdo in folder \"C:/Users/USER/Desktop/lab-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 05 19:43:43 2021 " "Info: Processing ended: Sat Jun 05 19:43:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 304 s " "Info: Quartus II Full Compilation was successful. 0 errors, 304 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
