module top;
reg a;
reg b;

wire input, outd,outj,outjp,clk;
wire a_,b_;

assign(a,0);
assign(b,0);
assign(a_,a);
assign(b_,b);
evl_clock(clk);

evl_dff(input,outd,clk);

evl_jkff(a_,b_,outj,outjp,clk);

endmodule
