//===-- RISCVSubtarget.h - Define Subtarget for the RISCV -------*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file declares the RISCV specific subclass of TargetSubtargetInfo.
//
//===----------------------------------------------------------------------===//

#ifndef LLVM_LIB_TARGET_RISCV_RISCVSUBTARGET_H
#define LLVM_LIB_TARGET_RISCV_RISCVSUBTARGET_H

#include "MCTargetDesc/RISCVBaseInfo.h"
#include "RISCVFrameLowering.h"
#include "RISCVISelLowering.h"
#include "RISCVInstrInfo.h"
#include "llvm/CodeGen/GlobalISel/CallLowering.h"
#include "llvm/CodeGen/GlobalISel/InstructionSelector.h"
#include "llvm/CodeGen/GlobalISel/LegalizerInfo.h"
#include "llvm/CodeGen/GlobalISel/RegisterBankInfo.h"
#include "llvm/CodeGen/SelectionDAGTargetInfo.h"
#include "llvm/CodeGen/TargetSubtargetInfo.h"
#include "llvm/IR/DataLayout.h"
#include "llvm/Support/RISCVISAInfo.h"
#include "llvm/Target/TargetMachine.h"

#define GET_SUBTARGETINFO_HEADER
#include "RISCVGenSubtargetInfo.inc"

namespace llvm {
class StringRef;

class RISCVSubtarget : public RISCVGenSubtargetInfo {
  virtual void anchor();
  RISCVExtensionVersion StdExtM;
  RISCVExtensionVersion StdExtA;
  RISCVExtensionVersion StdExtF;
  RISCVExtensionVersion StdExtD;
  RISCVExtensionVersion StdExtC;
  RISCVExtensionVersion StdExtE;
  RISCVExtensionVersion StdExtZba;
  RISCVExtensionVersion StdExtZbb;
  RISCVExtensionVersion StdExtZbc;
  RISCVExtensionVersion StdExtZbe;
  RISCVExtensionVersion StdExtZbf;
  RISCVExtensionVersion StdExtZbm;
  RISCVExtensionVersion StdExtZbp;
  RISCVExtensionVersion StdExtZbr;
  RISCVExtensionVersion StdExtZbs;
  RISCVExtensionVersion StdExtZbt;
  RISCVExtensionVersion StdExtZvlsseg;
  RISCVExtensionVersion StdExtZvamo;
  RISCVExtensionVersion StdExtZicsr;
  RISCVExtensionVersion StdExtZifencei;
  RISCVExtensionVersion StdExtZfhmin;
  RISCVExtensionVersion StdExtZfh;
  RISCVExtensionVersion StdExtV;
  bool IsI2p1 = false;
  bool HasRV64 = false;
  bool EnableLinkerRelax = false;
  bool EnableRVCHintInstrs = true;
  bool EnableSaveRestore = false;
  unsigned XLen = 32;
  MVT XLenVT = MVT::i32;
  uint8_t MaxInterleaveFactor = 2;
  RISCVABI::ABI TargetABI = RISCVABI::ABI_Unknown;
  BitVector UserReservedRegister;
  RISCVFrameLowering FrameLowering;
  RISCVInstrInfo InstrInfo;
  RISCVRegisterInfo RegInfo;
  RISCVTargetLowering TLInfo;
  SelectionDAGTargetInfo TSInfo;

  /// Initializes using the passed in CPU and feature strings so that we can
  /// use initializer lists for subtarget initialization.
  RISCVSubtarget &initializeSubtargetDependencies(const Triple &TT,
                                                  StringRef CPU,
                                                  StringRef TuneCPU,
                                                  StringRef FS,
                                                  StringRef ABIName);

public:
  // Initializes the data members to match that of the specified triple.
  RISCVSubtarget(const Triple &TT, StringRef CPU, StringRef TuneCPU,
                 StringRef FS, StringRef ABIName, const TargetMachine &TM);

  // Parses features string setting specified subtarget options. The
  // definition of this function is auto-generated by tblgen.
  void ParseSubtargetFeatures(StringRef CPU, StringRef TuneCPU, StringRef FS);

  const RISCVFrameLowering *getFrameLowering() const override {
    return &FrameLowering;
  }
  const RISCVInstrInfo *getInstrInfo() const override { return &InstrInfo; }
  const RISCVRegisterInfo *getRegisterInfo() const override {
    return &RegInfo;
  }
  const RISCVTargetLowering *getTargetLowering() const override {
    return &TLInfo;
  }
  const SelectionDAGTargetInfo *getSelectionDAGInfo() const override {
    return &TSInfo;
  }
  bool enableMachineScheduler() const override { return true; }
  bool hasStdExtM() const { return StdExtM; }
  bool hasStdExtA() const { return  StdExtA; }
  bool hasStdExtF() const { return  StdExtF; }
  bool hasStdExtD() const { return  StdExtD; }
  bool hasStdExtC() const { return StdExtC; }
  bool hasStdExtZba() const { return StdExtZba; }
  bool hasStdExtZbb() const { return StdExtZbb; }
  bool hasStdExtZbc() const { return StdExtZbc; }
  bool hasStdExtZbe() const { return StdExtZbe; }
  bool hasStdExtZbf() const { return StdExtZbf; }
  bool hasStdExtZbm() const { return StdExtZbm; }
  bool hasStdExtZbp() const { return StdExtZbp; }
  bool hasStdExtZbr() const { return StdExtZbr; }
  bool hasStdExtZbs() const { return StdExtZbs; }
  bool hasStdExtZbt() const { return StdExtZbt; }
  bool hasStdExtV() const { return StdExtV; }
  bool hasStdExtZvlsseg() const { return StdExtZvlsseg; }
  bool hasStdExtZvamo() const { return StdExtZvamo; }
  bool hasStdExtZicsr() const { return StdExtZicsr; }
  bool hasStdExtZifencei() const { return StdExtZifencei; }
  bool hasStdExtZfhmin() const { return StdExtZfhmin; }
  bool hasStdExtZfh() const { return StdExtZfh; }
  bool is64Bit() const { return HasRV64; }
  bool isRV32E() const { return StdExtE; }
  bool enableLinkerRelax() const { return EnableLinkerRelax; }
  bool enableRVCHintInstrs() const { return EnableRVCHintInstrs; }
  bool enableSaveRestore() const { return EnableSaveRestore; }
  MVT getXLenVT() const { return XLenVT; }
  unsigned getXLen() const { return XLen; }
  RISCVABI::ABI getTargetABI() const { return TargetABI; }
  bool isRegisterReservedByUser(Register i) const {
    assert(i < RISCV::NUM_TARGET_REGS && "Register out of range");
    return UserReservedRegister[i];
  }

  // Vector codegen related methods.
  bool hasVInstructions() const { return StdExtV; }
  bool hasVInstructionsI64() const { return StdExtV; }
  bool hasVInstructionsF16() const { return StdExtV && hasStdExtZfh(); }
  bool hasVInstructionsF32() const { return StdExtV && hasStdExtF(); }
  bool hasVInstructionsF64() const { return StdExtV && hasStdExtD(); }
  // F16 and F64 both require F32.
  bool hasVInstructionsAnyF() const { return hasVInstructionsF32(); }
  unsigned getMaxInterleaveFactor() const {
    return hasVInstructions() ? MaxInterleaveFactor : 1;
  }

  bool HasI2p0OrZicsr() {
    return (IsI2p1 && StdExtZicsr) || (!IsI2p1 && !StdExtZicsr);
  }
  bool HasI2p0OrZifencei() {
    return (IsI2p1 && StdExtZifencei) || (!IsI2p1 && !StdExtZifencei);
  }

protected:
  // GlobalISel related APIs.
  std::unique_ptr<CallLowering> CallLoweringInfo;
  std::unique_ptr<InstructionSelector> InstSelector;
  std::unique_ptr<LegalizerInfo> Legalizer;
  std::unique_ptr<RegisterBankInfo> RegBankInfo;

public:
  const CallLowering *getCallLowering() const override;
  InstructionSelector *getInstructionSelector() const override;
  const LegalizerInfo *getLegalizerInfo() const override;
  const RegisterBankInfo *getRegBankInfo() const override;

  // Return the known range for the bit length of RVV data registers. A value
  // of 0 means nothing is known about that particular limit beyond what's
  // implied by the architecture.
  unsigned getMaxRVVVectorSizeInBits() const;
  unsigned getMinRVVVectorSizeInBits() const;
  unsigned getMaxLMULForFixedLengthVectors() const;
  unsigned getMaxELENForFixedLengthVectors() const;
  bool useRVVForFixedLengthVectors() const;
};
} // End llvm namespace

#endif
