##Data Import Section

read_file -type verilog ../rtl/ct_ifu_addrgen.v
read_file -type verilog ../rtl/ct_ifu_bht.v
read_file -type verilog ../rtl/ct_ifu_bht_pre_array.v
read_file -type verilog ../rtl/ct_ifu_bht_sel_array.v
read_file -type verilog ../rtl/ct_ifu_btb.v
read_file -type verilog ../rtl/ct_ifu_btb_data_array.v
read_file -type verilog ../rtl/ct_ifu_btb_tag_array.v
read_file -type verilog ../rtl/ct_ifu_debug.v
read_file -type verilog ../rtl/ct_ifu_decd_normal.v
read_file -type verilog ../rtl/ct_ifu_ibctrl.v
read_file -type verilog ../rtl/ct_ifu_ibdp.v
read_file -type verilog ../rtl/ct_ifu_ibuf.v
read_file -type verilog ../rtl/ct_ifu_ibuf_entry.v
read_file -type verilog ../rtl/ct_ifu_icache_data_array0.v
read_file -type verilog ../rtl/ct_ifu_icache_data_array1.v
read_file -type verilog ../rtl/ct_ifu_icache_if.v
read_file -type verilog ../rtl/ct_ifu_icache_predecd_array0.v
read_file -type verilog ../rtl/ct_ifu_icache_predecd_array1.v
read_file -type verilog ../rtl/ct_ifu_icache_tag_array.v
read_file -type verilog ../rtl/ct_ifu_ifctrl.v
read_file -type verilog ../rtl/ct_ifu_ifdp.v
read_file -type verilog ../rtl/ct_ifu_ind_btb.v
read_file -type verilog ../rtl/ct_ifu_ind_btb_array.v
read_file -type verilog ../rtl/ct_ifu_ipb.v
read_file -type verilog ../rtl/ct_ifu_ipctrl.v
read_file -type verilog ../rtl/ct_ifu_ipdecode.v
read_file -type verilog ../rtl/ct_ifu_ipdp.v
read_file -type verilog ../rtl/ct_ifu_l0_btb.v
read_file -type verilog ../rtl/ct_ifu_l0_btb_entry.v
read_file -type verilog ../rtl/ct_ifu_l1_refill.v
read_file -type verilog ../rtl/ct_ifu_lbuf.v
read_file -type verilog ../rtl/ct_ifu_lbuf_entry.v
read_file -type verilog ../rtl/ct_ifu_pcfifo_if.v
read_file -type verilog ../rtl/ct_ifu_pcgen.v
read_file -type verilog ../rtl/ct_ifu_precode.v
read_file -type verilog ../rtl/ct_ifu_ras.v
read_file -type verilog ../rtl/ct_ifu_sfp.v
read_file -type verilog ../rtl/ct_ifu_sfp_entry.v
read_file -type verilog ../rtl/ct_ifu_top.v
read_file -type verilog ../rtl/ct_ifu_vector.v
read_file -type verilog ../rtl/ct_spsram_128x16.v
read_file -type verilog ../rtl/ct_spsram_256x23.v
read_file -type verilog ../rtl/ct_spsram_256x59.v
read_file -type verilog ../rtl/ct_spsram_512x22.v
read_file -type verilog ../rtl/ct_spsram_512x44.v
read_file -type verilog ../rtl/ct_spsram_512x59.v
read_file -type verilog ../rtl/ct_spsram_1024x59.v
read_file -type verilog ../rtl/ct_spsram_1024x64.v
read_file -type verilog ../rtl/ct_spsram_2048x32_split.v
read_file -type verilog ../rtl/ct_spsram_2048x59.v

##Common Options Section

set_option projectwdir .
set_option language_mode mixed
set_option designread_enable_synthesis no
set_option designread_disable_flatten no


##Goal Setup Section

current_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff

