Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_emif_0.ip --block-symbol-file --output-directory=/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_emif_0 --family="Arria 10" --part=10AX115S2F45I1SG
Warning: top_emif_0.emif_0: Address/command bus will not be calibrated because the ALERT#/PAR pins are not enabled.
Warning: top_emif_0.emif_0: Enabling "Skip address/command leveling calibration" is only recommended for diagnostic purposes. Timing analysis does not capture the effect of non-default calibration flow.
Warning: top_emif_0.emif_0: Enabling "Skip address/command deskew calibration" is only recommended for diagnostic purposes. Timing analysis does not capture the effect of non-default calibration flow.
Info: top_emif_0.emif_0.arch: Periodic OCT re-calibration is disabled because the interface uses calibrated IO standards for either Address, Command or Clock signals.
Info: top_emif_0.emif_0.arch: The interface will have reduced Read Capture timing margin due to Periodic OCT re-calibration being disabled.
Info: top_emif_0.emif_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: top_emif_0.emif_0.arch: Placement of address/command pins must follow "DDR4 Scheme 4: Component/UDIMM/RDIMM".
Info: top_emif_0.emif_0.arch: Interface estimated to require 3 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: top_emif_0.emif_0.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1066.66
Info: top_emif_0.emif_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_emif_0.ip --synthesis=VERILOG --output-directory=/home/ebots/FPGA_workspace/AN829_a10_PCIe_Gen3x8_DMA/Origin_AN829/Arria10_PCIeGen3x8_DMA_18_0_project/platform/ip/top_hw/top_emif_0 --family="Arria 10" --part=10AX115S2F45I1SG
Warning: top_emif_0.emif_0: Address/command bus will not be calibrated because the ALERT#/PAR pins are not enabled.
Warning: top_emif_0.emif_0: Enabling "Skip address/command leveling calibration" is only recommended for diagnostic purposes. Timing analysis does not capture the effect of non-default calibration flow.
Warning: top_emif_0.emif_0: Enabling "Skip address/command deskew calibration" is only recommended for diagnostic purposes. Timing analysis does not capture the effect of non-default calibration flow.
Info: top_emif_0.emif_0.arch: Periodic OCT re-calibration is disabled because the interface uses calibrated IO standards for either Address, Command or Clock signals.
Info: top_emif_0.emif_0.arch: The interface will have reduced Read Capture timing margin due to Periodic OCT re-calibration being disabled.
Info: top_emif_0.emif_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
Info: top_emif_0.emif_0.arch: Placement of address/command pins must follow "DDR4 Scheme 4: Component/UDIMM/RDIMM".
Info: top_emif_0.emif_0.arch: Interface estimated to require 3 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
Info: top_emif_0.emif_0.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1066.66
Info: top_emif_0.emif_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
Info: top_emif_0: "Transforming system: top_emif_0"
Info: Interconnect is inserted between master col_if.to_ioaux and slave arch.cal_debug because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master col_if.to_ioaux and slave arch.cal_debug because the master has address signal 30 bit wide, but the slave is 24 bit wide.
Info: Interconnect is inserted between master col_if.to_ioaux and slave arch.cal_debug because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master colmaster.master and slave avl_bridge_out.s0 because the master has address signal 32 bit wide, but the slave is 30 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has address signal 16 bit wide, but the slave is 12 bit wide.
Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: top_emif_0: "Naming system components in system: top_emif_0"
Info: top_emif_0: "Processing generation queue"
Info: top_emif_0: "Generating: top_emif_0"
Info: top_emif_0: "Generating: top_emif_0_altera_emif_1910_d3ribzq"
Info: top_emif_0: "Generating: top_emif_0_altera_emif_arch_nf_191_bclhany"
Info: top_emif_0: "Generating: top_emif_0_altera_ip_col_if_191_ksrpnai"
Info: top_emif_0: "Generating: top_emif_0_altera_emif_cal_slave_nf_191_rmzieji"
Info: top_emif_0: "Generating: top_emif_0_altera_mm_interconnect_191_monheay"
Info: top_emif_0: "Generating: top_emif_0_altera_avalon_mm_bridge_191_x6qdesi"
Info: top_emif_0: "Generating: top_emif_0_alt_mem_if_jtag_master_191_rksoe3i"
Info: top_emif_0: "Generating: top_emif_0_altera_mm_interconnect_191_3yb4cia"
Info: top_emif_0: "Generating: top_emif_0_altera_avalon_onchip_memory2_191_qdw5d3q"
Info: ioaux_soft_ram: Starting RTL generation for module 'top_emif_0_altera_avalon_onchip_memory2_191_qdw5d3q'
Info: ioaux_soft_ram:   Generation command is [exec /home/ebots/intelFPGA_pro/19.2/quartus/linux64/perl/bin/perl -I /home/ebots/intelFPGA_pro/19.2/quartus/linux64/perl/lib -I /home/ebots/intelFPGA_pro/19.2/quartus/sopc_builder/bin/europa -I /home/ebots/intelFPGA_pro/19.2/quartus/sopc_builder/bin/perl_lib -I /home/ebots/intelFPGA_pro/19.2/quartus/sopc_builder/bin -I /home/ebots/intelFPGA_pro/19.2/quartus/../ip/altera/sopc_builder_ip/common -I /home/ebots/intelFPGA_pro/19.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/ebots/intelFPGA_pro/19.2/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_emif_0_altera_avalon_onchip_memory2_191_qdw5d3q --dir=/tmp/alt8122_8132008595854866592.dir/0004_ioaux_soft_ram_gen/ --quartus_dir=/home/ebots/intelFPGA_pro/19.2/quartus --verilog --config=/tmp/alt8122_8132008595854866592.dir/0004_ioaux_soft_ram_gen//top_emif_0_altera_avalon_onchip_memory2_191_qdw5d3q_component_configuration.pl  --do_build_sim=0  ]
Info: ioaux_soft_ram: Done RTL generation for module 'top_emif_0_altera_avalon_onchip_memory2_191_qdw5d3q'
Info: top_emif_0: "Generating: top_emif_0_altera_mm_interconnect_191_dexdb4a"
Info: top_emif_0: "Generating: altera_reset_controller"
Info: top_emif_0: "Generating: top_emif_0_altera_merlin_master_translator_191_g7h47bq"
Info: top_emif_0: "Generating: top_emif_0_altera_merlin_slave_translator_191_x56fcki"
Info: top_emif_0: "Generating: altera_avalon_st_jtag_interface"
Info: top_emif_0: "Generating: top_emif_0_timing_adapter_191_rrgemwi"
Info: top_emif_0: "Generating: top_emif_0_altera_avalon_sc_fifo_191_e5eqkcq"
Info: top_emif_0: "Generating: altera_avalon_st_bytes_to_packets"
Info: top_emif_0: "Generating: altera_avalon_st_packets_to_bytes"
Info: top_emif_0: "Generating: altera_avalon_packets_to_master"
Info: top_emif_0: "Generating: top_emif_0_channel_adapter_191_uc27kqq"
Info: top_emif_0: "Generating: top_emif_0_channel_adapter_191_cco4x3a"
Info: top_emif_0: Done "top_emif_0" with 22 modules, 85 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
