/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* C */
#define C__0__INTTYPE CYREG_PICU4_INTTYPE0
#define C__0__MASK 0x01u
#define C__0__PC CYREG_PRT4_PC0
#define C__0__PORT 4u
#define C__0__SHIFT 0u
#define C__1__INTTYPE CYREG_PICU4_INTTYPE1
#define C__1__MASK 0x02u
#define C__1__PC CYREG_PRT4_PC1
#define C__1__PORT 4u
#define C__1__SHIFT 1u
#define C__2__INTTYPE CYREG_PICU4_INTTYPE2
#define C__2__MASK 0x04u
#define C__2__PC CYREG_PRT4_PC2
#define C__2__PORT 4u
#define C__2__SHIFT 2u
#define C__3__INTTYPE CYREG_PICU4_INTTYPE3
#define C__3__MASK 0x08u
#define C__3__PC CYREG_PRT4_PC3
#define C__3__PORT 4u
#define C__3__SHIFT 3u
#define C__AG CYREG_PRT4_AG
#define C__AMUX CYREG_PRT4_AMUX
#define C__BIE CYREG_PRT4_BIE
#define C__BIT_MASK CYREG_PRT4_BIT_MASK
#define C__BYP CYREG_PRT4_BYP
#define C__C1__INTTYPE CYREG_PICU4_INTTYPE0
#define C__C1__MASK 0x01u
#define C__C1__PC CYREG_PRT4_PC0
#define C__C1__PORT 4u
#define C__C1__SHIFT 0u
#define C__C2__INTTYPE CYREG_PICU4_INTTYPE1
#define C__C2__MASK 0x02u
#define C__C2__PC CYREG_PRT4_PC1
#define C__C2__PORT 4u
#define C__C2__SHIFT 1u
#define C__C3__INTTYPE CYREG_PICU4_INTTYPE2
#define C__C3__MASK 0x04u
#define C__C3__PC CYREG_PRT4_PC2
#define C__C3__PORT 4u
#define C__C3__SHIFT 2u
#define C__C4__INTTYPE CYREG_PICU4_INTTYPE3
#define C__C4__MASK 0x08u
#define C__C4__PC CYREG_PRT4_PC3
#define C__C4__PORT 4u
#define C__C4__SHIFT 3u
#define C__CTL CYREG_PRT4_CTL
#define C__DM0 CYREG_PRT4_DM0
#define C__DM1 CYREG_PRT4_DM1
#define C__DM2 CYREG_PRT4_DM2
#define C__DR CYREG_PRT4_DR
#define C__INP_DIS CYREG_PRT4_INP_DIS
#define C__INTSTAT CYREG_PICU4_INTSTAT
#define C__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define C__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define C__LCD_EN CYREG_PRT4_LCD_EN
#define C__MASK 0x0Fu
#define C__PORT 4u
#define C__PRT CYREG_PRT4_PRT
#define C__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define C__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define C__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define C__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define C__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define C__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define C__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define C__PS CYREG_PRT4_PS
#define C__SHIFT 0u
#define C__SLW CYREG_PRT4_SLW
#define C__SNAP CYREG_PICU4_SNAP
#define C_interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define C_interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define C_interrupt__INTC_MASK 0x100u
#define C_interrupt__INTC_NUMBER 8u
#define C_interrupt__INTC_PRIOR_NUM 7u
#define C_interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define C_interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define C_interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* R1 */
#define R1__0__INTTYPE CYREG_PICU4_INTTYPE4
#define R1__0__MASK 0x10u
#define R1__0__PC CYREG_PRT4_PC4
#define R1__0__PORT 4u
#define R1__0__SHIFT 4u
#define R1__AG CYREG_PRT4_AG
#define R1__AMUX CYREG_PRT4_AMUX
#define R1__BIE CYREG_PRT4_BIE
#define R1__BIT_MASK CYREG_PRT4_BIT_MASK
#define R1__BYP CYREG_PRT4_BYP
#define R1__CTL CYREG_PRT4_CTL
#define R1__DM0 CYREG_PRT4_DM0
#define R1__DM1 CYREG_PRT4_DM1
#define R1__DM2 CYREG_PRT4_DM2
#define R1__DR CYREG_PRT4_DR
#define R1__INP_DIS CYREG_PRT4_INP_DIS
#define R1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define R1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define R1__LCD_EN CYREG_PRT4_LCD_EN
#define R1__MASK 0x10u
#define R1__PORT 4u
#define R1__PRT CYREG_PRT4_PRT
#define R1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define R1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define R1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define R1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define R1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define R1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define R1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define R1__PS CYREG_PRT4_PS
#define R1__SHIFT 4u
#define R1__SLW CYREG_PRT4_SLW

/* R2 */
#define R2__0__INTTYPE CYREG_PICU4_INTTYPE5
#define R2__0__MASK 0x20u
#define R2__0__PC CYREG_PRT4_PC5
#define R2__0__PORT 4u
#define R2__0__SHIFT 5u
#define R2__AG CYREG_PRT4_AG
#define R2__AMUX CYREG_PRT4_AMUX
#define R2__BIE CYREG_PRT4_BIE
#define R2__BIT_MASK CYREG_PRT4_BIT_MASK
#define R2__BYP CYREG_PRT4_BYP
#define R2__CTL CYREG_PRT4_CTL
#define R2__DM0 CYREG_PRT4_DM0
#define R2__DM1 CYREG_PRT4_DM1
#define R2__DM2 CYREG_PRT4_DM2
#define R2__DR CYREG_PRT4_DR
#define R2__INP_DIS CYREG_PRT4_INP_DIS
#define R2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define R2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define R2__LCD_EN CYREG_PRT4_LCD_EN
#define R2__MASK 0x20u
#define R2__PORT 4u
#define R2__PRT CYREG_PRT4_PRT
#define R2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define R2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define R2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define R2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define R2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define R2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define R2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define R2__PS CYREG_PRT4_PS
#define R2__SHIFT 5u
#define R2__SLW CYREG_PRT4_SLW

/* R3 */
#define R3__0__INTTYPE CYREG_PICU4_INTTYPE6
#define R3__0__MASK 0x40u
#define R3__0__PC CYREG_PRT4_PC6
#define R3__0__PORT 4u
#define R3__0__SHIFT 6u
#define R3__AG CYREG_PRT4_AG
#define R3__AMUX CYREG_PRT4_AMUX
#define R3__BIE CYREG_PRT4_BIE
#define R3__BIT_MASK CYREG_PRT4_BIT_MASK
#define R3__BYP CYREG_PRT4_BYP
#define R3__CTL CYREG_PRT4_CTL
#define R3__DM0 CYREG_PRT4_DM0
#define R3__DM1 CYREG_PRT4_DM1
#define R3__DM2 CYREG_PRT4_DM2
#define R3__DR CYREG_PRT4_DR
#define R3__INP_DIS CYREG_PRT4_INP_DIS
#define R3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define R3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define R3__LCD_EN CYREG_PRT4_LCD_EN
#define R3__MASK 0x40u
#define R3__PORT 4u
#define R3__PRT CYREG_PRT4_PRT
#define R3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define R3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define R3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define R3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define R3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define R3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define R3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define R3__PS CYREG_PRT4_PS
#define R3__SHIFT 6u
#define R3__SLW CYREG_PRT4_SLW

/* R4 */
#define R4__0__INTTYPE CYREG_PICU4_INTTYPE7
#define R4__0__MASK 0x80u
#define R4__0__PC CYREG_PRT4_PC7
#define R4__0__PORT 4u
#define R4__0__SHIFT 7u
#define R4__AG CYREG_PRT4_AG
#define R4__AMUX CYREG_PRT4_AMUX
#define R4__BIE CYREG_PRT4_BIE
#define R4__BIT_MASK CYREG_PRT4_BIT_MASK
#define R4__BYP CYREG_PRT4_BYP
#define R4__CTL CYREG_PRT4_CTL
#define R4__DM0 CYREG_PRT4_DM0
#define R4__DM1 CYREG_PRT4_DM1
#define R4__DM2 CYREG_PRT4_DM2
#define R4__DR CYREG_PRT4_DR
#define R4__INP_DIS CYREG_PRT4_INP_DIS
#define R4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define R4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define R4__LCD_EN CYREG_PRT4_LCD_EN
#define R4__MASK 0x80u
#define R4__PORT 4u
#define R4__PRT CYREG_PRT4_PRT
#define R4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define R4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define R4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define R4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define R4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define R4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define R4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define R4__PS CYREG_PRT4_PS
#define R4__SHIFT 7u
#define R4__SLW CYREG_PRT4_SLW

/* Rx */
#define Rx__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Rx__0__MASK 0x01u
#define Rx__0__PC CYREG_PRT2_PC0
#define Rx__0__PORT 2u
#define Rx__0__SHIFT 0u
#define Rx__AG CYREG_PRT2_AG
#define Rx__AMUX CYREG_PRT2_AMUX
#define Rx__BIE CYREG_PRT2_BIE
#define Rx__BIT_MASK CYREG_PRT2_BIT_MASK
#define Rx__BYP CYREG_PRT2_BYP
#define Rx__CTL CYREG_PRT2_CTL
#define Rx__DM0 CYREG_PRT2_DM0
#define Rx__DM1 CYREG_PRT2_DM1
#define Rx__DM2 CYREG_PRT2_DM2
#define Rx__DR CYREG_PRT2_DR
#define Rx__INP_DIS CYREG_PRT2_INP_DIS
#define Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Rx__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Rx__LCD_EN CYREG_PRT2_LCD_EN
#define Rx__MASK 0x01u
#define Rx__PORT 2u
#define Rx__PRT CYREG_PRT2_PRT
#define Rx__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Rx__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Rx__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Rx__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Rx__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Rx__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Rx__PS CYREG_PRT2_PS
#define Rx__SHIFT 0u
#define Rx__SLW CYREG_PRT2_SLW

/* Status_Colonne */
#define Status_Colonne_sts_sts_reg__0__MASK 0x01u
#define Status_Colonne_sts_sts_reg__0__POS 0
#define Status_Colonne_sts_sts_reg__1__MASK 0x02u
#define Status_Colonne_sts_sts_reg__1__POS 1
#define Status_Colonne_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Status_Colonne_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define Status_Colonne_sts_sts_reg__2__MASK 0x04u
#define Status_Colonne_sts_sts_reg__2__POS 2
#define Status_Colonne_sts_sts_reg__3__MASK 0x08u
#define Status_Colonne_sts_sts_reg__3__POS 3
#define Status_Colonne_sts_sts_reg__MASK 0x0Fu
#define Status_Colonne_sts_sts_reg__MASK_REG CYREG_B0_UDB01_MSK
#define Status_Colonne_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Status_Colonne_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Status_Colonne_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Status_Colonne_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define Status_Colonne_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define Status_Colonne_sts_sts_reg__STATUS_REG CYREG_B0_UDB01_ST

/* Timer */
#define Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define Timer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B0_UDB00_A0
#define Timer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B0_UDB00_A1
#define Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define Timer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B0_UDB00_D0
#define Timer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B0_UDB00_D1
#define Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define Timer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B0_UDB00_F0
#define Timer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B0_UDB00_F1
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define Timer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B0_UDB01_A0
#define Timer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B0_UDB01_A1
#define Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define Timer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B0_UDB01_D0
#define Timer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B0_UDB01_D1
#define Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define Timer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B0_UDB01_F0
#define Timer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B0_UDB01_F1
#define Timer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Timer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define Timer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B0_UDB02_A0
#define Timer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B0_UDB02_A1
#define Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define Timer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B0_UDB02_D0
#define Timer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B0_UDB02_D1
#define Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define Timer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B0_UDB02_F0
#define Timer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B0_UDB02_F1
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define Timer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B0_UDB03_A0
#define Timer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B0_UDB03_A1
#define Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define Timer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B0_UDB03_D0
#define Timer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B0_UDB03_D1
#define Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define Timer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B0_UDB03_F0
#define Timer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B0_UDB03_F1

/* Tx */
#define Tx__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Tx__0__MASK 0x02u
#define Tx__0__PC CYREG_PRT2_PC1
#define Tx__0__PORT 2u
#define Tx__0__SHIFT 1u
#define Tx__AG CYREG_PRT2_AG
#define Tx__AMUX CYREG_PRT2_AMUX
#define Tx__BIE CYREG_PRT2_BIE
#define Tx__BIT_MASK CYREG_PRT2_BIT_MASK
#define Tx__BYP CYREG_PRT2_BYP
#define Tx__CTL CYREG_PRT2_CTL
#define Tx__DM0 CYREG_PRT2_DM0
#define Tx__DM1 CYREG_PRT2_DM1
#define Tx__DM2 CYREG_PRT2_DM2
#define Tx__DR CYREG_PRT2_DR
#define Tx__INP_DIS CYREG_PRT2_INP_DIS
#define Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Tx__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Tx__LCD_EN CYREG_PRT2_LCD_EN
#define Tx__MASK 0x02u
#define Tx__PORT 2u
#define Tx__PRT CYREG_PRT2_PRT
#define Tx__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Tx__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Tx__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Tx__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Tx__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Tx__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Tx__PS CYREG_PRT2_PS
#define Tx__SHIFT 1u
#define Tx__SLW CYREG_PRT2_SLW

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB12_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB12_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB15_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB15_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB15_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB15_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB15_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB15_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB14_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB14_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB14_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB14_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB14_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB14_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB14_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB14_ST

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x00u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x01u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "UART-Rand"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E160069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
