.include "C:\Users\Shameena\Downloads\50002\50002\nominal.jsim"
.include "C:\Users\Shameena\Downloads\50002\50002\stdcell.jsim"
.include "C:\Users\Shameena\Downloads\50002\50002\2dcheckoff_3ns.jsim"


.subckt fa a b c_i s c_o
Xxor1 a b l xor2 
Xxor2 l c_i s xor2
Xnand1 a b 2 nand2
Xnand2 c_i l 3 nand2
Xnand3 3 2 c_o nand2
.ends

.subckt overflow a b s v
Xinva a c inverter
Xinvb b d inverter
Xinvs s s1 inverter
Xand1 a b s1 1 and3
Xand2 c d s 2 and3
Xor 1 2 v or2
.ends


*inverse PG A and B input case block
.subckt PGs A B invP invG ci s
XG A B invG nand2
Xp A B invP nor2
*XFA321 A B ci s co fa
Xfa_1 A B out_m xor2
Xfa_2 out_m ci s xor2
.ends


*PG block takes inverted inputs and produces non-inverted outputs
.subckt PG Pij_inv Gij_inv Pj1k_inv Gj1k_inv Ci_inv Pik Gik Cj1 Ci
XCi Ci_inv Ci inverter
XPik Pij_inv Pj1k_inv Pik nor2
XGik Pj1k_inv Gij_inv Gj1k_inv Gik oai21
XCj1 Pij_inv Ci_inv Gij_inv Cj1 oai21
.ends


*PG block takes non-inverted inputs and produces inverted outputs
.subckt PG_inv Pij Gij Pj1k Gj1k Ci Pik_inv Gik_inv Cj1_inv Ci_inv
XCi_inv Ci Ci_inv inverter
XPik Pij Pj1k Pik_inv nand2
XGik Pj1k Gij Gj1k Gik_inv aoi21
XCj1 Pij Ci Gij Cj1_inv aoi21
.ends


*32- bit Carry Look Ahead tree
.subckt adder32 op0 A[31:0] B[31:0] s[31:0] z v n
Xop0_inv op0 invop0 inverter
XCB B[31:0] op0#32 XB[31:0] xor2

*PG first stage A & B input with invP & invG output
*XPG_1 A[0] XB[0] invPa[0] invGa[0] C0 s[0] PGs
XPG_11 A[31:0] XB[31:0] invPa[31:0] invGa[31:0] C[31:0] s[31:0]  PGs


*subckt PG Pij_inv Gij_inv Pj1k_inv Gj1k_inv Ci_inv Pik Gik Cj1 Ci
XPG_2 invPa[30:0:2] invGa[30:0:2] invPa[31:1:2] invGa[31:1:2] invCb[30:0:2] Pb[30:0:2] Gb[30:0:2] C[31:1:2] C[30:0:2] PG

*subckt PG_inv Pij Gij Pj1k Gj1k Ci Pik_inv Gik_inv Cj1_inv Ci_inv
XPG_3 Pb[28:0:4] Gb[28:0:4] Pb[30:2:4] Gb[30:2:4] Cf[28:0:4] invPc[28:0:4] invGc[28:0:4] invCb[30:2:4] invCb[28:0:4] PG_inv

*subckt PG Pij_inv Gij_inv Pj1k_inv Gj1k_inv Ci_inv Pik Gik Cj1 Ci
XPG_4 invPc[24:0:8] invGc[24:0:8] invPc[28:4:8] invGc[28:4:8] invCd[24:0:8] Pd[24:0:8] Gd[24:0:8] Cf[28:4:8] Cf[24:0:8] PG

*subckt PG_inv Pij Gij Pj1k Gj1k Ci Pik_inv Gik_inv Cj1_inv Ci_inv
XPG_5 Pd[16:0:16] Gd[16:0:16] Pd[24:8:16] Gd[24:8:16] Ce[16:0:16] invPe[16:0:16] invGe[16:0:16] invCd[24:8:16] invCd[16:0:16] PG_inv

*subckt PG Pij_inv Gij_inv Pj1k_inv Gj1k_inv Ci_inv Pik Gik Cj1 Ci
XPG_6 invPe[0] invGe[0] invPe[16] invGe[16] invop0 PW GQ Ce16 Ce0 PG


Xnor1 s[31:24] s[23:16] s[15:8] s[7:0] o1[7:0] nor4
Xnand2 o1[7:6] o1[5:4] o1[3:2] o1[1:0] o2[1:0] nand4
Xnor3 o21 o20 z nor2
Xoverflow A31 XB31 s31 v overflow
.connect n s31
.ends
