`timescale 1ns/100ps

module tb_multiplier;
reg tb_clk, tb_reset_n, tb_op_start, tb_op_clear;
reg [31:0] tb_multiplicand, tb_multiplier;
wire tb_op_done;
wire [63:0] tb_result;

multiplier U0_multiplier(.clk(tb_clk),.reset_n(tb_reset_n),.multiplicand(tb_multiplicand),.op_start(tb_op_start),.op_clear(tb_op_clear),.result(tb_result),.op_done(tb_op_done));


endmodule 