.include "macro.inc"

/* assembler directives */
.set noat      /* allow manual use of $at */
.set noreorder /* don't insert nops after branches */
.set gp=64     /* allow use of 64-bit general purpose registers */

.section .text, "ax"

/* Generated by spimdisasm 1.10.1 */

# Handwritten function
glabel func_80041180
/* 41D80 80041180 40085000 */  mfc0       $t0, $10
/* 41D84 80041184 310900FF */  andi       $t1, $t0, 0xFF
/* 41D88 80041188 2401E000 */  addiu      $at, $zero, -0x2000
/* 41D8C 8004118C 00815024 */  and        $t2, $a0, $at
/* 41D90 80041190 012A4825 */  or         $t1, $t1, $t2
/* 41D94 80041194 40895000 */  mtc0       $t1, $10
/* 41D98 80041198 00000000 */  nop
/* 41D9C 8004119C 00000000 */  nop
/* 41DA0 800411A0 00000000 */  nop
/* 41DA4 800411A4 42000008 */  tlbp
/* 41DA8 800411A8 00000000 */  nop
/* 41DAC 800411AC 00000000 */  nop
/* 41DB0 800411B0 400B0000 */  mfc0       $t3, $0
/* 41DB4 800411B4 3C018000 */  lui        $at, (0x80000000 >> 16)
/* 41DB8 800411B8 01615824 */  and        $t3, $t3, $at
/* 41DBC 800411BC 1560001A */  bnez       $t3, .L80041228
/* 41DC0 800411C0 00000000 */   nop
/* 41DC4 800411C4 42000001 */  tlbr
/* 41DC8 800411C8 00000000 */  nop
/* 41DCC 800411CC 00000000 */  nop
/* 41DD0 800411D0 00000000 */  nop
/* 41DD4 800411D4 400B2800 */  mfc0       $t3, $5
/* 41DD8 800411D8 216B2000 */  addi       $t3, $t3, 0x2000
/* 41DDC 800411DC 000B5842 */  srl        $t3, $t3, 1
/* 41DE0 800411E0 01646024 */  and        $t4, $t3, $a0
/* 41DE4 800411E4 15800004 */  bnez       $t4, .L800411F8
/* 41DE8 800411E8 216BFFFF */   addi      $t3, $t3, -0x1
/* 41DEC 800411EC 40021000 */  mfc0       $v0, $2
/* 41DF0 800411F0 10000002 */  b          .L800411FC
/* 41DF4 800411F4 00000000 */   nop
.L800411F8:
/* 41DF8 800411F8 40021800 */  mfc0       $v0, $3
.L800411FC:
/* 41DFC 800411FC 304D0002 */  andi       $t5, $v0, 0x2
/* 41E00 80041200 11A00009 */  beqz       $t5, .L80041228
/* 41E04 80041204 00000000 */   nop
/* 41E08 80041208 3C013FFF */  lui        $at, (0x3FFFFFC0 >> 16)
/* 41E0C 8004120C 3421FFC0 */  ori        $at, $at, (0x3FFFFFC0 & 0xFFFF)
/* 41E10 80041210 00411024 */  and        $v0, $v0, $at
/* 41E14 80041214 00021180 */  sll        $v0, $v0, 6
/* 41E18 80041218 008B6824 */  and        $t5, $a0, $t3
/* 41E1C 8004121C 004D1020 */  add        $v0, $v0, $t5
/* 41E20 80041220 10000002 */  b          .L8004122C
/* 41E24 80041224 00000000 */   nop
.L80041228:
/* 41E28 80041228 2402FFFF */  addiu      $v0, $zero, -0x1
.L8004122C:
/* 41E2C 8004122C 40885000 */  mtc0       $t0, $10
/* 41E30 80041230 03E00008 */  jr         $ra
/* 41E34 80041234 00000000 */   nop
/* 41E38 80041238 00000000 */  nop
/* 41E3C 8004123C 00000000 */  nop
