
ST7789Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003174  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  0800334c  0800334c  0000434c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003380  08003380  00005010  2**0
                  CONTENTS
  4 .ARM          00000000  08003380  08003380  00005010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003380  08003380  00005010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003380  08003380  00004380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003384  08003384  00004384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08003388  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e5c  20000010  08003398  00005010  2**2
                  ALLOC
 10 ._user_heap_stack 00002004  20000e6c  08003398  00005e6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ab75  00000000  00000000  00005040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003518  00000000  00000000  0001fbb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000aac9  00000000  00000000  000230cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001290  00000000  00000000  0002db98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001117  00000000  00000000  0002ee28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025df1  00000000  00000000  0002ff3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b75d  00000000  00000000  00055d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fb1da  00000000  00000000  0007148d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016c667  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003288  00000000  00000000  0016c6ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  0016f934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003334 	.word	0x08003334

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	08003334 	.word	0x08003334

08000218 <FT6336_ReadRegister>:

HAL_StatusTypeDef FT6336_WriteRegister( uint8_t RegAddress, uint8_t *pData, uint16_t Size) {
    return HAL_I2C_Mem_Write(&FT6336_I2C_PORT, FT6X36_ADDR, RegAddress, I2C_MEMADD_SIZE_8BIT, pData, Size, HAL_MAX_DELAY);
}

HAL_StatusTypeDef FT6336_ReadRegister( uint8_t RegAddress, uint8_t *pData, uint16_t Size) {
 8000218:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    return HAL_I2C_Mem_Read(&FT6336_I2C_PORT, FT6X36_ADDR, RegAddress, I2C_MEMADD_SIZE_8BIT, pData, Size, HAL_MAX_DELAY);
 800021a:	f04f 33ff 	mov.w	r3, #4294967295
 800021e:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8000222:	9100      	str	r1, [sp, #0]
 8000224:	4602      	mov	r2, r0
 8000226:	2301      	movs	r3, #1
 8000228:	2170      	movs	r1, #112	@ 0x70
 800022a:	4803      	ldr	r0, [pc, #12]	@ (8000238 <FT6336_ReadRegister+0x20>)
 800022c:	f001 f9e8 	bl	8001600 <HAL_I2C_Mem_Read>
}
 8000230:	b005      	add	sp, #20
 8000232:	f85d fb04 	ldr.w	pc, [sp], #4
 8000236:	bf00      	nop
 8000238:	20000194 	.word	0x20000194

0800023c <FT6336_Init>:

void FT6336_Init(void) {
 800023c:	b513      	push	{r0, r1, r4, lr}
    FT6336_RST_L;
 800023e:	4c10      	ldr	r4, [pc, #64]	@ (8000280 <FT6336_Init+0x44>)
 8000240:	2200      	movs	r2, #0
 8000242:	2110      	movs	r1, #16
 8000244:	4620      	mov	r0, r4
 8000246:	f001 f841 	bl	80012cc <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800024a:	200a      	movs	r0, #10
 800024c:	f000 fdc2 	bl	8000dd4 <HAL_Delay>
    FT6336_RST_H;
 8000250:	2201      	movs	r2, #1
 8000252:	2110      	movs	r1, #16
 8000254:	4620      	mov	r0, r4
 8000256:	f001 f839 	bl	80012cc <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800025a:	2032      	movs	r0, #50	@ 0x32
 800025c:	f000 fdba 	bl	8000dd4 <HAL_Delay>
//    FT6336_WriteRegister(0x00, 0x00,1);
//
//    // 设置 ID_G_MODE 为 0x00（启用中断输出）
//    FT6336_WriteRegister(0xA4, 0x00,1);

    uint8_t id = 0;
 8000260:	2300      	movs	r3, #0
    FT6336_ReadRegister(FT6336_FOCALTECH_ID, &id, 1);
 8000262:	2201      	movs	r2, #1
 8000264:	f10d 0107 	add.w	r1, sp, #7
 8000268:	20a8      	movs	r0, #168	@ 0xa8
    uint8_t id = 0;
 800026a:	f88d 3007 	strb.w	r3, [sp, #7]
    FT6336_ReadRegister(FT6336_FOCALTECH_ID, &id, 1);
 800026e:	f7ff ffd3 	bl	8000218 <FT6336_ReadRegister>
    HAL_Delay(1000);
 8000272:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000276:	f000 fdad 	bl	8000dd4 <HAL_Delay>
//    HAL_I2C_Mem_Read(&FT6336_I2C_PORT, 0xA0, 0x00, I2C_MEMADD_SIZE_8BIT, &id, 1, HAL_MAX_DELAY);
//    HAL_Delay(1000);



}
 800027a:	b002      	add	sp, #8
 800027c:	bd10      	pop	{r4, pc}
 800027e:	bf00      	nop
 8000280:	48000400 	.word	0x48000400

08000284 <FT6336_GetTouchPoint>:





void FT6336_GetTouchPoint(TouchPoints_HandleTypeDef *touchPoints) {
 8000284:	b537      	push	{r0, r1, r2, r4, r5, lr}
    uint8_t touchStatus = 0;
 8000286:	2300      	movs	r3, #0
void FT6336_GetTouchPoint(TouchPoints_HandleTypeDef *touchPoints) {
 8000288:	4604      	mov	r4, r0
    uint8_t touchData[4];  // 存储两个点的坐标数据 (每个点4个字节)

    // 读取触摸状态寄存器
    FT6336_ReadRegister(FT6336_TD_STATUS, &touchStatus, 1);
 800028a:	2201      	movs	r2, #1
 800028c:	f10d 0103 	add.w	r1, sp, #3
 8000290:	2002      	movs	r0, #2
    uint8_t touchStatus = 0;
 8000292:	f88d 3003 	strb.w	r3, [sp, #3]
    FT6336_ReadRegister(FT6336_TD_STATUS, &touchStatus, 1);
 8000296:	f7ff ffbf 	bl	8000218 <FT6336_ReadRegister>
    uint8_t touchCount = touchStatus & 0x0F;  // 获取触摸点数量
 800029a:	f89d 5003 	ldrb.w	r5, [sp, #3]

    if (touchCount > 0) {
 800029e:	072b      	lsls	r3, r5, #28
 80002a0:	d031      	beq.n	8000306 <FT6336_GetTouchPoint+0x82>
        // 读取第一个触摸点的坐标 (4个字节)
    	FT6336_ReadRegister(FT6336_P1_XH, touchData, 4);
 80002a2:	2204      	movs	r2, #4
 80002a4:	eb0d 0102 	add.w	r1, sp, r2
 80002a8:	2003      	movs	r0, #3
 80002aa:	f7ff ffb5 	bl	8000218 <FT6336_ReadRegister>
        touchPoints->point1_x = ((touchData[0] & 0x0F) << 8) | touchData[1];
 80002ae:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80002b2:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80002b6:	021b      	lsls	r3, r3, #8
 80002b8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80002bc:	4313      	orrs	r3, r2
 80002be:	8023      	strh	r3, [r4, #0]
        touchPoints->point1_y = ((touchData[2] & 0x0F) << 8) | touchData[3];
 80002c0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80002c4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80002c8:	021b      	lsls	r3, r3, #8
 80002ca:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80002ce:	4313      	orrs	r3, r2
//        AdjustTouchCoordinates(&touchPoints->point1_x, &touchPoints->point1_y);  // 调整第一个触摸点坐标

        if (touchCount > 1) {
 80002d0:	f015 0f0e 	tst.w	r5, #14
        touchPoints->point1_y = ((touchData[2] & 0x0F) << 8) | touchData[3];
 80002d4:	8063      	strh	r3, [r4, #2]
        if (touchCount > 1) {
 80002d6:	d016      	beq.n	8000306 <FT6336_GetTouchPoint+0x82>
            // 读取第二个触摸点的坐标 (4个字节)
        	FT6336_ReadRegister(FT6336_P2_XH, &touchData[4], 4);
 80002d8:	2204      	movs	r2, #4
 80002da:	a902      	add	r1, sp, #8
 80002dc:	2009      	movs	r0, #9
 80002de:	f7ff ff9b 	bl	8000218 <FT6336_ReadRegister>
            touchPoints->point2_x = ((touchData[4] & 0x0F) << 8) | touchData[5];
 80002e2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80002e6:	f89d 2009 	ldrb.w	r2, [sp, #9]
 80002ea:	021b      	lsls	r3, r3, #8
 80002ec:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80002f0:	4313      	orrs	r3, r2
 80002f2:	80a3      	strh	r3, [r4, #4]
            touchPoints->point2_y = ((touchData[6] & 0x0F) << 8) | touchData[7];
 80002f4:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80002f8:	f89d 200b 	ldrb.w	r2, [sp, #11]
 80002fc:	021b      	lsls	r3, r3, #8
 80002fe:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8000302:	4313      	orrs	r3, r2
 8000304:	80e3      	strh	r3, [r4, #6]
//            AdjustTouchCoordinates(&touchPoints->point2_x, &touchPoints->point2_y);  // 调整第二个触摸点坐标
        }
    }
}
 8000306:	b003      	add	sp, #12
 8000308:	bd30      	pop	{r4, r5, pc}
	...

0800030c <TLC5952_Init>:
uint8_t led1=10;
/**
 * @brief 初始化 TLC5952 GPIO 端口
 */
void TLC5952_Init(void)
{
 800030c:	b5f0      	push	{r4, r5, r6, r7, lr}
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800030e:	2400      	movs	r4, #0
{
 8000310:	b087      	sub	sp, #28
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000312:	e9cd 4403 	strd	r4, r4, [sp, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000316:	4b14      	ldr	r3, [pc, #80]	@ (8000368 <TLC5952_Init+0x5c>)
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000318:	9405      	str	r4, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800031a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = TLC5952_SIN_Pin | TLC5952_SCLK_Pin | TLC5952_LAT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    TLC5952_SIN_LOW();
 800031c:	4d13      	ldr	r5, [pc, #76]	@ (800036c <TLC5952_Init+0x60>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800031e:	f042 0201 	orr.w	r2, r2, #1
 8000322:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000326:	f003 0301 	and.w	r3, r3, #1
 800032a:	9300      	str	r3, [sp, #0]
 800032c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800032e:	2701      	movs	r7, #1
 8000330:	2307      	movs	r3, #7
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000332:	2602      	movs	r6, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000334:	a901      	add	r1, sp, #4
 8000336:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800033a:	e9cd 3701 	strd	r3, r7, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800033e:	9604      	str	r6, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000340:	f000 fefa 	bl	8001138 <HAL_GPIO_Init>
    TLC5952_SIN_LOW();
 8000344:	4622      	mov	r2, r4
 8000346:	4639      	mov	r1, r7
 8000348:	4628      	mov	r0, r5
 800034a:	f000 ffbf 	bl	80012cc <HAL_GPIO_WritePin>
    TLC5952_SCLK_LOW();
 800034e:	4622      	mov	r2, r4
 8000350:	4631      	mov	r1, r6
 8000352:	4628      	mov	r0, r5
 8000354:	f000 ffba 	bl	80012cc <HAL_GPIO_WritePin>
    TLC5952_LAT_LOW();
 8000358:	4622      	mov	r2, r4
 800035a:	2104      	movs	r1, #4
 800035c:	4628      	mov	r0, r5
 800035e:	f000 ffb5 	bl	80012cc <HAL_GPIO_WritePin>
}
 8000362:	b007      	add	sp, #28
 8000364:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000366:	bf00      	nop
 8000368:	40021000 	.word	0x40021000
 800036c:	48000800 	.word	0x48000800

08000370 <TLC5952_WriteBit>:
/**
 * @brief 发送单个 bit
 * @param bit 0 或 1
 */
void TLC5952_WriteBit(uint8_t bit)
{
 8000370:	b508      	push	{r3, lr}
    if (bit)
 8000372:	4602      	mov	r2, r0
 8000374:	b100      	cbz	r0, 8000378 <TLC5952_WriteBit+0x8>
        TLC5952_SIN_HIGH();
 8000376:	2201      	movs	r2, #1
    else
        TLC5952_SIN_LOW();
 8000378:	4807      	ldr	r0, [pc, #28]	@ (8000398 <TLC5952_WriteBit+0x28>)
 800037a:	2101      	movs	r1, #1
 800037c:	f000 ffa6 	bl	80012cc <HAL_GPIO_WritePin>

    TLC5952_SCLK_HIGH();
 8000380:	4805      	ldr	r0, [pc, #20]	@ (8000398 <TLC5952_WriteBit+0x28>)
 8000382:	2201      	movs	r2, #1
 8000384:	2102      	movs	r1, #2
 8000386:	f000 ffa1 	bl	80012cc <HAL_GPIO_WritePin>
    TLC5952_SCLK_LOW();
}
 800038a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    TLC5952_SCLK_LOW();
 800038e:	4802      	ldr	r0, [pc, #8]	@ (8000398 <TLC5952_WriteBit+0x28>)
 8000390:	2200      	movs	r2, #0
 8000392:	2102      	movs	r1, #2
 8000394:	f000 bf9a 	b.w	80012cc <HAL_GPIO_WritePin>
 8000398:	48000800 	.word	0x48000800

0800039c <TLC5952_WriteByte>:
/**
 * @brief 发送 1 字节数据
 * @param data 发送的字节
 */
void TLC5952_WriteByte(uint8_t data)
{
 800039c:	b538      	push	{r3, r4, r5, lr}
 800039e:	4605      	mov	r5, r0
 80003a0:	2407      	movs	r4, #7
    for (uint8_t i = 0; i < 8; i++)
    {
        TLC5952_WriteBit((data >> (7 - i)) & 0x01);
 80003a2:	fa45 f004 	asr.w	r0, r5, r4
 80003a6:	f000 0001 	and.w	r0, r0, #1
 80003aa:	f7ff ffe1 	bl	8000370 <TLC5952_WriteBit>
    for (uint8_t i = 0; i < 8; i++)
 80003ae:	3c01      	subs	r4, #1
 80003b0:	d2f7      	bcs.n	80003a2 <TLC5952_WriteByte+0x6>
    }
}
 80003b2:	bd38      	pop	{r3, r4, r5, pc}

080003b4 <TLC5952_WriteData>:
/**
 * @brief 发送完整数据（24 bit + 1 bit Latch Select）
 * @param data 4 字节数据
 */
void TLC5952_WriteData(uint8_t *data, uint16_t length)
{
 80003b4:	b538      	push	{r3, r4, r5, lr}
 80003b6:	4604      	mov	r4, r0
 80003b8:	1845      	adds	r5, r0, r1
    for (uint16_t i = 0; i < length; i++)
 80003ba:	42ac      	cmp	r4, r5
 80003bc:	d10b      	bne.n	80003d6 <TLC5952_WriteData+0x22>
    {
        TLC5952_WriteByte(data[i]);
    }

    TLC5952_LAT_HIGH();
 80003be:	4808      	ldr	r0, [pc, #32]	@ (80003e0 <TLC5952_WriteData+0x2c>)
 80003c0:	2201      	movs	r2, #1
 80003c2:	2104      	movs	r1, #4
 80003c4:	f000 ff82 	bl	80012cc <HAL_GPIO_WritePin>
    TLC5952_LAT_LOW();
}
 80003c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    TLC5952_LAT_LOW();
 80003cc:	4804      	ldr	r0, [pc, #16]	@ (80003e0 <TLC5952_WriteData+0x2c>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	2104      	movs	r1, #4
 80003d2:	f000 bf7b 	b.w	80012cc <HAL_GPIO_WritePin>
        TLC5952_WriteByte(data[i]);
 80003d6:	f814 0b01 	ldrb.w	r0, [r4], #1
 80003da:	f7ff ffdf 	bl	800039c <TLC5952_WriteByte>
    for (uint16_t i = 0; i < length; i++)
 80003de:	e7ec      	b.n	80003ba <TLC5952_WriteData+0x6>
 80003e0:	48000800 	.word	0x48000800

080003e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003e4:	b510      	push	{r4, lr}
 80003e6:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003e8:	2238      	movs	r2, #56	@ 0x38
 80003ea:	2100      	movs	r1, #0
 80003ec:	a806      	add	r0, sp, #24
 80003ee:	f002 ff74 	bl	80032da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003f2:	2214      	movs	r2, #20
 80003f4:	2100      	movs	r1, #0
 80003f6:	a801      	add	r0, sp, #4
 80003f8:	f002 ff6f 	bl	80032da <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80003fc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000400:	f001 fa28 	bl	8001854 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000404:	2240      	movs	r2, #64	@ 0x40
 8000406:	f44f 7180 	mov.w	r1, #256	@ 0x100
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800040a:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800040c:	e9cd 1209 	strd	r1, r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
  RCC_OscInitStruct.PLL.PLLN = 75;
 8000410:	2404      	movs	r4, #4
 8000412:	224b      	movs	r2, #75	@ 0x4b
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000414:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000416:	e9cd 330d 	strd	r3, r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLN = 75;
 800041a:	e9cd 420f 	strd	r4, r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800041e:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000422:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000424:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000426:	f001 fa75 	bl	8001914 <HAL_RCC_OscConfig>
 800042a:	b108      	cbz	r0, 8000430 <SystemClock_Config+0x4c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800042c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800042e:	e7fe      	b.n	800042e <SystemClock_Config+0x4a>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000430:	e9cd 0003 	strd	r0, r0, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000434:	220f      	movs	r2, #15
 8000436:	2303      	movs	r3, #3
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000438:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800043a:	4621      	mov	r1, r4
 800043c:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800043e:	e9cd 2301 	strd	r2, r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000442:	f001 fca9 	bl	8001d98 <HAL_RCC_ClockConfig>
 8000446:	b108      	cbz	r0, 800044c <SystemClock_Config+0x68>
 8000448:	b672      	cpsid	i
  while (1)
 800044a:	e7fe      	b.n	800044a <SystemClock_Config+0x66>
}
 800044c:	b014      	add	sp, #80	@ 0x50
 800044e:	bd10      	pop	{r4, pc}

08000450 <main>:
{
 8000450:	b580      	push	{r7, lr}
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000452:	4ca7      	ldr	r4, [pc, #668]	@ (80006f0 <main+0x2a0>)
{
 8000454:	b09e      	sub	sp, #120	@ 0x78
  HAL_Init();
 8000456:	f000 fc9b 	bl	8000d90 <HAL_Init>
  SystemClock_Config();
 800045a:	f7ff ffc3 	bl	80003e4 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800045e:	2214      	movs	r2, #20
 8000460:	2100      	movs	r1, #0
 8000462:	a811      	add	r0, sp, #68	@ 0x44
 8000464:	f002 ff39 	bl	80032da <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000468:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
  HAL_GPIO_WritePin(GPIOC, TLC5952_SIN_Pin|TLC5952_SCLK_Pin|TLC5952_LAT_Pin, GPIO_PIN_RESET);
 800046a:	48a2      	ldr	r0, [pc, #648]	@ (80006f4 <main+0x2a4>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800046c:	f043 0320 	orr.w	r3, r3, #32
 8000470:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8000472:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000474:	f003 0320 	and.w	r3, r3, #32
 8000478:	9303      	str	r3, [sp, #12]
 800047a:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800047c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800047e:	f043 0304 	orr.w	r3, r3, #4
 8000482:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8000484:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000486:	f003 0304 	and.w	r3, r3, #4
 800048a:	9304      	str	r3, [sp, #16]
 800048c:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800048e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000490:	f043 0302 	orr.w	r3, r3, #2
 8000494:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8000496:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000498:	f003 0302 	and.w	r3, r3, #2
 800049c:	9305      	str	r3, [sp, #20]
 800049e:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004a0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80004a2:	f043 0301 	orr.w	r3, r3, #1
 80004a6:	64e3      	str	r3, [r4, #76]	@ 0x4c
 80004a8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80004aa:	f003 0301 	and.w	r3, r3, #1
 80004ae:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOC, TLC5952_SIN_Pin|TLC5952_SCLK_Pin|TLC5952_LAT_Pin, GPIO_PIN_RESET);
 80004b0:	2200      	movs	r2, #0
 80004b2:	2107      	movs	r1, #7
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004b4:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOC, TLC5952_SIN_Pin|TLC5952_SCLK_Pin|TLC5952_LAT_Pin, GPIO_PIN_RESET);
 80004b6:	f000 ff09 	bl	80012cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, ST7789_DC_Pin|ST7789_RST_Pin|ST7789_CS_Pin|FT6336_RST_Pin, GPIO_PIN_RESET);
 80004ba:	2200      	movs	r2, #0
 80004bc:	488e      	ldr	r0, [pc, #568]	@ (80006f8 <main+0x2a8>)
 80004be:	f644 0118 	movw	r1, #18456	@ 0x4818
 80004c2:	f000 ff03 	bl	80012cc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c6:	2500      	movs	r5, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004c8:	2601      	movs	r6, #1
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004ca:	488a      	ldr	r0, [pc, #552]	@ (80006f4 <main+0x2a4>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004cc:	2707      	movs	r7, #7
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004ce:	a911      	add	r1, sp, #68	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004d0:	e9cd 7611 	strd	r7, r6, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004d4:	e9cd 5513 	strd	r5, r5, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004d8:	f000 fe2e 	bl	8001138 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ST7789_DC_Pin|ST7789_RST_Pin|ST7789_CS_Pin;
 80004dc:	f644 0308 	movw	r3, #18440	@ 0x4808
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004e0:	4885      	ldr	r0, [pc, #532]	@ (80006f8 <main+0x2a8>)
 80004e2:	a911      	add	r1, sp, #68	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004e4:	e9cd 3611 	strd	r3, r6, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004e8:	e9cd 5513 	strd	r5, r5, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004ec:	f000 fe24 	bl	8001138 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004f0:	f44f 6c80 	mov.w	ip, #1024	@ 0x400
 80004f4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004f8:	a911      	add	r1, sp, #68	@ 0x44
 80004fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004fe:	e9cd c311 	strd	ip, r3, [sp, #68]	@ 0x44
  GPIO_InitStruct.Pin = FT6336_RST_Pin;
 8000502:	f04f 0810 	mov.w	r8, #16
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000506:	f04f 0902 	mov.w	r9, #2
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800050a:	9613      	str	r6, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800050c:	f000 fe14 	bl	8001138 <HAL_GPIO_Init>
  HAL_GPIO_Init(FT6336_RST_GPIO_Port, &GPIO_InitStruct);
 8000510:	4879      	ldr	r0, [pc, #484]	@ (80006f8 <main+0x2a8>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000512:	9613      	str	r6, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(FT6336_RST_GPIO_Port, &GPIO_InitStruct);
 8000514:	a911      	add	r1, sp, #68	@ 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000516:	e9cd 8611 	strd	r8, r6, [sp, #68]	@ 0x44
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800051a:	f8cd 9050 	str.w	r9, [sp, #80]	@ 0x50
  HAL_GPIO_Init(FT6336_RST_GPIO_Port, &GPIO_InitStruct);
 800051e:	f000 fe0b 	bl	8001138 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000522:	462a      	mov	r2, r5
 8000524:	4629      	mov	r1, r5
 8000526:	2028      	movs	r0, #40	@ 0x28
 8000528:	f000 fc7a 	bl	8000e20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800052c:	2028      	movs	r0, #40	@ 0x28
 800052e:	f000 fca9 	bl	8000e84 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000532:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8000534:	f043 0304 	orr.w	r3, r3, #4
 8000538:	64a3      	str	r3, [r4, #72]	@ 0x48
 800053a:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800053c:	f003 0304 	and.w	r3, r3, #4
 8000540:	9301      	str	r3, [sp, #4]
 8000542:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000544:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8000546:	4333      	orrs	r3, r6
 8000548:	64a3      	str	r3, [r4, #72]	@ 0x48
 800054a:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800054c:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800054e:	462a      	mov	r2, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000550:	9302      	str	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000552:	4629      	mov	r1, r5
 8000554:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000556:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000558:	f000 fc62 	bl	8000e20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800055c:	200b      	movs	r0, #11
 800055e:	f000 fc91 	bl	8000e84 <HAL_NVIC_EnableIRQ>
  hspi2.Instance = SPI2;
 8000562:	4866      	ldr	r0, [pc, #408]	@ (80006fc <main+0x2ac>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000564:	f8df e1b8 	ldr.w	lr, [pc, #440]	@ 8000720 <main+0x2d0>
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000568:	6305      	str	r5, [r0, #48]	@ 0x30
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800056a:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800056e:	e9c0 e300 	strd	lr, r3, [r0]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000572:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000576:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800057a:	e9c0 2302 	strd	r2, r3, [r0, #8]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800057e:	f44f 7300 	mov.w	r3, #512	@ 0x200
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000582:	e9c0 3806 	strd	r3, r8, [r0, #24]
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000586:	2308      	movs	r3, #8
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000588:	e9c0 9504 	strd	r9, r5, [r0, #16]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800058c:	e9c0 5508 	strd	r5, r5, [r0, #32]
  hspi2.Init.CRCPolynomial = 7;
 8000590:	e9c0 570a 	strd	r5, r7, [r0, #40]	@ 0x28
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000594:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000596:	f001 ff43 	bl	8002420 <HAL_SPI_Init>
 800059a:	b108      	cbz	r0, 80005a0 <main+0x150>
 800059c:	b672      	cpsid	i
  while (1)
 800059e:	e7fe      	b.n	800059e <main+0x14e>
  hi2c1.Instance = I2C1;
 80005a0:	4c57      	ldr	r4, [pc, #348]	@ (8000700 <main+0x2b0>)
  hi2c1.Init.Timing = 0x10E32879;
 80005a2:	4b58      	ldr	r3, [pc, #352]	@ (8000704 <main+0x2b4>)
 80005a4:	4f58      	ldr	r7, [pc, #352]	@ (8000708 <main+0x2b8>)
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005a6:	6220      	str	r0, [r4, #32]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005a8:	e9c4 0602 	strd	r0, r6, [r4, #8]
  hi2c1.Init.OwnAddress2 = 0;
 80005ac:	e9c4 0004 	strd	r0, r0, [r4, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005b0:	e9c4 0006 	strd	r0, r0, [r4, #24]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005b4:	4620      	mov	r0, r4
  hi2c1.Init.Timing = 0x10E32879;
 80005b6:	e9c4 7300 	strd	r7, r3, [r4]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005ba:	f000 ffcc 	bl	8001556 <HAL_I2C_Init>
 80005be:	4601      	mov	r1, r0
 80005c0:	b108      	cbz	r0, 80005c6 <main+0x176>
 80005c2:	b672      	cpsid	i
  while (1)
 80005c4:	e7fe      	b.n	80005c4 <main+0x174>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005c6:	4620      	mov	r0, r4
 80005c8:	f001 f8f8 	bl	80017bc <HAL_I2CEx_ConfigAnalogFilter>
 80005cc:	4601      	mov	r1, r0
 80005ce:	b108      	cbz	r0, 80005d4 <main+0x184>
 80005d0:	b672      	cpsid	i
  while (1)
 80005d2:	e7fe      	b.n	80005d2 <main+0x182>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80005d4:	4620      	mov	r0, r4
 80005d6:	f001 f917 	bl	8001808 <HAL_I2CEx_ConfigDigitalFilter>
 80005da:	b108      	cbz	r0, 80005e0 <main+0x190>
 80005dc:	b672      	cpsid	i
  while (1)
 80005de:	e7fe      	b.n	80005de <main+0x18e>
  htim7.Instance = TIM7;
 80005e0:	4c4a      	ldr	r4, [pc, #296]	@ (800070c <main+0x2bc>)
  htim7.Init.Prescaler = 60-1;
 80005e2:	4d4b      	ldr	r5, [pc, #300]	@ (8000710 <main+0x2c0>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005e4:	9013      	str	r0, [sp, #76]	@ 0x4c
 80005e6:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  htim7.Init.Prescaler = 60-1;
 80005ea:	233b      	movs	r3, #59	@ 0x3b
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005ec:	60a0      	str	r0, [r4, #8]
  htim7.Init.Period = 1000;
 80005ee:	f44f 767a 	mov.w	r6, #1000	@ 0x3e8
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005f2:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80005f4:	4620      	mov	r0, r4
  htim7.Init.Prescaler = 60-1;
 80005f6:	e9c4 5300 	strd	r5, r3, [r4]
  htim7.Init.Period = 1000;
 80005fa:	60e6      	str	r6, [r4, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80005fc:	f002 fbfa 	bl	8002df4 <HAL_TIM_Base_Init>
 8000600:	b108      	cbz	r0, 8000606 <main+0x1b6>
 8000602:	b672      	cpsid	i
  while (1)
 8000604:	e7fe      	b.n	8000604 <main+0x1b4>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000606:	9011      	str	r0, [sp, #68]	@ 0x44
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000608:	9013      	str	r0, [sp, #76]	@ 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800060a:	a911      	add	r1, sp, #68	@ 0x44
 800060c:	4620      	mov	r0, r4
 800060e:	f002 fdbf 	bl	8003190 <HAL_TIMEx_MasterConfigSynchronization>
 8000612:	4604      	mov	r4, r0
 8000614:	b108      	cbz	r0, 800061a <main+0x1ca>
 8000616:	b672      	cpsid	i
  while (1)
 8000618:	e7fe      	b.n	8000618 <main+0x1c8>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800061a:	4601      	mov	r1, r0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800061c:	e9cd 0007 	strd	r0, r0, [sp, #28]
 8000620:	9009      	str	r0, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000622:	221c      	movs	r2, #28
 8000624:	a80a      	add	r0, sp, #40	@ 0x28
 8000626:	f002 fe58 	bl	80032da <memset>
  htim1.Instance = TIM1;
 800062a:	4d3a      	ldr	r5, [pc, #232]	@ (8000714 <main+0x2c4>)
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800062c:	4621      	mov	r1, r4
 800062e:	2234      	movs	r2, #52	@ 0x34
 8000630:	a811      	add	r0, sp, #68	@ 0x44
 8000632:	f002 fe52 	bl	80032da <memset>
  htim1.Init.Prescaler = 150-1;
 8000636:	4938      	ldr	r1, [pc, #224]	@ (8000718 <main+0x2c8>)
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000638:	61ac      	str	r4, [r5, #24]
  htim1.Init.Prescaler = 150-1;
 800063a:	2395      	movs	r3, #149	@ 0x95
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800063c:	4628      	mov	r0, r5
  htim1.Init.Prescaler = 150-1;
 800063e:	e9c5 1300 	strd	r1, r3, [r5]
  htim1.Init.Period = 1000;
 8000642:	e9c5 4602 	strd	r4, r6, [r5, #8]
  htim1.Init.RepetitionCounter = 0;
 8000646:	e9c5 4404 	strd	r4, r4, [r5, #16]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800064a:	f002 fc03 	bl	8002e54 <HAL_TIM_PWM_Init>
 800064e:	b108      	cbz	r0, 8000654 <main+0x204>
 8000650:	b672      	cpsid	i
  while (1)
 8000652:	e7fe      	b.n	8000652 <main+0x202>
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000654:	e9cd 0007 	strd	r0, r0, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000658:	9009      	str	r0, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800065a:	a907      	add	r1, sp, #28
 800065c:	4628      	mov	r0, r5
 800065e:	f002 fd97 	bl	8003190 <HAL_TIMEx_MasterConfigSynchronization>
 8000662:	b108      	cbz	r0, 8000668 <main+0x218>
 8000664:	b672      	cpsid	i
  while (1)
 8000666:	e7fe      	b.n	8000666 <main+0x216>
  sConfigOC.Pulse = 995;
 8000668:	2260      	movs	r2, #96	@ 0x60
 800066a:	f240 33e3 	movw	r3, #995	@ 0x3e3
 800066e:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000672:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000676:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800067a:	9010      	str	r0, [sp, #64]	@ 0x40
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800067c:	220c      	movs	r2, #12
 800067e:	a90a      	add	r1, sp, #40	@ 0x28
 8000680:	4628      	mov	r0, r5
 8000682:	f002 fc65 	bl	8002f50 <HAL_TIM_PWM_ConfigChannel>
 8000686:	b108      	cbz	r0, 800068c <main+0x23c>
 8000688:	b672      	cpsid	i
  while (1)
 800068a:	e7fe      	b.n	800068a <main+0x23a>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800068c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000690:	e9cd 3016 	strd	r3, r0, [sp, #88]	@ 0x58
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000694:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000698:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  sBreakDeadTimeConfig.DeadTime = 0;
 800069c:	e9cd 0013 	strd	r0, r0, [sp, #76]	@ 0x4c
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80006a0:	e9cd 0018 	strd	r0, r0, [sp, #96]	@ 0x60
  sBreakDeadTimeConfig.Break2Filter = 0;
 80006a4:	e9cd 301a 	strd	r3, r0, [sp, #104]	@ 0x68
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80006a8:	e9cd 001c 	strd	r0, r0, [sp, #112]	@ 0x70
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80006ac:	9015      	str	r0, [sp, #84]	@ 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80006ae:	a911      	add	r1, sp, #68	@ 0x44
 80006b0:	4628      	mov	r0, r5
 80006b2:	f002 fdbd 	bl	8003230 <HAL_TIMEx_ConfigBreakDeadTime>
 80006b6:	b108      	cbz	r0, 80006bc <main+0x26c>
 80006b8:	b672      	cpsid	i
  while (1)
 80006ba:	e7fe      	b.n	80006ba <main+0x26a>
  HAL_TIM_MspPostInit(&htim1);
 80006bc:	4815      	ldr	r0, [pc, #84]	@ (8000714 <main+0x2c4>)
	    TLC5952_WriteData(ledData, 4);  // 发送数据
 80006be:	4c17      	ldr	r4, [pc, #92]	@ (800071c <main+0x2cc>)
  HAL_TIM_MspPostInit(&htim1);
 80006c0:	f000 faba 	bl	8000c38 <HAL_TIM_MspPostInit>
  ST7789_Init();
 80006c4:	f000 f8fa 	bl	80008bc <ST7789_Init>
  FT6336_Init();
 80006c8:	f7ff fdb8 	bl	800023c <FT6336_Init>
  HAL_TIM_Base_Start(&htim1);
 80006cc:	4811      	ldr	r0, [pc, #68]	@ (8000714 <main+0x2c4>)
 80006ce:	f002 fa0b 	bl	8002ae8 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80006d2:	210c      	movs	r1, #12
 80006d4:	480f      	ldr	r0, [pc, #60]	@ (8000714 <main+0x2c4>)
 80006d6:	f002 fd59 	bl	800318c <HAL_TIM_PWM_Start>
	  TLC5952_Init();         // 初始化 GPIO
 80006da:	f7ff fe17 	bl	800030c <TLC5952_Init>
	    TLC5952_WriteData(ledData, 4);  // 发送数据
 80006de:	4620      	mov	r0, r4
 80006e0:	2104      	movs	r1, #4
 80006e2:	f7ff fe67 	bl	80003b4 <TLC5952_WriteData>
		  HAL_Delay(100);        // 延时 1 秒
 80006e6:	2064      	movs	r0, #100	@ 0x64
 80006e8:	f000 fb74 	bl	8000dd4 <HAL_Delay>
  while (1)
 80006ec:	e7f7      	b.n	80006de <main+0x28e>
 80006ee:	bf00      	nop
 80006f0:	40021000 	.word	0x40021000
 80006f4:	48000800 	.word	0x48000800
 80006f8:	48000400 	.word	0x48000400
 80006fc:	20000130 	.word	0x20000130
 8000700:	20000194 	.word	0x20000194
 8000704:	10e32879 	.word	0x10e32879
 8000708:	40005400 	.word	0x40005400
 800070c:	20000038 	.word	0x20000038
 8000710:	40001400 	.word	0x40001400
 8000714:	20000084 	.word	0x20000084
 8000718:	40012c00 	.word	0x40012c00
 800071c:	2000002c 	.word	0x2000002c
 8000720:	40003800 	.word	0x40003800

08000724 <Error_Handler>:
 8000724:	b672      	cpsid	i
  while (1)
 8000726:	e7fe      	b.n	8000726 <Error_Handler+0x2>

08000728 <ST7789_WriteCommand>:
 * @brief Write command to ST7789 controller
 * @param cmd -> command to write
 * @return none
 */
static void ST7789_WriteCommand(uint8_t cmd)
{
 8000728:	b507      	push	{r0, r1, r2, lr}
 800072a:	f88d 0007 	strb.w	r0, [sp, #7]
	ST7789_Select();
 800072e:	bf00      	nop
	ST7789_DC_Clr();
 8000730:	4808      	ldr	r0, [pc, #32]	@ (8000754 <ST7789_WriteCommand+0x2c>)
 8000732:	2200      	movs	r2, #0
 8000734:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000738:	f000 fdc8 	bl	80012cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800073c:	f04f 33ff 	mov.w	r3, #4294967295
 8000740:	2201      	movs	r2, #1
 8000742:	f10d 0107 	add.w	r1, sp, #7
 8000746:	4804      	ldr	r0, [pc, #16]	@ (8000758 <ST7789_WriteCommand+0x30>)
 8000748:	f001 fed8 	bl	80024fc <HAL_SPI_Transmit>
	ST7789_UnSelect();
 800074c:	bf00      	nop
}
 800074e:	b003      	add	sp, #12
 8000750:	f85d fb04 	ldr.w	pc, [sp], #4
 8000754:	48000400 	.word	0x48000400
 8000758:	20000130 	.word	0x20000130

0800075c <ST7789_WriteSmallData>:
 * @brief Write data to ST7789 controller, simplify for 8bit data.
 * data -> data to write
 * @return none
 */
static void ST7789_WriteSmallData(uint8_t data)
{
 800075c:	b507      	push	{r0, r1, r2, lr}
 800075e:	f88d 0007 	strb.w	r0, [sp, #7]
	ST7789_Select();
 8000762:	bf00      	nop
	ST7789_DC_Set();
 8000764:	4808      	ldr	r0, [pc, #32]	@ (8000788 <ST7789_WriteSmallData+0x2c>)
 8000766:	2201      	movs	r2, #1
 8000768:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800076c:	f000 fdae 	bl	80012cc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 8000770:	f04f 33ff 	mov.w	r3, #4294967295
 8000774:	2201      	movs	r2, #1
 8000776:	f10d 0107 	add.w	r1, sp, #7
 800077a:	4804      	ldr	r0, [pc, #16]	@ (800078c <ST7789_WriteSmallData+0x30>)
 800077c:	f001 febe 	bl	80024fc <HAL_SPI_Transmit>
	ST7789_UnSelect();
 8000780:	bf00      	nop
}
 8000782:	b003      	add	sp, #12
 8000784:	f85d fb04 	ldr.w	pc, [sp], #4
 8000788:	48000400 	.word	0x48000400
 800078c:	20000130 	.word	0x20000130

08000790 <ST7789_WriteData>:
{
 8000790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000794:	4605      	mov	r5, r0
 8000796:	460c      	mov	r4, r1
	ST7789_Select();
 8000798:	bf00      	nop
	ST7789_DC_Set();
 800079a:	4815      	ldr	r0, [pc, #84]	@ (80007f0 <ST7789_WriteData+0x60>)
			if (DMA_MIN_SIZE <= buff_size)
 800079c:	f8df 9058 	ldr.w	r9, [pc, #88]	@ 80007f8 <ST7789_WriteData+0x68>
				HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 80007a0:	4f14      	ldr	r7, [pc, #80]	@ (80007f4 <ST7789_WriteData+0x64>)
	ST7789_DC_Set();
 80007a2:	2201      	movs	r2, #1
 80007a4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80007a8:	f000 fd90 	bl	80012cc <HAL_GPIO_WritePin>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 80007ac:	f64f 78ff 	movw	r8, #65535	@ 0xffff
	while (buff_size > 0) {
 80007b0:	b914      	cbnz	r4, 80007b8 <ST7789_WriteData+0x28>
	ST7789_UnSelect();
 80007b2:	bf00      	nop
}
 80007b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (DMA_MIN_SIZE <= buff_size)
 80007b8:	f8b9 3000 	ldrh.w	r3, [r9]
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 80007bc:	4544      	cmp	r4, r8
 80007be:	4626      	mov	r6, r4
 80007c0:	bf28      	it	cs
 80007c2:	4646      	movcs	r6, r8
			if (DMA_MIN_SIZE <= buff_size)
 80007c4:	42a3      	cmp	r3, r4
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 80007c6:	b2b2      	uxth	r2, r6
			if (DMA_MIN_SIZE <= buff_size)
 80007c8:	d80b      	bhi.n	80007e2 <ST7789_WriteData+0x52>
				HAL_SPI_Transmit_DMA(&ST7789_SPI_PORT, buff, chunk_size);
 80007ca:	480a      	ldr	r0, [pc, #40]	@ (80007f4 <ST7789_WriteData+0x64>)
 80007cc:	4629      	mov	r1, r5
 80007ce:	f001 ff5b 	bl	8002688 <HAL_SPI_Transmit_DMA>
				while (ST7789_SPI_PORT.hdmatx->State != HAL_DMA_STATE_READY)
 80007d2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80007d4:	f892 3025 	ldrb.w	r3, [r2, #37]	@ 0x25
 80007d8:	2b01      	cmp	r3, #1
 80007da:	d1fb      	bne.n	80007d4 <ST7789_WriteData+0x44>
		buff += chunk_size;
 80007dc:	4435      	add	r5, r6
		buff_size -= chunk_size;
 80007de:	1ba4      	subs	r4, r4, r6
 80007e0:	e7e6      	b.n	80007b0 <ST7789_WriteData+0x20>
				HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 80007e2:	f04f 33ff 	mov.w	r3, #4294967295
 80007e6:	4629      	mov	r1, r5
 80007e8:	4638      	mov	r0, r7
 80007ea:	f001 fe87 	bl	80024fc <HAL_SPI_Transmit>
 80007ee:	e7f5      	b.n	80007dc <ST7789_WriteData+0x4c>
 80007f0:	48000400 	.word	0x48000400
 80007f4:	20000130 	.word	0x20000130
 80007f8:	20000000 	.word	0x20000000

080007fc <ST7789_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 80007fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80007fe:	4607      	mov	r7, r0
 8000800:	460d      	mov	r5, r1
 8000802:	4616      	mov	r6, r2
 8000804:	461c      	mov	r4, r3
	ST7789_Select();
 8000806:	bf00      	nop
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
	
	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET); 
 8000808:	202a      	movs	r0, #42	@ 0x2a
 800080a:	f7ff ff8d 	bl	8000728 <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
		ST7789_WriteData(data, sizeof(data));
 800080e:	2104      	movs	r1, #4
 8000810:	eb0d 0001 	add.w	r0, sp, r1
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 8000814:	ba7f      	rev16	r7, r7
 8000816:	ba76      	rev16	r6, r6
 8000818:	f8ad 7004 	strh.w	r7, [sp, #4]
 800081c:	f8ad 6006 	strh.w	r6, [sp, #6]
		ST7789_WriteData(data, sizeof(data));
 8000820:	f7ff ffb6 	bl	8000790 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 8000824:	202b      	movs	r0, #43	@ 0x2b
 8000826:	f7ff ff7f 	bl	8000728 <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
		ST7789_WriteData(data, sizeof(data));
 800082a:	2104      	movs	r1, #4
 800082c:	eb0d 0001 	add.w	r0, sp, r1
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 8000830:	ba6d      	rev16	r5, r5
 8000832:	ba64      	rev16	r4, r4
 8000834:	f8ad 5004 	strh.w	r5, [sp, #4]
 8000838:	f8ad 4006 	strh.w	r4, [sp, #6]
		ST7789_WriteData(data, sizeof(data));
 800083c:	f7ff ffa8 	bl	8000790 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 8000840:	202c      	movs	r0, #44	@ 0x2c
 8000842:	f7ff ff71 	bl	8000728 <ST7789_WriteCommand>
	ST7789_UnSelect();
 8000846:	bf00      	nop
}
 8000848:	b003      	add	sp, #12
 800084a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800084c <ST7789_SetRotation>:
{
 800084c:	b510      	push	{r4, lr}
 800084e:	4604      	mov	r4, r0
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 8000850:	2036      	movs	r0, #54	@ 0x36
 8000852:	f7ff ff69 	bl	8000728 <ST7789_WriteCommand>
	switch (m) {
 8000856:	2c03      	cmp	r4, #3
 8000858:	d80e      	bhi.n	8000878 <ST7789_SetRotation+0x2c>
 800085a:	e8df f004 	tbb	[pc, r4]
 800085e:	0702      	.short	0x0702
 8000860:	0b09      	.short	0x0b09
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 8000862:	20c0      	movs	r0, #192	@ 0xc0
}
 8000864:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8000868:	f7ff bf78 	b.w	800075c <ST7789_WriteSmallData>
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 800086c:	20a0      	movs	r0, #160	@ 0xa0
 800086e:	e7f9      	b.n	8000864 <ST7789_SetRotation+0x18>
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 8000870:	2000      	movs	r0, #0
 8000872:	e7f7      	b.n	8000864 <ST7789_SetRotation+0x18>
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8000874:	2060      	movs	r0, #96	@ 0x60
 8000876:	e7f5      	b.n	8000864 <ST7789_SetRotation+0x18>
}
 8000878:	bd10      	pop	{r4, pc}
	...

0800087c <ST7789_Fill_Color>:
 * @return none
 */
void ST7789_Fill_Color(uint16_t color)
{
	uint16_t i;
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 800087c:	2100      	movs	r1, #0
{
 800087e:	b570      	push	{r4, r5, r6, lr}
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 8000880:	23ef      	movs	r3, #239	@ 0xef
{
 8000882:	4605      	mov	r5, r0
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 8000884:	f240 123f 	movw	r2, #319	@ 0x13f
 8000888:	4608      	mov	r0, r1
 800088a:	f7ff ffb7 	bl	80007fc <ST7789_SetAddressWindow>
	ST7789_Select();
 800088e:	bf00      	nop

	#ifdef USE_DMA
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
		{
			memset(disp_buf, color, sizeof(disp_buf));
 8000890:	4e09      	ldr	r6, [pc, #36]	@ (80008b8 <ST7789_Fill_Color+0x3c>)
	ST7789_Select();
 8000892:	2430      	movs	r4, #48	@ 0x30
			memset(disp_buf, color, sizeof(disp_buf));
 8000894:	f44f 6248 	mov.w	r2, #3200	@ 0xc80
 8000898:	4629      	mov	r1, r5
 800089a:	4630      	mov	r0, r6
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 800089c:	3c01      	subs	r4, #1
			memset(disp_buf, color, sizeof(disp_buf));
 800089e:	f002 fd1c 	bl	80032da <memset>
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 80008a2:	b2a4      	uxth	r4, r4
			ST7789_WriteData(disp_buf, sizeof(disp_buf));
 80008a4:	f44f 6148 	mov.w	r1, #3200	@ 0xc80
 80008a8:	4630      	mov	r0, r6
 80008aa:	f7ff ff71 	bl	8000790 <ST7789_WriteData>
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 80008ae:	2c00      	cmp	r4, #0
 80008b0:	d1f0      	bne.n	8000894 <ST7789_Fill_Color+0x18>
				for (j = 0; j < ST7789_HEIGHT; j++) {
					uint8_t data[] = {color >> 8, color & 0xFF};
					ST7789_WriteData(data, sizeof(data));
				}
	#endif
	ST7789_UnSelect();
 80008b2:	bf00      	nop
}
 80008b4:	bd70      	pop	{r4, r5, r6, pc}
 80008b6:	bf00      	nop
 80008b8:	200001e8 	.word	0x200001e8

080008bc <ST7789_Init>:
{
 80008bc:	b530      	push	{r4, r5, lr}
		memset(disp_buf, 0, sizeof(disp_buf));
 80008be:	f44f 6248 	mov.w	r2, #3200	@ 0xc80
{
 80008c2:	b085      	sub	sp, #20
		memset(disp_buf, 0, sizeof(disp_buf));
 80008c4:	2100      	movs	r1, #0
 80008c6:	4852      	ldr	r0, [pc, #328]	@ (8000a10 <ST7789_Init+0x154>)
 80008c8:	f002 fd07 	bl	80032da <memset>
	HAL_Delay(10);
 80008cc:	200a      	movs	r0, #10
 80008ce:	f000 fa81 	bl	8000dd4 <HAL_Delay>
    ST7789_RST_Clr();
 80008d2:	2200      	movs	r2, #0
 80008d4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008d8:	484e      	ldr	r0, [pc, #312]	@ (8000a14 <ST7789_Init+0x158>)
 80008da:	f000 fcf7 	bl	80012cc <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80008de:	200a      	movs	r0, #10
 80008e0:	f000 fa78 	bl	8000dd4 <HAL_Delay>
    ST7789_RST_Set();
 80008e4:	2201      	movs	r2, #1
 80008e6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008ea:	484a      	ldr	r0, [pc, #296]	@ (8000a14 <ST7789_Init+0x158>)
 80008ec:	f000 fcee 	bl	80012cc <HAL_GPIO_WritePin>
    HAL_Delay(20);
 80008f0:	2014      	movs	r0, #20
 80008f2:	f000 fa6f 	bl	8000dd4 <HAL_Delay>
    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 80008f6:	203a      	movs	r0, #58	@ 0x3a
 80008f8:	f7ff ff16 	bl	8000728 <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);
 80008fc:	2055      	movs	r0, #85	@ 0x55
 80008fe:	f7ff ff2d 	bl	800075c <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 8000902:	20b2      	movs	r0, #178	@ 0xb2
 8000904:	f7ff ff10 	bl	8000728 <ST7789_WriteCommand>
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 8000908:	4b43      	ldr	r3, [pc, #268]	@ (8000a18 <ST7789_Init+0x15c>)
 800090a:	6818      	ldr	r0, [r3, #0]
 800090c:	9000      	str	r0, [sp, #0]
 800090e:	791b      	ldrb	r3, [r3, #4]
 8000910:	f88d 3004 	strb.w	r3, [sp, #4]
		ST7789_WriteData(data, sizeof(data));
 8000914:	2105      	movs	r1, #5
 8000916:	4668      	mov	r0, sp
 8000918:	f7ff ff3a 	bl	8000790 <ST7789_WriteData>
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 800091c:	2003      	movs	r0, #3
 800091e:	f7ff ff95 	bl	800084c <ST7789_SetRotation>
    ST7789_WriteCommand(0XB7);				//	Gate Control
 8000922:	20b7      	movs	r0, #183	@ 0xb7
 8000924:	f7ff ff00 	bl	8000728 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 8000928:	2035      	movs	r0, #53	@ 0x35
 800092a:	f7ff ff17 	bl	800075c <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 800092e:	20bb      	movs	r0, #187	@ 0xbb
 8000930:	f7ff fefa 	bl	8000728 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 8000934:	2019      	movs	r0, #25
 8000936:	f7ff ff11 	bl	800075c <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL	
 800093a:	20c0      	movs	r0, #192	@ 0xc0
 800093c:	f7ff fef4 	bl	8000728 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x2C);			//	Default value
 8000940:	202c      	movs	r0, #44	@ 0x2c
 8000942:	f7ff ff0b 	bl	800075c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC2);				//	VDV and VRH command Enable
 8000946:	20c2      	movs	r0, #194	@ 0xc2
 8000948:	f7ff feee 	bl	8000728 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x01);			//	Default value
 800094c:	2001      	movs	r0, #1
 800094e:	f7ff ff05 	bl	800075c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC3);				//	VRH set
 8000952:	20c3      	movs	r0, #195	@ 0xc3
 8000954:	f7ff fee8 	bl	8000728 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 8000958:	2012      	movs	r0, #18
 800095a:	f7ff feff 	bl	800075c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC4);				//	VDV set
 800095e:	20c4      	movs	r0, #196	@ 0xc4
 8000960:	f7ff fee2 	bl	8000728 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x20);			//	Default value
 8000964:	2020      	movs	r0, #32
 8000966:	f7ff fef9 	bl	800075c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC6);				//	Frame rate control in normal mode
 800096a:	20c6      	movs	r0, #198	@ 0xc6
 800096c:	f7ff fedc 	bl	8000728 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0F);			//	Default value (60HZ)
 8000970:	200f      	movs	r0, #15
 8000972:	f7ff fef3 	bl	800075c <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xD0);				//	Power control
 8000976:	20d0      	movs	r0, #208	@ 0xd0
 8000978:	f7ff fed6 	bl	8000728 <ST7789_WriteCommand>
    ST7789_WriteSmallData (0xA4);			//	Default value
 800097c:	20a4      	movs	r0, #164	@ 0xa4
 800097e:	f7ff feed 	bl	800075c <ST7789_WriteSmallData>
    ST7789_WriteSmallData (0xA1);			//	Default value
 8000982:	20a1      	movs	r0, #161	@ 0xa1
 8000984:	f7ff feea 	bl	800075c <ST7789_WriteSmallData>
	ST7789_WriteCommand(0xE0);
 8000988:	20e0      	movs	r0, #224	@ 0xe0
 800098a:	f7ff fecd 	bl	8000728 <ST7789_WriteCommand>
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 800098e:	4b23      	ldr	r3, [pc, #140]	@ (8000a1c <ST7789_Init+0x160>)
 8000990:	466a      	mov	r2, sp
 8000992:	f103 0508 	add.w	r5, r3, #8
 8000996:	6818      	ldr	r0, [r3, #0]
 8000998:	6859      	ldr	r1, [r3, #4]
 800099a:	4614      	mov	r4, r2
 800099c:	c403      	stmia	r4!, {r0, r1}
 800099e:	3308      	adds	r3, #8
 80009a0:	42ab      	cmp	r3, r5
 80009a2:	4622      	mov	r2, r4
 80009a4:	d1f7      	bne.n	8000996 <ST7789_Init+0xda>
 80009a6:	6818      	ldr	r0, [r3, #0]
 80009a8:	889b      	ldrh	r3, [r3, #4]
 80009aa:	80a3      	strh	r3, [r4, #4]
 80009ac:	6020      	str	r0, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 80009ae:	210e      	movs	r1, #14
 80009b0:	4668      	mov	r0, sp
 80009b2:	f7ff feed 	bl	8000790 <ST7789_WriteData>
    ST7789_WriteCommand(0xE1);
 80009b6:	20e1      	movs	r0, #225	@ 0xe1
 80009b8:	f7ff feb6 	bl	8000728 <ST7789_WriteCommand>
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 80009bc:	4b18      	ldr	r3, [pc, #96]	@ (8000a20 <ST7789_Init+0x164>)
 80009be:	466a      	mov	r2, sp
 80009c0:	f103 0508 	add.w	r5, r3, #8
 80009c4:	6818      	ldr	r0, [r3, #0]
 80009c6:	6859      	ldr	r1, [r3, #4]
 80009c8:	4614      	mov	r4, r2
 80009ca:	c403      	stmia	r4!, {r0, r1}
 80009cc:	3308      	adds	r3, #8
 80009ce:	42ab      	cmp	r3, r5
 80009d0:	4622      	mov	r2, r4
 80009d2:	d1f7      	bne.n	80009c4 <ST7789_Init+0x108>
 80009d4:	6818      	ldr	r0, [r3, #0]
 80009d6:	889b      	ldrh	r3, [r3, #4]
 80009d8:	80a3      	strh	r3, [r4, #4]
		ST7789_WriteData(data, sizeof(data));
 80009da:	210e      	movs	r1, #14
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 80009dc:	6020      	str	r0, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 80009de:	4668      	mov	r0, sp
 80009e0:	f7ff fed6 	bl	8000790 <ST7789_WriteData>
    ST7789_WriteCommand (ST7789_INVON);		//	Inversion ON
 80009e4:	2021      	movs	r0, #33	@ 0x21
 80009e6:	f7ff fe9f 	bl	8000728 <ST7789_WriteCommand>
	ST7789_WriteCommand (ST7789_SLPOUT);	//	Out of sleep mode
 80009ea:	2011      	movs	r0, #17
 80009ec:	f7ff fe9c 	bl	8000728 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_NORON);		//	Normal Display on
 80009f0:	2013      	movs	r0, #19
 80009f2:	f7ff fe99 	bl	8000728 <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_DISPON);	//	Main screen turned on	
 80009f6:	2029      	movs	r0, #41	@ 0x29
 80009f8:	f7ff fe96 	bl	8000728 <ST7789_WriteCommand>
	HAL_Delay(50);
 80009fc:	2032      	movs	r0, #50	@ 0x32
 80009fe:	f000 f9e9 	bl	8000dd4 <HAL_Delay>
	ST7789_Fill_Color(BLACK);				//	Fill with Black.
 8000a02:	2000      	movs	r0, #0
}
 8000a04:	b005      	add	sp, #20
 8000a06:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	ST7789_Fill_Color(BLACK);				//	Fill with Black.
 8000a0a:	f7ff bf37 	b.w	800087c <ST7789_Fill_Color>
 8000a0e:	bf00      	nop
 8000a10:	200001e8 	.word	0x200001e8
 8000a14:	48000400 	.word	0x48000400
 8000a18:	0800334c 	.word	0x0800334c
 8000a1c:	08003351 	.word	0x08003351
 8000a20:	08003360 	.word	0x08003360

08000a24 <ST7789_DrawPixel>:
 * @param color -> color of the Pixel
 * @return none
 */
void ST7789_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
	if ((x < 0) || (x >= ST7789_WIDTH) ||
 8000a24:	f5b0 7fa0 	cmp.w	r0, #320	@ 0x140
{
 8000a28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000a2a:	460b      	mov	r3, r1
 8000a2c:	4614      	mov	r4, r2
	if ((x < 0) || (x >= ST7789_WIDTH) ||
 8000a2e:	d20d      	bcs.n	8000a4c <ST7789_DrawPixel+0x28>
		 (y < 0) || (y >= ST7789_HEIGHT))	return;
 8000a30:	29ef      	cmp	r1, #239	@ 0xef
 8000a32:	d80b      	bhi.n	8000a4c <ST7789_DrawPixel+0x28>
	
	ST7789_SetAddressWindow(x, y, x, y);
 8000a34:	4602      	mov	r2, r0
	uint8_t data[] = {color >> 8, color & 0xFF};
 8000a36:	ba64      	rev16	r4, r4
	ST7789_SetAddressWindow(x, y, x, y);
 8000a38:	f7ff fee0 	bl	80007fc <ST7789_SetAddressWindow>
	uint8_t data[] = {color >> 8, color & 0xFF};
 8000a3c:	f8ad 4004 	strh.w	r4, [sp, #4]
	ST7789_Select();
 8000a40:	bf00      	nop
	ST7789_WriteData(data, sizeof(data));
 8000a42:	2102      	movs	r1, #2
 8000a44:	a801      	add	r0, sp, #4
 8000a46:	f7ff fea3 	bl	8000790 <ST7789_WriteData>
	ST7789_UnSelect();
 8000a4a:	bf00      	nop
}
 8000a4c:	b003      	add	sp, #12
 8000a4e:	bd30      	pop	{r4, r5, pc}

08000a50 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a50:	4b0b      	ldr	r3, [pc, #44]	@ (8000a80 <HAL_MspInit+0x30>)
 8000a52:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000a54:	f042 0201 	orr.w	r2, r2, #1
 8000a58:	661a      	str	r2, [r3, #96]	@ 0x60
 8000a5a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
{
 8000a5c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a5e:	f002 0201 	and.w	r2, r2, #1
 8000a62:	9200      	str	r2, [sp, #0]
 8000a64:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a66:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000a68:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000a6c:	659a      	str	r2, [r3, #88]	@ 0x58
 8000a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a74:	9301      	str	r3, [sp, #4]
 8000a76:	9b01      	ldr	r3, [sp, #4]
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a78:	b002      	add	sp, #8
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a7a:	f000 bf43 	b.w	8001904 <HAL_PWREx_DisableUCPDDeadBattery>
 8000a7e:	bf00      	nop
 8000a80:	40021000 	.word	0x40021000

08000a84 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a88:	b09e      	sub	sp, #120	@ 0x78
 8000a8a:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8c:	2214      	movs	r2, #20
 8000a8e:	2100      	movs	r1, #0
 8000a90:	a804      	add	r0, sp, #16
 8000a92:	f002 fc22 	bl	80032da <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a96:	2254      	movs	r2, #84	@ 0x54
 8000a98:	2100      	movs	r1, #0
 8000a9a:	a809      	add	r0, sp, #36	@ 0x24
 8000a9c:	f002 fc1d 	bl	80032da <memset>
  if(hi2c->Instance==I2C1)
 8000aa0:	6822      	ldr	r2, [r4, #0]
 8000aa2:	4b22      	ldr	r3, [pc, #136]	@ (8000b2c <HAL_I2C_MspInit+0xa8>)
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	d13e      	bne.n	8000b26 <HAL_I2C_MspInit+0xa2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000aa8:	2340      	movs	r3, #64	@ 0x40
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000aaa:	a809      	add	r0, sp, #36	@ 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000aac:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000aae:	f001 fa67 	bl	8001f80 <HAL_RCCEx_PeriphCLKConfig>
 8000ab2:	b108      	cbz	r0, 8000ab8 <HAL_I2C_MspInit+0x34>
    {
      Error_Handler();
 8000ab4:	f7ff fe36 	bl	8000724 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab8:	4c1d      	ldr	r4, [pc, #116]	@ (8000b30 <HAL_I2C_MspInit+0xac>)
 8000aba:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000abc:	f043 0301 	orr.w	r3, r3, #1
 8000ac0:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8000ac2:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000ac4:	f003 0301 	and.w	r3, r3, #1
 8000ac8:	9301      	str	r3, [sp, #4]
 8000aca:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000acc:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000ace:	f043 0302 	orr.w	r3, r3, #2
 8000ad2:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8000ad4:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000ad6:	f003 0302 	and.w	r3, r3, #2
 8000ada:	9302      	str	r3, [sp, #8]
 8000adc:	9b02      	ldr	r3, [sp, #8]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ade:	f04f 0812 	mov.w	r8, #18
 8000ae2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae6:	2701      	movs	r7, #1
 8000ae8:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000aea:	2504      	movs	r5, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aec:	a904      	add	r1, sp, #16
 8000aee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000af2:	e9cd 3804 	strd	r3, r8, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000af6:	e9cd 7606 	strd	r7, r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000afa:	9508      	str	r5, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afc:	f000 fb1c 	bl	8001138 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000b00:	2380      	movs	r3, #128	@ 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b02:	480c      	ldr	r0, [pc, #48]	@ (8000b34 <HAL_I2C_MspInit+0xb0>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b04:	9508      	str	r5, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b06:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b08:	e9cd 3804 	strd	r3, r8, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b0c:	e9cd 7606 	strd	r7, r6, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b10:	f000 fb12 	bl	8001138 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b14:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000b16:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b1a:	65a3      	str	r3, [r4, #88]	@ 0x58
 8000b1c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000b1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b22:	9303      	str	r3, [sp, #12]
 8000b24:	9b03      	ldr	r3, [sp, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000b26:	b01e      	add	sp, #120	@ 0x78
 8000b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000b2c:	40005400 	.word	0x40005400
 8000b30:	40021000 	.word	0x40021000
 8000b34:	48000400 	.word	0x48000400

08000b38 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b38:	b530      	push	{r4, r5, lr}
 8000b3a:	4605      	mov	r5, r0
 8000b3c:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3e:	2214      	movs	r2, #20
 8000b40:	2100      	movs	r1, #0
 8000b42:	a803      	add	r0, sp, #12
 8000b44:	f002 fbc9 	bl	80032da <memset>
  if(hspi->Instance==SPI2)
 8000b48:	682a      	ldr	r2, [r5, #0]
 8000b4a:	4b1d      	ldr	r3, [pc, #116]	@ (8000bc0 <HAL_SPI_MspInit+0x88>)
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	d135      	bne.n	8000bbc <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000b50:	f503 33ec 	add.w	r3, r3, #120832	@ 0x1d800
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b54:	481b      	ldr	r0, [pc, #108]	@ (8000bc4 <HAL_SPI_MspInit+0x8c>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000b56:	6d9a      	ldr	r2, [r3, #88]	@ 0x58

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel1;
 8000b58:	4c1b      	ldr	r4, [pc, #108]	@ (8000bc8 <HAL_SPI_MspInit+0x90>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000b5a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000b5e:	659a      	str	r2, [r3, #88]	@ 0x58
 8000b60:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000b62:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000b66:	9201      	str	r2, [sp, #4]
 8000b68:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b6a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b6c:	f042 0202 	orr.w	r2, r2, #2
 8000b70:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b74:	f003 0302 	and.w	r3, r3, #2
 8000b78:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7a:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b7e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b80:	2302      	movs	r3, #2
 8000b82:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b86:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b88:	2305      	movs	r3, #5
 8000b8a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b8c:	f000 fad4 	bl	8001138 <HAL_GPIO_Init>
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8000b90:	490e      	ldr	r1, [pc, #56]	@ (8000bcc <HAL_SPI_MspInit+0x94>)
 8000b92:	230d      	movs	r3, #13
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b94:	2010      	movs	r0, #16
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8000b96:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	e9c4 0302 	strd	r0, r3, [r4, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000ba0:	2280      	movs	r2, #128	@ 0x80
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000ba2:	4620      	mov	r0, r4
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ba4:	e9c4 2304 	strd	r2, r3, [r4, #16]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000ba8:	e9c4 3306 	strd	r3, r3, [r4, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000bac:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000bae:	f000 f9c9 	bl	8000f44 <HAL_DMA_Init>
 8000bb2:	b108      	cbz	r0, 8000bb8 <HAL_SPI_MspInit+0x80>
    {
      Error_Handler();
 8000bb4:	f7ff fdb6 	bl	8000724 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8000bb8:	656c      	str	r4, [r5, #84]	@ 0x54
 8000bba:	62a5      	str	r5, [r4, #40]	@ 0x28

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000bbc:	b009      	add	sp, #36	@ 0x24
 8000bbe:	bd30      	pop	{r4, r5, pc}
 8000bc0:	40003800 	.word	0x40003800
 8000bc4:	48000400 	.word	0x48000400
 8000bc8:	200000d0 	.word	0x200000d0
 8000bcc:	40020008 	.word	0x40020008

08000bd0 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 8000bd0:	6802      	ldr	r2, [r0, #0]
 8000bd2:	4b08      	ldr	r3, [pc, #32]	@ (8000bf4 <HAL_TIM_PWM_MspInit+0x24>)
 8000bd4:	429a      	cmp	r2, r3
{
 8000bd6:	b082      	sub	sp, #8
  if(htim_pwm->Instance==TIM1)
 8000bd8:	d10a      	bne.n	8000bf0 <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000bda:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000bde:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000be0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8000be4:	661a      	str	r2, [r3, #96]	@ 0x60
 8000be6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000be8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000bec:	9301      	str	r3, [sp, #4]
 8000bee:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000bf0:	b002      	add	sp, #8
 8000bf2:	4770      	bx	lr
 8000bf4:	40012c00 	.word	0x40012c00

08000bf8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000bf8:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM7)
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000c34 <HAL_TIM_Base_MspInit+0x3c>)
 8000bfc:	6802      	ldr	r2, [r0, #0]
 8000bfe:	429a      	cmp	r2, r3
 8000c00:	d115      	bne.n	8000c2e <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000c02:	f503 33fe 	add.w	r3, r3, #130048	@ 0x1fc00
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8000c06:	2037      	movs	r0, #55	@ 0x37
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000c08:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000c0a:	f042 0220 	orr.w	r2, r2, #32
 8000c0e:	659a      	str	r2, [r3, #88]	@ 0x58
 8000c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8000c12:	2200      	movs	r2, #0
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000c14:	f003 0320 	and.w	r3, r3, #32
 8000c18:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8000c1a:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000c1c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8000c1e:	f000 f8ff 	bl	8000e20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8000c22:	2037      	movs	r0, #55	@ 0x37

  /* USER CODE END TIM7_MspInit 1 */

  }

}
 8000c24:	b003      	add	sp, #12
 8000c26:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8000c2a:	f000 b92b 	b.w	8000e84 <HAL_NVIC_EnableIRQ>
}
 8000c2e:	b003      	add	sp, #12
 8000c30:	f85d fb04 	ldr.w	pc, [sp], #4
 8000c34:	40001400 	.word	0x40001400

08000c38 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000c38:	b510      	push	{r4, lr}
 8000c3a:	4604      	mov	r4, r0
 8000c3c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c3e:	2214      	movs	r2, #20
 8000c40:	2100      	movs	r1, #0
 8000c42:	a801      	add	r0, sp, #4
 8000c44:	f002 fb49 	bl	80032da <memset>
  if(htim->Instance==TIM1)
 8000c48:	6822      	ldr	r2, [r4, #0]
 8000c4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c7c <HAL_TIM_MspPostInit+0x44>)
 8000c4c:	429a      	cmp	r2, r3
 8000c4e:	d113      	bne.n	8000c78 <HAL_TIM_MspPostInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c50:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
    GPIO_InitStruct.Pin = TLC5952_PWM_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
    HAL_GPIO_Init(TLC5952_PWM_GPIO_Port, &GPIO_InitStruct);
 8000c54:	480a      	ldr	r0, [pc, #40]	@ (8000c80 <HAL_TIM_MspPostInit+0x48>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c56:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000c58:	f042 0204 	orr.w	r2, r2, #4
 8000c5c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c60:	f003 0304 	and.w	r3, r3, #4
 8000c64:	9300      	str	r3, [sp, #0]
 8000c66:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c68:	2208      	movs	r2, #8
 8000c6a:	2302      	movs	r3, #2
    HAL_GPIO_Init(TLC5952_PWM_GPIO_Port, &GPIO_InitStruct);
 8000c6c:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6e:	e9cd 2301 	strd	r2, r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000c72:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(TLC5952_PWM_GPIO_Port, &GPIO_InitStruct);
 8000c74:	f000 fa60 	bl	8001138 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000c78:	b006      	add	sp, #24
 8000c7a:	bd10      	pop	{r4, pc}
 8000c7c:	40012c00 	.word	0x40012c00
 8000c80:	48000800 	.word	0x48000800

08000c84 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c84:	e7fe      	b.n	8000c84 <NMI_Handler>

08000c86 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c86:	e7fe      	b.n	8000c86 <HardFault_Handler>

08000c88 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c88:	e7fe      	b.n	8000c88 <MemManage_Handler>

08000c8a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c8a:	e7fe      	b.n	8000c8a <BusFault_Handler>

08000c8c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c8c:	e7fe      	b.n	8000c8c <UsageFault_Handler>

08000c8e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c8e:	4770      	bx	lr

08000c90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8000c90:	4770      	bx	lr

08000c92 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000c92:	4770      	bx	lr

08000c94 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c94:	f000 b88c 	b.w	8000db0 <HAL_IncTick>

08000c98 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000c98:	4801      	ldr	r0, [pc, #4]	@ (8000ca0 <DMA1_Channel1_IRQHandler+0x8>)
 8000c9a:	f000 ba03 	b.w	80010a4 <HAL_DMA_IRQHandler>
 8000c9e:	bf00      	nop
 8000ca0:	200000d0 	.word	0x200000d0

08000ca4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ca4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	  FT6336_GetTouchPoint(&TouchPoints);
 8000ca6:	4c09      	ldr	r4, [pc, #36]	@ (8000ccc <EXTI15_10_IRQHandler+0x28>)
 8000ca8:	4620      	mov	r0, r4
 8000caa:	f7ff faeb 	bl	8000284 <FT6336_GetTouchPoint>

	  ST7789_DrawPixel(TouchPoints.point1_y, 240-TouchPoints.point1_x, 0xffffff);
 8000cae:	8821      	ldrh	r1, [r4, #0]
 8000cb0:	8860      	ldrh	r0, [r4, #2]
 8000cb2:	f1c1 01f0 	rsb	r1, r1, #240	@ 0xf0
 8000cb6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000cba:	b289      	uxth	r1, r1
 8000cbc:	f7ff feb2 	bl	8000a24 <ST7789_DrawPixel>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000cc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8000cc4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000cc8:	f000 bb06 	b.w	80012d8 <HAL_GPIO_EXTI_IRQHandler>
 8000ccc:	20000030 	.word	0x20000030

08000cd0 <TIM7_DAC_IRQHandler>:
void TIM7_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000cd0:	4801      	ldr	r0, [pc, #4]	@ (8000cd8 <TIM7_DAC_IRQHandler+0x8>)
 8000cd2:	f001 bf48 	b.w	8002b66 <HAL_TIM_IRQHandler>
 8000cd6:	bf00      	nop
 8000cd8:	20000038 	.word	0x20000038

08000cdc <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cdc:	4a03      	ldr	r2, [pc, #12]	@ (8000cec <SystemInit+0x10>)
 8000cde:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8000ce2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ce6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cea:	4770      	bx	lr
 8000cec:	e000ed00 	.word	0xe000ed00

08000cf0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cf0:	480d      	ldr	r0, [pc, #52]	@ (8000d28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cf2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cf4:	f7ff fff2 	bl	8000cdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cf8:	480c      	ldr	r0, [pc, #48]	@ (8000d2c <LoopForever+0x6>)
  ldr r1, =_edata
 8000cfa:	490d      	ldr	r1, [pc, #52]	@ (8000d30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cfc:	4a0d      	ldr	r2, [pc, #52]	@ (8000d34 <LoopForever+0xe>)
  movs r3, #0
 8000cfe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000d00:	e002      	b.n	8000d08 <LoopCopyDataInit>

08000d02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d06:	3304      	adds	r3, #4

08000d08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d0c:	d3f9      	bcc.n	8000d02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d10:	4c0a      	ldr	r4, [pc, #40]	@ (8000d3c <LoopForever+0x16>)
  movs r3, #0
 8000d12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d14:	e001      	b.n	8000d1a <LoopFillZerobss>

08000d16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d18:	3204      	adds	r2, #4

08000d1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d1c:	d3fb      	bcc.n	8000d16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d1e:	f002 fae5 	bl	80032ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d22:	f7ff fb95 	bl	8000450 <main>

08000d26 <LoopForever>:

LoopForever:
    b LoopForever
 8000d26:	e7fe      	b.n	8000d26 <LoopForever>
  ldr   r0, =_estack
 8000d28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d30:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000d34:	08003388 	.word	0x08003388
  ldr r2, =_sbss
 8000d38:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000d3c:	20000e6c 	.word	0x20000e6c

08000d40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d40:	e7fe      	b.n	8000d40 <ADC1_2_IRQHandler>
	...

08000d44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d44:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8000d46:	4b0f      	ldr	r3, [pc, #60]	@ (8000d84 <HAL_InitTick+0x40>)
 8000d48:	681a      	ldr	r2, [r3, #0]
{
 8000d4a:	4605      	mov	r5, r0
  if (uwTickFreq != 0U)
 8000d4c:	b90a      	cbnz	r2, 8000d52 <HAL_InitTick+0xe>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d4e:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8000d50:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000d52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d56:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d5a:	4a0b      	ldr	r2, [pc, #44]	@ (8000d88 <HAL_InitTick+0x44>)
 8000d5c:	6810      	ldr	r0, [r2, #0]
 8000d5e:	fbb0 f0f3 	udiv	r0, r0, r3
 8000d62:	f000 f89d 	bl	8000ea0 <HAL_SYSTICK_Config>
 8000d66:	4604      	mov	r4, r0
 8000d68:	2800      	cmp	r0, #0
 8000d6a:	d1f0      	bne.n	8000d4e <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d6c:	2d0f      	cmp	r5, #15
 8000d6e:	d8ee      	bhi.n	8000d4e <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d70:	4602      	mov	r2, r0
 8000d72:	4629      	mov	r1, r5
 8000d74:	f04f 30ff 	mov.w	r0, #4294967295
 8000d78:	f000 f852 	bl	8000e20 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d7c:	4b03      	ldr	r3, [pc, #12]	@ (8000d8c <HAL_InitTick+0x48>)
 8000d7e:	4620      	mov	r0, r4
 8000d80:	601d      	str	r5, [r3, #0]
  return status;
 8000d82:	e7e5      	b.n	8000d50 <HAL_InitTick+0xc>
 8000d84:	20000008 	.word	0x20000008
 8000d88:	20000004 	.word	0x20000004
 8000d8c:	2000000c 	.word	0x2000000c

08000d90 <HAL_Init>:
{
 8000d90:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d92:	2003      	movs	r0, #3
 8000d94:	f000 f832 	bl	8000dfc <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d98:	200f      	movs	r0, #15
 8000d9a:	f7ff ffd3 	bl	8000d44 <HAL_InitTick>
 8000d9e:	4604      	mov	r4, r0
 8000da0:	b918      	cbnz	r0, 8000daa <HAL_Init+0x1a>
    HAL_MspInit();
 8000da2:	f7ff fe55 	bl	8000a50 <HAL_MspInit>
}
 8000da6:	4620      	mov	r0, r4
 8000da8:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8000daa:	2401      	movs	r4, #1
 8000dac:	e7fb      	b.n	8000da6 <HAL_Init+0x16>
	...

08000db0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000db0:	4a03      	ldr	r2, [pc, #12]	@ (8000dc0 <HAL_IncTick+0x10>)
 8000db2:	4904      	ldr	r1, [pc, #16]	@ (8000dc4 <HAL_IncTick+0x14>)
 8000db4:	6813      	ldr	r3, [r2, #0]
 8000db6:	6809      	ldr	r1, [r1, #0]
 8000db8:	440b      	add	r3, r1
 8000dba:	6013      	str	r3, [r2, #0]
}
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	20000e68 	.word	0x20000e68
 8000dc4:	20000008 	.word	0x20000008

08000dc8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000dc8:	4b01      	ldr	r3, [pc, #4]	@ (8000dd0 <HAL_GetTick+0x8>)
 8000dca:	6818      	ldr	r0, [r3, #0]
}
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	20000e68 	.word	0x20000e68

08000dd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000dd4:	b538      	push	{r3, r4, r5, lr}
 8000dd6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000dd8:	f7ff fff6 	bl	8000dc8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ddc:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000dde:	bf1c      	itt	ne
 8000de0:	4b05      	ldrne	r3, [pc, #20]	@ (8000df8 <HAL_Delay+0x24>)
 8000de2:	681b      	ldrne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000de4:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000de6:	bf18      	it	ne
 8000de8:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000dea:	f7ff ffed 	bl	8000dc8 <HAL_GetTick>
 8000dee:	1b43      	subs	r3, r0, r5
 8000df0:	42a3      	cmp	r3, r4
 8000df2:	d3fa      	bcc.n	8000dea <HAL_Delay+0x16>
  {
  }
}
 8000df4:	bd38      	pop	{r3, r4, r5, pc}
 8000df6:	bf00      	nop
 8000df8:	20000008 	.word	0x20000008

08000dfc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dfc:	4907      	ldr	r1, [pc, #28]	@ (8000e1c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000dfe:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e00:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e04:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e06:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e08:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e0c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000e18:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000e1a:	4770      	bx	lr
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e20:	4b16      	ldr	r3, [pc, #88]	@ (8000e7c <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e22:	b530      	push	{r4, r5, lr}
 8000e24:	68dc      	ldr	r4, [r3, #12]
 8000e26:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e2a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e2e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e30:	2b04      	cmp	r3, #4
 8000e32:	bf28      	it	cs
 8000e34:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e36:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e38:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e3c:	bf8c      	ite	hi
 8000e3e:	3c03      	subhi	r4, #3
 8000e40:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e42:	fa05 f303 	lsl.w	r3, r5, r3
 8000e46:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e4a:	40a5      	lsls	r5, r4
 8000e4c:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e50:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 8000e52:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e54:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e58:	bfac      	ite	ge
 8000e5a:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e5e:	4a08      	ldrlt	r2, [pc, #32]	@ (8000e80 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e60:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e64:	bfb8      	it	lt
 8000e66:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	bfaa      	itet	ge
 8000e6e:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e72:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e74:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000e78:	bd30      	pop	{r4, r5, pc}
 8000e7a:	bf00      	nop
 8000e7c:	e000ed00 	.word	0xe000ed00
 8000e80:	e000ed14 	.word	0xe000ed14

08000e84 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000e84:	2800      	cmp	r0, #0
 8000e86:	db07      	blt.n	8000e98 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e88:	4a04      	ldr	r2, [pc, #16]	@ (8000e9c <HAL_NVIC_EnableIRQ+0x18>)
 8000e8a:	0941      	lsrs	r1, r0, #5
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	f000 001f 	and.w	r0, r0, #31
 8000e92:	4083      	lsls	r3, r0
 8000e94:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	e000e100 	.word	0xe000e100

08000ea0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ea0:	3801      	subs	r0, #1
 8000ea2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000ea6:	d20b      	bcs.n	8000ec0 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ea8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eac:	4a05      	ldr	r2, [pc, #20]	@ (8000ec4 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eae:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb0:	21f0      	movs	r1, #240	@ 0xf0
 8000eb2:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eb6:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eb8:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eba:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ebc:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ebe:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000ec0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000ec2:	4770      	bx	lr
 8000ec4:	e000ed00 	.word	0xe000ed00

08000ec8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ec8:	b570      	push	{r4, r5, r6, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000eca:	e9d0 4513 	ldrd	r4, r5, [r0, #76]	@ 0x4c
 8000ece:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8000ed0:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8000ed2:	b114      	cbz	r4, 8000eda <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000ed4:	e9d0 4516 	ldrd	r4, r5, [r0, #88]	@ 0x58
 8000ed8:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8000eda:	e9d0 5410 	ldrd	r5, r4, [r0, #64]	@ 0x40
 8000ede:	f004 061f 	and.w	r6, r4, #31
 8000ee2:	2401      	movs	r4, #1
 8000ee4:	40b4      	lsls	r4, r6
 8000ee6:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000ee8:	6804      	ldr	r4, [r0, #0]
 8000eea:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000eec:	6883      	ldr	r3, [r0, #8]
 8000eee:	2b10      	cmp	r3, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000ef0:	bf0b      	itete	eq
 8000ef2:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000ef4:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000ef6:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000ef8:	60e2      	strne	r2, [r4, #12]
  }
}
 8000efa:	bd70      	pop	{r4, r5, r6, pc}

08000efc <DMA_CalcDMAMUXChannelBaseAndMask>:
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8000efc:	6803      	ldr	r3, [r0, #0]
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8000efe:	490d      	ldr	r1, [pc, #52]	@ (8000f34 <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
 8000f00:	4a0d      	ldr	r2, [pc, #52]	@ (8000f38 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
{
 8000f02:	b510      	push	{r4, lr}
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8000f04:	4c0d      	ldr	r4, [pc, #52]	@ (8000f3c <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 8000f06:	42a3      	cmp	r3, r4
 8000f08:	bf88      	it	hi
 8000f0a:	460a      	movhi	r2, r1
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8000f0c:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8000f0e:	f021 0103 	bic.w	r1, r1, #3
 8000f12:	440a      	add	r2, r1
 8000f14:	6482      	str	r2, [r0, #72]	@ 0x48
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8000f16:	b2db      	uxtb	r3, r3
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8000f18:	4a09      	ldr	r2, [pc, #36]	@ (8000f40 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 8000f1a:	64c2      	str	r2, [r0, #76]	@ 0x4c
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8000f1c:	3b08      	subs	r3, #8
 8000f1e:	2214      	movs	r2, #20
 8000f20:	fbb3 f3f2 	udiv	r3, r3, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8000f24:	2201      	movs	r2, #1
 8000f26:	f003 031f 	and.w	r3, r3, #31
 8000f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2e:	6503      	str	r3, [r0, #80]	@ 0x50
}
 8000f30:	bd10      	pop	{r4, pc}
 8000f32:	bf00      	nop
 8000f34:	40020820 	.word	0x40020820
 8000f38:	40020800 	.word	0x40020800
 8000f3c:	40020407 	.word	0x40020407
 8000f40:	40020880 	.word	0x40020880

08000f44 <HAL_DMA_Init>:
{
 8000f44:	b538      	push	{r3, r4, r5, lr}
  if (hdma == NULL)
 8000f46:	2800      	cmp	r0, #0
 8000f48:	d059      	beq.n	8000ffe <HAL_DMA_Init+0xba>
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000f4a:	6802      	ldr	r2, [r0, #0]
 8000f4c:	4b2d      	ldr	r3, [pc, #180]	@ (8001004 <HAL_DMA_Init+0xc0>)
 8000f4e:	429a      	cmp	r2, r3
 8000f50:	f04f 0114 	mov.w	r1, #20
 8000f54:	d847      	bhi.n	8000fe6 <HAL_DMA_Init+0xa2>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f56:	4b2c      	ldr	r3, [pc, #176]	@ (8001008 <HAL_DMA_Init+0xc4>)
 8000f58:	4413      	add	r3, r2
 8000f5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f5e:	492b      	ldr	r1, [pc, #172]	@ (800100c <HAL_DMA_Init+0xc8>)
 8000f60:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 8000f62:	e9c0 1310 	strd	r1, r3, [r0, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f66:	2302      	movs	r3, #2
 8000f68:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 8000f6c:	e9d0 4302 	ldrd	r4, r3, [r0, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f70:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 8000f72:	6811      	ldr	r1, [r2, #0]
  tmp |=  hdma->Init.Direction        |
 8000f74:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f76:	432b      	orrs	r3, r5
 8000f78:	6945      	ldr	r5, [r0, #20]
 8000f7a:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f7c:	6985      	ldr	r5, [r0, #24]
 8000f7e:	432b      	orrs	r3, r5
 8000f80:	69c5      	ldr	r5, [r0, #28]
 8000f82:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f84:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000f86:	f421 41ff 	bic.w	r1, r1, #32640	@ 0x7f80
 8000f8a:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f8e:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 8000f90:	430b      	orrs	r3, r1
  hdma->Instance->CCR = tmp;
 8000f92:	6013      	str	r3, [r2, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8000f94:	f7ff ffb2 	bl	8000efc <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8000f98:	f5b4 4f80 	cmp.w	r4, #16384	@ 0x4000
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8000f9c:	bf04      	itt	eq
 8000f9e:	2300      	moveq	r3, #0
 8000fa0:	6043      	streq	r3, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8000fa2:	6843      	ldr	r3, [r0, #4]
 8000fa4:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8000fa6:	b2da      	uxtb	r2, r3
 8000fa8:	600a      	str	r2, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000faa:	e9d0 1413 	ldrd	r1, r4, [r0, #76]	@ 0x4c
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	2b03      	cmp	r3, #3
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000fb2:	604c      	str	r4, [r1, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8000fb4:	d81e      	bhi.n	8000ff4 <HAL_DMA_Init+0xb0>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8000fb6:	4b16      	ldr	r3, [pc, #88]	@ (8001010 <HAL_DMA_Init+0xcc>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8000fb8:	4916      	ldr	r1, [pc, #88]	@ (8001014 <HAL_DMA_Init+0xd0>)
 8000fba:	6581      	str	r1, [r0, #88]	@ 0x58
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8000fbc:	4413      	add	r3, r2
 8000fbe:	009b      	lsls	r3, r3, #2

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8000fc0:	2101      	movs	r1, #1
 8000fc2:	3a01      	subs	r2, #1
 8000fc4:	fa01 f202 	lsl.w	r2, r1, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8000fc8:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8000fca:	6543      	str	r3, [r0, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8000fcc:	65c2      	str	r2, [r0, #92]	@ 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8000fce:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000fd0:	4b11      	ldr	r3, [pc, #68]	@ (8001018 <HAL_DMA_Init+0xd4>)
 8000fd2:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fd4:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8000fd6:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fd8:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8000fda:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8000fde:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
  return HAL_OK;
 8000fe2:	4618      	mov	r0, r3
}
 8000fe4:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8000fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800101c <HAL_DMA_Init+0xd8>)
 8000fe8:	4413      	add	r3, r2
 8000fea:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fee:	490c      	ldr	r1, [pc, #48]	@ (8001020 <HAL_DMA_Init+0xdc>)
 8000ff0:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA2;
 8000ff2:	e7b6      	b.n	8000f62 <HAL_DMA_Init+0x1e>
    hdma->DMAmuxRequestGen = 0U;
 8000ff4:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 8000ff6:	e9c0 3315 	strd	r3, r3, [r0, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8000ffa:	65c3      	str	r3, [r0, #92]	@ 0x5c
 8000ffc:	e7ea      	b.n	8000fd4 <HAL_DMA_Init+0x90>
    return HAL_ERROR;
 8000ffe:	2001      	movs	r0, #1
 8001000:	e7f0      	b.n	8000fe4 <HAL_DMA_Init+0xa0>
 8001002:	bf00      	nop
 8001004:	40020407 	.word	0x40020407
 8001008:	bffdfff8 	.word	0xbffdfff8
 800100c:	40020000 	.word	0x40020000
 8001010:	1000823f 	.word	0x1000823f
 8001014:	40020940 	.word	0x40020940
 8001018:	40020900 	.word	0x40020900
 800101c:	bffdfbf8 	.word	0xbffdfbf8
 8001020:	40020400 	.word	0x40020400

08001024 <HAL_DMA_Start_IT>:
{
 8001024:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8001026:	f890 5024 	ldrb.w	r5, [r0, #36]	@ 0x24
 800102a:	2d01      	cmp	r5, #1
{
 800102c:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 800102e:	d037      	beq.n	80010a0 <HAL_DMA_Start_IT+0x7c>
 8001030:	2501      	movs	r5, #1
 8001032:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8001036:	f890 5025 	ldrb.w	r5, [r0, #37]	@ 0x25
 800103a:	2d01      	cmp	r5, #1
 800103c:	f04f 0500 	mov.w	r5, #0
 8001040:	d12c      	bne.n	800109c <HAL_DMA_Start_IT+0x78>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001042:	2602      	movs	r6, #2
 8001044:	f880 6025 	strb.w	r6, [r0, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001048:	63c5      	str	r5, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 800104a:	6805      	ldr	r5, [r0, #0]
 800104c:	682e      	ldr	r6, [r5, #0]
 800104e:	f026 0601 	bic.w	r6, r6, #1
 8001052:	602e      	str	r6, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001054:	f7ff ff38 	bl	8000ec8 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8001058:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800105a:	b1bb      	cbz	r3, 800108c <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800105c:	682b      	ldr	r3, [r5, #0]
 800105e:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001062:	602b      	str	r3, [r5, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001064:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	03d2      	lsls	r2, r2, #15
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800106a:	bf42      	ittt	mi
 800106c:	681a      	ldrmi	r2, [r3, #0]
 800106e:	f442 7280 	orrmi.w	r2, r2, #256	@ 0x100
 8001072:	601a      	strmi	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8001074:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001076:	b11b      	cbz	r3, 8001080 <HAL_DMA_Start_IT+0x5c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800107e:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8001080:	682b      	ldr	r3, [r5, #0]
 8001082:	f043 0301 	orr.w	r3, r3, #1
 8001086:	602b      	str	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001088:	2000      	movs	r0, #0
}
 800108a:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800108c:	682b      	ldr	r3, [r5, #0]
 800108e:	f023 0304 	bic.w	r3, r3, #4
 8001092:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001094:	682b      	ldr	r3, [r5, #0]
 8001096:	f043 030a 	orr.w	r3, r3, #10
 800109a:	e7e2      	b.n	8001062 <HAL_DMA_Start_IT+0x3e>
    __HAL_UNLOCK(hdma);
 800109c:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 80010a0:	2002      	movs	r0, #2
 80010a2:	e7f2      	b.n	800108a <HAL_DMA_Start_IT+0x66>

080010a4 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80010a4:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80010a6:	6c42      	ldr	r2, [r0, #68]	@ 0x44
  uint32_t source_it = hdma->Instance->CCR;
 80010a8:	6803      	ldr	r3, [r0, #0]
{
 80010aa:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80010ac:	f002 021f 	and.w	r2, r2, #31
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80010b0:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80010b2:	681d      	ldr	r5, [r3, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80010b4:	2404      	movs	r4, #4
 80010b6:	4094      	lsls	r4, r2
 80010b8:	4234      	tst	r4, r6
 80010ba:	d00e      	beq.n	80010da <HAL_DMA_IRQHandler+0x36>
 80010bc:	f015 0f04 	tst.w	r5, #4
 80010c0:	d00b      	beq.n	80010da <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	0692      	lsls	r2, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80010c6:	bf5e      	ittt	pl
 80010c8:	681a      	ldrpl	r2, [r3, #0]
 80010ca:	f022 0204 	bicpl.w	r2, r2, #4
 80010ce:	601a      	strpl	r2, [r3, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 80010d0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80010d2:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 80010d4:	b373      	cbz	r3, 8001134 <HAL_DMA_IRQHandler+0x90>
}
 80010d6:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80010d8:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80010da:	2402      	movs	r4, #2
 80010dc:	4094      	lsls	r4, r2
 80010de:	4234      	tst	r4, r6
 80010e0:	d012      	beq.n	8001108 <HAL_DMA_IRQHandler+0x64>
           && (0U != (source_it & DMA_IT_TC)))
 80010e2:	f015 0f02 	tst.w	r5, #2
 80010e6:	d00f      	beq.n	8001108 <HAL_DMA_IRQHandler+0x64>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	0695      	lsls	r5, r2, #26
 80010ec:	d406      	bmi.n	80010fc <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	f022 020a 	bic.w	r2, r2, #10
 80010f4:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80010f6:	2301      	movs	r3, #1
 80010f8:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 80010fc:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80010fe:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8001100:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 8001104:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001106:	e7e5      	b.n	80010d4 <HAL_DMA_IRQHandler+0x30>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001108:	2408      	movs	r4, #8
 800110a:	4094      	lsls	r4, r2
 800110c:	4234      	tst	r4, r6
 800110e:	d011      	beq.n	8001134 <HAL_DMA_IRQHandler+0x90>
           && (0U != (source_it & DMA_IT_TE)))
 8001110:	072c      	lsls	r4, r5, #28
 8001112:	d50f      	bpl.n	8001134 <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001114:	681c      	ldr	r4, [r3, #0]
 8001116:	f024 040e 	bic.w	r4, r4, #14
 800111a:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800111c:	2301      	movs	r3, #1
 800111e:	fa03 f202 	lsl.w	r2, r3, r2
 8001122:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001124:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001126:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 800112a:	2300      	movs	r3, #0
 800112c:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if (hdma->XferErrorCallback != NULL)
 8001130:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8001132:	e7cf      	b.n	80010d4 <HAL_DMA_IRQHandler+0x30>
}
 8001134:	bc70      	pop	{r4, r5, r6}
 8001136:	4770      	bx	lr

08001138 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001138:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800113c:	f8df 9188 	ldr.w	r9, [pc, #392]	@ 80012c8 <HAL_GPIO_Init+0x190>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001140:	4c5f      	ldr	r4, [pc, #380]	@ (80012c0 <HAL_GPIO_Init+0x188>)
  uint32_t position = 0x00U;
 8001142:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001144:	680a      	ldr	r2, [r1, #0]
 8001146:	fa32 f503 	lsrs.w	r5, r2, r3
 800114a:	d102      	bne.n	8001152 <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 800114c:	b003      	add	sp, #12
 800114e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001152:	2501      	movs	r5, #1
 8001154:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 8001158:	ea18 0202 	ands.w	r2, r8, r2
 800115c:	f000 80a4 	beq.w	80012a8 <HAL_GPIO_Init+0x170>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001160:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001162:	2703      	movs	r7, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001164:	f006 0503 	and.w	r5, r6, #3
 8001168:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800116c:	fa07 fc0e 	lsl.w	ip, r7, lr
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001170:	1e6f      	subs	r7, r5, #1
 8001172:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001174:	ea6f 0c0c 	mvn.w	ip, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001178:	d834      	bhi.n	80011e4 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 800117a:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800117c:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001180:	68cf      	ldr	r7, [r1, #12]
 8001182:	fa07 f70e 	lsl.w	r7, r7, lr
 8001186:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 800118a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800118c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800118e:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001192:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8001196:	409f      	lsls	r7, r3
 8001198:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 800119c:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 800119e:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80011a0:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011a4:	688f      	ldr	r7, [r1, #8]
 80011a6:	fa07 f70e 	lsl.w	r7, r7, lr
 80011aa:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ae:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 80011b0:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011b2:	d119      	bne.n	80011e8 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3U];
 80011b4:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 80011b8:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80011bc:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80011c0:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80011c4:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80011c8:	f04f 0b0f 	mov.w	fp, #15
 80011cc:	fa0b fb0a 	lsl.w	fp, fp, sl
 80011d0:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80011d4:	690f      	ldr	r7, [r1, #16]
 80011d6:	fa07 f70a 	lsl.w	r7, r7, sl
 80011da:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3U] = temp;
 80011de:	f8c8 7020 	str.w	r7, [r8, #32]
 80011e2:	e001      	b.n	80011e8 <HAL_GPIO_Init+0xb0>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011e4:	2d03      	cmp	r5, #3
 80011e6:	d1da      	bne.n	800119e <HAL_GPIO_Init+0x66>
      temp = GPIOx->MODER;
 80011e8:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011ea:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80011ee:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011f2:	433d      	orrs	r5, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011f4:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      GPIOx->MODER = temp;
 80011f8:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011fa:	d055      	beq.n	80012a8 <HAL_GPIO_Init+0x170>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011fc:	f8d9 5060 	ldr.w	r5, [r9, #96]	@ 0x60
 8001200:	f045 0501 	orr.w	r5, r5, #1
 8001204:	f8c9 5060 	str.w	r5, [r9, #96]	@ 0x60
 8001208:	f8d9 5060 	ldr.w	r5, [r9, #96]	@ 0x60
 800120c:	f023 0703 	bic.w	r7, r3, #3
 8001210:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8001214:	f005 0501 	and.w	r5, r5, #1
 8001218:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
 800121c:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800121e:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001222:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001224:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001226:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800122a:	f04f 0e0f 	mov.w	lr, #15
 800122e:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001232:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001236:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800123a:	d037      	beq.n	80012ac <HAL_GPIO_Init+0x174>
 800123c:	4d21      	ldr	r5, [pc, #132]	@ (80012c4 <HAL_GPIO_Init+0x18c>)
 800123e:	42a8      	cmp	r0, r5
 8001240:	d036      	beq.n	80012b0 <HAL_GPIO_Init+0x178>
 8001242:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8001246:	42a8      	cmp	r0, r5
 8001248:	d034      	beq.n	80012b4 <HAL_GPIO_Init+0x17c>
 800124a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800124e:	42a8      	cmp	r0, r5
 8001250:	d032      	beq.n	80012b8 <HAL_GPIO_Init+0x180>
 8001252:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8001256:	42a8      	cmp	r0, r5
 8001258:	d030      	beq.n	80012bc <HAL_GPIO_Init+0x184>
 800125a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800125e:	42a8      	cmp	r0, r5
 8001260:	bf14      	ite	ne
 8001262:	2506      	movne	r5, #6
 8001264:	2505      	moveq	r5, #5
 8001266:	fa05 f50c 	lsl.w	r5, r5, ip
 800126a:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 800126e:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR1;
 8001270:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8001272:	43d7      	mvns	r7, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001274:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 8001278:	bf0c      	ite	eq
 800127a:	403d      	andeq	r5, r7
          temp |= iocurrent;
 800127c:	4315      	orrne	r5, r2
        EXTI->RTSR1 = temp;
 800127e:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8001280:	68e5      	ldr	r5, [r4, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001282:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 8001286:	bf0c      	ite	eq
 8001288:	403d      	andeq	r5, r7
          temp |= iocurrent;
 800128a:	4315      	orrne	r5, r2
        EXTI->FTSR1 = temp;
 800128c:	60e5      	str	r5, [r4, #12]
        temp = EXTI->EMR1;
 800128e:	6865      	ldr	r5, [r4, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001290:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~(iocurrent);
 8001294:	bf0c      	ite	eq
 8001296:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8001298:	4315      	orrne	r5, r2
        EXTI->EMR1 = temp;
 800129a:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR1;
 800129c:	6825      	ldr	r5, [r4, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800129e:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 80012a0:	bf54      	ite	pl
 80012a2:	403d      	andpl	r5, r7
          temp |= iocurrent;
 80012a4:	4315      	orrmi	r5, r2
        EXTI->IMR1 = temp;
 80012a6:	6025      	str	r5, [r4, #0]
    position++;
 80012a8:	3301      	adds	r3, #1
 80012aa:	e74b      	b.n	8001144 <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80012ac:	2500      	movs	r5, #0
 80012ae:	e7da      	b.n	8001266 <HAL_GPIO_Init+0x12e>
 80012b0:	2501      	movs	r5, #1
 80012b2:	e7d8      	b.n	8001266 <HAL_GPIO_Init+0x12e>
 80012b4:	2502      	movs	r5, #2
 80012b6:	e7d6      	b.n	8001266 <HAL_GPIO_Init+0x12e>
 80012b8:	2503      	movs	r5, #3
 80012ba:	e7d4      	b.n	8001266 <HAL_GPIO_Init+0x12e>
 80012bc:	2504      	movs	r5, #4
 80012be:	e7d2      	b.n	8001266 <HAL_GPIO_Init+0x12e>
 80012c0:	40010400 	.word	0x40010400
 80012c4:	48000400 	.word	0x48000400
 80012c8:	40021000 	.word	0x40021000

080012cc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012cc:	b10a      	cbz	r2, 80012d2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80012ce:	6181      	str	r1, [r0, #24]
 80012d0:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80012d2:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 80012d4:	4770      	bx	lr

080012d6 <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80012d6:	4770      	bx	lr

080012d8 <HAL_GPIO_EXTI_IRQHandler>:
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80012d8:	4a04      	ldr	r2, [pc, #16]	@ (80012ec <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80012da:	6951      	ldr	r1, [r2, #20]
 80012dc:	4201      	tst	r1, r0
{
 80012de:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80012e0:	d002      	beq.n	80012e8 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80012e2:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80012e4:	f7ff fff7 	bl	80012d6 <HAL_GPIO_EXTI_Callback>
}
 80012e8:	bd08      	pop	{r3, pc}
 80012ea:	bf00      	nop
 80012ec:	40010400 	.word	0x40010400

080012f0 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80012f0:	6803      	ldr	r3, [r0, #0]
 80012f2:	699a      	ldr	r2, [r3, #24]
 80012f4:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 80012f6:	bf44      	itt	mi
 80012f8:	2200      	movmi	r2, #0
 80012fa:	629a      	strmi	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80012fc:	699a      	ldr	r2, [r3, #24]
 80012fe:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001300:	bf5e      	ittt	pl
 8001302:	699a      	ldrpl	r2, [r3, #24]
 8001304:	f042 0201 	orrpl.w	r2, r2, #1
 8001308:	619a      	strpl	r2, [r3, #24]
  }
}
 800130a:	4770      	bx	lr

0800130c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800130c:	b530      	push	{r4, r5, lr}
 800130e:	9d03      	ldr	r5, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001310:	6804      	ldr	r4, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001312:	432b      	orrs	r3, r5
 8001314:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8001318:	4a06      	ldr	r2, [pc, #24]	@ (8001334 <I2C_TransferConfig+0x28>)
 800131a:	6860      	ldr	r0, [r4, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800131c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001320:	430b      	orrs	r3, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001322:	ea42 5255 	orr.w	r2, r2, r5, lsr #21
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001326:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 800132a:	ea20 0002 	bic.w	r0, r0, r2
 800132e:	4303      	orrs	r3, r0
 8001330:	6063      	str	r3, [r4, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001332:	bd30      	pop	{r4, r5, pc}
 8001334:	03ff63ff 	.word	0x03ff63ff

08001338 <I2C_IsErrorOccurred>:
  uint32_t itflag   = hi2c->Instance->ISR;
 8001338:	6803      	ldr	r3, [r0, #0]
{
 800133a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t itflag   = hi2c->Instance->ISR;
 800133e:	699c      	ldr	r4, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001340:	f014 0410 	ands.w	r4, r4, #16
{
 8001344:	4605      	mov	r5, r0
 8001346:	460f      	mov	r7, r1
 8001348:	4616      	mov	r6, r2
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800134a:	d06f      	beq.n	800142c <I2C_IsErrorOccurred+0xf4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800134c:	2210      	movs	r2, #16
  uint32_t error_code = 0;
 800134e:	2400      	movs	r4, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001350:	61da      	str	r2, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001352:	46a0      	mov	r8, r4
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001354:	682b      	ldr	r3, [r5, #0]
 8001356:	699a      	ldr	r2, [r3, #24]
 8001358:	0690      	lsls	r0, r2, #26
 800135a:	d461      	bmi.n	8001420 <I2C_IsErrorOccurred+0xe8>
 800135c:	f1b8 0f00 	cmp.w	r8, #0
 8001360:	d035      	beq.n	80013ce <I2C_IsErrorOccurred+0x96>
    error_code |= HAL_I2C_ERROR_AF;
 8001362:	f044 0404 	orr.w	r4, r4, #4
    status = HAL_ERROR;
 8001366:	2001      	movs	r0, #1
  itflag = hi2c->Instance->ISR;
 8001368:	682e      	ldr	r6, [r5, #0]
 800136a:	69b3      	ldr	r3, [r6, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800136c:	05d9      	lsls	r1, r3, #23
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800136e:	bf41      	itttt	mi
 8001370:	f44f 7280 	movmi.w	r2, #256	@ 0x100
 8001374:	61f2      	strmi	r2, [r6, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8001376:	f044 0401 	orrmi.w	r4, r4, #1
    status = HAL_ERROR;
 800137a:	2001      	movmi	r0, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800137c:	055a      	lsls	r2, r3, #21
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800137e:	bf41      	itttt	mi
 8001380:	f44f 6280 	movmi.w	r2, #1024	@ 0x400
    error_code |= HAL_I2C_ERROR_OVR;
 8001384:	f044 0408 	orrmi.w	r4, r4, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001388:	61f2      	strmi	r2, [r6, #28]
    status = HAL_ERROR;
 800138a:	2001      	movmi	r0, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800138c:	059b      	lsls	r3, r3, #22
 800138e:	d54f      	bpl.n	8001430 <I2C_IsErrorOccurred+0xf8>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001390:	f44f 7300 	mov.w	r3, #512	@ 0x200
    error_code |= HAL_I2C_ERROR_ARLO;
 8001394:	f044 0402 	orr.w	r4, r4, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001398:	61f3      	str	r3, [r6, #28]
    I2C_Flush_TXDR(hi2c);
 800139a:	4628      	mov	r0, r5
 800139c:	f7ff ffa8 	bl	80012f0 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80013a0:	6873      	ldr	r3, [r6, #4]
 80013a2:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 80013a6:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 80013aa:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 80013ae:	f023 0301 	bic.w	r3, r3, #1
 80013b2:	6073      	str	r3, [r6, #4]
    hi2c->ErrorCode |= error_code;
 80013b4:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 80013b6:	4323      	orrs	r3, r4
 80013b8:	646b      	str	r3, [r5, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80013ba:	2320      	movs	r3, #32
 80013bc:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80013c0:	2300      	movs	r3, #0
 80013c2:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 80013c6:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
 80013ca:	2001      	movs	r0, #1
 80013cc:	e032      	b.n	8001434 <I2C_IsErrorOccurred+0xfc>
      if (Timeout != HAL_MAX_DELAY)
 80013ce:	1c7a      	adds	r2, r7, #1
 80013d0:	d0c1      	beq.n	8001356 <I2C_IsErrorOccurred+0x1e>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80013d2:	f7ff fcf9 	bl	8000dc8 <HAL_GetTick>
 80013d6:	1b80      	subs	r0, r0, r6
 80013d8:	42b8      	cmp	r0, r7
 80013da:	d801      	bhi.n	80013e0 <I2C_IsErrorOccurred+0xa8>
 80013dc:	2f00      	cmp	r7, #0
 80013de:	d1b9      	bne.n	8001354 <I2C_IsErrorOccurred+0x1c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80013e0:	682b      	ldr	r3, [r5, #0]
 80013e2:	6859      	ldr	r1, [r3, #4]
          tmp2 = hi2c->Mode;
 80013e4:	f895 2042 	ldrb.w	r2, [r5, #66]	@ 0x42
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80013e8:	6998      	ldr	r0, [r3, #24]
 80013ea:	0400      	lsls	r0, r0, #16
          tmp2 = hi2c->Mode;
 80013ec:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80013ee:	d50a      	bpl.n	8001406 <I2C_IsErrorOccurred+0xce>
 80013f0:	0449      	lsls	r1, r1, #17
 80013f2:	d408      	bmi.n	8001406 <I2C_IsErrorOccurred+0xce>
              (tmp1 != I2C_CR2_STOP) && \
 80013f4:	2a20      	cmp	r2, #32
 80013f6:	d006      	beq.n	8001406 <I2C_IsErrorOccurred+0xce>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80013f8:	685a      	ldr	r2, [r3, #4]
 80013fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80013fe:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8001400:	f7ff fce2 	bl	8000dc8 <HAL_GetTick>
 8001404:	4606      	mov	r6, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001406:	682b      	ldr	r3, [r5, #0]
 8001408:	699b      	ldr	r3, [r3, #24]
 800140a:	069b      	lsls	r3, r3, #26
 800140c:	d4a2      	bmi.n	8001354 <I2C_IsErrorOccurred+0x1c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800140e:	f7ff fcdb 	bl	8000dc8 <HAL_GetTick>
 8001412:	1b80      	subs	r0, r0, r6
 8001414:	2819      	cmp	r0, #25
 8001416:	d9f6      	bls.n	8001406 <I2C_IsErrorOccurred+0xce>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001418:	2420      	movs	r4, #32
              status = HAL_ERROR;
 800141a:	f04f 0801 	mov.w	r8, #1
 800141e:	e799      	b.n	8001354 <I2C_IsErrorOccurred+0x1c>
    if (status == HAL_OK)
 8001420:	f1b8 0f00 	cmp.w	r8, #0
 8001424:	d19d      	bne.n	8001362 <I2C_IsErrorOccurred+0x2a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001426:	2220      	movs	r2, #32
 8001428:	61da      	str	r2, [r3, #28]
 800142a:	e79a      	b.n	8001362 <I2C_IsErrorOccurred+0x2a>
  HAL_StatusTypeDef status = HAL_OK;
 800142c:	4620      	mov	r0, r4
 800142e:	e79b      	b.n	8001368 <I2C_IsErrorOccurred+0x30>
  if (status != HAL_OK)
 8001430:	2800      	cmp	r0, #0
 8001432:	d1b2      	bne.n	800139a <I2C_IsErrorOccurred+0x62>
}
 8001434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001438 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001438:	b570      	push	{r4, r5, r6, lr}
 800143a:	4604      	mov	r4, r0
 800143c:	460d      	mov	r5, r1
 800143e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001440:	6823      	ldr	r3, [r4, #0]
 8001442:	699b      	ldr	r3, [r3, #24]
 8001444:	079b      	lsls	r3, r3, #30
 8001446:	d501      	bpl.n	800144c <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8001448:	2000      	movs	r0, #0
 800144a:	e01f      	b.n	800148c <I2C_WaitOnTXISFlagUntilTimeout+0x54>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800144c:	4632      	mov	r2, r6
 800144e:	4629      	mov	r1, r5
 8001450:	4620      	mov	r0, r4
 8001452:	f7ff ff71 	bl	8001338 <I2C_IsErrorOccurred>
 8001456:	b9c0      	cbnz	r0, 800148a <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 8001458:	1c6a      	adds	r2, r5, #1
 800145a:	d0f1      	beq.n	8001440 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800145c:	f7ff fcb4 	bl	8000dc8 <HAL_GetTick>
 8001460:	1b80      	subs	r0, r0, r6
 8001462:	42a8      	cmp	r0, r5
 8001464:	d801      	bhi.n	800146a <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8001466:	2d00      	cmp	r5, #0
 8001468:	d1ea      	bne.n	8001440 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800146a:	6823      	ldr	r3, [r4, #0]
 800146c:	699b      	ldr	r3, [r3, #24]
 800146e:	f013 0302 	ands.w	r3, r3, #2
 8001472:	d1e5      	bne.n	8001440 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001474:	6c62      	ldr	r2, [r4, #68]	@ 0x44
          __HAL_UNLOCK(hi2c);
 8001476:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800147a:	f042 0220 	orr.w	r2, r2, #32
 800147e:	6462      	str	r2, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001480:	2220      	movs	r2, #32
 8001482:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001486:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      return HAL_ERROR;
 800148a:	2001      	movs	r0, #1
}
 800148c:	bd70      	pop	{r4, r5, r6, pc}

0800148e <I2C_WaitOnFlagUntilTimeout>:
{
 800148e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001492:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8001496:	4604      	mov	r4, r0
 8001498:	460f      	mov	r7, r1
 800149a:	4616      	mov	r6, r2
 800149c:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800149e:	6823      	ldr	r3, [r4, #0]
 80014a0:	699b      	ldr	r3, [r3, #24]
 80014a2:	ea37 0303 	bics.w	r3, r7, r3
 80014a6:	bf0c      	ite	eq
 80014a8:	2301      	moveq	r3, #1
 80014aa:	2300      	movne	r3, #0
 80014ac:	42b3      	cmp	r3, r6
 80014ae:	d001      	beq.n	80014b4 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80014b0:	2000      	movs	r0, #0
 80014b2:	e025      	b.n	8001500 <I2C_WaitOnFlagUntilTimeout+0x72>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80014b4:	4642      	mov	r2, r8
 80014b6:	4629      	mov	r1, r5
 80014b8:	4620      	mov	r0, r4
 80014ba:	f7ff ff3d 	bl	8001338 <I2C_IsErrorOccurred>
 80014be:	b9f0      	cbnz	r0, 80014fe <I2C_WaitOnFlagUntilTimeout+0x70>
    if (Timeout != HAL_MAX_DELAY)
 80014c0:	1c6b      	adds	r3, r5, #1
 80014c2:	d0ec      	beq.n	800149e <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014c4:	f7ff fc80 	bl	8000dc8 <HAL_GetTick>
 80014c8:	eba0 0008 	sub.w	r0, r0, r8
 80014cc:	42a8      	cmp	r0, r5
 80014ce:	d801      	bhi.n	80014d4 <I2C_WaitOnFlagUntilTimeout+0x46>
 80014d0:	2d00      	cmp	r5, #0
 80014d2:	d1e4      	bne.n	800149e <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80014d4:	6823      	ldr	r3, [r4, #0]
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	ea37 0303 	bics.w	r3, r7, r3
 80014dc:	bf0c      	ite	eq
 80014de:	2301      	moveq	r3, #1
 80014e0:	2300      	movne	r3, #0
 80014e2:	42b3      	cmp	r3, r6
 80014e4:	d1db      	bne.n	800149e <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80014e6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80014e8:	f043 0320 	orr.w	r3, r3, #32
 80014ec:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80014ee:	2320      	movs	r3, #32
 80014f0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80014f4:	2300      	movs	r3, #0
 80014f6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 80014fa:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 80014fe:	2001      	movs	r0, #1
}
 8001500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001504 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001504:	b570      	push	{r4, r5, r6, lr}
 8001506:	4604      	mov	r4, r0
 8001508:	460d      	mov	r5, r1
 800150a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800150c:	6823      	ldr	r3, [r4, #0]
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	069b      	lsls	r3, r3, #26
 8001512:	d501      	bpl.n	8001518 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8001514:	2000      	movs	r0, #0
 8001516:	e01d      	b.n	8001554 <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001518:	4632      	mov	r2, r6
 800151a:	4629      	mov	r1, r5
 800151c:	4620      	mov	r0, r4
 800151e:	f7ff ff0b 	bl	8001338 <I2C_IsErrorOccurred>
 8001522:	b9b0      	cbnz	r0, 8001552 <I2C_WaitOnSTOPFlagUntilTimeout+0x4e>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001524:	f7ff fc50 	bl	8000dc8 <HAL_GetTick>
 8001528:	1b80      	subs	r0, r0, r6
 800152a:	42a8      	cmp	r0, r5
 800152c:	d801      	bhi.n	8001532 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 800152e:	2d00      	cmp	r5, #0
 8001530:	d1ec      	bne.n	800150c <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001532:	6823      	ldr	r3, [r4, #0]
 8001534:	699b      	ldr	r3, [r3, #24]
 8001536:	f013 0320 	ands.w	r3, r3, #32
 800153a:	d1e7      	bne.n	800150c <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800153c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 800153e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001542:	f042 0220 	orr.w	r2, r2, #32
 8001546:	6462      	str	r2, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001548:	2220      	movs	r2, #32
 800154a:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800154e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
      return HAL_ERROR;
 8001552:	2001      	movs	r0, #1
}
 8001554:	bd70      	pop	{r4, r5, r6, pc}

08001556 <HAL_I2C_Init>:
{
 8001556:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8001558:	4604      	mov	r4, r0
 800155a:	2800      	cmp	r0, #0
 800155c:	d04e      	beq.n	80015fc <HAL_I2C_Init+0xa6>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800155e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8001562:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001566:	b91b      	cbnz	r3, 8001570 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8001568:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 800156c:	f7ff fa8a 	bl	8000a84 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001570:	2324      	movs	r3, #36	@ 0x24
 8001572:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 8001576:	6823      	ldr	r3, [r4, #0]
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	f022 0201 	bic.w	r2, r2, #1
 800157e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001580:	6862      	ldr	r2, [r4, #4]
 8001582:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001586:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001588:	689a      	ldr	r2, [r3, #8]
 800158a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800158e:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001590:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001594:	2901      	cmp	r1, #1
 8001596:	d106      	bne.n	80015a6 <HAL_I2C_Init+0x50>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001598:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800159c:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800159e:	685a      	ldr	r2, [r3, #4]
 80015a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80015a4:	e007      	b.n	80015b6 <HAL_I2C_Init+0x60>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80015a6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80015aa:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80015ac:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80015ae:	d1f6      	bne.n	800159e <HAL_I2C_Init+0x48>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80015b0:	685a      	ldr	r2, [r3, #4]
 80015b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80015b6:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80015b8:	685a      	ldr	r2, [r3, #4]
 80015ba:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80015be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80015c2:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80015c4:	68da      	ldr	r2, [r3, #12]
 80015c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80015ca:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80015cc:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 80015d0:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 80015d2:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80015d4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80015d8:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80015da:	e9d4 2107 	ldrd	r2, r1, [r4, #28]
 80015de:	430a      	orrs	r2, r1
 80015e0:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	f042 0201 	orr.w	r2, r2, #1
 80015e8:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015ea:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80015ec:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015ee:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80015f0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80015f4:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80015f6:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
}
 80015fa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80015fc:	2001      	movs	r0, #1
 80015fe:	e7fc      	b.n	80015fa <HAL_I2C_Init+0xa4>

08001600 <HAL_I2C_Mem_Read>:
{
 8001600:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001604:	4699      	mov	r9, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001606:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 800160a:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 800160e:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001612:	2b20      	cmp	r3, #32
{
 8001614:	4604      	mov	r4, r0
 8001616:	460f      	mov	r7, r1
 8001618:	4616      	mov	r6, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800161a:	f040 80c9 	bne.w	80017b0 <HAL_I2C_Mem_Read+0x1b0>
    if ((pData == NULL) || (Size == 0U))
 800161e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8001620:	b113      	cbz	r3, 8001628 <HAL_I2C_Mem_Read+0x28>
 8001622:	f1ba 0f00 	cmp.w	sl, #0
 8001626:	d106      	bne.n	8001636 <HAL_I2C_Mem_Read+0x36>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001628:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800162c:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 800162e:	2001      	movs	r0, #1
}
 8001630:	b003      	add	sp, #12
 8001632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8001636:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800163a:	2b01      	cmp	r3, #1
 800163c:	f000 80b8 	beq.w	80017b0 <HAL_I2C_Mem_Read+0x1b0>
 8001640:	f04f 0b01 	mov.w	fp, #1
 8001644:	f880 b040 	strb.w	fp, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8001648:	f7ff fbbe 	bl	8000dc8 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800164c:	2319      	movs	r3, #25
 800164e:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001650:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001652:	465a      	mov	r2, fp
 8001654:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001658:	4620      	mov	r0, r4
 800165a:	f7ff ff18 	bl	800148e <I2C_WaitOnFlagUntilTimeout>
 800165e:	4603      	mov	r3, r0
 8001660:	2800      	cmp	r0, #0
 8001662:	d1e4      	bne.n	800162e <HAL_I2C_Mem_Read+0x2e>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001664:	2222      	movs	r2, #34	@ 0x22
 8001666:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800166a:	2240      	movs	r2, #64	@ 0x40
 800166c:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
    hi2c->pBuffPtr  = pData;
 8001670:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8001672:	6262      	str	r2, [r4, #36]	@ 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001674:	4a4f      	ldr	r2, [pc, #316]	@ (80017b4 <HAL_I2C_Mem_Read+0x1b4>)
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001676:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->XferISR   = NULL;
 8001678:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 800167a:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800167e:	4639      	mov	r1, r7
 8001680:	9200      	str	r2, [sp, #0]
 8001682:	4620      	mov	r0, r4
 8001684:	fa5f f289 	uxtb.w	r2, r9
 8001688:	f7ff fe40 	bl	800130c <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800168c:	462a      	mov	r2, r5
 800168e:	4641      	mov	r1, r8
 8001690:	4620      	mov	r0, r4
 8001692:	f7ff fed1 	bl	8001438 <I2C_WaitOnTXISFlagUntilTimeout>
 8001696:	bb20      	cbnz	r0, 80016e2 <HAL_I2C_Mem_Read+0xe2>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001698:	f1b9 0f01 	cmp.w	r9, #1
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800169c:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800169e:	d116      	bne.n	80016ce <HAL_I2C_Mem_Read+0xce>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80016a0:	b2f6      	uxtb	r6, r6
 80016a2:	629e      	str	r6, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80016a4:	2200      	movs	r2, #0
 80016a6:	9500      	str	r5, [sp, #0]
 80016a8:	4643      	mov	r3, r8
 80016aa:	2140      	movs	r1, #64	@ 0x40
 80016ac:	4620      	mov	r0, r4
 80016ae:	f7ff feee 	bl	800148e <I2C_WaitOnFlagUntilTimeout>
 80016b2:	b9b0      	cbnz	r0, 80016e2 <HAL_I2C_Mem_Read+0xe2>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80016b4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	2bff      	cmp	r3, #255	@ 0xff
 80016ba:	4b3f      	ldr	r3, [pc, #252]	@ (80017b8 <HAL_I2C_Mem_Read+0x1b8>)
 80016bc:	d815      	bhi.n	80016ea <HAL_I2C_Mem_Read+0xea>
      hi2c->XferSize = hi2c->XferCount;
 80016be:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80016c0:	b292      	uxth	r2, r2
 80016c2:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80016c4:	9300      	str	r3, [sp, #0]
 80016c6:	b2d2      	uxtb	r2, r2
 80016c8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80016cc:	e012      	b.n	80016f4 <HAL_I2C_Mem_Read+0xf4>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80016ce:	0a32      	lsrs	r2, r6, #8
 80016d0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80016d2:	4641      	mov	r1, r8
 80016d4:	462a      	mov	r2, r5
 80016d6:	4620      	mov	r0, r4
 80016d8:	f7ff feae 	bl	8001438 <I2C_WaitOnTXISFlagUntilTimeout>
 80016dc:	b908      	cbnz	r0, 80016e2 <HAL_I2C_Mem_Read+0xe2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80016de:	6823      	ldr	r3, [r4, #0]
 80016e0:	e7de      	b.n	80016a0 <HAL_I2C_Mem_Read+0xa0>
      __HAL_UNLOCK(hi2c);
 80016e2:	2300      	movs	r3, #0
 80016e4:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 80016e8:	e7a1      	b.n	800162e <HAL_I2C_Mem_Read+0x2e>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80016ea:	22ff      	movs	r2, #255	@ 0xff
 80016ec:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80016ee:	9300      	str	r3, [sp, #0]
 80016f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80016f4:	4639      	mov	r1, r7
 80016f6:	4620      	mov	r0, r4
 80016f8:	f7ff fe08 	bl	800130c <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80016fc:	9500      	str	r5, [sp, #0]
 80016fe:	4643      	mov	r3, r8
 8001700:	2200      	movs	r2, #0
 8001702:	2104      	movs	r1, #4
 8001704:	4620      	mov	r0, r4
 8001706:	f7ff fec2 	bl	800148e <I2C_WaitOnFlagUntilTimeout>
 800170a:	2800      	cmp	r0, #0
 800170c:	d18f      	bne.n	800162e <HAL_I2C_Mem_Read+0x2e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800170e:	6823      	ldr	r3, [r4, #0]
 8001710:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001712:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001714:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8001716:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8001718:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 800171a:	3301      	adds	r3, #1
 800171c:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 800171e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001720:	3b01      	subs	r3, #1
 8001722:	b29b      	uxth	r3, r3
 8001724:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001726:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8001728:	3a01      	subs	r2, #1
 800172a:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800172c:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 800172e:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001730:	b1b3      	cbz	r3, 8001760 <HAL_I2C_Mem_Read+0x160>
 8001732:	b9aa      	cbnz	r2, 8001760 <HAL_I2C_Mem_Read+0x160>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001734:	9500      	str	r5, [sp, #0]
 8001736:	4643      	mov	r3, r8
 8001738:	2180      	movs	r1, #128	@ 0x80
 800173a:	4620      	mov	r0, r4
 800173c:	f7ff fea7 	bl	800148e <I2C_WaitOnFlagUntilTimeout>
 8001740:	2800      	cmp	r0, #0
 8001742:	f47f af74 	bne.w	800162e <HAL_I2C_Mem_Read+0x2e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001746:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001748:	b29b      	uxth	r3, r3
 800174a:	2bff      	cmp	r3, #255	@ 0xff
 800174c:	d928      	bls.n	80017a0 <HAL_I2C_Mem_Read+0x1a0>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800174e:	22ff      	movs	r2, #255	@ 0xff
 8001750:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001752:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001756:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001758:	4639      	mov	r1, r7
 800175a:	4620      	mov	r0, r4
 800175c:	f7ff fdd6 	bl	800130c <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8001760:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001762:	b29b      	uxth	r3, r3
 8001764:	2b00      	cmp	r3, #0
 8001766:	d1c9      	bne.n	80016fc <HAL_I2C_Mem_Read+0xfc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001768:	462a      	mov	r2, r5
 800176a:	4641      	mov	r1, r8
 800176c:	4620      	mov	r0, r4
 800176e:	f7ff fec9 	bl	8001504 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001772:	2800      	cmp	r0, #0
 8001774:	f47f af5b 	bne.w	800162e <HAL_I2C_Mem_Read+0x2e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001778:	6823      	ldr	r3, [r4, #0]
 800177a:	2120      	movs	r1, #32
 800177c:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800177e:	685a      	ldr	r2, [r3, #4]
 8001780:	f022 72ff 	bic.w	r2, r2, #33423360	@ 0x1fe0000
 8001784:	f422 328b 	bic.w	r2, r2, #71168	@ 0x11600
 8001788:	f422 72ff 	bic.w	r2, r2, #510	@ 0x1fe
 800178c:	f022 0201 	bic.w	r2, r2, #1
 8001790:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001792:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8001796:	f884 0040 	strb.w	r0, [r4, #64]	@ 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800179a:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
    return HAL_OK;
 800179e:	e747      	b.n	8001630 <HAL_I2C_Mem_Read+0x30>
          hi2c->XferSize = hi2c->XferCount;
 80017a0:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 80017a2:	b292      	uxth	r2, r2
 80017a4:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80017a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80017aa:	9000      	str	r0, [sp, #0]
 80017ac:	b2d2      	uxtb	r2, r2
 80017ae:	e7d3      	b.n	8001758 <HAL_I2C_Mem_Read+0x158>
    __HAL_LOCK(hi2c);
 80017b0:	2002      	movs	r0, #2
 80017b2:	e73d      	b.n	8001630 <HAL_I2C_Mem_Read+0x30>
 80017b4:	80002000 	.word	0x80002000
 80017b8:	80002400 	.word	0x80002400

080017bc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80017bc:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017be:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80017c2:	2a20      	cmp	r2, #32
{
 80017c4:	4603      	mov	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80017c6:	b2d4      	uxtb	r4, r2
 80017c8:	d11c      	bne.n	8001804 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017ca:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 80017ce:	2a01      	cmp	r2, #1
 80017d0:	d018      	beq.n	8001804 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80017d2:	2224      	movs	r2, #36	@ 0x24
 80017d4:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80017d8:	6802      	ldr	r2, [r0, #0]
 80017da:	6810      	ldr	r0, [r2, #0]
 80017dc:	f020 0001 	bic.w	r0, r0, #1
 80017e0:	6010      	str	r0, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80017e2:	6810      	ldr	r0, [r2, #0]
 80017e4:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 80017e8:	6010      	str	r0, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80017ea:	6810      	ldr	r0, [r2, #0]
 80017ec:	4301      	orrs	r1, r0
 80017ee:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80017f0:	6811      	ldr	r1, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017f2:	2000      	movs	r0, #0
    __HAL_I2C_ENABLE(hi2c);
 80017f4:	f041 0101 	orr.w	r1, r1, #1
 80017f8:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80017fa:	f883 4041 	strb.w	r4, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 80017fe:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001802:	bd10      	pop	{r4, pc}
    __HAL_LOCK(hi2c);
 8001804:	2002      	movs	r0, #2
 8001806:	e7fc      	b.n	8001802 <HAL_I2CEx_ConfigAnalogFilter+0x46>

08001808 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001808:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800180a:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 800180e:	2a20      	cmp	r2, #32
{
 8001810:	4603      	mov	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001812:	b2d4      	uxtb	r4, r2
 8001814:	d11b      	bne.n	800184e <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001816:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 800181a:	2a01      	cmp	r2, #1
 800181c:	d017      	beq.n	800184e <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 800181e:	2224      	movs	r2, #36	@ 0x24
 8001820:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001824:	6802      	ldr	r2, [r0, #0]
 8001826:	6810      	ldr	r0, [r2, #0]
 8001828:	f020 0001 	bic.w	r0, r0, #1
 800182c:	6010      	str	r0, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800182e:	6810      	ldr	r0, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001830:	f420 6070 	bic.w	r0, r0, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001834:	ea40 2101 	orr.w	r1, r0, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001838:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 800183a:	6811      	ldr	r1, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800183c:	2000      	movs	r0, #0
    __HAL_I2C_ENABLE(hi2c);
 800183e:	f041 0101 	orr.w	r1, r1, #1
 8001842:	6011      	str	r1, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001844:	f883 4041 	strb.w	r4, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2c);
 8001848:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40
  }
  else
  {
    return HAL_BUSY;
  }
}
 800184c:	bd10      	pop	{r4, pc}
    __HAL_LOCK(hi2c);
 800184e:	2002      	movs	r0, #2
 8001850:	e7fc      	b.n	800184c <HAL_I2CEx_ConfigDigitalFilter+0x44>
	...

08001854 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001854:	4b28      	ldr	r3, [pc, #160]	@ (80018f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001856:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001858:	bb18      	cbnz	r0, 80018a2 <HAL_PWREx_ControlVoltageScaling+0x4e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800185a:	f402 62c0 	and.w	r2, r2, #1536	@ 0x600
 800185e:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001862:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001866:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800186a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800186e:	d140      	bne.n	80018f2 <HAL_PWREx_ControlVoltageScaling+0x9e>

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	f422 62c0 	bic.w	r2, r2, #1536	@ 0x600
 8001876:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800187a:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800187c:	4a1f      	ldr	r2, [pc, #124]	@ (80018fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800187e:	6812      	ldr	r2, [r2, #0]
 8001880:	2132      	movs	r1, #50	@ 0x32
 8001882:	434a      	muls	r2, r1
 8001884:	491e      	ldr	r1, [pc, #120]	@ (8001900 <HAL_PWREx_ControlVoltageScaling+0xac>)
 8001886:	fbb2 f2f1 	udiv	r2, r2, r1
 800188a:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800188c:	6959      	ldr	r1, [r3, #20]
 800188e:	0549      	lsls	r1, r1, #21
 8001890:	d500      	bpl.n	8001894 <HAL_PWREx_ControlVoltageScaling+0x40>
 8001892:	b922      	cbnz	r2, 800189e <HAL_PWREx_ControlVoltageScaling+0x4a>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	0558      	lsls	r0, r3, #21
 8001898:	d52b      	bpl.n	80018f2 <HAL_PWREx_ControlVoltageScaling+0x9e>
      {
        return HAL_TIMEOUT;
 800189a:	2003      	movs	r0, #3
 800189c:	4770      	bx	lr
        wait_loop_index--;
 800189e:	3a01      	subs	r2, #1
 80018a0:	e7f4      	b.n	800188c <HAL_PWREx_ControlVoltageScaling+0x38>
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80018a2:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80018a6:	d11f      	bne.n	80018e8 <HAL_PWREx_ControlVoltageScaling+0x94>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80018a8:	f402 62c0 	and.w	r2, r2, #1536	@ 0x600
 80018ac:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80018b0:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80018b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80018b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80018bc:	d119      	bne.n	80018f2 <HAL_PWREx_ControlVoltageScaling+0x9e>

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	f422 62c0 	bic.w	r2, r2, #1536	@ 0x600
 80018c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80018c8:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80018ca:	4a0c      	ldr	r2, [pc, #48]	@ (80018fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80018cc:	6812      	ldr	r2, [r2, #0]
 80018ce:	2132      	movs	r1, #50	@ 0x32
 80018d0:	434a      	muls	r2, r1
 80018d2:	490b      	ldr	r1, [pc, #44]	@ (8001900 <HAL_PWREx_ControlVoltageScaling+0xac>)
 80018d4:	fbb2 f2f1 	udiv	r2, r2, r1
 80018d8:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80018da:	6959      	ldr	r1, [r3, #20]
 80018dc:	0549      	lsls	r1, r1, #21
 80018de:	d5d9      	bpl.n	8001894 <HAL_PWREx_ControlVoltageScaling+0x40>
 80018e0:	2a00      	cmp	r2, #0
 80018e2:	d0d7      	beq.n	8001894 <HAL_PWREx_ControlVoltageScaling+0x40>
      {
        wait_loop_index--;
 80018e4:	3a01      	subs	r2, #1
 80018e6:	e7f8      	b.n	80018da <HAL_PWREx_ControlVoltageScaling+0x86>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80018e8:	f422 62c0 	bic.w	r2, r2, #1536	@ 0x600
 80018ec:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80018f0:	601a      	str	r2, [r3, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80018f2:	2000      	movs	r0, #0
}
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	40007000 	.word	0x40007000
 80018fc:	20000004 	.word	0x20000004
 8001900:	000f4240 	.word	0x000f4240

08001904 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001904:	4a02      	ldr	r2, [pc, #8]	@ (8001910 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8001906:	6893      	ldr	r3, [r2, #8]
 8001908:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800190c:	6093      	str	r3, [r2, #8]
}
 800190e:	4770      	bx	lr
 8001910:	40007000 	.word	0x40007000

08001914 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001914:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001918:	4604      	mov	r4, r0
 800191a:	b918      	cbnz	r0, 8001924 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 800191c:	2001      	movs	r0, #1
    }
  }
  }

  return HAL_OK;
}
 800191e:	b002      	add	sp, #8
 8001920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001924:	6803      	ldr	r3, [r0, #0]
 8001926:	07d9      	lsls	r1, r3, #31
 8001928:	d414      	bmi.n	8001954 <HAL_RCC_OscConfig+0x40>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800192a:	6823      	ldr	r3, [r4, #0]
 800192c:	079a      	lsls	r2, r3, #30
 800192e:	d458      	bmi.n	80019e2 <HAL_RCC_OscConfig+0xce>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001930:	6823      	ldr	r3, [r4, #0]
 8001932:	0719      	lsls	r1, r3, #28
 8001934:	f100 80a1 	bmi.w	8001a7a <HAL_RCC_OscConfig+0x166>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001938:	6823      	ldr	r3, [r4, #0]
 800193a:	075a      	lsls	r2, r3, #29
 800193c:	f100 80c8 	bmi.w	8001ad0 <HAL_RCC_OscConfig+0x1bc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001940:	6823      	ldr	r3, [r4, #0]
 8001942:	069a      	lsls	r2, r3, #26
 8001944:	f100 812f 	bmi.w	8001ba6 <HAL_RCC_OscConfig+0x292>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001948:	69e3      	ldr	r3, [r4, #28]
 800194a:	2b00      	cmp	r3, #0
 800194c:	f040 815c 	bne.w	8001c08 <HAL_RCC_OscConfig+0x2f4>
  return HAL_OK;
 8001950:	2000      	movs	r0, #0
 8001952:	e7e4      	b.n	800191e <HAL_RCC_OscConfig+0xa>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001954:	4d9f      	ldr	r5, [pc, #636]	@ (8001bd4 <HAL_RCC_OscConfig+0x2c0>)
 8001956:	68ab      	ldr	r3, [r5, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001958:	68ea      	ldr	r2, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800195a:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800195e:	2b0c      	cmp	r3, #12
 8001960:	d10a      	bne.n	8001978 <HAL_RCC_OscConfig+0x64>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001962:	f002 0303 	and.w	r3, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001966:	2b03      	cmp	r3, #3
 8001968:	d108      	bne.n	800197c <HAL_RCC_OscConfig+0x68>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800196a:	682b      	ldr	r3, [r5, #0]
 800196c:	039b      	lsls	r3, r3, #14
 800196e:	d5dc      	bpl.n	800192a <HAL_RCC_OscConfig+0x16>
 8001970:	6863      	ldr	r3, [r4, #4]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1d9      	bne.n	800192a <HAL_RCC_OscConfig+0x16>
 8001976:	e7d1      	b.n	800191c <HAL_RCC_OscConfig+0x8>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001978:	2b08      	cmp	r3, #8
 800197a:	e7f5      	b.n	8001968 <HAL_RCC_OscConfig+0x54>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800197c:	6863      	ldr	r3, [r4, #4]
 800197e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001982:	d110      	bne.n	80019a6 <HAL_RCC_OscConfig+0x92>
 8001984:	682b      	ldr	r3, [r5, #0]
 8001986:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800198a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800198c:	f7ff fa1c 	bl	8000dc8 <HAL_GetTick>
 8001990:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001992:	682b      	ldr	r3, [r5, #0]
 8001994:	039f      	lsls	r7, r3, #14
 8001996:	d4c8      	bmi.n	800192a <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001998:	f7ff fa16 	bl	8000dc8 <HAL_GetTick>
 800199c:	1b80      	subs	r0, r0, r6
 800199e:	2864      	cmp	r0, #100	@ 0x64
 80019a0:	d9f7      	bls.n	8001992 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 80019a2:	2003      	movs	r0, #3
 80019a4:	e7bb      	b.n	800191e <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019a6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019aa:	d104      	bne.n	80019b6 <HAL_RCC_OscConfig+0xa2>
 80019ac:	682b      	ldr	r3, [r5, #0]
 80019ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019b2:	602b      	str	r3, [r5, #0]
 80019b4:	e7e6      	b.n	8001984 <HAL_RCC_OscConfig+0x70>
 80019b6:	682a      	ldr	r2, [r5, #0]
 80019b8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80019bc:	602a      	str	r2, [r5, #0]
 80019be:	682a      	ldr	r2, [r5, #0]
 80019c0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80019c4:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d1e0      	bne.n	800198c <HAL_RCC_OscConfig+0x78>
        tickstart = HAL_GetTick();
 80019ca:	f7ff f9fd 	bl	8000dc8 <HAL_GetTick>
 80019ce:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80019d0:	682b      	ldr	r3, [r5, #0]
 80019d2:	0399      	lsls	r1, r3, #14
 80019d4:	d5a9      	bpl.n	800192a <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019d6:	f7ff f9f7 	bl	8000dc8 <HAL_GetTick>
 80019da:	1b80      	subs	r0, r0, r6
 80019dc:	2864      	cmp	r0, #100	@ 0x64
 80019de:	d9f7      	bls.n	80019d0 <HAL_RCC_OscConfig+0xbc>
 80019e0:	e7df      	b.n	80019a2 <HAL_RCC_OscConfig+0x8e>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019e2:	4d7c      	ldr	r5, [pc, #496]	@ (8001bd4 <HAL_RCC_OscConfig+0x2c0>)
 80019e4:	68ab      	ldr	r3, [r5, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019e6:	68ea      	ldr	r2, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019e8:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80019ec:	2b0c      	cmp	r3, #12
 80019ee:	d117      	bne.n	8001a20 <HAL_RCC_OscConfig+0x10c>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019f0:	f002 0303 	and.w	r3, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80019f4:	2b02      	cmp	r3, #2
 80019f6:	d115      	bne.n	8001a24 <HAL_RCC_OscConfig+0x110>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019f8:	682b      	ldr	r3, [r5, #0]
 80019fa:	055a      	lsls	r2, r3, #21
 80019fc:	d502      	bpl.n	8001a04 <HAL_RCC_OscConfig+0xf0>
 80019fe:	68e3      	ldr	r3, [r4, #12]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d08b      	beq.n	800191c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a04:	686b      	ldr	r3, [r5, #4]
 8001a06:	6922      	ldr	r2, [r4, #16]
 8001a08:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001a0c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001a10:	606b      	str	r3, [r5, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001a12:	4b71      	ldr	r3, [pc, #452]	@ (8001bd8 <HAL_RCC_OscConfig+0x2c4>)
 8001a14:	6818      	ldr	r0, [r3, #0]
 8001a16:	f7ff f995 	bl	8000d44 <HAL_InitTick>
 8001a1a:	2800      	cmp	r0, #0
 8001a1c:	d088      	beq.n	8001930 <HAL_RCC_OscConfig+0x1c>
 8001a1e:	e77d      	b.n	800191c <HAL_RCC_OscConfig+0x8>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001a20:	2b04      	cmp	r3, #4
 8001a22:	e7e8      	b.n	80019f6 <HAL_RCC_OscConfig+0xe2>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a24:	68e3      	ldr	r3, [r4, #12]
 8001a26:	b1bb      	cbz	r3, 8001a58 <HAL_RCC_OscConfig+0x144>
        __HAL_RCC_HSI_ENABLE();
 8001a28:	682b      	ldr	r3, [r5, #0]
 8001a2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a2e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001a30:	f7ff f9ca 	bl	8000dc8 <HAL_GetTick>
 8001a34:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a36:	682b      	ldr	r3, [r5, #0]
 8001a38:	055b      	lsls	r3, r3, #21
 8001a3a:	d507      	bpl.n	8001a4c <HAL_RCC_OscConfig+0x138>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a3c:	686b      	ldr	r3, [r5, #4]
 8001a3e:	6922      	ldr	r2, [r4, #16]
 8001a40:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001a44:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001a48:	606b      	str	r3, [r5, #4]
 8001a4a:	e771      	b.n	8001930 <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a4c:	f7ff f9bc 	bl	8000dc8 <HAL_GetTick>
 8001a50:	1b80      	subs	r0, r0, r6
 8001a52:	2802      	cmp	r0, #2
 8001a54:	d9ef      	bls.n	8001a36 <HAL_RCC_OscConfig+0x122>
 8001a56:	e7a4      	b.n	80019a2 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8001a58:	682b      	ldr	r3, [r5, #0]
 8001a5a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a5e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001a60:	f7ff f9b2 	bl	8000dc8 <HAL_GetTick>
 8001a64:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a66:	682b      	ldr	r3, [r5, #0]
 8001a68:	055f      	lsls	r7, r3, #21
 8001a6a:	f57f af61 	bpl.w	8001930 <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a6e:	f7ff f9ab 	bl	8000dc8 <HAL_GetTick>
 8001a72:	1b80      	subs	r0, r0, r6
 8001a74:	2802      	cmp	r0, #2
 8001a76:	d9f6      	bls.n	8001a66 <HAL_RCC_OscConfig+0x152>
 8001a78:	e793      	b.n	80019a2 <HAL_RCC_OscConfig+0x8e>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a7a:	6963      	ldr	r3, [r4, #20]
 8001a7c:	4d55      	ldr	r5, [pc, #340]	@ (8001bd4 <HAL_RCC_OscConfig+0x2c0>)
 8001a7e:	b19b      	cbz	r3, 8001aa8 <HAL_RCC_OscConfig+0x194>
      __HAL_RCC_LSI_ENABLE();
 8001a80:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8001a84:	f043 0301 	orr.w	r3, r3, #1
 8001a88:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8001a8c:	f7ff f99c 	bl	8000dc8 <HAL_GetTick>
 8001a90:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a92:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8001a96:	079b      	lsls	r3, r3, #30
 8001a98:	f53f af4e 	bmi.w	8001938 <HAL_RCC_OscConfig+0x24>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a9c:	f7ff f994 	bl	8000dc8 <HAL_GetTick>
 8001aa0:	1b80      	subs	r0, r0, r6
 8001aa2:	2802      	cmp	r0, #2
 8001aa4:	d9f5      	bls.n	8001a92 <HAL_RCC_OscConfig+0x17e>
 8001aa6:	e77c      	b.n	80019a2 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8001aa8:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8001aac:	f023 0301 	bic.w	r3, r3, #1
 8001ab0:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8001ab4:	f7ff f988 	bl	8000dc8 <HAL_GetTick>
 8001ab8:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001aba:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8001abe:	079f      	lsls	r7, r3, #30
 8001ac0:	f57f af3a 	bpl.w	8001938 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ac4:	f7ff f980 	bl	8000dc8 <HAL_GetTick>
 8001ac8:	1b80      	subs	r0, r0, r6
 8001aca:	2802      	cmp	r0, #2
 8001acc:	d9f5      	bls.n	8001aba <HAL_RCC_OscConfig+0x1a6>
 8001ace:	e768      	b.n	80019a2 <HAL_RCC_OscConfig+0x8e>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001ad0:	4d40      	ldr	r5, [pc, #256]	@ (8001bd4 <HAL_RCC_OscConfig+0x2c0>)
 8001ad2:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001ad4:	00d8      	lsls	r0, r3, #3
 8001ad6:	d427      	bmi.n	8001b28 <HAL_RCC_OscConfig+0x214>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ad8:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001ada:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ade:	65ab      	str	r3, [r5, #88]	@ 0x58
 8001ae0:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001ae2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ae6:	9301      	str	r3, [sp, #4]
 8001ae8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001aea:	2701      	movs	r7, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001aec:	4e3b      	ldr	r6, [pc, #236]	@ (8001bdc <HAL_RCC_OscConfig+0x2c8>)
 8001aee:	6833      	ldr	r3, [r6, #0]
 8001af0:	05d9      	lsls	r1, r3, #23
 8001af2:	d51b      	bpl.n	8001b2c <HAL_RCC_OscConfig+0x218>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af4:	68a3      	ldr	r3, [r4, #8]
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d129      	bne.n	8001b4e <HAL_RCC_OscConfig+0x23a>
 8001afa:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8001afe:	f043 0301 	orr.w	r3, r3, #1
 8001b02:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8001b06:	f7ff f95f 	bl	8000dc8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b0a:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8001b0e:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b10:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8001b14:	079b      	lsls	r3, r3, #30
 8001b16:	d540      	bpl.n	8001b9a <HAL_RCC_OscConfig+0x286>
    if (pwrclkchanged == SET)
 8001b18:	2f00      	cmp	r7, #0
 8001b1a:	f43f af11 	beq.w	8001940 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b1e:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001b20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b24:	65ab      	str	r3, [r5, #88]	@ 0x58
 8001b26:	e70b      	b.n	8001940 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8001b28:	2700      	movs	r7, #0
 8001b2a:	e7df      	b.n	8001aec <HAL_RCC_OscConfig+0x1d8>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b2c:	6833      	ldr	r3, [r6, #0]
 8001b2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b32:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001b34:	f7ff f948 	bl	8000dc8 <HAL_GetTick>
 8001b38:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b3a:	6833      	ldr	r3, [r6, #0]
 8001b3c:	05da      	lsls	r2, r3, #23
 8001b3e:	d4d9      	bmi.n	8001af4 <HAL_RCC_OscConfig+0x1e0>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b40:	f7ff f942 	bl	8000dc8 <HAL_GetTick>
 8001b44:	eba0 0008 	sub.w	r0, r0, r8
 8001b48:	2802      	cmp	r0, #2
 8001b4a:	d9f6      	bls.n	8001b3a <HAL_RCC_OscConfig+0x226>
 8001b4c:	e729      	b.n	80019a2 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b4e:	2b05      	cmp	r3, #5
 8001b50:	d106      	bne.n	8001b60 <HAL_RCC_OscConfig+0x24c>
 8001b52:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8001b56:	f043 0304 	orr.w	r3, r3, #4
 8001b5a:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
 8001b5e:	e7cc      	b.n	8001afa <HAL_RCC_OscConfig+0x1e6>
 8001b60:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
 8001b64:	f022 0201 	bic.w	r2, r2, #1
 8001b68:	f8c5 2090 	str.w	r2, [r5, #144]	@ 0x90
 8001b6c:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
 8001b70:	f022 0204 	bic.w	r2, r2, #4
 8001b74:	f8c5 2090 	str.w	r2, [r5, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d1c4      	bne.n	8001b06 <HAL_RCC_OscConfig+0x1f2>
      tickstart = HAL_GetTick();
 8001b7c:	f7ff f924 	bl	8000dc8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b80:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8001b84:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b86:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8001b8a:	0799      	lsls	r1, r3, #30
 8001b8c:	d5c4      	bpl.n	8001b18 <HAL_RCC_OscConfig+0x204>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b8e:	f7ff f91b 	bl	8000dc8 <HAL_GetTick>
 8001b92:	1b80      	subs	r0, r0, r6
 8001b94:	4540      	cmp	r0, r8
 8001b96:	d9f6      	bls.n	8001b86 <HAL_RCC_OscConfig+0x272>
 8001b98:	e703      	b.n	80019a2 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b9a:	f7ff f915 	bl	8000dc8 <HAL_GetTick>
 8001b9e:	1b80      	subs	r0, r0, r6
 8001ba0:	4540      	cmp	r0, r8
 8001ba2:	d9b5      	bls.n	8001b10 <HAL_RCC_OscConfig+0x1fc>
 8001ba4:	e6fd      	b.n	80019a2 <HAL_RCC_OscConfig+0x8e>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001ba6:	69a3      	ldr	r3, [r4, #24]
 8001ba8:	4d0a      	ldr	r5, [pc, #40]	@ (8001bd4 <HAL_RCC_OscConfig+0x2c0>)
 8001baa:	b1cb      	cbz	r3, 8001be0 <HAL_RCC_OscConfig+0x2cc>
      __HAL_RCC_HSI48_ENABLE();
 8001bac:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8001bb0:	f043 0301 	orr.w	r3, r3, #1
 8001bb4:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8001bb8:	f7ff f906 	bl	8000dc8 <HAL_GetTick>
 8001bbc:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001bbe:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8001bc2:	079b      	lsls	r3, r3, #30
 8001bc4:	f53f aec0 	bmi.w	8001948 <HAL_RCC_OscConfig+0x34>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bc8:	f7ff f8fe 	bl	8000dc8 <HAL_GetTick>
 8001bcc:	1b80      	subs	r0, r0, r6
 8001bce:	2802      	cmp	r0, #2
 8001bd0:	d9f5      	bls.n	8001bbe <HAL_RCC_OscConfig+0x2aa>
 8001bd2:	e6e6      	b.n	80019a2 <HAL_RCC_OscConfig+0x8e>
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	2000000c 	.word	0x2000000c
 8001bdc:	40007000 	.word	0x40007000
      __HAL_RCC_HSI48_DISABLE();
 8001be0:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8001be4:	f023 0301 	bic.w	r3, r3, #1
 8001be8:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8001bec:	f7ff f8ec 	bl	8000dc8 <HAL_GetTick>
 8001bf0:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001bf2:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8001bf6:	079f      	lsls	r7, r3, #30
 8001bf8:	f57f aea6 	bpl.w	8001948 <HAL_RCC_OscConfig+0x34>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bfc:	f7ff f8e4 	bl	8000dc8 <HAL_GetTick>
 8001c00:	1b80      	subs	r0, r0, r6
 8001c02:	2802      	cmp	r0, #2
 8001c04:	d9f5      	bls.n	8001bf2 <HAL_RCC_OscConfig+0x2de>
 8001c06:	e6cc      	b.n	80019a2 <HAL_RCC_OscConfig+0x8e>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c08:	4d45      	ldr	r5, [pc, #276]	@ (8001d20 <HAL_RCC_OscConfig+0x40c>)
 8001c0a:	68aa      	ldr	r2, [r5, #8]
 8001c0c:	f002 020c 	and.w	r2, r2, #12
 8001c10:	2a0c      	cmp	r2, #12
 8001c12:	d051      	beq.n	8001cb8 <HAL_RCC_OscConfig+0x3a4>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c14:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8001c16:	682b      	ldr	r3, [r5, #0]
 8001c18:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c1c:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c1e:	d13a      	bne.n	8001c96 <HAL_RCC_OscConfig+0x382>
        tickstart = HAL_GetTick();
 8001c20:	f7ff f8d2 	bl	8000dc8 <HAL_GetTick>
 8001c24:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c26:	682b      	ldr	r3, [r5, #0]
 8001c28:	0199      	lsls	r1, r3, #6
 8001c2a:	d42e      	bmi.n	8001c8a <HAL_RCC_OscConfig+0x376>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c2c:	68ea      	ldr	r2, [r5, #12]
 8001c2e:	4b3d      	ldr	r3, [pc, #244]	@ (8001d24 <HAL_RCC_OscConfig+0x410>)
 8001c30:	4013      	ands	r3, r2
 8001c32:	6a22      	ldr	r2, [r4, #32]
 8001c34:	4313      	orrs	r3, r2
 8001c36:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001c38:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001c3c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001c3e:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8001c42:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001c44:	3a01      	subs	r2, #1
 8001c46:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001c4a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001c4c:	0852      	lsrs	r2, r2, #1
 8001c4e:	3a01      	subs	r2, #1
 8001c50:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8001c54:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8001c56:	0852      	lsrs	r2, r2, #1
 8001c58:	3a01      	subs	r2, #1
 8001c5a:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8001c5e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8001c60:	682b      	ldr	r3, [r5, #0]
 8001c62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c66:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c68:	68eb      	ldr	r3, [r5, #12]
 8001c6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c6e:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8001c70:	f7ff f8aa 	bl	8000dc8 <HAL_GetTick>
 8001c74:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c76:	682b      	ldr	r3, [r5, #0]
 8001c78:	019a      	lsls	r2, r3, #6
 8001c7a:	f53f ae69 	bmi.w	8001950 <HAL_RCC_OscConfig+0x3c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c7e:	f7ff f8a3 	bl	8000dc8 <HAL_GetTick>
 8001c82:	1b00      	subs	r0, r0, r4
 8001c84:	2802      	cmp	r0, #2
 8001c86:	d9f6      	bls.n	8001c76 <HAL_RCC_OscConfig+0x362>
 8001c88:	e68b      	b.n	80019a2 <HAL_RCC_OscConfig+0x8e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c8a:	f7ff f89d 	bl	8000dc8 <HAL_GetTick>
 8001c8e:	1b80      	subs	r0, r0, r6
 8001c90:	2802      	cmp	r0, #2
 8001c92:	d9c8      	bls.n	8001c26 <HAL_RCC_OscConfig+0x312>
 8001c94:	e685      	b.n	80019a2 <HAL_RCC_OscConfig+0x8e>
        tickstart = HAL_GetTick();
 8001c96:	f7ff f897 	bl	8000dc8 <HAL_GetTick>
 8001c9a:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c9c:	682b      	ldr	r3, [r5, #0]
 8001c9e:	019b      	lsls	r3, r3, #6
 8001ca0:	d404      	bmi.n	8001cac <HAL_RCC_OscConfig+0x398>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001ca2:	68ea      	ldr	r2, [r5, #12]
 8001ca4:	4b20      	ldr	r3, [pc, #128]	@ (8001d28 <HAL_RCC_OscConfig+0x414>)
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	60eb      	str	r3, [r5, #12]
 8001caa:	e651      	b.n	8001950 <HAL_RCC_OscConfig+0x3c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cac:	f7ff f88c 	bl	8000dc8 <HAL_GetTick>
 8001cb0:	1b00      	subs	r0, r0, r4
 8001cb2:	2802      	cmp	r0, #2
 8001cb4:	d9f2      	bls.n	8001c9c <HAL_RCC_OscConfig+0x388>
 8001cb6:	e674      	b.n	80019a2 <HAL_RCC_OscConfig+0x8e>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	f43f ae2f 	beq.w	800191c <HAL_RCC_OscConfig+0x8>
      temp_pllckcfg = RCC->PLLCFGR;
 8001cbe:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cc0:	6a22      	ldr	r2, [r4, #32]
 8001cc2:	f003 0103 	and.w	r1, r3, #3
 8001cc6:	4291      	cmp	r1, r2
 8001cc8:	f47f ae28 	bne.w	800191c <HAL_RCC_OscConfig+0x8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ccc:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001cce:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001cd2:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cd4:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8001cd8:	f47f ae20 	bne.w	800191c <HAL_RCC_OscConfig+0x8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cdc:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001cde:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ce2:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8001ce6:	f47f ae19 	bne.w	800191c <HAL_RCC_OscConfig+0x8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001cea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001cec:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cf0:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8001cf4:	f47f ae12 	bne.w	800191c <HAL_RCC_OscConfig+0x8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001cf8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001cfa:	0852      	lsrs	r2, r2, #1
 8001cfc:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8001d00:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001d02:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8001d06:	f47f ae09 	bne.w	800191c <HAL_RCC_OscConfig+0x8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001d0a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8001d0c:	0852      	lsrs	r2, r2, #1
 8001d0e:	3a01      	subs	r2, #1
 8001d10:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d14:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8001d18:	bf14      	ite	ne
 8001d1a:	2001      	movne	r0, #1
 8001d1c:	2000      	moveq	r0, #0
 8001d1e:	e5fe      	b.n	800191e <HAL_RCC_OscConfig+0xa>
 8001d20:	40021000 	.word	0x40021000
 8001d24:	019f800c 	.word	0x019f800c
 8001d28:	feeefffc 	.word	0xfeeefffc

08001d2c <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001d2c:	4b17      	ldr	r3, [pc, #92]	@ (8001d8c <HAL_RCC_GetSysClockFreq+0x60>)
 8001d2e:	689a      	ldr	r2, [r3, #8]
 8001d30:	f002 020c 	and.w	r2, r2, #12
 8001d34:	2a04      	cmp	r2, #4
 8001d36:	d023      	beq.n	8001d80 <HAL_RCC_GetSysClockFreq+0x54>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001d38:	689a      	ldr	r2, [r3, #8]
 8001d3a:	f002 020c 	and.w	r2, r2, #12
 8001d3e:	2a08      	cmp	r2, #8
 8001d40:	d020      	beq.n	8001d84 <HAL_RCC_GetSysClockFreq+0x58>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001d42:	689a      	ldr	r2, [r3, #8]
 8001d44:	f002 020c 	and.w	r2, r2, #12
 8001d48:	2a0c      	cmp	r2, #12
 8001d4a:	d11d      	bne.n	8001d88 <HAL_RCC_GetSysClockFreq+0x5c>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d4c:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d4e:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
      break;

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d50:	68d8      	ldr	r0, [r3, #12]
      break;
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d52:	68db      	ldr	r3, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d54:	f001 0103 	and.w	r1, r1, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d58:	f3c3 6341 	ubfx	r3, r3, #25, #2
    switch (pllsource)
 8001d5c:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d5e:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d62:	f3c0 2006 	ubfx	r0, r0, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d66:	f103 0301 	add.w	r3, r3, #1
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d6a:	bf0c      	ite	eq
 8001d6c:	4908      	ldreq	r1, [pc, #32]	@ (8001d90 <HAL_RCC_GetSysClockFreq+0x64>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d6e:	4909      	ldrne	r1, [pc, #36]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0x68>)
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d70:	005b      	lsls	r3, r3, #1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d72:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d74:	fbb1 f2f2 	udiv	r2, r1, r2
 8001d78:	4350      	muls	r0, r2
    sysclockfreq = pllvco/pllr;
 8001d7a:	fbb0 f0f3 	udiv	r0, r0, r3
  else
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
 8001d7e:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8001d80:	4804      	ldr	r0, [pc, #16]	@ (8001d94 <HAL_RCC_GetSysClockFreq+0x68>)
 8001d82:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8001d84:	4802      	ldr	r0, [pc, #8]	@ (8001d90 <HAL_RCC_GetSysClockFreq+0x64>)
 8001d86:	4770      	bx	lr
    sysclockfreq = 0U;
 8001d88:	2000      	movs	r0, #0
}
 8001d8a:	4770      	bx	lr
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	007a1200 	.word	0x007a1200
 8001d94:	00f42400 	.word	0x00f42400

08001d98 <HAL_RCC_ClockConfig>:
{
 8001d98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001d9c:	460e      	mov	r6, r1
  if (RCC_ClkInitStruct == NULL)
 8001d9e:	4605      	mov	r5, r0
 8001da0:	b910      	cbnz	r0, 8001da8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001da2:	2001      	movs	r0, #1
}
 8001da4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001da8:	4a6d      	ldr	r2, [pc, #436]	@ (8001f60 <HAL_RCC_ClockConfig+0x1c8>)
 8001daa:	6813      	ldr	r3, [r2, #0]
 8001dac:	f003 030f 	and.w	r3, r3, #15
 8001db0:	428b      	cmp	r3, r1
 8001db2:	d345      	bcc.n	8001e40 <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001db4:	6829      	ldr	r1, [r5, #0]
 8001db6:	f011 0801 	ands.w	r8, r1, #1
 8001dba:	d14c      	bne.n	8001e56 <HAL_RCC_ClockConfig+0xbe>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dbc:	682a      	ldr	r2, [r5, #0]
 8001dbe:	0791      	lsls	r1, r2, #30
 8001dc0:	f140 80a7 	bpl.w	8001f12 <HAL_RCC_ClockConfig+0x17a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dc4:	4b67      	ldr	r3, [pc, #412]	@ (8001f64 <HAL_RCC_ClockConfig+0x1cc>)
 8001dc6:	f012 0f04 	tst.w	r2, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001dca:	bf1e      	ittt	ne
 8001dcc:	6899      	ldrne	r1, [r3, #8]
 8001dce:	f441 61e0 	orrne.w	r1, r1, #1792	@ 0x700
 8001dd2:	6099      	strne	r1, [r3, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dd4:	0712      	lsls	r2, r2, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001dd6:	bf41      	itttt	mi
 8001dd8:	689a      	ldrmi	r2, [r3, #8]
 8001dda:	f422 527c 	bicmi.w	r2, r2, #16128	@ 0x3f00
 8001dde:	f442 62e0 	orrmi.w	r2, r2, #1792	@ 0x700
 8001de2:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001de4:	689a      	ldr	r2, [r3, #8]
 8001de6:	68a9      	ldr	r1, [r5, #8]
 8001de8:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001dec:	430a      	orrs	r2, r1
 8001dee:	609a      	str	r2, [r3, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001df0:	4c5b      	ldr	r4, [pc, #364]	@ (8001f60 <HAL_RCC_ClockConfig+0x1c8>)
 8001df2:	6823      	ldr	r3, [r4, #0]
 8001df4:	f003 030f 	and.w	r3, r3, #15
 8001df8:	42b3      	cmp	r3, r6
 8001dfa:	f200 8093 	bhi.w	8001f24 <HAL_RCC_ClockConfig+0x18c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dfe:	682a      	ldr	r2, [r5, #0]
 8001e00:	4c58      	ldr	r4, [pc, #352]	@ (8001f64 <HAL_RCC_ClockConfig+0x1cc>)
 8001e02:	f012 0f04 	tst.w	r2, #4
 8001e06:	f040 80a3 	bne.w	8001f50 <HAL_RCC_ClockConfig+0x1b8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e0a:	0713      	lsls	r3, r2, #28
 8001e0c:	d506      	bpl.n	8001e1c <HAL_RCC_ClockConfig+0x84>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e0e:	68a3      	ldr	r3, [r4, #8]
 8001e10:	692a      	ldr	r2, [r5, #16]
 8001e12:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8001e16:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001e1a:	60a3      	str	r3, [r4, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e1c:	f7ff ff86 	bl	8001d2c <HAL_RCC_GetSysClockFreq>
 8001e20:	68a3      	ldr	r3, [r4, #8]
 8001e22:	4a51      	ldr	r2, [pc, #324]	@ (8001f68 <HAL_RCC_ClockConfig+0x1d0>)
 8001e24:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001e28:	5cd3      	ldrb	r3, [r2, r3]
 8001e2a:	f003 031f 	and.w	r3, r3, #31
 8001e2e:	40d8      	lsrs	r0, r3
 8001e30:	4b4e      	ldr	r3, [pc, #312]	@ (8001f6c <HAL_RCC_ClockConfig+0x1d4>)
 8001e32:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8001e34:	4b4e      	ldr	r3, [pc, #312]	@ (8001f70 <HAL_RCC_ClockConfig+0x1d8>)
 8001e36:	6818      	ldr	r0, [r3, #0]
}
 8001e38:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8001e3c:	f7fe bf82 	b.w	8000d44 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e40:	6813      	ldr	r3, [r2, #0]
 8001e42:	f023 030f 	bic.w	r3, r3, #15
 8001e46:	430b      	orrs	r3, r1
 8001e48:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e4a:	6813      	ldr	r3, [r2, #0]
 8001e4c:	f003 030f 	and.w	r3, r3, #15
 8001e50:	428b      	cmp	r3, r1
 8001e52:	d1a6      	bne.n	8001da2 <HAL_RCC_ClockConfig+0xa>
 8001e54:	e7ae      	b.n	8001db4 <HAL_RCC_ClockConfig+0x1c>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e56:	686f      	ldr	r7, [r5, #4]
 8001e58:	4c42      	ldr	r4, [pc, #264]	@ (8001f64 <HAL_RCC_ClockConfig+0x1cc>)
 8001e5a:	2f03      	cmp	r7, #3
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e5c:	6823      	ldr	r3, [r4, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e5e:	d149      	bne.n	8001ef4 <HAL_RCC_ClockConfig+0x15c>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e60:	019b      	lsls	r3, r3, #6
 8001e62:	d59e      	bpl.n	8001da2 <HAL_RCC_ClockConfig+0xa>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e64:	68e3      	ldr	r3, [r4, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e66:	68e2      	ldr	r2, [r4, #12]
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e68:	f003 0303 	and.w	r3, r3, #3

  switch (pllsource)
 8001e6c:	2b03      	cmp	r3, #3
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e6e:	68e3      	ldr	r3, [r4, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e70:	bf0c      	ite	eq
 8001e72:	4840      	ldreq	r0, [pc, #256]	@ (8001f74 <HAL_RCC_ClockConfig+0x1dc>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e74:	4840      	ldrne	r0, [pc, #256]	@ (8001f78 <HAL_RCC_ClockConfig+0x1e0>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e76:	f3c2 1203 	ubfx	r2, r2, #4, #4
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e7a:	f3c3 2306 	ubfx	r3, r3, #8, #7
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e7e:	3201      	adds	r2, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e80:	fbb0 f2f2 	udiv	r2, r0, r2
 8001e84:	4353      	muls	r3, r2
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e86:	68e2      	ldr	r2, [r4, #12]
 8001e88:	f3c2 6241 	ubfx	r2, r2, #25, #2
 8001e8c:	3201      	adds	r2, #1
 8001e8e:	0052      	lsls	r2, r2, #1
  sysclockfreq = pllvco/pllr;
 8001e90:	fbb3 f3f2 	udiv	r3, r3, r2
      if(pllfreq > 80000000U)
 8001e94:	4a39      	ldr	r2, [pc, #228]	@ (8001f7c <HAL_RCC_ClockConfig+0x1e4>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d81a      	bhi.n	8001ed0 <HAL_RCC_ClockConfig+0x138>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001e9a:	f04f 0800 	mov.w	r8, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e9e:	68a3      	ldr	r3, [r4, #8]
 8001ea0:	f023 0303 	bic.w	r3, r3, #3
 8001ea4:	433b      	orrs	r3, r7
 8001ea6:	60a3      	str	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8001ea8:	f7fe ff8e 	bl	8000dc8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001eac:	f241 3988 	movw	r9, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8001eb0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eb2:	68a3      	ldr	r3, [r4, #8]
 8001eb4:	686a      	ldr	r2, [r5, #4]
 8001eb6:	f003 030c 	and.w	r3, r3, #12
 8001eba:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001ebe:	f43f af7d 	beq.w	8001dbc <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ec2:	f7fe ff81 	bl	8000dc8 <HAL_GetTick>
 8001ec6:	1bc0      	subs	r0, r0, r7
 8001ec8:	4548      	cmp	r0, r9
 8001eca:	d9f2      	bls.n	8001eb2 <HAL_RCC_ClockConfig+0x11a>
        return HAL_TIMEOUT;
 8001ecc:	2003      	movs	r0, #3
 8001ece:	e769      	b.n	8001da4 <HAL_RCC_ClockConfig+0xc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001ed0:	68a3      	ldr	r3, [r4, #8]
 8001ed2:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 8001ed6:	d004      	beq.n	8001ee2 <HAL_RCC_ClockConfig+0x14a>
 8001ed8:	0788      	lsls	r0, r1, #30
 8001eda:	d5de      	bpl.n	8001e9a <HAL_RCC_ClockConfig+0x102>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001edc:	68ab      	ldr	r3, [r5, #8]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d1db      	bne.n	8001e9a <HAL_RCC_ClockConfig+0x102>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001ee2:	68a3      	ldr	r3, [r4, #8]
 8001ee4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001ee8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001eec:	60a3      	str	r3, [r4, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001eee:	f04f 0880 	mov.w	r8, #128	@ 0x80
 8001ef2:	e7d4      	b.n	8001e9e <HAL_RCC_ClockConfig+0x106>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ef4:	2f02      	cmp	r7, #2
 8001ef6:	d109      	bne.n	8001f0c <HAL_RCC_ClockConfig+0x174>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ef8:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001efc:	f43f af51 	beq.w	8001da2 <HAL_RCC_ClockConfig+0xa>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001f00:	f7ff ff14 	bl	8001d2c <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8001f04:	4b1d      	ldr	r3, [pc, #116]	@ (8001f7c <HAL_RCC_ClockConfig+0x1e4>)
 8001f06:	4298      	cmp	r0, r3
 8001f08:	d9c7      	bls.n	8001e9a <HAL_RCC_ClockConfig+0x102>
 8001f0a:	e7ea      	b.n	8001ee2 <HAL_RCC_ClockConfig+0x14a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f0c:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001f10:	e7f4      	b.n	8001efc <HAL_RCC_ClockConfig+0x164>
    if(hpre == RCC_SYSCLK_DIV2)
 8001f12:	f1b8 0f80 	cmp.w	r8, #128	@ 0x80
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001f16:	bf01      	itttt	eq
 8001f18:	4a12      	ldreq	r2, [pc, #72]	@ (8001f64 <HAL_RCC_ClockConfig+0x1cc>)
 8001f1a:	6893      	ldreq	r3, [r2, #8]
 8001f1c:	f023 03f0 	biceq.w	r3, r3, #240	@ 0xf0
 8001f20:	6093      	streq	r3, [r2, #8]
 8001f22:	e765      	b.n	8001df0 <HAL_RCC_ClockConfig+0x58>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f24:	6823      	ldr	r3, [r4, #0]
 8001f26:	f023 030f 	bic.w	r3, r3, #15
 8001f2a:	4333      	orrs	r3, r6
 8001f2c:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001f2e:	f7fe ff4b 	bl	8000dc8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f32:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8001f36:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f38:	6823      	ldr	r3, [r4, #0]
 8001f3a:	f003 030f 	and.w	r3, r3, #15
 8001f3e:	42b3      	cmp	r3, r6
 8001f40:	f43f af5d 	beq.w	8001dfe <HAL_RCC_ClockConfig+0x66>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f44:	f7fe ff40 	bl	8000dc8 <HAL_GetTick>
 8001f48:	1bc0      	subs	r0, r0, r7
 8001f4a:	4540      	cmp	r0, r8
 8001f4c:	d9f4      	bls.n	8001f38 <HAL_RCC_ClockConfig+0x1a0>
 8001f4e:	e7bd      	b.n	8001ecc <HAL_RCC_ClockConfig+0x134>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f50:	68a3      	ldr	r3, [r4, #8]
 8001f52:	68e9      	ldr	r1, [r5, #12]
 8001f54:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001f58:	430b      	orrs	r3, r1
 8001f5a:	60a3      	str	r3, [r4, #8]
 8001f5c:	e755      	b.n	8001e0a <HAL_RCC_ClockConfig+0x72>
 8001f5e:	bf00      	nop
 8001f60:	40022000 	.word	0x40022000
 8001f64:	40021000 	.word	0x40021000
 8001f68:	0800336f 	.word	0x0800336f
 8001f6c:	20000004 	.word	0x20000004
 8001f70:	2000000c 	.word	0x2000000c
 8001f74:	007a1200 	.word	0x007a1200
 8001f78:	00f42400 	.word	0x00f42400
 8001f7c:	04c4b400 	.word	0x04c4b400

08001f80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f80:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001f84:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f86:	6800      	ldr	r0, [r0, #0]
 8001f88:	f410 2000 	ands.w	r0, r0, #524288	@ 0x80000
 8001f8c:	d05a      	beq.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f8e:	4d25      	ldr	r5, [pc, #148]	@ (8002024 <HAL_RCCEx_PeriphCLKConfig+0xa4>)
 8001f90:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001f92:	00d8      	lsls	r0, r3, #3
 8001f94:	d444      	bmi.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f96:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001f98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f9c:	65ab      	str	r3, [r5, #88]	@ 0x58
 8001f9e:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8001fa0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fa4:	9301      	str	r3, [sp, #4]
 8001fa6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001fa8:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001faa:	4f1f      	ldr	r7, [pc, #124]	@ (8002028 <HAL_RCCEx_PeriphCLKConfig+0xa8>)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fb2:	603b      	str	r3, [r7, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001fb4:	f7fe ff08 	bl	8000dc8 <HAL_GetTick>
 8001fb8:	4680      	mov	r8, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	05d9      	lsls	r1, r3, #23
 8001fbe:	d535      	bpl.n	800202c <HAL_RCCEx_PeriphCLKConfig+0xac>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001fc0:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001fc4:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001fc6:	f412 7240 	ands.w	r2, r2, #768	@ 0x300
 8001fca:	d01f      	beq.n	800200c <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d011      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001fd0:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001fd4:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
 8001fd8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001fdc:	f8c5 2090 	str.w	r2, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001fe0:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001fe4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001fe8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001fec:	f8c5 2090 	str.w	r2, [r5, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001ff0:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001ff4:	07da      	lsls	r2, r3, #31
 8001ff6:	d509      	bpl.n	800200c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff8:	f7fe fee6 	bl	8000dc8 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ffc:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8002000:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002002:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8002006:	079b      	lsls	r3, r3, #30
 8002008:	f140 8129 	bpl.w	800225e <HAL_RCCEx_PeriphCLKConfig+0x2de>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800200c:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8002010:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8002012:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002016:	4313      	orrs	r3, r2
 8002018:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800201c:	2000      	movs	r0, #0
 800201e:	e00c      	b.n	800203a <HAL_RCCEx_PeriphCLKConfig+0xba>
    FlagStatus       pwrclkchanged = RESET;
 8002020:	2600      	movs	r6, #0
 8002022:	e7c2      	b.n	8001faa <HAL_RCCEx_PeriphCLKConfig+0x2a>
 8002024:	40021000 	.word	0x40021000
 8002028:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800202c:	f7fe fecc 	bl	8000dc8 <HAL_GetTick>
 8002030:	eba0 0008 	sub.w	r0, r0, r8
 8002034:	2802      	cmp	r0, #2
 8002036:	d9c0      	bls.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x3a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002038:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800203a:	b11e      	cbz	r6, 8002044 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800203c:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800203e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002042:	65ab      	str	r3, [r5, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002044:	6823      	ldr	r3, [r4, #0]
 8002046:	07dd      	lsls	r5, r3, #31
 8002048:	d508      	bpl.n	800205c <HAL_RCCEx_PeriphCLKConfig+0xdc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800204a:	4988      	ldr	r1, [pc, #544]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800204c:	6865      	ldr	r5, [r4, #4]
 800204e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002052:	f022 0203 	bic.w	r2, r2, #3
 8002056:	432a      	orrs	r2, r5
 8002058:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800205c:	0799      	lsls	r1, r3, #30
 800205e:	d508      	bpl.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002060:	4982      	ldr	r1, [pc, #520]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002062:	68a5      	ldr	r5, [r4, #8]
 8002064:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002068:	f022 020c 	bic.w	r2, r2, #12
 800206c:	432a      	orrs	r2, r5
 800206e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002072:	075a      	lsls	r2, r3, #29
 8002074:	d508      	bpl.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002076:	497d      	ldr	r1, [pc, #500]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002078:	68e5      	ldr	r5, [r4, #12]
 800207a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800207e:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8002082:	432a      	orrs	r2, r5
 8002084:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002088:	071f      	lsls	r7, r3, #28
 800208a:	d508      	bpl.n	800209e <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800208c:	4977      	ldr	r1, [pc, #476]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800208e:	6925      	ldr	r5, [r4, #16]
 8002090:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002094:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8002098:	432a      	orrs	r2, r5
 800209a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800209e:	06de      	lsls	r6, r3, #27
 80020a0:	d508      	bpl.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80020a2:	4972      	ldr	r1, [pc, #456]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80020a4:	6965      	ldr	r5, [r4, #20]
 80020a6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80020aa:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80020ae:	432a      	orrs	r2, r5
 80020b0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80020b4:	069d      	lsls	r5, r3, #26
 80020b6:	d508      	bpl.n	80020ca <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80020b8:	496c      	ldr	r1, [pc, #432]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80020ba:	69a5      	ldr	r5, [r4, #24]
 80020bc:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80020c0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80020c4:	432a      	orrs	r2, r5
 80020c6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80020ca:	0659      	lsls	r1, r3, #25
 80020cc:	d508      	bpl.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80020ce:	4967      	ldr	r1, [pc, #412]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80020d0:	69e5      	ldr	r5, [r4, #28]
 80020d2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80020d6:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80020da:	432a      	orrs	r2, r5
 80020dc:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80020e0:	061a      	lsls	r2, r3, #24
 80020e2:	d508      	bpl.n	80020f6 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80020e4:	4961      	ldr	r1, [pc, #388]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80020e6:	6a25      	ldr	r5, [r4, #32]
 80020e8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80020ec:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80020f0:	432a      	orrs	r2, r5
 80020f2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80020f6:	05df      	lsls	r7, r3, #23
 80020f8:	d508      	bpl.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80020fa:	495c      	ldr	r1, [pc, #368]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80020fc:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80020fe:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002102:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8002106:	432a      	orrs	r2, r5
 8002108:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800210c:	039e      	lsls	r6, r3, #14
 800210e:	d508      	bpl.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002110:	4956      	ldr	r1, [pc, #344]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002112:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8002114:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 8002118:	f022 0203 	bic.w	r2, r2, #3
 800211c:	432a      	orrs	r2, r5
 800211e:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002122:	059d      	lsls	r5, r3, #22
 8002124:	d508      	bpl.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002126:	4951      	ldr	r1, [pc, #324]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002128:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 800212a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800212e:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8002132:	432a      	orrs	r2, r5
 8002134:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002138:	0559      	lsls	r1, r3, #21
 800213a:	d50f      	bpl.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800213c:	494b      	ldr	r1, [pc, #300]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800213e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8002140:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002144:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8002148:	432a      	orrs	r2, r5
 800214a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800214e:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002152:	bf02      	ittt	eq
 8002154:	68ca      	ldreq	r2, [r1, #12]
 8002156:	f442 1280 	orreq.w	r2, r2, #1048576	@ 0x100000
 800215a:	60ca      	streq	r2, [r1, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800215c:	051a      	lsls	r2, r3, #20
 800215e:	d50f      	bpl.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002160:	4942      	ldr	r1, [pc, #264]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002162:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 8002164:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002168:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 800216c:	432a      	orrs	r2, r5
 800216e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002172:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002176:	bf02      	ittt	eq
 8002178:	68ca      	ldreq	r2, [r1, #12]
 800217a:	f442 1280 	orreq.w	r2, r2, #1048576	@ 0x100000
 800217e:	60ca      	streq	r2, [r1, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002180:	04df      	lsls	r7, r3, #19
 8002182:	d50f      	bpl.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002184:	4939      	ldr	r1, [pc, #228]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002186:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8002188:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800218c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002190:	432a      	orrs	r2, r5
 8002192:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002196:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800219a:	bf02      	ittt	eq
 800219c:	68ca      	ldreq	r2, [r1, #12]
 800219e:	f442 1280 	orreq.w	r2, r2, #1048576	@ 0x100000
 80021a2:	60ca      	streq	r2, [r1, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80021a4:	049e      	lsls	r6, r3, #18
 80021a6:	d50f      	bpl.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80021a8:	4930      	ldr	r1, [pc, #192]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80021aa:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 80021ac:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80021b0:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80021b4:	432a      	orrs	r2, r5
 80021b6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80021ba:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021be:	bf02      	ittt	eq
 80021c0:	68ca      	ldreq	r2, [r1, #12]
 80021c2:	f442 1280 	orreq.w	r2, r2, #1048576	@ 0x100000
 80021c6:	60ca      	streq	r2, [r1, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80021c8:	045d      	lsls	r5, r3, #17
 80021ca:	d50f      	bpl.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80021cc:	4927      	ldr	r1, [pc, #156]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80021ce:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 80021d0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80021d4:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80021d8:	432a      	orrs	r2, r5
 80021da:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80021de:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021e2:	bf02      	ittt	eq
 80021e4:	68ca      	ldreq	r2, [r1, #12]
 80021e6:	f442 1280 	orreq.w	r2, r2, #1048576	@ 0x100000
 80021ea:	60ca      	streq	r2, [r1, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80021ec:	0419      	lsls	r1, r3, #16
 80021ee:	d50f      	bpl.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80021f0:	491e      	ldr	r1, [pc, #120]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80021f2:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 80021f4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80021f8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80021fc:	432a      	orrs	r2, r5
 80021fe:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002202:	f1b5 5f80 	cmp.w	r5, #268435456	@ 0x10000000
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002206:	bf02      	ittt	eq
 8002208:	68ca      	ldreq	r2, [r1, #12]
 800220a:	f442 3280 	orreq.w	r2, r2, #65536	@ 0x10000
 800220e:	60ca      	streq	r2, [r1, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002210:	03da      	lsls	r2, r3, #15
 8002212:	d50f      	bpl.n	8002234 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002214:	4915      	ldr	r1, [pc, #84]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002216:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8002218:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800221c:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8002220:	432a      	orrs	r2, r5
 8002222:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002226:	f1b5 4f80 	cmp.w	r5, #1073741824	@ 0x40000000
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800222a:	bf02      	ittt	eq
 800222c:	68ca      	ldreq	r2, [r1, #12]
 800222e:	f442 3280 	orreq.w	r2, r2, #65536	@ 0x10000
 8002232:	60ca      	streq	r2, [r1, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002234:	035b      	lsls	r3, r3, #13
 8002236:	d50f      	bpl.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002238:	4a0c      	ldr	r2, [pc, #48]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800223a:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800223c:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 8002240:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002244:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8002246:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800224a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800224e:	d103      	bne.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002250:	68d3      	ldr	r3, [r2, #12]
 8002252:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002256:	60d3      	str	r3, [r2, #12]
  }

#endif /* QUADSPI */

  return status;
}
 8002258:	b002      	add	sp, #8
 800225a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800225e:	f7fe fdb3 	bl	8000dc8 <HAL_GetTick>
 8002262:	1bc0      	subs	r0, r0, r7
 8002264:	4540      	cmp	r0, r8
 8002266:	f67f aecc 	bls.w	8002002 <HAL_RCCEx_PeriphCLKConfig+0x82>
 800226a:	e6e5      	b.n	8002038 <HAL_RCCEx_PeriphCLKConfig+0xb8>
 800226c:	40021000 	.word	0x40021000

08002270 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8002270:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002272:	460e      	mov	r6, r1
 8002274:	4614      	mov	r4, r2
 8002276:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002278:	f7fe fda6 	bl	8000dc8 <HAL_GetTick>
 800227c:	4434      	add	r4, r6
 800227e:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 8002280:	f7fe fda2 	bl	8000dc8 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002284:	4b22      	ldr	r3, [pc, #136]	@ (8002310 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa0>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 800228c:	4363      	muls	r3, r4
  tmp_tickstart = HAL_GetTick();
 800228e:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002290:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002292:	682a      	ldr	r2, [r5, #0]
 8002294:	6890      	ldr	r0, [r2, #8]
 8002296:	f010 0080 	ands.w	r0, r0, #128	@ 0x80
 800229a:	d02d      	beq.n	80022f8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x88>
  {
    if (Timeout != HAL_MAX_DELAY)
 800229c:	1c73      	adds	r3, r6, #1
 800229e:	d0f9      	beq.n	8002294 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80022a0:	f7fe fd92 	bl	8000dc8 <HAL_GetTick>
 80022a4:	1bc0      	subs	r0, r0, r7
 80022a6:	42a0      	cmp	r0, r4
 80022a8:	d328      	bcc.n	80022fc <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8c>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80022aa:	682b      	ldr	r3, [r5, #0]
 80022ac:	685a      	ldr	r2, [r3, #4]
 80022ae:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80022b2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022b4:	686a      	ldr	r2, [r5, #4]
 80022b6:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 80022ba:	d10a      	bne.n	80022d2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
 80022bc:	68aa      	ldr	r2, [r5, #8]
 80022be:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80022c2:	d002      	beq.n	80022ca <SPI_WaitFlagStateUntilTimeout.constprop.0+0x5a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80022c4:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80022c8:	d103      	bne.n	80022d2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80022d0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80022d2:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 80022d4:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80022d8:	d107      	bne.n	80022ea <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
        {
          SPI_RESET_CRC(hspi);
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80022e0:	601a      	str	r2, [r3, #0]
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80022e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80022ea:	2301      	movs	r3, #1
 80022ec:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80022f0:	2300      	movs	r3, #0
 80022f2:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80022f6:	2003      	movs	r0, #3
      count--;
    }
  }

  return HAL_OK;
}
 80022f8:	b003      	add	sp, #12
 80022fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 80022fc:	9a01      	ldr	r2, [sp, #4]
      count--;
 80022fe:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 8002300:	2a00      	cmp	r2, #0
      count--;
 8002302:	f103 33ff 	add.w	r3, r3, #4294967295
 8002306:	9301      	str	r3, [sp, #4]
 8002308:	bf08      	it	eq
 800230a:	4614      	moveq	r4, r2
 800230c:	e7c1      	b.n	8002292 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x22>
 800230e:	bf00      	nop
 8002310:	20000004 	.word	0x20000004

08002314 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8002314:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002318:	461c      	mov	r4, r3
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800231a:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800231c:	4617      	mov	r7, r2
  __IO uint8_t  tmpreg8 = 0;
 800231e:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8002322:	4605      	mov	r5, r0
 8002324:	460e      	mov	r6, r1

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002326:	f7fe fd4f 	bl	8000dc8 <HAL_GetTick>
 800232a:	443c      	add	r4, r7
 800232c:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 800232e:	f7fe fd4b 	bl	8000dc8 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002332:	4b29      	ldr	r3, [pc, #164]	@ (80023d8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc4>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002334:	f8d5 9000 	ldr.w	r9, [r5]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	2223      	movs	r2, #35	@ 0x23
 800233c:	4353      	muls	r3, r2
 800233e:	0d1b      	lsrs	r3, r3, #20
 8002340:	4363      	muls	r3, r4
  tmp_tickstart = HAL_GetTick();
 8002342:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002344:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8002346:	682a      	ldr	r2, [r5, #0]
 8002348:	6890      	ldr	r0, [r2, #8]
 800234a:	4030      	ands	r0, r6
 800234c:	d038      	beq.n	80023c0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xac>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800234e:	f5b6 6fc0 	cmp.w	r6, #1536	@ 0x600
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002352:	bf01      	itttt	eq
 8002354:	f899 300c 	ldrbeq.w	r3, [r9, #12]
 8002358:	b2db      	uxtbeq	r3, r3
 800235a:	f88d 3003 	strbeq.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800235e:	f89d 3003 	ldrbeq.w	r3, [sp, #3]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002362:	1c7b      	adds	r3, r7, #1
 8002364:	d0f0      	beq.n	8002348 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x34>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002366:	f7fe fd2f 	bl	8000dc8 <HAL_GetTick>
 800236a:	eba0 0008 	sub.w	r0, r0, r8
 800236e:	42a0      	cmp	r0, r4
 8002370:	d329      	bcc.n	80023c6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xb2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002372:	682b      	ldr	r3, [r5, #0]
 8002374:	685a      	ldr	r2, [r3, #4]
 8002376:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800237a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800237c:	686a      	ldr	r2, [r5, #4]
 800237e:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8002382:	d10a      	bne.n	800239a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
 8002384:	68aa      	ldr	r2, [r5, #8]
 8002386:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800238a:	d002      	beq.n	8002392 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x7e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800238c:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8002390:	d103      	bne.n	800239a <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002398:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800239a:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800239c:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80023a0:	d107      	bne.n	80023b2 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x9e>
        {
          SPI_RESET_CRC(hspi);
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80023a8:	601a      	str	r2, [r3, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80023b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80023b2:	2301      	movs	r3, #1
 80023b4:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80023b8:	2300      	movs	r3, #0
 80023ba:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80023be:	2003      	movs	r0, #3
      count--;
    }
  }

  return HAL_OK;
}
 80023c0:	b003      	add	sp, #12
 80023c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (count == 0U)
 80023c6:	9a01      	ldr	r2, [sp, #4]
      count--;
 80023c8:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 80023ca:	2a00      	cmp	r2, #0
      count--;
 80023cc:	f103 33ff 	add.w	r3, r3, #4294967295
 80023d0:	9301      	str	r3, [sp, #4]
 80023d2:	bf08      	it	eq
 80023d4:	4614      	moveq	r4, r2
 80023d6:	e7b6      	b.n	8002346 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x32>
 80023d8:	20000004 	.word	0x20000004

080023dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80023dc:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80023de:	4613      	mov	r3, r2
{
 80023e0:	460d      	mov	r5, r1
 80023e2:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80023e4:	460a      	mov	r2, r1
 80023e6:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
{
 80023ea:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80023ec:	f7ff ff92 	bl	8002314 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80023f0:	b128      	cbz	r0, 80023fe <SPI_EndRxTxTransaction+0x22>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023f2:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80023f4:	f043 0320 	orr.w	r3, r3, #32
 80023f8:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 80023fa:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 80023fc:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80023fe:	4632      	mov	r2, r6
 8002400:	4629      	mov	r1, r5
 8002402:	4620      	mov	r0, r4
 8002404:	f7ff ff34 	bl	8002270 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8002408:	2800      	cmp	r0, #0
 800240a:	d1f2      	bne.n	80023f2 <SPI_EndRxTxTransaction+0x16>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800240c:	4633      	mov	r3, r6
 800240e:	462a      	mov	r2, r5
 8002410:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002414:	4620      	mov	r0, r4
 8002416:	f7ff ff7d 	bl	8002314 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 800241a:	2800      	cmp	r0, #0
 800241c:	d0ee      	beq.n	80023fc <SPI_EndRxTxTransaction+0x20>
 800241e:	e7e8      	b.n	80023f2 <SPI_EndRxTxTransaction+0x16>

08002420 <HAL_SPI_Init>:
{
 8002420:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 8002422:	4604      	mov	r4, r0
 8002424:	2800      	cmp	r0, #0
 8002426:	d067      	beq.n	80024f8 <HAL_SPI_Init+0xd8>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002428:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800242a:	2b00      	cmp	r3, #0
 800242c:	d15d      	bne.n	80024ea <HAL_SPI_Init+0xca>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800242e:	6842      	ldr	r2, [r0, #4]
 8002430:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8002434:	d000      	beq.n	8002438 <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002436:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002438:	2300      	movs	r3, #0
 800243a:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800243c:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8002440:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002444:	b923      	cbnz	r3, 8002450 <HAL_SPI_Init+0x30>
    hspi->Lock = HAL_UNLOCKED;
 8002446:	f884 205c 	strb.w	r2, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 800244a:	4620      	mov	r0, r4
 800244c:	f7fe fb74 	bl	8000b38 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8002450:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002452:	68e0      	ldr	r0, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002454:	2302      	movs	r3, #2
 8002456:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 800245a:	6813      	ldr	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800245c:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 8002460:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002464:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002466:	f04f 0300 	mov.w	r3, #0
 800246a:	d942      	bls.n	80024f2 <HAL_SPI_Init+0xd2>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800246c:	461d      	mov	r5, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800246e:	f5b0 6f70 	cmp.w	r0, #3840	@ 0xf00
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002472:	bf18      	it	ne
 8002474:	62a3      	strne	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002476:	68a6      	ldr	r6, [r4, #8]
 8002478:	6863      	ldr	r3, [r4, #4]
 800247a:	69a1      	ldr	r1, [r4, #24]
 800247c:	f406 4604 	and.w	r6, r6, #33792	@ 0x8400
 8002480:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8002484:	4333      	orrs	r3, r6
 8002486:	6926      	ldr	r6, [r4, #16]
 8002488:	f006 0602 	and.w	r6, r6, #2
 800248c:	4333      	orrs	r3, r6
 800248e:	6966      	ldr	r6, [r4, #20]
 8002490:	f006 0601 	and.w	r6, r6, #1
 8002494:	4333      	orrs	r3, r6
 8002496:	f401 7600 	and.w	r6, r1, #512	@ 0x200
 800249a:	4333      	orrs	r3, r6
 800249c:	69e6      	ldr	r6, [r4, #28]
 800249e:	f006 0638 	and.w	r6, r6, #56	@ 0x38
 80024a2:	4333      	orrs	r3, r6
 80024a4:	6a26      	ldr	r6, [r4, #32]
 80024a6:	f006 0680 	and.w	r6, r6, #128	@ 0x80
 80024aa:	4333      	orrs	r3, r6
 80024ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80024ae:	f406 5600 	and.w	r6, r6, #8192	@ 0x2000
 80024b2:	4333      	orrs	r3, r6
 80024b4:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80024b6:	6b66      	ldr	r6, [r4, #52]	@ 0x34
 80024b8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80024ba:	f006 0608 	and.w	r6, r6, #8
 80024be:	f003 0310 	and.w	r3, r3, #16
 80024c2:	f400 6070 	and.w	r0, r0, #3840	@ 0xf00
 80024c6:	4333      	orrs	r3, r6
 80024c8:	0c09      	lsrs	r1, r1, #16
 80024ca:	4303      	orrs	r3, r0
 80024cc:	f001 0104 	and.w	r1, r1, #4
 80024d0:	430b      	orrs	r3, r1
 80024d2:	432b      	orrs	r3, r5
 80024d4:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80024d6:	69d3      	ldr	r3, [r2, #28]
 80024d8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80024dc:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80024de:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 80024e0:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80024e2:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80024e4:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 80024e8:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80024ea:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80024ec:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80024f0:	e7a2      	b.n	8002438 <HAL_SPI_Init+0x18>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80024f2:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 80024f6:	e7bc      	b.n	8002472 <HAL_SPI_Init+0x52>
    return HAL_ERROR;
 80024f8:	2001      	movs	r0, #1
 80024fa:	e7f5      	b.n	80024e8 <HAL_SPI_Init+0xc8>

080024fc <HAL_SPI_Transmit>:
{
 80024fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002500:	4604      	mov	r4, r0
 8002502:	461f      	mov	r7, r3
 8002504:	460d      	mov	r5, r1
 8002506:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 8002508:	f7fe fc5e 	bl	8000dc8 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800250c:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8002510:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8002512:	4681      	mov	r9, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002514:	b2d8      	uxtb	r0, r3
 8002516:	f040 80b5 	bne.w	8002684 <HAL_SPI_Transmit+0x188>
  if ((pData == NULL) || (Size == 0U))
 800251a:	2d00      	cmp	r5, #0
 800251c:	d076      	beq.n	800260c <HAL_SPI_Transmit+0x110>
 800251e:	f1b8 0f00 	cmp.w	r8, #0
 8002522:	d073      	beq.n	800260c <HAL_SPI_Transmit+0x110>
  __HAL_LOCK(hspi);
 8002524:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 8002528:	2b01      	cmp	r3, #1
 800252a:	f000 80ab 	beq.w	8002684 <HAL_SPI_Transmit+0x188>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800252e:	2303      	movs	r3, #3
 8002530:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002534:	2300      	movs	r3, #0
 8002536:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 8002538:	e9c4 3313 	strd	r3, r3, [r4, #76]	@ 0x4c
  hspi->TxXferCount = Size;
 800253c:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002540:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002542:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002546:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800254a:	68a3      	ldr	r3, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 800254c:	6826      	ldr	r6, [r4, #0]
  __HAL_LOCK(hspi);
 800254e:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002552:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002556:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002558:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800255c:	d107      	bne.n	800256e <HAL_SPI_Transmit+0x72>
    __HAL_SPI_DISABLE(hspi);
 800255e:	6833      	ldr	r3, [r6, #0]
 8002560:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002564:	6033      	str	r3, [r6, #0]
    SPI_1LINE_TX(hspi);
 8002566:	6833      	ldr	r3, [r6, #0]
 8002568:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800256c:	6033      	str	r3, [r6, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800256e:	6833      	ldr	r3, [r6, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002570:	68e2      	ldr	r2, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002572:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8002574:	bf5e      	ittt	pl
 8002576:	6833      	ldrpl	r3, [r6, #0]
 8002578:	f043 0340 	orrpl.w	r3, r3, #64	@ 0x40
 800257c:	6033      	strpl	r3, [r6, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800257e:	f5b2 6fe0 	cmp.w	r2, #1792	@ 0x700
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002582:	6863      	ldr	r3, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002584:	d945      	bls.n	8002612 <HAL_SPI_Transmit+0x116>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002586:	b113      	cbz	r3, 800258e <HAL_SPI_Transmit+0x92>
 8002588:	f1b8 0f01 	cmp.w	r8, #1
 800258c:	d107      	bne.n	800259e <HAL_SPI_Transmit+0xa2>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800258e:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002592:	60f3      	str	r3, [r6, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002594:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8002596:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002598:	3b01      	subs	r3, #1
 800259a:	b29b      	uxth	r3, r3
 800259c:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 800259e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	b9d3      	cbnz	r3, 80025da <HAL_SPI_Transmit+0xde>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80025a4:	464a      	mov	r2, r9
 80025a6:	4639      	mov	r1, r7
 80025a8:	4620      	mov	r0, r4
 80025aa:	f7ff ff17 	bl	80023dc <SPI_EndRxTxTransaction>
 80025ae:	2800      	cmp	r0, #0
 80025b0:	d165      	bne.n	800267e <HAL_SPI_Transmit+0x182>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80025b2:	68a3      	ldr	r3, [r4, #8]
 80025b4:	b933      	cbnz	r3, 80025c4 <HAL_SPI_Transmit+0xc8>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80025b6:	9301      	str	r3, [sp, #4]
 80025b8:	6823      	ldr	r3, [r4, #0]
 80025ba:	68da      	ldr	r2, [r3, #12]
 80025bc:	9201      	str	r2, [sp, #4]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	9301      	str	r3, [sp, #4]
 80025c2:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 80025c4:	2301      	movs	r3, #1
 80025c6:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80025ca:	6e20      	ldr	r0, [r4, #96]	@ 0x60
  __HAL_UNLOCK(hspi);
 80025cc:	2300      	movs	r3, #0
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80025ce:	1ac0      	subs	r0, r0, r3
  __HAL_UNLOCK(hspi);
 80025d0:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80025d4:	bf18      	it	ne
 80025d6:	2001      	movne	r0, #1
 80025d8:	e018      	b.n	800260c <HAL_SPI_Transmit+0x110>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80025da:	6822      	ldr	r2, [r4, #0]
 80025dc:	6893      	ldr	r3, [r2, #8]
 80025de:	079d      	lsls	r5, r3, #30
 80025e0:	d505      	bpl.n	80025ee <HAL_SPI_Transmit+0xf2>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80025e2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80025e4:	f833 1b02 	ldrh.w	r1, [r3], #2
 80025e8:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80025ea:	63a3      	str	r3, [r4, #56]	@ 0x38
 80025ec:	e7d3      	b.n	8002596 <HAL_SPI_Transmit+0x9a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80025ee:	f7fe fbeb 	bl	8000dc8 <HAL_GetTick>
 80025f2:	eba0 0009 	sub.w	r0, r0, r9
 80025f6:	42b8      	cmp	r0, r7
 80025f8:	d3d1      	bcc.n	800259e <HAL_SPI_Transmit+0xa2>
 80025fa:	1c78      	adds	r0, r7, #1
 80025fc:	d0cf      	beq.n	800259e <HAL_SPI_Transmit+0xa2>
          hspi->State = HAL_SPI_STATE_READY;
 80025fe:	2301      	movs	r3, #1
 8002600:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002604:	2300      	movs	r3, #0
 8002606:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800260a:	2003      	movs	r0, #3
}
 800260c:	b003      	add	sp, #12
 800260e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002612:	b113      	cbz	r3, 800261a <HAL_SPI_Transmit+0x11e>
 8002614:	f1b8 0f01 	cmp.w	r8, #1
 8002618:	d113      	bne.n	8002642 <HAL_SPI_Transmit+0x146>
      if (hspi->TxXferCount > 1U)
 800261a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800261c:	b29b      	uxth	r3, r3
 800261e:	2b01      	cmp	r3, #1
 8002620:	d906      	bls.n	8002630 <HAL_SPI_Transmit+0x134>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002622:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002626:	60f3      	str	r3, [r6, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002628:	63a5      	str	r5, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800262a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800262c:	3b02      	subs	r3, #2
 800262e:	e006      	b.n	800263e <HAL_SPI_Transmit+0x142>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002630:	782b      	ldrb	r3, [r5, #0]
 8002632:	7333      	strb	r3, [r6, #12]
        hspi->pTxBuffPtr ++;
 8002634:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002636:	3301      	adds	r3, #1
 8002638:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 800263a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800263c:	3b01      	subs	r3, #1
 800263e:	b29b      	uxth	r3, r3
 8002640:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8002642:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002644:	b29b      	uxth	r3, r3
 8002646:	2b00      	cmp	r3, #0
 8002648:	d0ac      	beq.n	80025a4 <HAL_SPI_Transmit+0xa8>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800264a:	6822      	ldr	r2, [r4, #0]
 800264c:	6893      	ldr	r3, [r2, #8]
 800264e:	0799      	lsls	r1, r3, #30
 8002650:	d50c      	bpl.n	800266c <HAL_SPI_Transmit+0x170>
        if (hspi->TxXferCount > 1U)
 8002652:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002654:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8002656:	b289      	uxth	r1, r1
 8002658:	2901      	cmp	r1, #1
 800265a:	d904      	bls.n	8002666 <HAL_SPI_Transmit+0x16a>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800265c:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002660:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002662:	63a3      	str	r3, [r4, #56]	@ 0x38
 8002664:	e7e1      	b.n	800262a <HAL_SPI_Transmit+0x12e>
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 800266a:	e7e3      	b.n	8002634 <HAL_SPI_Transmit+0x138>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800266c:	f7fe fbac 	bl	8000dc8 <HAL_GetTick>
 8002670:	eba0 0009 	sub.w	r0, r0, r9
 8002674:	42b8      	cmp	r0, r7
 8002676:	d3e4      	bcc.n	8002642 <HAL_SPI_Transmit+0x146>
 8002678:	1c7b      	adds	r3, r7, #1
 800267a:	d0e2      	beq.n	8002642 <HAL_SPI_Transmit+0x146>
 800267c:	e7bf      	b.n	80025fe <HAL_SPI_Transmit+0x102>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800267e:	2320      	movs	r3, #32
 8002680:	6623      	str	r3, [r4, #96]	@ 0x60
 8002682:	e796      	b.n	80025b2 <HAL_SPI_Transmit+0xb6>
    return HAL_BUSY;
 8002684:	2002      	movs	r0, #2
 8002686:	e7c1      	b.n	800260c <HAL_SPI_Transmit+0x110>

08002688 <HAL_SPI_Transmit_DMA>:
{
 8002688:	b538      	push	{r3, r4, r5, lr}
  if (hspi->State != HAL_SPI_STATE_READY)
 800268a:	f890 305d 	ldrb.w	r3, [r0, #93]	@ 0x5d
 800268e:	2b01      	cmp	r3, #1
{
 8002690:	4604      	mov	r4, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002692:	b2dd      	uxtb	r5, r3
 8002694:	d173      	bne.n	800277e <HAL_SPI_Transmit_DMA+0xf6>
  if ((pData == NULL) || (Size == 0U))
 8002696:	2900      	cmp	r1, #0
 8002698:	d051      	beq.n	800273e <HAL_SPI_Transmit_DMA+0xb6>
 800269a:	2a00      	cmp	r2, #0
 800269c:	d04f      	beq.n	800273e <HAL_SPI_Transmit_DMA+0xb6>
  __HAL_LOCK(hspi);
 800269e:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d06b      	beq.n	800277e <HAL_SPI_Transmit_DMA+0xf6>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80026a6:	2303      	movs	r3, #3
 80026a8:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026ac:	2300      	movs	r3, #0
 80026ae:	6603      	str	r3, [r0, #96]	@ 0x60
  hspi->RxISR       = NULL;
 80026b0:	e9c0 3313 	strd	r3, r3, [r0, #76]	@ 0x4c
  hspi->TxXferCount = Size;
 80026b4:	87c2      	strh	r2, [r0, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80026b6:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80026b8:	f8a0 3044 	strh.w	r3, [r0, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80026bc:	f8a0 3046 	strh.w	r3, [r0, #70]	@ 0x46
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026c0:	6883      	ldr	r3, [r0, #8]
  hspi->TxXferSize  = Size;
 80026c2:	8782      	strh	r2, [r0, #60]	@ 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
    __HAL_SPI_DISABLE(hspi);
 80026c8:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(hspi);
 80026ca:	f880 505c 	strb.w	r5, [r0, #92]	@ 0x5c
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80026ce:	6381      	str	r1, [r0, #56]	@ 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026d0:	d107      	bne.n	80026e2 <HAL_SPI_Transmit_DMA+0x5a>
    __HAL_SPI_DISABLE(hspi);
 80026d2:	6813      	ldr	r3, [r2, #0]
 80026d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80026d8:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 80026da:	6813      	ldr	r3, [r2, #0]
 80026dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026e0:	6013      	str	r3, [r2, #0]
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80026e2:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 80026e4:	4b27      	ldr	r3, [pc, #156]	@ (8002784 <HAL_SPI_Transmit_DMA+0xfc>)
 80026e6:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80026e8:	4b27      	ldr	r3, [pc, #156]	@ (8002788 <HAL_SPI_Transmit_DMA+0x100>)
 80026ea:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80026ec:	4b27      	ldr	r3, [pc, #156]	@ (800278c <HAL_SPI_Transmit_DMA+0x104>)
 80026ee:	6343      	str	r3, [r0, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback = NULL;
 80026f0:	2300      	movs	r3, #0
 80026f2:	6383      	str	r3, [r0, #56]	@ 0x38
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80026f4:	6853      	ldr	r3, [r2, #4]
 80026f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80026fa:	6053      	str	r3, [r2, #4]
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 80026fc:	68e3      	ldr	r3, [r4, #12]
 80026fe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002702:	d80f      	bhi.n	8002724 <HAL_SPI_Transmit_DMA+0x9c>
 8002704:	6983      	ldr	r3, [r0, #24]
 8002706:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800270a:	d10b      	bne.n	8002724 <HAL_SPI_Transmit_DMA+0x9c>
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800270c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800270e:	f013 0f01 	tst.w	r3, #1
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002712:	6853      	ldr	r3, [r2, #4]
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8002714:	d115      	bne.n	8002742 <HAL_SPI_Transmit_DMA+0xba>
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002716:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800271a:	6053      	str	r3, [r2, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800271c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800271e:	f3c3 034e 	ubfx	r3, r3, #1, #15
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8002722:	87e3      	strh	r3, [r4, #62]	@ 0x3e
                                 hspi->TxXferCount))
 8002724:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002726:	320c      	adds	r2, #12
 8002728:	b29b      	uxth	r3, r3
 800272a:	f7fe fc7b 	bl	8001024 <HAL_DMA_Start_IT>
 800272e:	b180      	cbz	r0, 8002752 <HAL_SPI_Transmit_DMA+0xca>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002730:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002732:	f043 0310 	orr.w	r3, r3, #16
 8002736:	6623      	str	r3, [r4, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8002738:	2300      	movs	r3, #0
 800273a:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 800273e:	4628      	mov	r0, r5
 8002740:	bd38      	pop	{r3, r4, r5, pc}
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8002742:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002746:	6053      	str	r3, [r2, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8002748:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 800274a:	f3c3 034e 	ubfx	r3, r3, #1, #15
 800274e:	3301      	adds	r3, #1
 8002750:	e7e7      	b.n	8002722 <HAL_SPI_Transmit_DMA+0x9a>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002752:	6823      	ldr	r3, [r4, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8002758:	bf58      	it	pl
 800275a:	681a      	ldrpl	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 800275c:	f04f 0500 	mov.w	r5, #0
    __HAL_SPI_ENABLE(hspi);
 8002760:	bf5c      	itt	pl
 8002762:	f042 0240 	orrpl.w	r2, r2, #64	@ 0x40
 8002766:	601a      	strpl	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8002768:	f884 505c 	strb.w	r5, [r4, #92]	@ 0x5c
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	f042 0220 	orr.w	r2, r2, #32
 8002772:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002774:	685a      	ldr	r2, [r3, #4]
 8002776:	f042 0202 	orr.w	r2, r2, #2
 800277a:	605a      	str	r2, [r3, #4]
  return HAL_OK;
 800277c:	e7df      	b.n	800273e <HAL_SPI_Transmit_DMA+0xb6>
    return HAL_BUSY;
 800277e:	2502      	movs	r5, #2
 8002780:	e7dd      	b.n	800273e <HAL_SPI_Transmit_DMA+0xb6>
 8002782:	bf00      	nop
 8002784:	08002795 	.word	0x08002795
 8002788:	080027c3 	.word	0x080027c3
 800278c:	080027a1 	.word	0x080027a1

08002790 <HAL_SPI_TxCpltCallback>:
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
 8002790:	4770      	bx	lr

08002792 <HAL_SPI_TxHalfCpltCallback>:
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
 8002792:	4770      	bx	lr

08002794 <SPI_DMAHalfTransmitCplt>:
{
 8002794:	b508      	push	{r3, lr}
  HAL_SPI_TxHalfCpltCallback(hspi);
 8002796:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8002798:	f7ff fffb 	bl	8002792 <HAL_SPI_TxHalfCpltCallback>
}
 800279c:	bd08      	pop	{r3, pc}

0800279e <HAL_SPI_ErrorCallback>:
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
 800279e:	4770      	bx	lr

080027a0 <SPI_DMAError>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80027a0:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80027a2:	6802      	ldr	r2, [r0, #0]
{
 80027a4:	b508      	push	{r3, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80027a6:	6853      	ldr	r3, [r2, #4]
 80027a8:	f023 0303 	bic.w	r3, r3, #3
 80027ac:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80027ae:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80027b0:	f043 0310 	orr.w	r3, r3, #16
 80027b4:	6603      	str	r3, [r0, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80027b6:	2301      	movs	r3, #1
 80027b8:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
  HAL_SPI_ErrorCallback(hspi);
 80027bc:	f7ff ffef 	bl	800279e <HAL_SPI_ErrorCallback>
}
 80027c0:	bd08      	pop	{r3, pc}

080027c2 <SPI_DMATransmitCplt>:
{
 80027c2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80027c4:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80027c6:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  tickstart = HAL_GetTick();
 80027c8:	f7fe fafe 	bl	8000dc8 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80027cc:	682b      	ldr	r3, [r5, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	069b      	lsls	r3, r3, #26
  tickstart = HAL_GetTick();
 80027d2:	4602      	mov	r2, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80027d4:	d426      	bmi.n	8002824 <SPI_DMATransmitCplt+0x62>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80027d6:	6823      	ldr	r3, [r4, #0]
 80027d8:	6859      	ldr	r1, [r3, #4]
 80027da:	f021 0120 	bic.w	r1, r1, #32
 80027de:	6059      	str	r1, [r3, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80027e0:	6859      	ldr	r1, [r3, #4]
 80027e2:	f021 0102 	bic.w	r1, r1, #2
 80027e6:	6059      	str	r1, [r3, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80027e8:	4620      	mov	r0, r4
 80027ea:	2164      	movs	r1, #100	@ 0x64
 80027ec:	f7ff fdf6 	bl	80023dc <SPI_EndRxTxTransaction>
 80027f0:	b118      	cbz	r0, 80027fa <SPI_DMATransmitCplt+0x38>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027f2:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80027f4:	f043 0320 	orr.w	r3, r3, #32
 80027f8:	6623      	str	r3, [r4, #96]	@ 0x60
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80027fa:	68a3      	ldr	r3, [r4, #8]
 80027fc:	b933      	cbnz	r3, 800280c <SPI_DMATransmitCplt+0x4a>
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80027fe:	9301      	str	r3, [sp, #4]
 8002800:	6823      	ldr	r3, [r4, #0]
 8002802:	68da      	ldr	r2, [r3, #12]
 8002804:	9201      	str	r2, [sp, #4]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	9301      	str	r3, [sp, #4]
 800280a:	9b01      	ldr	r3, [sp, #4]
    hspi->TxXferCount = 0U;
 800280c:	2300      	movs	r3, #0
 800280e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8002810:	2301      	movs	r3, #1
 8002812:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002816:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002818:	b123      	cbz	r3, 8002824 <SPI_DMATransmitCplt+0x62>
      HAL_SPI_ErrorCallback(hspi);
 800281a:	4620      	mov	r0, r4
 800281c:	f7ff ffbf 	bl	800279e <HAL_SPI_ErrorCallback>
}
 8002820:	b003      	add	sp, #12
 8002822:	bd30      	pop	{r4, r5, pc}
  HAL_SPI_TxCpltCallback(hspi);
 8002824:	4620      	mov	r0, r4
 8002826:	f7ff ffb3 	bl	8002790 <HAL_SPI_TxCpltCallback>
 800282a:	e7f9      	b.n	8002820 <SPI_DMATransmitCplt+0x5e>

0800282c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800282c:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800282e:	6a02      	ldr	r2, [r0, #32]
 8002830:	f022 0201 	bic.w	r2, r2, #1
 8002834:	6202      	str	r2, [r0, #32]
{
 8002836:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002838:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800283a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800283c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800283e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002842:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002846:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002848:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800284a:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800284e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002850:	4d1f      	ldr	r5, [pc, #124]	@ (80028d0 <TIM_OC1_SetConfig+0xa4>)
 8002852:	42a8      	cmp	r0, r5
 8002854:	d013      	beq.n	800287e <TIM_OC1_SetConfig+0x52>
 8002856:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800285a:	42a8      	cmp	r0, r5
 800285c:	d00f      	beq.n	800287e <TIM_OC1_SetConfig+0x52>
 800285e:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8002862:	42a8      	cmp	r0, r5
 8002864:	d00b      	beq.n	800287e <TIM_OC1_SetConfig+0x52>
 8002866:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800286a:	42a8      	cmp	r0, r5
 800286c:	d007      	beq.n	800287e <TIM_OC1_SetConfig+0x52>
 800286e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002872:	42a8      	cmp	r0, r5
 8002874:	d003      	beq.n	800287e <TIM_OC1_SetConfig+0x52>
 8002876:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800287a:	42a8      	cmp	r0, r5
 800287c:	d122      	bne.n	80028c4 <TIM_OC1_SetConfig+0x98>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800287e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002880:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002884:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002886:	4d12      	ldr	r5, [pc, #72]	@ (80028d0 <TIM_OC1_SetConfig+0xa4>)
 8002888:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 800288a:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800288e:	d013      	beq.n	80028b8 <TIM_OC1_SetConfig+0x8c>
 8002890:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002894:	42a8      	cmp	r0, r5
 8002896:	d00f      	beq.n	80028b8 <TIM_OC1_SetConfig+0x8c>
 8002898:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 800289c:	42a8      	cmp	r0, r5
 800289e:	d00b      	beq.n	80028b8 <TIM_OC1_SetConfig+0x8c>
 80028a0:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80028a4:	42a8      	cmp	r0, r5
 80028a6:	d007      	beq.n	80028b8 <TIM_OC1_SetConfig+0x8c>
 80028a8:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80028ac:	42a8      	cmp	r0, r5
 80028ae:	d003      	beq.n	80028b8 <TIM_OC1_SetConfig+0x8c>
 80028b0:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80028b4:	42a8      	cmp	r0, r5
 80028b6:	d105      	bne.n	80028c4 <TIM_OC1_SetConfig+0x98>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80028b8:	f424 7540 	bic.w	r5, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80028bc:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 80028c0:	4334      	orrs	r4, r6
 80028c2:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028c4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80028c6:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80028c8:	684a      	ldr	r2, [r1, #4]
 80028ca:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028cc:	6203      	str	r3, [r0, #32]
}
 80028ce:	bd70      	pop	{r4, r5, r6, pc}
 80028d0:	40012c00 	.word	0x40012c00

080028d4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028d4:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80028d6:	6a02      	ldr	r2, [r0, #32]
 80028d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028dc:	6202      	str	r2, [r0, #32]
{
 80028de:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028e0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80028e2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80028e4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80028e6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80028ea:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 80028ee:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80028f0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80028f2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80028f6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80028fa:	4d1a      	ldr	r5, [pc, #104]	@ (8002964 <TIM_OC3_SetConfig+0x90>)
 80028fc:	42a8      	cmp	r0, r5
 80028fe:	d007      	beq.n	8002910 <TIM_OC3_SetConfig+0x3c>
 8002900:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002904:	42a8      	cmp	r0, r5
 8002906:	d003      	beq.n	8002910 <TIM_OC3_SetConfig+0x3c>
 8002908:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 800290c:	42a8      	cmp	r0, r5
 800290e:	d10d      	bne.n	800292c <TIM_OC3_SetConfig+0x58>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002910:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002912:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002916:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800291a:	4d12      	ldr	r5, [pc, #72]	@ (8002964 <TIM_OC3_SetConfig+0x90>)
 800291c:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 800291e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002922:	d012      	beq.n	800294a <TIM_OC3_SetConfig+0x76>
 8002924:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002928:	42a8      	cmp	r0, r5
 800292a:	d00e      	beq.n	800294a <TIM_OC3_SetConfig+0x76>
 800292c:	4d0e      	ldr	r5, [pc, #56]	@ (8002968 <TIM_OC3_SetConfig+0x94>)
 800292e:	42a8      	cmp	r0, r5
 8002930:	d00b      	beq.n	800294a <TIM_OC3_SetConfig+0x76>
 8002932:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002936:	42a8      	cmp	r0, r5
 8002938:	d007      	beq.n	800294a <TIM_OC3_SetConfig+0x76>
 800293a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800293e:	42a8      	cmp	r0, r5
 8002940:	d003      	beq.n	800294a <TIM_OC3_SetConfig+0x76>
 8002942:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002946:	42a8      	cmp	r0, r5
 8002948:	d106      	bne.n	8002958 <TIM_OC3_SetConfig+0x84>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800294a:	f424 5540 	bic.w	r5, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800294e:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8002952:	4334      	orrs	r4, r6
 8002954:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002958:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800295a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800295c:	684a      	ldr	r2, [r1, #4]
 800295e:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002960:	6203      	str	r3, [r0, #32]
}
 8002962:	bd70      	pop	{r4, r5, r6, pc}
 8002964:	40012c00 	.word	0x40012c00
 8002968:	40014000 	.word	0x40014000

0800296c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800296c:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800296e:	6a02      	ldr	r2, [r0, #32]
 8002970:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002974:	6202      	str	r2, [r0, #32]
{
 8002976:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002978:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800297a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800297c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800297e:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8002982:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002986:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800298a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800298c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002990:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8002994:	4d1a      	ldr	r5, [pc, #104]	@ (8002a00 <TIM_OC4_SetConfig+0x94>)
 8002996:	42a8      	cmp	r0, r5
 8002998:	d007      	beq.n	80029aa <TIM_OC4_SetConfig+0x3e>
 800299a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800299e:	42a8      	cmp	r0, r5
 80029a0:	d003      	beq.n	80029aa <TIM_OC4_SetConfig+0x3e>
 80029a2:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 80029a6:	42a8      	cmp	r0, r5
 80029a8:	d10d      	bne.n	80029c6 <TIM_OC4_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80029aa:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 80029ac:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80029b0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029b4:	4d12      	ldr	r5, [pc, #72]	@ (8002a00 <TIM_OC4_SetConfig+0x94>)
 80029b6:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC4NE;
 80029b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029bc:	d012      	beq.n	80029e4 <TIM_OC4_SetConfig+0x78>
 80029be:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80029c2:	42a8      	cmp	r0, r5
 80029c4:	d00e      	beq.n	80029e4 <TIM_OC4_SetConfig+0x78>
 80029c6:	4d0f      	ldr	r5, [pc, #60]	@ (8002a04 <TIM_OC4_SetConfig+0x98>)
 80029c8:	42a8      	cmp	r0, r5
 80029ca:	d00b      	beq.n	80029e4 <TIM_OC4_SetConfig+0x78>
 80029cc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80029d0:	42a8      	cmp	r0, r5
 80029d2:	d007      	beq.n	80029e4 <TIM_OC4_SetConfig+0x78>
 80029d4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80029d8:	42a8      	cmp	r0, r5
 80029da:	d003      	beq.n	80029e4 <TIM_OC4_SetConfig+0x78>
 80029dc:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80029e0:	42a8      	cmp	r0, r5
 80029e2:	d106      	bne.n	80029f2 <TIM_OC4_SetConfig+0x86>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80029e4:	f424 4540 	bic.w	r5, r4, #49152	@ 0xc000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80029e8:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 80029ec:	4334      	orrs	r4, r6
 80029ee:	ea45 1484 	orr.w	r4, r5, r4, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029f2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80029f4:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80029f6:	684a      	ldr	r2, [r1, #4]
 80029f8:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029fa:	6203      	str	r3, [r0, #32]
}
 80029fc:	bd70      	pop	{r4, r5, r6, pc}
 80029fe:	bf00      	nop
 8002a00:	40012c00 	.word	0x40012c00
 8002a04:	40014000 	.word	0x40014000

08002a08 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a08:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002a0a:	6a02      	ldr	r2, [r0, #32]
 8002a0c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002a10:	6202      	str	r2, [r0, #32]
{
 8002a12:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a14:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002a16:	6d02      	ldr	r2, [r0, #80]	@ 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a18:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002a1a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002a1e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 8002a22:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002a24:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8002a26:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002a2a:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a2e:	4d11      	ldr	r5, [pc, #68]	@ (8002a74 <TIM_OC5_SetConfig+0x6c>)
 8002a30:	42a8      	cmp	r0, r5
 8002a32:	d013      	beq.n	8002a5c <TIM_OC5_SetConfig+0x54>
 8002a34:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002a38:	42a8      	cmp	r0, r5
 8002a3a:	d00f      	beq.n	8002a5c <TIM_OC5_SetConfig+0x54>
 8002a3c:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8002a40:	42a8      	cmp	r0, r5
 8002a42:	d00b      	beq.n	8002a5c <TIM_OC5_SetConfig+0x54>
 8002a44:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002a48:	42a8      	cmp	r0, r5
 8002a4a:	d007      	beq.n	8002a5c <TIM_OC5_SetConfig+0x54>
 8002a4c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002a50:	42a8      	cmp	r0, r5
 8002a52:	d003      	beq.n	8002a5c <TIM_OC5_SetConfig+0x54>
 8002a54:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002a58:	42a8      	cmp	r0, r5
 8002a5a:	d104      	bne.n	8002a66 <TIM_OC5_SetConfig+0x5e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002a5c:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002a5e:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002a62:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a66:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002a68:	6502      	str	r2, [r0, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002a6a:	684a      	ldr	r2, [r1, #4]
 8002a6c:	6482      	str	r2, [r0, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a6e:	6203      	str	r3, [r0, #32]
}
 8002a70:	bd30      	pop	{r4, r5, pc}
 8002a72:	bf00      	nop
 8002a74:	40012c00 	.word	0x40012c00

08002a78 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a78:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002a7a:	6a02      	ldr	r2, [r0, #32]
 8002a7c:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8002a80:	6202      	str	r2, [r0, #32]
{
 8002a82:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a84:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002a86:	6d02      	ldr	r2, [r0, #80]	@ 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a88:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002a8a:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8002a8e:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a92:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002a96:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002a98:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002a9c:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002aa0:	4d10      	ldr	r5, [pc, #64]	@ (8002ae4 <TIM_OC6_SetConfig+0x6c>)
 8002aa2:	42a8      	cmp	r0, r5
 8002aa4:	d013      	beq.n	8002ace <TIM_OC6_SetConfig+0x56>
 8002aa6:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002aaa:	42a8      	cmp	r0, r5
 8002aac:	d00f      	beq.n	8002ace <TIM_OC6_SetConfig+0x56>
 8002aae:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8002ab2:	42a8      	cmp	r0, r5
 8002ab4:	d00b      	beq.n	8002ace <TIM_OC6_SetConfig+0x56>
 8002ab6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002aba:	42a8      	cmp	r0, r5
 8002abc:	d007      	beq.n	8002ace <TIM_OC6_SetConfig+0x56>
 8002abe:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002ac2:	42a8      	cmp	r0, r5
 8002ac4:	d003      	beq.n	8002ace <TIM_OC6_SetConfig+0x56>
 8002ac6:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002aca:	42a8      	cmp	r0, r5
 8002acc:	d104      	bne.n	8002ad8 <TIM_OC6_SetConfig+0x60>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002ace:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002ad0:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002ad4:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ad8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002ada:	6502      	str	r2, [r0, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002adc:	684a      	ldr	r2, [r1, #4]
 8002ade:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ae0:	6203      	str	r3, [r0, #32]
}
 8002ae2:	bd30      	pop	{r4, r5, pc}
 8002ae4:	40012c00 	.word	0x40012c00

08002ae8 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002ae8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d12f      	bne.n	8002b50 <HAL_TIM_Base_Start+0x68>
  htim->State = HAL_TIM_STATE_BUSY;
 8002af0:	2302      	movs	r3, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002af2:	4a18      	ldr	r2, [pc, #96]	@ (8002b54 <HAL_TIM_Base_Start+0x6c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8002af4:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002af8:	6803      	ldr	r3, [r0, #0]
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d01a      	beq.n	8002b34 <HAL_TIM_Base_Start+0x4c>
 8002afe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b02:	d017      	beq.n	8002b34 <HAL_TIM_Base_Start+0x4c>
 8002b04:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d013      	beq.n	8002b34 <HAL_TIM_Base_Start+0x4c>
 8002b0c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d00f      	beq.n	8002b34 <HAL_TIM_Base_Start+0x4c>
 8002b14:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d00b      	beq.n	8002b34 <HAL_TIM_Base_Start+0x4c>
 8002b1c:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d007      	beq.n	8002b34 <HAL_TIM_Base_Start+0x4c>
 8002b24:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d003      	beq.n	8002b34 <HAL_TIM_Base_Start+0x4c>
 8002b2c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d107      	bne.n	8002b44 <HAL_TIM_Base_Start+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b34:	6899      	ldr	r1, [r3, #8]
 8002b36:	4a08      	ldr	r2, [pc, #32]	@ (8002b58 <HAL_TIM_Base_Start+0x70>)
 8002b38:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b3a:	2a06      	cmp	r2, #6
 8002b3c:	d006      	beq.n	8002b4c <HAL_TIM_Base_Start+0x64>
 8002b3e:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8002b42:	d003      	beq.n	8002b4c <HAL_TIM_Base_Start+0x64>
      __HAL_TIM_ENABLE(htim);
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	f042 0201 	orr.w	r2, r2, #1
 8002b4a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002b4c:	2000      	movs	r0, #0
 8002b4e:	4770      	bx	lr
    return HAL_ERROR;
 8002b50:	2001      	movs	r0, #1
}
 8002b52:	4770      	bx	lr
 8002b54:	40012c00 	.word	0x40012c00
 8002b58:	00010007 	.word	0x00010007

08002b5c <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 8002b5c:	4770      	bx	lr

08002b5e <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8002b5e:	4770      	bx	lr

08002b60 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8002b60:	4770      	bx	lr

08002b62 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8002b62:	4770      	bx	lr

08002b64 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8002b64:	4770      	bx	lr

08002b66 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 8002b66:	6803      	ldr	r3, [r0, #0]
{
 8002b68:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8002b6a:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002b6c:	691e      	ldr	r6, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002b6e:	07b2      	lsls	r2, r6, #30
{
 8002b70:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002b72:	d50e      	bpl.n	8002b92 <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002b74:	07a9      	lsls	r1, r5, #30
 8002b76:	d50c      	bpl.n	8002b92 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002b78:	f06f 0202 	mvn.w	r2, #2
 8002b7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b7e:	2201      	movs	r2, #1
 8002b80:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	079a      	lsls	r2, r3, #30
 8002b86:	f000 80a4 	beq.w	8002cd2 <HAL_TIM_IRQHandler+0x16c>
          HAL_TIM_IC_CaptureCallback(htim);
 8002b8a:	f7ff ffe9 	bl	8002b60 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002b92:	0773      	lsls	r3, r6, #29
 8002b94:	d511      	bpl.n	8002bba <HAL_TIM_IRQHandler+0x54>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002b96:	0768      	lsls	r0, r5, #29
 8002b98:	d50f      	bpl.n	8002bba <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002b9a:	6823      	ldr	r3, [r4, #0]
 8002b9c:	f06f 0204 	mvn.w	r2, #4
 8002ba0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ba2:	2202      	movs	r2, #2
 8002ba4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002bac:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002bae:	f000 8096 	beq.w	8002cde <HAL_TIM_IRQHandler+0x178>
        HAL_TIM_IC_CaptureCallback(htim);
 8002bb2:	f7ff ffd5 	bl	8002b60 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002bba:	0731      	lsls	r1, r6, #28
 8002bbc:	d510      	bpl.n	8002be0 <HAL_TIM_IRQHandler+0x7a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002bbe:	072a      	lsls	r2, r5, #28
 8002bc0:	d50e      	bpl.n	8002be0 <HAL_TIM_IRQHandler+0x7a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002bc2:	6823      	ldr	r3, [r4, #0]
 8002bc4:	f06f 0208 	mvn.w	r2, #8
 8002bc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bca:	2204      	movs	r2, #4
 8002bcc:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bce:	69db      	ldr	r3, [r3, #28]
 8002bd0:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8002bd2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002bd4:	f000 8089 	beq.w	8002cea <HAL_TIM_IRQHandler+0x184>
        HAL_TIM_IC_CaptureCallback(htim);
 8002bd8:	f7ff ffc2 	bl	8002b60 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002be0:	06f1      	lsls	r1, r6, #27
 8002be2:	d510      	bpl.n	8002c06 <HAL_TIM_IRQHandler+0xa0>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002be4:	06ea      	lsls	r2, r5, #27
 8002be6:	d50e      	bpl.n	8002c06 <HAL_TIM_IRQHandler+0xa0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002be8:	6823      	ldr	r3, [r4, #0]
 8002bea:	f06f 0210 	mvn.w	r2, #16
 8002bee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bf0:	2208      	movs	r2, #8
 8002bf2:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002bfa:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bfc:	d07b      	beq.n	8002cf6 <HAL_TIM_IRQHandler+0x190>
        HAL_TIM_IC_CaptureCallback(htim);
 8002bfe:	f7ff ffaf 	bl	8002b60 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c02:	2300      	movs	r3, #0
 8002c04:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002c06:	07f3      	lsls	r3, r6, #31
 8002c08:	d508      	bpl.n	8002c1c <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002c0a:	07e8      	lsls	r0, r5, #31
 8002c0c:	d506      	bpl.n	8002c1c <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002c0e:	6823      	ldr	r3, [r4, #0]
 8002c10:	f06f 0201 	mvn.w	r2, #1
 8002c14:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c16:	4620      	mov	r0, r4
 8002c18:	f7ff ffa0 	bl	8002b5c <HAL_TIM_PeriodElapsedCallback>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002c1c:	f416 5f02 	tst.w	r6, #8320	@ 0x2080
 8002c20:	d008      	beq.n	8002c34 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002c22:	0629      	lsls	r1, r5, #24
 8002c24:	d506      	bpl.n	8002c34 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002c26:	6823      	ldr	r3, [r4, #0]
 8002c28:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002c2c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002c2e:	4620      	mov	r0, r4
 8002c30:	f000 fb4d 	bl	80032ce <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002c34:	05f2      	lsls	r2, r6, #23
 8002c36:	d508      	bpl.n	8002c4a <HAL_TIM_IRQHandler+0xe4>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002c38:	062b      	lsls	r3, r5, #24
 8002c3a:	d506      	bpl.n	8002c4a <HAL_TIM_IRQHandler+0xe4>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002c3c:	6823      	ldr	r3, [r4, #0]
 8002c3e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002c42:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002c44:	4620      	mov	r0, r4
 8002c46:	f000 fb43 	bl	80032d0 <HAL_TIMEx_Break2Callback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002c4a:	0670      	lsls	r0, r6, #25
 8002c4c:	d508      	bpl.n	8002c60 <HAL_TIM_IRQHandler+0xfa>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002c4e:	0669      	lsls	r1, r5, #25
 8002c50:	d506      	bpl.n	8002c60 <HAL_TIM_IRQHandler+0xfa>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002c52:	6823      	ldr	r3, [r4, #0]
 8002c54:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002c58:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002c5a:	4620      	mov	r0, r4
 8002c5c:	f7ff ff82 	bl	8002b64 <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002c60:	06b2      	lsls	r2, r6, #26
 8002c62:	d508      	bpl.n	8002c76 <HAL_TIM_IRQHandler+0x110>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002c64:	06ab      	lsls	r3, r5, #26
 8002c66:	d506      	bpl.n	8002c76 <HAL_TIM_IRQHandler+0x110>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002c68:	6823      	ldr	r3, [r4, #0]
 8002c6a:	f06f 0220 	mvn.w	r2, #32
 8002c6e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002c70:	4620      	mov	r0, r4
 8002c72:	f000 fb2b 	bl	80032cc <HAL_TIMEx_CommutCallback>
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8002c76:	02f0      	lsls	r0, r6, #11
 8002c78:	d508      	bpl.n	8002c8c <HAL_TIM_IRQHandler+0x126>
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8002c7a:	02e9      	lsls	r1, r5, #11
 8002c7c:	d506      	bpl.n	8002c8c <HAL_TIM_IRQHandler+0x126>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8002c7e:	6823      	ldr	r3, [r4, #0]
 8002c80:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8002c84:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 8002c86:	4620      	mov	r0, r4
 8002c88:	f000 fb23 	bl	80032d2 <HAL_TIMEx_EncoderIndexCallback>
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8002c8c:	02b2      	lsls	r2, r6, #10
 8002c8e:	d508      	bpl.n	8002ca2 <HAL_TIM_IRQHandler+0x13c>
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8002c90:	02ab      	lsls	r3, r5, #10
 8002c92:	d506      	bpl.n	8002ca2 <HAL_TIM_IRQHandler+0x13c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8002c94:	6823      	ldr	r3, [r4, #0]
 8002c96:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8002c9a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 8002c9c:	4620      	mov	r0, r4
 8002c9e:	f000 fb19 	bl	80032d4 <HAL_TIMEx_DirectionChangeCallback>
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8002ca2:	0270      	lsls	r0, r6, #9
 8002ca4:	d508      	bpl.n	8002cb8 <HAL_TIM_IRQHandler+0x152>
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8002ca6:	0269      	lsls	r1, r5, #9
 8002ca8:	d506      	bpl.n	8002cb8 <HAL_TIM_IRQHandler+0x152>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8002caa:	6823      	ldr	r3, [r4, #0]
 8002cac:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8002cb0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 8002cb2:	4620      	mov	r0, r4
 8002cb4:	f000 fb0f 	bl	80032d6 <HAL_TIMEx_IndexErrorCallback>
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8002cb8:	0232      	lsls	r2, r6, #8
 8002cba:	d522      	bpl.n	8002d02 <HAL_TIM_IRQHandler+0x19c>
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8002cbc:	022b      	lsls	r3, r5, #8
 8002cbe:	d520      	bpl.n	8002d02 <HAL_TIM_IRQHandler+0x19c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8002cc0:	6823      	ldr	r3, [r4, #0]
 8002cc2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
      HAL_TIMEx_TransitionErrorCallback(htim);
 8002cc6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8002cc8:	611a      	str	r2, [r3, #16]
}
 8002cca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 8002cce:	f000 bb03 	b.w	80032d8 <HAL_TIMEx_TransitionErrorCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cd2:	f7ff ff44 	bl	8002b5e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cd6:	4620      	mov	r0, r4
 8002cd8:	f7ff ff43 	bl	8002b62 <HAL_TIM_PWM_PulseFinishedCallback>
 8002cdc:	e757      	b.n	8002b8e <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cde:	f7ff ff3e 	bl	8002b5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ce2:	4620      	mov	r0, r4
 8002ce4:	f7ff ff3d 	bl	8002b62 <HAL_TIM_PWM_PulseFinishedCallback>
 8002ce8:	e765      	b.n	8002bb6 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cea:	f7ff ff38 	bl	8002b5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cee:	4620      	mov	r0, r4
 8002cf0:	f7ff ff37 	bl	8002b62 <HAL_TIM_PWM_PulseFinishedCallback>
 8002cf4:	e772      	b.n	8002bdc <HAL_TIM_IRQHandler+0x76>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cf6:	f7ff ff32 	bl	8002b5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cfa:	4620      	mov	r0, r4
 8002cfc:	f7ff ff31 	bl	8002b62 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d00:	e77f      	b.n	8002c02 <HAL_TIM_IRQHandler+0x9c>
}
 8002d02:	bd70      	pop	{r4, r5, r6, pc}

08002d04 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d04:	4a39      	ldr	r2, [pc, #228]	@ (8002dec <TIM_Base_SetConfig+0xe8>)
  tmpcr1 = TIMx->CR1;
 8002d06:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d08:	4290      	cmp	r0, r2
 8002d0a:	d016      	beq.n	8002d3a <TIM_Base_SetConfig+0x36>
 8002d0c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002d10:	d013      	beq.n	8002d3a <TIM_Base_SetConfig+0x36>
 8002d12:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002d16:	4290      	cmp	r0, r2
 8002d18:	d00f      	beq.n	8002d3a <TIM_Base_SetConfig+0x36>
 8002d1a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002d1e:	4290      	cmp	r0, r2
 8002d20:	d00b      	beq.n	8002d3a <TIM_Base_SetConfig+0x36>
 8002d22:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002d26:	4290      	cmp	r0, r2
 8002d28:	d007      	beq.n	8002d3a <TIM_Base_SetConfig+0x36>
 8002d2a:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8002d2e:	4290      	cmp	r0, r2
 8002d30:	d003      	beq.n	8002d3a <TIM_Base_SetConfig+0x36>
 8002d32:	f502 52e0 	add.w	r2, r2, #7168	@ 0x1c00
 8002d36:	4290      	cmp	r0, r2
 8002d38:	d119      	bne.n	8002d6e <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 8002d3a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002d40:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d42:	4a2a      	ldr	r2, [pc, #168]	@ (8002dec <TIM_Base_SetConfig+0xe8>)
 8002d44:	4290      	cmp	r0, r2
 8002d46:	d021      	beq.n	8002d8c <TIM_Base_SetConfig+0x88>
 8002d48:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002d4c:	d01e      	beq.n	8002d8c <TIM_Base_SetConfig+0x88>
 8002d4e:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002d52:	4290      	cmp	r0, r2
 8002d54:	d01a      	beq.n	8002d8c <TIM_Base_SetConfig+0x88>
 8002d56:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002d5a:	4290      	cmp	r0, r2
 8002d5c:	d016      	beq.n	8002d8c <TIM_Base_SetConfig+0x88>
 8002d5e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002d62:	4290      	cmp	r0, r2
 8002d64:	d012      	beq.n	8002d8c <TIM_Base_SetConfig+0x88>
 8002d66:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 8002d6a:	4290      	cmp	r0, r2
 8002d6c:	d00e      	beq.n	8002d8c <TIM_Base_SetConfig+0x88>
 8002d6e:	4a20      	ldr	r2, [pc, #128]	@ (8002df0 <TIM_Base_SetConfig+0xec>)
 8002d70:	4290      	cmp	r0, r2
 8002d72:	d00b      	beq.n	8002d8c <TIM_Base_SetConfig+0x88>
 8002d74:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002d78:	4290      	cmp	r0, r2
 8002d7a:	d007      	beq.n	8002d8c <TIM_Base_SetConfig+0x88>
 8002d7c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002d80:	4290      	cmp	r0, r2
 8002d82:	d003      	beq.n	8002d8c <TIM_Base_SetConfig+0x88>
 8002d84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002d88:	4290      	cmp	r0, r2
 8002d8a:	d103      	bne.n	8002d94 <TIM_Base_SetConfig+0x90>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d8c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d92:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d94:	694a      	ldr	r2, [r1, #20]
 8002d96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d9a:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002d9c:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d9e:	688b      	ldr	r3, [r1, #8]
 8002da0:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002da2:	680b      	ldr	r3, [r1, #0]
 8002da4:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002da6:	4b11      	ldr	r3, [pc, #68]	@ (8002dec <TIM_Base_SetConfig+0xe8>)
 8002da8:	4298      	cmp	r0, r3
 8002daa:	d013      	beq.n	8002dd4 <TIM_Base_SetConfig+0xd0>
 8002dac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002db0:	4298      	cmp	r0, r3
 8002db2:	d00f      	beq.n	8002dd4 <TIM_Base_SetConfig+0xd0>
 8002db4:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8002db8:	4298      	cmp	r0, r3
 8002dba:	d00b      	beq.n	8002dd4 <TIM_Base_SetConfig+0xd0>
 8002dbc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002dc0:	4298      	cmp	r0, r3
 8002dc2:	d007      	beq.n	8002dd4 <TIM_Base_SetConfig+0xd0>
 8002dc4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002dc8:	4298      	cmp	r0, r3
 8002dca:	d003      	beq.n	8002dd4 <TIM_Base_SetConfig+0xd0>
 8002dcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002dd0:	4298      	cmp	r0, r3
 8002dd2:	d101      	bne.n	8002dd8 <TIM_Base_SetConfig+0xd4>
    TIMx->RCR = Structure->RepetitionCounter;
 8002dd4:	690b      	ldr	r3, [r1, #16]
 8002dd6:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002ddc:	6903      	ldr	r3, [r0, #16]
 8002dde:	07db      	lsls	r3, r3, #31
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002de0:	bf42      	ittt	mi
 8002de2:	6903      	ldrmi	r3, [r0, #16]
 8002de4:	f023 0301 	bicmi.w	r3, r3, #1
 8002de8:	6103      	strmi	r3, [r0, #16]
}
 8002dea:	4770      	bx	lr
 8002dec:	40012c00 	.word	0x40012c00
 8002df0:	40014000 	.word	0x40014000

08002df4 <HAL_TIM_Base_Init>:
{
 8002df4:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002df6:	4604      	mov	r4, r0
 8002df8:	b350      	cbz	r0, 8002e50 <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002dfa:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002dfe:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002e02:	b91b      	cbnz	r3, 8002e0c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002e04:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002e08:	f7fd fef6 	bl	8000bf8 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002e0c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e0e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002e10:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e14:	1d21      	adds	r1, r4, #4
 8002e16:	f7ff ff75 	bl	8002d04 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  return HAL_OK;
 8002e20:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e22:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002e26:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002e2a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002e2e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8002e32:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002e36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e3a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002e3e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8002e42:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8002e46:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8002e4a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8002e4e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002e50:	2001      	movs	r0, #1
 8002e52:	e7fc      	b.n	8002e4e <HAL_TIM_Base_Init+0x5a>

08002e54 <HAL_TIM_PWM_Init>:
{
 8002e54:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002e56:	4604      	mov	r4, r0
 8002e58:	b350      	cbz	r0, 8002eb0 <HAL_TIM_PWM_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002e5a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002e5e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002e62:	b91b      	cbnz	r3, 8002e6c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002e64:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002e68:	f7fd feb2 	bl	8000bd0 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002e6c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e6e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002e70:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e74:	1d21      	adds	r1, r4, #4
 8002e76:	f7ff ff45 	bl	8002d04 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  return HAL_OK;
 8002e80:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e82:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002e86:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002e8a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002e8e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8002e92:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002e96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e9a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002e9e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8002ea2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8002ea6:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8002eaa:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8002eae:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002eb0:	2001      	movs	r0, #1
 8002eb2:	e7fc      	b.n	8002eae <HAL_TIM_PWM_Init+0x5a>

08002eb4 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 8002eb4:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002eb6:	6a02      	ldr	r2, [r0, #32]
 8002eb8:	f022 0210 	bic.w	r2, r2, #16
 8002ebc:	6202      	str	r2, [r0, #32]
{
 8002ebe:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 8002ec0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002ec2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ec4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002ec6:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8002eca:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ece:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002ed2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002ed4:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002ed8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002edc:	4d1a      	ldr	r5, [pc, #104]	@ (8002f48 <TIM_OC2_SetConfig+0x94>)
 8002ede:	42a8      	cmp	r0, r5
 8002ee0:	d007      	beq.n	8002ef2 <TIM_OC2_SetConfig+0x3e>
 8002ee2:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002ee6:	42a8      	cmp	r0, r5
 8002ee8:	d003      	beq.n	8002ef2 <TIM_OC2_SetConfig+0x3e>
 8002eea:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 8002eee:	42a8      	cmp	r0, r5
 8002ef0:	d10d      	bne.n	8002f0e <TIM_OC2_SetConfig+0x5a>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ef2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002ef4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ef8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002efc:	4d12      	ldr	r5, [pc, #72]	@ (8002f48 <TIM_OC2_SetConfig+0x94>)
 8002efe:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8002f00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f04:	d012      	beq.n	8002f2c <TIM_OC2_SetConfig+0x78>
 8002f06:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002f0a:	42a8      	cmp	r0, r5
 8002f0c:	d00e      	beq.n	8002f2c <TIM_OC2_SetConfig+0x78>
 8002f0e:	4d0f      	ldr	r5, [pc, #60]	@ (8002f4c <TIM_OC2_SetConfig+0x98>)
 8002f10:	42a8      	cmp	r0, r5
 8002f12:	d00b      	beq.n	8002f2c <TIM_OC2_SetConfig+0x78>
 8002f14:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002f18:	42a8      	cmp	r0, r5
 8002f1a:	d007      	beq.n	8002f2c <TIM_OC2_SetConfig+0x78>
 8002f1c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002f20:	42a8      	cmp	r0, r5
 8002f22:	d003      	beq.n	8002f2c <TIM_OC2_SetConfig+0x78>
 8002f24:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8002f28:	42a8      	cmp	r0, r5
 8002f2a:	d106      	bne.n	8002f3a <TIM_OC2_SetConfig+0x86>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002f2c:	f424 6540 	bic.w	r5, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002f30:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8002f34:	4334      	orrs	r4, r6
 8002f36:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8002f3a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002f3c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002f3e:	684a      	ldr	r2, [r1, #4]
 8002f40:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8002f42:	6203      	str	r3, [r0, #32]
}
 8002f44:	bd70      	pop	{r4, r5, r6, pc}
 8002f46:	bf00      	nop
 8002f48:	40012c00 	.word	0x40012c00
 8002f4c:	40014000 	.word	0x40014000

08002f50 <HAL_TIM_PWM_ConfigChannel>:
{
 8002f50:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002f52:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8002f56:	2b01      	cmp	r3, #1
{
 8002f58:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002f5a:	d073      	beq.n	8003044 <HAL_TIM_PWM_ConfigChannel+0xf4>
 8002f5c:	2001      	movs	r0, #1
  switch (Channel)
 8002f5e:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 8002f60:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c
  switch (Channel)
 8002f64:	d04e      	beq.n	8003004 <HAL_TIM_PWM_ConfigChannel+0xb4>
 8002f66:	d808      	bhi.n	8002f7a <HAL_TIM_PWM_ConfigChannel+0x2a>
 8002f68:	2a04      	cmp	r2, #4
 8002f6a:	d02b      	beq.n	8002fc4 <HAL_TIM_PWM_ConfigChannel+0x74>
 8002f6c:	2a08      	cmp	r2, #8
 8002f6e:	d039      	beq.n	8002fe4 <HAL_TIM_PWM_ConfigChannel+0x94>
 8002f70:	b1ba      	cbz	r2, 8002fa2 <HAL_TIM_PWM_ConfigChannel+0x52>
  __HAL_UNLOCK(htim);
 8002f72:	2300      	movs	r3, #0
 8002f74:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8002f78:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8002f7a:	2a10      	cmp	r2, #16
 8002f7c:	d052      	beq.n	8003024 <HAL_TIM_PWM_ConfigChannel+0xd4>
 8002f7e:	2a14      	cmp	r2, #20
 8002f80:	d1f7      	bne.n	8002f72 <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002f82:	6820      	ldr	r0, [r4, #0]
 8002f84:	f7ff fd78 	bl	8002a78 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002f88:	6d03      	ldr	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002f8a:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002f8c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002f90:	6503      	str	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002f92:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8002f94:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002f98:	6503      	str	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002f9a:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8002f9c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002fa0:	e04e      	b.n	8003040 <HAL_TIM_PWM_ConfigChannel+0xf0>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002fa2:	6820      	ldr	r0, [r4, #0]
 8002fa4:	f7ff fc42 	bl	800282c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002fa8:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002faa:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002fac:	f043 0308 	orr.w	r3, r3, #8
 8002fb0:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002fb2:	6983      	ldr	r3, [r0, #24]
 8002fb4:	f023 0304 	bic.w	r3, r3, #4
 8002fb8:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002fba:	6983      	ldr	r3, [r0, #24]
 8002fbc:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002fbe:	6183      	str	r3, [r0, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8002fc0:	2000      	movs	r0, #0
 8002fc2:	e7d6      	b.n	8002f72 <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002fc4:	6820      	ldr	r0, [r4, #0]
 8002fc6:	f7ff ff75 	bl	8002eb4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002fca:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002fcc:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002fce:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002fd2:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002fd4:	6983      	ldr	r3, [r0, #24]
 8002fd6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002fda:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002fdc:	6983      	ldr	r3, [r0, #24]
 8002fde:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002fe2:	e7ec      	b.n	8002fbe <HAL_TIM_PWM_ConfigChannel+0x6e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002fe4:	6820      	ldr	r0, [r4, #0]
 8002fe6:	f7ff fc75 	bl	80028d4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002fea:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002fec:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002fee:	f043 0308 	orr.w	r3, r3, #8
 8002ff2:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002ff4:	69c3      	ldr	r3, [r0, #28]
 8002ff6:	f023 0304 	bic.w	r3, r3, #4
 8002ffa:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002ffc:	69c3      	ldr	r3, [r0, #28]
 8002ffe:	4313      	orrs	r3, r2
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003000:	61c3      	str	r3, [r0, #28]
      break;
 8003002:	e7dd      	b.n	8002fc0 <HAL_TIM_PWM_ConfigChannel+0x70>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003004:	6820      	ldr	r0, [r4, #0]
 8003006:	f7ff fcb1 	bl	800296c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800300a:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800300c:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800300e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003012:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003014:	69c3      	ldr	r3, [r0, #28]
 8003016:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800301a:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800301c:	69c3      	ldr	r3, [r0, #28]
 800301e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003022:	e7ed      	b.n	8003000 <HAL_TIM_PWM_ConfigChannel+0xb0>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003024:	6820      	ldr	r0, [r4, #0]
 8003026:	f7ff fcef 	bl	8002a08 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800302a:	6d03      	ldr	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800302c:	690a      	ldr	r2, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800302e:	f043 0308 	orr.w	r3, r3, #8
 8003032:	6503      	str	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003034:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8003036:	f023 0304 	bic.w	r3, r3, #4
 800303a:	6503      	str	r3, [r0, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800303c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800303e:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003040:	6503      	str	r3, [r0, #80]	@ 0x50
      break;
 8003042:	e7bd      	b.n	8002fc0 <HAL_TIM_PWM_ConfigChannel+0x70>
  __HAL_LOCK(htim);
 8003044:	2002      	movs	r0, #2
 8003046:	e797      	b.n	8002f78 <HAL_TIM_PWM_ConfigChannel+0x28>

08003048 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003048:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800304a:	f001 011f 	and.w	r1, r1, #31
{
 800304e:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003050:	2401      	movs	r4, #1
 8003052:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8003054:	ea23 0304 	bic.w	r3, r3, r4
 8003058:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800305a:	6a03      	ldr	r3, [r0, #32]
 800305c:	408a      	lsls	r2, r1
 800305e:	431a      	orrs	r2, r3
 8003060:	6202      	str	r2, [r0, #32]
}
 8003062:	bd10      	pop	{r4, pc}

08003064 <HAL_TIM_OC_Start>:
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003064:	2908      	cmp	r1, #8
{
 8003066:	b508      	push	{r3, lr}
 8003068:	d018      	beq.n	800309c <HAL_TIM_OC_Start+0x38>
 800306a:	d805      	bhi.n	8003078 <HAL_TIM_OC_Start+0x14>
 800306c:	b159      	cbz	r1, 8003086 <HAL_TIM_OC_Start+0x22>
 800306e:	2904      	cmp	r1, #4
 8003070:	d011      	beq.n	8003096 <HAL_TIM_OC_Start+0x32>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003072:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 8003076:	e008      	b.n	800308a <HAL_TIM_OC_Start+0x26>
 8003078:	290c      	cmp	r1, #12
 800307a:	d012      	beq.n	80030a2 <HAL_TIM_OC_Start+0x3e>
 800307c:	2910      	cmp	r1, #16
 800307e:	d1f8      	bne.n	8003072 <HAL_TIM_OC_Start+0xe>
 8003080:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8003084:	e001      	b.n	800308a <HAL_TIM_OC_Start+0x26>
 8003086:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 800308a:	3b01      	subs	r3, #1
 800308c:	bf18      	it	ne
 800308e:	2301      	movne	r3, #1
 8003090:	b153      	cbz	r3, 80030a8 <HAL_TIM_OC_Start+0x44>
    return HAL_ERROR;
 8003092:	2001      	movs	r0, #1
 8003094:	e041      	b.n	800311a <HAL_TIM_OC_Start+0xb6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003096:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 800309a:	e7f6      	b.n	800308a <HAL_TIM_OC_Start+0x26>
 800309c:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80030a0:	e7f3      	b.n	800308a <HAL_TIM_OC_Start+0x26>
 80030a2:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80030a6:	e7f0      	b.n	800308a <HAL_TIM_OC_Start+0x26>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80030a8:	2908      	cmp	r1, #8
 80030aa:	f04f 0302 	mov.w	r3, #2
 80030ae:	d038      	beq.n	8003122 <HAL_TIM_OC_Start+0xbe>
 80030b0:	d806      	bhi.n	80030c0 <HAL_TIM_OC_Start+0x5c>
 80030b2:	b161      	cbz	r1, 80030ce <HAL_TIM_OC_Start+0x6a>
 80030b4:	2904      	cmp	r1, #4
 80030b6:	d031      	beq.n	800311c <HAL_TIM_OC_Start+0xb8>
 80030b8:	2302      	movs	r3, #2
 80030ba:	f880 3043 	strb.w	r3, [r0, #67]	@ 0x43
 80030be:	e008      	b.n	80030d2 <HAL_TIM_OC_Start+0x6e>
 80030c0:	290c      	cmp	r1, #12
 80030c2:	d031      	beq.n	8003128 <HAL_TIM_OC_Start+0xc4>
 80030c4:	2910      	cmp	r1, #16
 80030c6:	d1f7      	bne.n	80030b8 <HAL_TIM_OC_Start+0x54>
 80030c8:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
 80030cc:	e001      	b.n	80030d2 <HAL_TIM_OC_Start+0x6e>
 80030ce:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80030d2:	6800      	ldr	r0, [r0, #0]
 80030d4:	2201      	movs	r2, #1
 80030d6:	f7ff ffb7 	bl	8003048 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030da:	4b29      	ldr	r3, [pc, #164]	@ (8003180 <HAL_TIM_OC_Start+0x11c>)
 80030dc:	4298      	cmp	r0, r3
 80030de:	d026      	beq.n	800312e <HAL_TIM_OC_Start+0xca>
 80030e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80030e4:	4298      	cmp	r0, r3
 80030e6:	d022      	beq.n	800312e <HAL_TIM_OC_Start+0xca>
 80030e8:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 80030ec:	4298      	cmp	r0, r3
 80030ee:	d01e      	beq.n	800312e <HAL_TIM_OC_Start+0xca>
 80030f0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80030f4:	4298      	cmp	r0, r3
 80030f6:	d01a      	beq.n	800312e <HAL_TIM_OC_Start+0xca>
 80030f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80030fc:	4298      	cmp	r0, r3
 80030fe:	d016      	beq.n	800312e <HAL_TIM_OC_Start+0xca>
 8003100:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003104:	4298      	cmp	r0, r3
 8003106:	d012      	beq.n	800312e <HAL_TIM_OC_Start+0xca>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003108:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800310c:	d117      	bne.n	800313e <HAL_TIM_OC_Start+0xda>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800310e:	6882      	ldr	r2, [r0, #8]
 8003110:	4b1c      	ldr	r3, [pc, #112]	@ (8003184 <HAL_TIM_OC_Start+0x120>)
 8003112:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003114:	2b06      	cmp	r3, #6
 8003116:	d12e      	bne.n	8003176 <HAL_TIM_OC_Start+0x112>
  return HAL_OK;
 8003118:	2000      	movs	r0, #0
}
 800311a:	bd08      	pop	{r3, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800311c:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 8003120:	e7d7      	b.n	80030d2 <HAL_TIM_OC_Start+0x6e>
 8003122:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8003126:	e7d4      	b.n	80030d2 <HAL_TIM_OC_Start+0x6e>
 8003128:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 800312c:	e7d1      	b.n	80030d2 <HAL_TIM_OC_Start+0x6e>
    __HAL_TIM_MOE_ENABLE(htim);
 800312e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8003130:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003134:	6443      	str	r3, [r0, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003136:	4b12      	ldr	r3, [pc, #72]	@ (8003180 <HAL_TIM_OC_Start+0x11c>)
 8003138:	4298      	cmp	r0, r3
 800313a:	d1e5      	bne.n	8003108 <HAL_TIM_OC_Start+0xa4>
 800313c:	e7e7      	b.n	800310e <HAL_TIM_OC_Start+0xaa>
 800313e:	4b12      	ldr	r3, [pc, #72]	@ (8003188 <HAL_TIM_OC_Start+0x124>)
 8003140:	4298      	cmp	r0, r3
 8003142:	d0e4      	beq.n	800310e <HAL_TIM_OC_Start+0xaa>
 8003144:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003148:	4298      	cmp	r0, r3
 800314a:	d0e0      	beq.n	800310e <HAL_TIM_OC_Start+0xaa>
 800314c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003150:	4298      	cmp	r0, r3
 8003152:	d0dc      	beq.n	800310e <HAL_TIM_OC_Start+0xaa>
 8003154:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 8003158:	4298      	cmp	r0, r3
 800315a:	d0d8      	beq.n	800310e <HAL_TIM_OC_Start+0xaa>
 800315c:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8003160:	4298      	cmp	r0, r3
 8003162:	d0d4      	beq.n	800310e <HAL_TIM_OC_Start+0xaa>
 8003164:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003168:	4298      	cmp	r0, r3
 800316a:	d0d0      	beq.n	800310e <HAL_TIM_OC_Start+0xaa>
      __HAL_TIM_ENABLE(htim);
 800316c:	6803      	ldr	r3, [r0, #0]
 800316e:	f043 0301 	orr.w	r3, r3, #1
 8003172:	6003      	str	r3, [r0, #0]
 8003174:	e7d0      	b.n	8003118 <HAL_TIM_OC_Start+0xb4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003176:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800317a:	d1f7      	bne.n	800316c <HAL_TIM_OC_Start+0x108>
 800317c:	e7cc      	b.n	8003118 <HAL_TIM_OC_Start+0xb4>
 800317e:	bf00      	nop
 8003180:	40012c00 	.word	0x40012c00
 8003184:	00010007 	.word	0x00010007
 8003188:	40000400 	.word	0x40000400

0800318c <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 800318c:	f7ff bf6a 	b.w	8003064 <HAL_TIM_OC_Start>

08003190 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003190:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003192:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003196:	2b01      	cmp	r3, #1
{
 8003198:	4604      	mov	r4, r0
 800319a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800319e:	d043      	beq.n	8003228 <HAL_TIMEx_MasterConfigSynchronization+0x98>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031a0:	6823      	ldr	r3, [r4, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80031a2:	4d22      	ldr	r5, [pc, #136]	@ (800322c <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80031a4:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80031a8:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 80031aa:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80031ac:	6898      	ldr	r0, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80031ae:	d007      	beq.n	80031c0 <HAL_TIMEx_MasterConfigSynchronization+0x30>
 80031b0:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80031b4:	42ab      	cmp	r3, r5
 80031b6:	d003      	beq.n	80031c0 <HAL_TIMEx_MasterConfigSynchronization+0x30>
 80031b8:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 80031bc:	42ab      	cmp	r3, r5
 80031be:	d103      	bne.n	80031c8 <HAL_TIMEx_MasterConfigSynchronization+0x38>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80031c0:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80031c2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80031c6:	432a      	orrs	r2, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031c8:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80031ca:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80031ce:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80031d2:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80031d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031d6:	4a15      	ldr	r2, [pc, #84]	@ (800322c <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d01a      	beq.n	8003212 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80031dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031e0:	d017      	beq.n	8003212 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80031e2:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d013      	beq.n	8003212 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80031ea:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d00f      	beq.n	8003212 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80031f2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d00b      	beq.n	8003212 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 80031fa:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 80031fe:	4293      	cmp	r3, r2
 8003200:	d007      	beq.n	8003212 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8003202:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8003206:	4293      	cmp	r3, r2
 8003208:	d003      	beq.n	8003212 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800320a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800320e:	4293      	cmp	r3, r2
 8003210:	d104      	bne.n	800321c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003212:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003214:	f020 0280 	bic.w	r2, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003218:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800321a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800321c:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 800321e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003220:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8003224:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c

  return HAL_OK;
}
 8003228:	bd30      	pop	{r4, r5, pc}
 800322a:	bf00      	nop
 800322c:	40012c00 	.word	0x40012c00

08003230 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003230:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003232:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003236:	2b01      	cmp	r3, #1
{
 8003238:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 800323a:	d043      	beq.n	80032c4 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800323c:	68cb      	ldr	r3, [r1, #12]
 800323e:	6888      	ldr	r0, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003240:	4c21      	ldr	r4, [pc, #132]	@ (80032c8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003242:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003246:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003248:	6848      	ldr	r0, [r1, #4]
 800324a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800324e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003250:	6808      	ldr	r0, [r1, #0]
 8003252:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003256:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003258:	6908      	ldr	r0, [r1, #16]
 800325a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800325e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003260:	6948      	ldr	r0, [r1, #20]
 8003262:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003266:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003268:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 800326a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800326e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003270:	6988      	ldr	r0, [r1, #24]
 8003272:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8003276:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800327a:	69c8      	ldr	r0, [r1, #28]
 800327c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003280:	4303      	orrs	r3, r0
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003282:	6810      	ldr	r0, [r2, #0]
 8003284:	42a0      	cmp	r0, r4
 8003286:	d007      	beq.n	8003298 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 8003288:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 800328c:	42a0      	cmp	r0, r4
 800328e:	d003      	beq.n	8003298 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 8003290:	f504 54e0 	add.w	r4, r4, #7168	@ 0x1c00
 8003294:	42a0      	cmp	r0, r4
 8003296:	d110      	bne.n	80032ba <HAL_TIMEx_ConfigBreakDeadTime+0x8a>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003298:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 800329a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800329e:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80032a2:	6a0c      	ldr	r4, [r1, #32]
 80032a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032a8:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80032aa:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80032ac:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80032ae:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80032b2:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80032b4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80032b8:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80032ba:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80032bc:	2000      	movs	r0, #0
 80032be:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 80032c2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 80032c4:	2002      	movs	r0, #2
 80032c6:	e7fc      	b.n	80032c2 <HAL_TIMEx_ConfigBreakDeadTime+0x92>
 80032c8:	40012c00 	.word	0x40012c00

080032cc <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 80032cc:	4770      	bx	lr

080032ce <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 80032ce:	4770      	bx	lr

080032d0 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 80032d0:	4770      	bx	lr

080032d2 <HAL_TIMEx_EncoderIndexCallback>:
/**
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
 80032d2:	4770      	bx	lr

080032d4 <HAL_TIMEx_DirectionChangeCallback>:
/**
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
 80032d4:	4770      	bx	lr

080032d6 <HAL_TIMEx_IndexErrorCallback>:
/**
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
 80032d6:	4770      	bx	lr

080032d8 <HAL_TIMEx_TransitionErrorCallback>:
/**
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
 80032d8:	4770      	bx	lr

080032da <memset>:
 80032da:	4402      	add	r2, r0
 80032dc:	4603      	mov	r3, r0
 80032de:	4293      	cmp	r3, r2
 80032e0:	d100      	bne.n	80032e4 <memset+0xa>
 80032e2:	4770      	bx	lr
 80032e4:	f803 1b01 	strb.w	r1, [r3], #1
 80032e8:	e7f9      	b.n	80032de <memset+0x4>
	...

080032ec <__libc_init_array>:
 80032ec:	b570      	push	{r4, r5, r6, lr}
 80032ee:	4d0d      	ldr	r5, [pc, #52]	@ (8003324 <__libc_init_array+0x38>)
 80032f0:	4c0d      	ldr	r4, [pc, #52]	@ (8003328 <__libc_init_array+0x3c>)
 80032f2:	1b64      	subs	r4, r4, r5
 80032f4:	10a4      	asrs	r4, r4, #2
 80032f6:	2600      	movs	r6, #0
 80032f8:	42a6      	cmp	r6, r4
 80032fa:	d109      	bne.n	8003310 <__libc_init_array+0x24>
 80032fc:	4d0b      	ldr	r5, [pc, #44]	@ (800332c <__libc_init_array+0x40>)
 80032fe:	4c0c      	ldr	r4, [pc, #48]	@ (8003330 <__libc_init_array+0x44>)
 8003300:	f000 f818 	bl	8003334 <_init>
 8003304:	1b64      	subs	r4, r4, r5
 8003306:	10a4      	asrs	r4, r4, #2
 8003308:	2600      	movs	r6, #0
 800330a:	42a6      	cmp	r6, r4
 800330c:	d105      	bne.n	800331a <__libc_init_array+0x2e>
 800330e:	bd70      	pop	{r4, r5, r6, pc}
 8003310:	f855 3b04 	ldr.w	r3, [r5], #4
 8003314:	4798      	blx	r3
 8003316:	3601      	adds	r6, #1
 8003318:	e7ee      	b.n	80032f8 <__libc_init_array+0xc>
 800331a:	f855 3b04 	ldr.w	r3, [r5], #4
 800331e:	4798      	blx	r3
 8003320:	3601      	adds	r6, #1
 8003322:	e7f2      	b.n	800330a <__libc_init_array+0x1e>
 8003324:	08003380 	.word	0x08003380
 8003328:	08003380 	.word	0x08003380
 800332c:	08003380 	.word	0x08003380
 8003330:	08003384 	.word	0x08003384

08003334 <_init>:
 8003334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003336:	bf00      	nop
 8003338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800333a:	bc08      	pop	{r3}
 800333c:	469e      	mov	lr, r3
 800333e:	4770      	bx	lr

08003340 <_fini>:
 8003340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003342:	bf00      	nop
 8003344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003346:	bc08      	pop	{r3}
 8003348:	469e      	mov	lr, r3
 800334a:	4770      	bx	lr
