Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr  4 16:11:36 2018
| Host         : r103pc04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_reactionTimer_timing_summary_routed.rpt -rpx TOP_reactionTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_reactionTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.098        0.000                      0                   76        0.129        0.000                      0                   76        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
CLK100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ           5.098        0.000                      0                   76        0.129        0.000                      0                   76        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        5.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.228ns (29.306%)  route 2.962ns (70.694%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.310    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  vgaPortDriver/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  vgaPortDriver/x_counter_reg[6]/Q
                         net (fo=11, routed)          1.175     6.904    vgaPortDriver/x_counter[6]
    SLICE_X1Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.231 f  vgaPortDriver/y_counter[10]_i_4/O
                         net (fo=1, routed)           0.266     7.496    vgaPortDriver/clockEdge25MHz/x_counter_reg[9]
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.332     7.828 r  vgaPortDriver/clockEdge25MHz/y_counter[10]_i_1/O
                         net (fo=16, routed)          0.938     8.766    vgaPortDriver/clockEdge25MHz/y_counter_reg[0]
    SLICE_X4Y111         LUT3 (Prop_lut3_I0_O)        0.150     8.916 r  vgaPortDriver/clockEdge25MHz/x_charBasePos[6]_i_1/O
                         net (fo=4, routed)           0.584     9.501    vgaPortDriver/clockEdge25MHz_n_2
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.584    15.006    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[3]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X4Y111         FDRE (Setup_fdre_C_R)       -0.631    14.599    vgaPortDriver/x_charBasePos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.228ns (29.306%)  route 2.962ns (70.694%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.310    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  vgaPortDriver/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  vgaPortDriver/x_counter_reg[6]/Q
                         net (fo=11, routed)          1.175     6.904    vgaPortDriver/x_counter[6]
    SLICE_X1Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.231 f  vgaPortDriver/y_counter[10]_i_4/O
                         net (fo=1, routed)           0.266     7.496    vgaPortDriver/clockEdge25MHz/x_counter_reg[9]
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.332     7.828 r  vgaPortDriver/clockEdge25MHz/y_counter[10]_i_1/O
                         net (fo=16, routed)          0.938     8.766    vgaPortDriver/clockEdge25MHz/y_counter_reg[0]
    SLICE_X4Y111         LUT3 (Prop_lut3_I0_O)        0.150     8.916 r  vgaPortDriver/clockEdge25MHz/x_charBasePos[6]_i_1/O
                         net (fo=4, routed)           0.584     9.501    vgaPortDriver/clockEdge25MHz_n_2
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.584    15.006    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[4]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X4Y111         FDRE (Setup_fdre_C_R)       -0.631    14.599    vgaPortDriver/x_charBasePos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.228ns (29.306%)  route 2.962ns (70.694%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.310    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  vgaPortDriver/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  vgaPortDriver/x_counter_reg[6]/Q
                         net (fo=11, routed)          1.175     6.904    vgaPortDriver/x_counter[6]
    SLICE_X1Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.231 f  vgaPortDriver/y_counter[10]_i_4/O
                         net (fo=1, routed)           0.266     7.496    vgaPortDriver/clockEdge25MHz/x_counter_reg[9]
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.332     7.828 r  vgaPortDriver/clockEdge25MHz/y_counter[10]_i_1/O
                         net (fo=16, routed)          0.938     8.766    vgaPortDriver/clockEdge25MHz/y_counter_reg[0]
    SLICE_X4Y111         LUT3 (Prop_lut3_I0_O)        0.150     8.916 r  vgaPortDriver/clockEdge25MHz/x_charBasePos[6]_i_1/O
                         net (fo=4, routed)           0.584     9.501    vgaPortDriver/clockEdge25MHz_n_2
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.584    15.006    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[5]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X4Y111         FDRE (Setup_fdre_C_R)       -0.631    14.599    vgaPortDriver/x_charBasePos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 1.228ns (29.306%)  route 2.962ns (70.694%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.310    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  vgaPortDriver/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  vgaPortDriver/x_counter_reg[6]/Q
                         net (fo=11, routed)          1.175     6.904    vgaPortDriver/x_counter[6]
    SLICE_X1Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.231 f  vgaPortDriver/y_counter[10]_i_4/O
                         net (fo=1, routed)           0.266     7.496    vgaPortDriver/clockEdge25MHz/x_counter_reg[9]
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.332     7.828 r  vgaPortDriver/clockEdge25MHz/y_counter[10]_i_1/O
                         net (fo=16, routed)          0.938     8.766    vgaPortDriver/clockEdge25MHz/y_counter_reg[0]
    SLICE_X4Y111         LUT3 (Prop_lut3_I0_O)        0.150     8.916 r  vgaPortDriver/clockEdge25MHz/x_charBasePos[6]_i_1/O
                         net (fo=4, routed)           0.584     9.501    vgaPortDriver/clockEdge25MHz_n_2
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.584    15.006    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[6]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X4Y111         FDRE (Setup_fdre_C_R)       -0.631    14.599    vgaPortDriver/x_charBasePos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.202ns (30.365%)  route 2.756ns (69.635%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.310    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  vgaPortDriver/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  vgaPortDriver/x_counter_reg[6]/Q
                         net (fo=11, routed)          1.175     6.904    vgaPortDriver/x_counter[6]
    SLICE_X1Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.231 f  vgaPortDriver/y_counter[10]_i_4/O
                         net (fo=1, routed)           0.266     7.496    vgaPortDriver/clockEdge25MHz/x_counter_reg[9]
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.332     7.828 r  vgaPortDriver/clockEdge25MHz/y_counter[10]_i_1/O
                         net (fo=16, routed)          0.938     8.766    vgaPortDriver/clockEdge25MHz/y_counter_reg[0]
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.124     8.890 r  vgaPortDriver/clockEdge25MHz/x_charBasePos[6]_i_2/O
                         net (fo=4, routed)           0.378     9.269    vgaPortDriver/clockEdge25MHz_n_4
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.584    15.006    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[3]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X4Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.025    vgaPortDriver/x_charBasePos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.202ns (30.365%)  route 2.756ns (69.635%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.310    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  vgaPortDriver/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  vgaPortDriver/x_counter_reg[6]/Q
                         net (fo=11, routed)          1.175     6.904    vgaPortDriver/x_counter[6]
    SLICE_X1Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.231 f  vgaPortDriver/y_counter[10]_i_4/O
                         net (fo=1, routed)           0.266     7.496    vgaPortDriver/clockEdge25MHz/x_counter_reg[9]
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.332     7.828 r  vgaPortDriver/clockEdge25MHz/y_counter[10]_i_1/O
                         net (fo=16, routed)          0.938     8.766    vgaPortDriver/clockEdge25MHz/y_counter_reg[0]
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.124     8.890 r  vgaPortDriver/clockEdge25MHz/x_charBasePos[6]_i_2/O
                         net (fo=4, routed)           0.378     9.269    vgaPortDriver/clockEdge25MHz_n_4
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.584    15.006    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[4]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X4Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.025    vgaPortDriver/x_charBasePos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.202ns (30.365%)  route 2.756ns (69.635%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.310    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  vgaPortDriver/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  vgaPortDriver/x_counter_reg[6]/Q
                         net (fo=11, routed)          1.175     6.904    vgaPortDriver/x_counter[6]
    SLICE_X1Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.231 f  vgaPortDriver/y_counter[10]_i_4/O
                         net (fo=1, routed)           0.266     7.496    vgaPortDriver/clockEdge25MHz/x_counter_reg[9]
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.332     7.828 r  vgaPortDriver/clockEdge25MHz/y_counter[10]_i_1/O
                         net (fo=16, routed)          0.938     8.766    vgaPortDriver/clockEdge25MHz/y_counter_reg[0]
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.124     8.890 r  vgaPortDriver/clockEdge25MHz/x_charBasePos[6]_i_2/O
                         net (fo=4, routed)           0.378     9.269    vgaPortDriver/clockEdge25MHz_n_4
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.584    15.006    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[5]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X4Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.025    vgaPortDriver/x_charBasePos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.202ns (30.365%)  route 2.756ns (69.635%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.310    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  vgaPortDriver/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  vgaPortDriver/x_counter_reg[6]/Q
                         net (fo=11, routed)          1.175     6.904    vgaPortDriver/x_counter[6]
    SLICE_X1Y109         LUT4 (Prop_lut4_I3_O)        0.327     7.231 f  vgaPortDriver/y_counter[10]_i_4/O
                         net (fo=1, routed)           0.266     7.496    vgaPortDriver/clockEdge25MHz/x_counter_reg[9]
    SLICE_X1Y109         LUT6 (Prop_lut6_I2_O)        0.332     7.828 r  vgaPortDriver/clockEdge25MHz/y_counter[10]_i_1/O
                         net (fo=16, routed)          0.938     8.766    vgaPortDriver/clockEdge25MHz/y_counter_reg[0]
    SLICE_X4Y111         LUT2 (Prop_lut2_I0_O)        0.124     8.890 r  vgaPortDriver/clockEdge25MHz/x_charBasePos[6]_i_2/O
                         net (fo=4, routed)           0.378     9.269    vgaPortDriver/clockEdge25MHz_n_4
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.584    15.006    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[6]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X4Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.025    vgaPortDriver/x_charBasePos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             6.087ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_pixelCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.966ns (25.011%)  route 2.896ns (74.989%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.310    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  vgaPortDriver/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  vgaPortDriver/x_counter_reg[6]/Q
                         net (fo=11, routed)          1.351     7.080    vgaPortDriver/x_counter[6]
    SLICE_X2Y109         LUT6 (Prop_lut6_I3_O)        0.299     7.379 f  vgaPortDriver/x_charPixelPos[6]_i_3/O
                         net (fo=1, routed)           0.670     8.049    vgaPortDriver/clockEdge25MHz/x_counter_reg[7]
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     8.173 r  vgaPortDriver/clockEdge25MHz/x_charPixelPos[6]_i_1/O
                         net (fo=10, routed)          0.876     9.049    vgaPortDriver/clockEdge25MHz_n_0
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.124     9.173 r  vgaPortDriver/x_pixelCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.173    vgaPortDriver/x_pixelCounter[0]_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.585    15.007    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[0]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.029    15.260    vgaPortDriver/x_pixelCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  6.087    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_pixelCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.992ns (25.512%)  route 2.896ns (74.488%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.708     5.310    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  vgaPortDriver/x_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  vgaPortDriver/x_counter_reg[6]/Q
                         net (fo=11, routed)          1.351     7.080    vgaPortDriver/x_counter[6]
    SLICE_X2Y109         LUT6 (Prop_lut6_I3_O)        0.299     7.379 f  vgaPortDriver/x_charPixelPos[6]_i_3/O
                         net (fo=1, routed)           0.670     8.049    vgaPortDriver/clockEdge25MHz/x_counter_reg[7]
    SLICE_X2Y109         LUT6 (Prop_lut6_I2_O)        0.124     8.173 r  vgaPortDriver/clockEdge25MHz/x_charPixelPos[6]_i_1/O
                         net (fo=10, routed)          0.876     9.049    vgaPortDriver/clockEdge25MHz_n_0
    SLICE_X4Y110         LUT5 (Prop_lut5_I1_O)        0.150     9.199 r  vgaPortDriver/x_pixelCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.199    vgaPortDriver/x_pixelCounter[1]_i_1_n_0
    SLICE_X4Y110         FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.585    15.007    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[1]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X4Y110         FDRE (Setup_fdre_C_D)        0.075    15.306    vgaPortDriver/x_pixelCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  6.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vgaPortDriver/y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  vgaPortDriver/y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  vgaPortDriver/y_counter_reg[7]/Q
                         net (fo=8, routed)           0.077     1.734    vgaPortDriver/y_counter[7]
    SLICE_X2Y110         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  vgaPortDriver/y_counter[10]_i_2/O
                         net (fo=1, routed)           0.000     1.779    vgaPortDriver/y_counter_1[10]
    SLICE_X2Y110         FDRE                                         r  vgaPortDriver/y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.869     2.034    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  vgaPortDriver/y_counter_reg[10]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.121     1.649    vgaPortDriver/y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charBasePos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charPixelPos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.514    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  vgaPortDriver/x_charBasePos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  vgaPortDriver/x_charBasePos_reg[5]/Q
                         net (fo=3, routed)           0.064     1.719    vgaPortDriver/x_charBasePos[5]
    SLICE_X5Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.764 r  vgaPortDriver/x_charPixelPos[5]_i_1/O
                         net (fo=1, routed)           0.000     1.764    vgaPortDriver/p_0_in[5]
    SLICE_X5Y111         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     2.031    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[5]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.092     1.619    vgaPortDriver/x_charPixelPos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charPixelPos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.514    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  vgaPortDriver/x_pixelCounter_reg[0]/Q
                         net (fo=7, routed)           0.109     1.764    vgaPortDriver/x_pixelCounter_reg_n_0_[0]
    SLICE_X5Y110         LUT5 (Prop_lut5_I2_O)        0.048     1.812 r  vgaPortDriver/x_charPixelPos[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    vgaPortDriver/p_0_in[1]
    SLICE_X5Y110         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     2.031    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[1]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X5Y110         FDRE (Hold_fdre_C_D)         0.107     1.634    vgaPortDriver/x_charPixelPos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vgaPortDriver/y_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/y_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  vgaPortDriver/y_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  vgaPortDriver/y_counter_reg[5]/Q
                         net (fo=6, routed)           0.083     1.763    vgaPortDriver/y_counter[5]
    SLICE_X3Y110         LUT6 (Prop_lut6_I4_O)        0.045     1.808 r  vgaPortDriver/y_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.808    vgaPortDriver/y_counter_1[6]
    SLICE_X3Y110         FDRE                                         r  vgaPortDriver/y_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.869     2.034    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  vgaPortDriver/y_counter_reg[6]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.092     1.620    vgaPortDriver/y_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charPixelPos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.514    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  vgaPortDriver/x_pixelCounter_reg[0]/Q
                         net (fo=7, routed)           0.109     1.764    vgaPortDriver/x_pixelCounter_reg_n_0_[0]
    SLICE_X5Y110         LUT4 (Prop_lut4_I1_O)        0.045     1.809 r  vgaPortDriver/x_charPixelPos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    vgaPortDriver/p_0_in[0]
    SLICE_X5Y110         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     2.031    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[0]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X5Y110         FDRE (Hold_fdre_C_D)         0.091     1.618    vgaPortDriver/x_charPixelPos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charPixelPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charPixelPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.726%)  route 0.136ns (42.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.514    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  vgaPortDriver/x_charPixelPos_reg[3]/Q
                         net (fo=6, routed)           0.136     1.792    vgaPortDriver/x_charPixelPos_reg_n_0_[3]
    SLICE_X5Y111         LUT6 (Prop_lut6_I5_O)        0.045     1.837 r  vgaPortDriver/x_charPixelPos[3]_i_1/O
                         net (fo=1, routed)           0.000     1.837    vgaPortDriver/p_0_in[3]
    SLICE_X5Y111         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     2.031    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[3]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.091     1.605    vgaPortDriver/x_charPixelPos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.187ns (52.650%)  route 0.168ns (47.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.516    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  vgaPortDriver/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  vgaPortDriver/x_counter_reg[0]/Q
                         net (fo=8, routed)           0.168     1.826    vgaPortDriver/x_counter[0]
    SLICE_X0Y108         LUT4 (Prop_lut4_I2_O)        0.046     1.872 r  vgaPortDriver/x_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.872    vgaPortDriver/x_counter_0[3]
    SLICE_X0Y108         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.035    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.107     1.636    vgaPortDriver/x_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.516%)  route 0.168ns (47.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.597     1.516    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  vgaPortDriver/x_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  vgaPortDriver/x_counter_reg[0]/Q
                         net (fo=8, routed)           0.168     1.826    vgaPortDriver/x_counter[0]
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.045     1.871 r  vgaPortDriver/x_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    vgaPortDriver/x_counter_0[1]
    SLICE_X0Y108         FDRE                                         r  vgaPortDriver/x_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.870     2.035    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  vgaPortDriver/x_counter_reg[1]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.091     1.620    vgaPortDriver/x_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vgaPortDriver/y_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.563%)  route 0.205ns (52.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.515    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  vgaPortDriver/y_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  vgaPortDriver/y_counter_reg[6]/Q
                         net (fo=9, routed)           0.205     1.861    vgaPortDriver/y_counter[6]
    SLICE_X2Y111         LUT6 (Prop_lut6_I3_O)        0.045     1.906 r  vgaPortDriver/y_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.906    vgaPortDriver/y_counter_1[9]
    SLICE_X2Y111         FDRE                                         r  vgaPortDriver/y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.869     2.034    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  vgaPortDriver/y_counter_reg[9]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.120     1.651    vgaPortDriver/y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_pixelCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/x_charPixelPos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.227ns (62.419%)  route 0.137ns (37.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.514    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  vgaPortDriver/x_pixelCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.128     1.642 f  vgaPortDriver/x_pixelCounter_reg[1]/Q
                         net (fo=6, routed)           0.137     1.779    vgaPortDriver/x_pixelCounter_reg_n_0_[1]
    SLICE_X5Y111         LUT6 (Prop_lut6_I4_O)        0.099     1.878 r  vgaPortDriver/x_charPixelPos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    vgaPortDriver/p_0_in[2]
    SLICE_X5Y111         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     2.031    vgaPortDriver/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[2]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X5Y111         FDRE (Hold_fdre_C_D)         0.092     1.622    vgaPortDriver/x_charPixelPos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHzClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  in_100MHzClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    vgaPortDriver/clockEdge25MHz/lastState_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    vgaPortDriver/clock_25MHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y107    vgaPortDriver/counter_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y111    vgaPortDriver/x_charBasePos_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y111    vgaPortDriver/x_charBasePos_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y111    vgaPortDriver/x_charBasePos_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y111    vgaPortDriver/x_charBasePos_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y110    vgaPortDriver/x_charPixelPos_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y110    vgaPortDriver/x_charPixelPos_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    vgaPortDriver/clockEdge25MHz/lastState_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    vgaPortDriver/clock_25MHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    vgaPortDriver/counter_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111    vgaPortDriver/x_charBasePos_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111    vgaPortDriver/x_charBasePos_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111    vgaPortDriver/x_charBasePos_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111    vgaPortDriver/x_charBasePos_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y111    vgaPortDriver/x_charPixelPos_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y111    vgaPortDriver/x_charPixelPos_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y111    vgaPortDriver/x_charPixelPos_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    vgaPortDriver/clockEdge25MHz/lastState_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    vgaPortDriver/clockEdge25MHz/lastState_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    vgaPortDriver/clock_25MHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    vgaPortDriver/clock_25MHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    vgaPortDriver/counter_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y107    vgaPortDriver/counter_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111    vgaPortDriver/x_charBasePos_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111    vgaPortDriver/x_charBasePos_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111    vgaPortDriver/x_charBasePos_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111    vgaPortDriver/x_charBasePos_reg[4]/C



