Classic Timing Analyzer report for key
Mon Nov 05 10:24:24 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------+------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                   ; To                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------+------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.807 ns                         ; rst                    ; key_lg:u1|now_state.s4 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 11.188 ns                        ; key_lg:u1|now_state.s3 ; keydrv[1]              ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 6.306 ns                         ; keyin[2]               ; key_lg:u1|flag         ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 34.08 MHz ( period = 29.340 ns ) ; key_lg:u1|coding[2]    ; key_st:u2|temp[1]      ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; key_lg:u1|now_state.s4 ; key_lg:u1|coding[3]    ; clk        ; clk      ; 7            ;
; Total number of failed paths ;                                          ;               ;                                  ;                        ;                        ;            ;          ; 7            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------+------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; keyin[1]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; keyin[3]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; keyin[2]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; keyin[0]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                   ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                   ; To                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 34.08 MHz ( period = 29.340 ns )               ; key_lg:u1|coding[2]    ; key_st:u2|temp[1]      ; clk        ; clk      ; None                        ; None                      ; 5.363 ns                ;
; N/A   ; 34.10 MHz ( period = 29.324 ns )               ; key_lg:u1|coding[2]    ; key_st:u2|temp[3]      ; clk        ; clk      ; None                        ; None                      ; 5.355 ns                ;
; N/A   ; 34.11 MHz ( period = 29.320 ns )               ; key_lg:u1|coding[2]    ; key_st:u2|temp[2]      ; clk        ; clk      ; None                        ; None                      ; 5.353 ns                ;
; N/A   ; 34.19 MHz ( period = 29.248 ns )               ; key_lg:u1|coding[1]    ; key_st:u2|temp[1]      ; clk        ; clk      ; None                        ; None                      ; 5.262 ns                ;
; N/A   ; 34.21 MHz ( period = 29.232 ns )               ; key_lg:u1|coding[1]    ; key_st:u2|temp[3]      ; clk        ; clk      ; None                        ; None                      ; 5.254 ns                ;
; N/A   ; 34.21 MHz ( period = 29.228 ns )               ; key_lg:u1|coding[1]    ; key_st:u2|temp[2]      ; clk        ; clk      ; None                        ; None                      ; 5.252 ns                ;
; N/A   ; 34.41 MHz ( period = 29.064 ns )               ; key_lg:u1|coding[0]    ; key_st:u2|temp[1]      ; clk        ; clk      ; None                        ; None                      ; 5.168 ns                ;
; N/A   ; 34.43 MHz ( period = 29.048 ns )               ; key_lg:u1|coding[0]    ; key_st:u2|temp[3]      ; clk        ; clk      ; None                        ; None                      ; 5.160 ns                ;
; N/A   ; 34.43 MHz ( period = 29.044 ns )               ; key_lg:u1|coding[0]    ; key_st:u2|temp[2]      ; clk        ; clk      ; None                        ; None                      ; 5.158 ns                ;
; N/A   ; 34.47 MHz ( period = 29.014 ns )               ; key_lg:u1|coding[2]    ; key_st:u2|flag         ; clk        ; clk      ; None                        ; None                      ; 5.200 ns                ;
; N/A   ; 34.57 MHz ( period = 28.928 ns )               ; key_lg:u1|coding[1]    ; key_st:u2|flag         ; clk        ; clk      ; None                        ; None                      ; 5.102 ns                ;
; N/A   ; 34.79 MHz ( period = 28.744 ns )               ; key_lg:u1|coding[0]    ; key_st:u2|flag         ; clk        ; clk      ; None                        ; None                      ; 5.008 ns                ;
; N/A   ; 35.02 MHz ( period = 28.554 ns )               ; key_lg:u1|coding[3]    ; key_st:u2|temp[1]      ; clk        ; clk      ; None                        ; None                      ; 4.959 ns                ;
; N/A   ; 35.04 MHz ( period = 28.538 ns )               ; key_lg:u1|coding[3]    ; key_st:u2|temp[3]      ; clk        ; clk      ; None                        ; None                      ; 4.951 ns                ;
; N/A   ; 35.05 MHz ( period = 28.534 ns )               ; key_lg:u1|coding[3]    ; key_st:u2|temp[2]      ; clk        ; clk      ; None                        ; None                      ; 4.949 ns                ;
; N/A   ; 35.25 MHz ( period = 28.366 ns )               ; key_lg:u1|coding[2]    ; key_st:u2|temp[0]      ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A   ; 35.37 MHz ( period = 28.274 ns )               ; key_lg:u1|coding[1]    ; key_st:u2|temp[0]      ; clk        ; clk      ; None                        ; None                      ; 4.775 ns                ;
; N/A   ; 35.43 MHz ( period = 28.228 ns )               ; key_lg:u1|coding[3]    ; key_st:u2|flag         ; clk        ; clk      ; None                        ; None                      ; 4.796 ns                ;
; N/A   ; 35.60 MHz ( period = 28.090 ns )               ; key_lg:u1|coding[0]    ; key_st:u2|temp[0]      ; clk        ; clk      ; None                        ; None                      ; 4.681 ns                ;
; N/A   ; 36.26 MHz ( period = 27.580 ns )               ; key_lg:u1|coding[3]    ; key_st:u2|temp[0]      ; clk        ; clk      ; None                        ; None                      ; 4.472 ns                ;
; N/A   ; 39.59 MHz ( period = 25.256 ns )               ; key_lg:u1|flag         ; key_st:u2|coding[1]    ; clk        ; clk      ; None                        ; None                      ; 4.554 ns                ;
; N/A   ; 39.59 MHz ( period = 25.256 ns )               ; key_lg:u1|flag         ; key_st:u2|coding[0]    ; clk        ; clk      ; None                        ; None                      ; 4.554 ns                ;
; N/A   ; 39.59 MHz ( period = 25.256 ns )               ; key_lg:u1|flag         ; key_st:u2|coding[2]    ; clk        ; clk      ; None                        ; None                      ; 4.554 ns                ;
; N/A   ; 42.87 MHz ( period = 23.328 ns )               ; key_lg:u1|flag         ; key_st:u2|coding[3]    ; clk        ; clk      ; None                        ; None                      ; 3.590 ns                ;
; N/A   ; 44.12 MHz ( period = 22.668 ns )               ; key_lg:u1|flag         ; key_lg:u1|now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 3.260 ns                ;
; N/A   ; 44.12 MHz ( period = 22.668 ns )               ; key_lg:u1|flag         ; key_lg:u1|now_state.s2 ; clk        ; clk      ; None                        ; None                      ; 3.260 ns                ;
; N/A   ; 44.12 MHz ( period = 22.668 ns )               ; key_lg:u1|flag         ; key_lg:u1|now_state.s4 ; clk        ; clk      ; None                        ; None                      ; 3.260 ns                ;
; N/A   ; 47.30 MHz ( period = 21.140 ns )               ; key_lg:u1|flag         ; key_st:u2|now_state    ; clk        ; clk      ; None                        ; None                      ; 2.496 ns                ;
; N/A   ; 47.33 MHz ( period = 21.130 ns )               ; key_lg:u1|flag         ; key_lg:u1|now_state.s1 ; clk        ; clk      ; None                        ; None                      ; 2.491 ns                ;
; N/A   ; 51.90 MHz ( period = 19.266 ns )               ; key_lg:u1|coding[0]    ; key_st:u2|coding[0]    ; clk        ; clk      ; None                        ; None                      ; 0.269 ns                ;
; N/A   ; 51.92 MHz ( period = 19.262 ns )               ; key_lg:u1|coding[1]    ; key_st:u2|coding[1]    ; clk        ; clk      ; None                        ; None                      ; 0.269 ns                ;
; N/A   ; 52.15 MHz ( period = 19.174 ns )               ; key_lg:u1|coding[3]    ; key_st:u2|coding[3]    ; clk        ; clk      ; None                        ; None                      ; 0.269 ns                ;
; N/A   ; 52.21 MHz ( period = 19.152 ns )               ; key_lg:u1|coding[2]    ; key_st:u2|coding[2]    ; clk        ; clk      ; None                        ; None                      ; 0.269 ns                ;
; N/A   ; 118.60 MHz ( period = 8.432 ns )               ; key_st:u2|temp[2]      ; key_st:u2|coding[1]    ; clk        ; clk      ; None                        ; None                      ; 7.723 ns                ;
; N/A   ; 118.60 MHz ( period = 8.432 ns )               ; key_st:u2|temp[2]      ; key_st:u2|coding[0]    ; clk        ; clk      ; None                        ; None                      ; 7.723 ns                ;
; N/A   ; 118.60 MHz ( period = 8.432 ns )               ; key_st:u2|temp[2]      ; key_st:u2|coding[2]    ; clk        ; clk      ; None                        ; None                      ; 7.723 ns                ;
; N/A   ; 122.13 MHz ( period = 8.188 ns )               ; key_st:u2|temp[1]      ; key_st:u2|coding[1]    ; clk        ; clk      ; None                        ; None                      ; 7.479 ns                ;
; N/A   ; 122.13 MHz ( period = 8.188 ns )               ; key_st:u2|temp[1]      ; key_st:u2|coding[0]    ; clk        ; clk      ; None                        ; None                      ; 7.479 ns                ;
; N/A   ; 122.13 MHz ( period = 8.188 ns )               ; key_st:u2|temp[1]      ; key_st:u2|coding[2]    ; clk        ; clk      ; None                        ; None                      ; 7.479 ns                ;
; N/A   ; 122.23 MHz ( period = 8.181 ns )               ; key_st:u2|temp[3]      ; key_st:u2|coding[1]    ; clk        ; clk      ; None                        ; None                      ; 7.472 ns                ;
; N/A   ; 122.23 MHz ( period = 8.181 ns )               ; key_st:u2|temp[3]      ; key_st:u2|coding[0]    ; clk        ; clk      ; None                        ; None                      ; 7.472 ns                ;
; N/A   ; 122.23 MHz ( period = 8.181 ns )               ; key_st:u2|temp[3]      ; key_st:u2|coding[2]    ; clk        ; clk      ; None                        ; None                      ; 7.472 ns                ;
; N/A   ; 124.56 MHz ( period = 8.028 ns )               ; key_st:u2|temp[2]      ; key_st:u2|temp[1]      ; clk        ; clk      ; None                        ; None                      ; 7.319 ns                ;
; N/A   ; 124.69 MHz ( period = 8.020 ns )               ; key_st:u2|temp[2]      ; key_st:u2|temp[3]      ; clk        ; clk      ; None                        ; None                      ; 7.311 ns                ;
; N/A   ; 124.72 MHz ( period = 8.018 ns )               ; key_st:u2|temp[2]      ; key_st:u2|temp[2]      ; clk        ; clk      ; None                        ; None                      ; 7.309 ns                ;
; N/A   ; 124.75 MHz ( period = 8.016 ns )               ; key_st:u2|coding[2]    ; key_st:u2|temp[1]      ; clk        ; clk      ; None                        ; None                      ; 7.307 ns                ;
; N/A   ; 124.88 MHz ( period = 8.008 ns )               ; key_st:u2|coding[2]    ; key_st:u2|temp[3]      ; clk        ; clk      ; None                        ; None                      ; 7.299 ns                ;
; N/A   ; 124.91 MHz ( period = 8.006 ns )               ; key_st:u2|coding[2]    ; key_st:u2|temp[2]      ; clk        ; clk      ; None                        ; None                      ; 7.297 ns                ;
; N/A   ; 126.17 MHz ( period = 7.926 ns )               ; key_st:u2|coding[0]    ; key_st:u2|temp[1]      ; clk        ; clk      ; None                        ; None                      ; 7.217 ns                ;
; N/A   ; 126.29 MHz ( period = 7.918 ns )               ; key_st:u2|coding[0]    ; key_st:u2|temp[3]      ; clk        ; clk      ; None                        ; None                      ; 7.209 ns                ;
; N/A   ; 126.33 MHz ( period = 7.916 ns )               ; key_st:u2|coding[0]    ; key_st:u2|temp[2]      ; clk        ; clk      ; None                        ; None                      ; 7.207 ns                ;
; N/A   ; 127.34 MHz ( period = 7.853 ns )               ; key_st:u2|coding[2]    ; key_st:u2|flag         ; clk        ; clk      ; None                        ; None                      ; 7.144 ns                ;
; N/A   ; 128.19 MHz ( period = 7.801 ns )               ; key_st:u2|temp[0]      ; key_st:u2|coding[1]    ; clk        ; clk      ; None                        ; None                      ; 7.092 ns                ;
; N/A   ; 128.19 MHz ( period = 7.801 ns )               ; key_st:u2|temp[0]      ; key_st:u2|coding[0]    ; clk        ; clk      ; None                        ; None                      ; 7.092 ns                ;
; N/A   ; 128.19 MHz ( period = 7.801 ns )               ; key_st:u2|temp[0]      ; key_st:u2|coding[2]    ; clk        ; clk      ; None                        ; None                      ; 7.092 ns                ;
; N/A   ; 128.47 MHz ( period = 7.784 ns )               ; key_st:u2|temp[1]      ; key_st:u2|temp[1]      ; clk        ; clk      ; None                        ; None                      ; 7.075 ns                ;
; N/A   ; 128.58 MHz ( period = 7.777 ns )               ; key_st:u2|temp[3]      ; key_st:u2|temp[1]      ; clk        ; clk      ; None                        ; None                      ; 7.068 ns                ;
; N/A   ; 128.60 MHz ( period = 7.776 ns )               ; key_st:u2|temp[1]      ; key_st:u2|temp[3]      ; clk        ; clk      ; None                        ; None                      ; 7.067 ns                ;
; N/A   ; 128.63 MHz ( period = 7.774 ns )               ; key_st:u2|temp[1]      ; key_st:u2|temp[2]      ; clk        ; clk      ; None                        ; None                      ; 7.065 ns                ;
; N/A   ; 128.72 MHz ( period = 7.769 ns )               ; key_st:u2|temp[3]      ; key_st:u2|temp[3]      ; clk        ; clk      ; None                        ; None                      ; 7.060 ns                ;
; N/A   ; 128.75 MHz ( period = 7.767 ns )               ; key_st:u2|temp[3]      ; key_st:u2|temp[2]      ; clk        ; clk      ; None                        ; None                      ; 7.058 ns                ;
; N/A   ; 128.77 MHz ( period = 7.766 ns )               ; key_st:u2|coding[0]    ; key_st:u2|flag         ; clk        ; clk      ; None                        ; None                      ; 7.057 ns                ;
; N/A   ; 132.61 MHz ( period = 7.541 ns )               ; key_st:u2|temp[2]      ; key_st:u2|temp[0]      ; clk        ; clk      ; None                        ; None                      ; 6.832 ns                ;
; N/A   ; 132.82 MHz ( period = 7.529 ns )               ; key_st:u2|coding[2]    ; key_st:u2|temp[0]      ; clk        ; clk      ; None                        ; None                      ; 6.820 ns                ;
; N/A   ; 133.90 MHz ( period = 7.468 ns )               ; key_st:u2|temp[2]      ; key_st:u2|coding[3]    ; clk        ; clk      ; None                        ; None                      ; 6.759 ns                ;
; N/A   ; 134.43 MHz ( period = 7.439 ns )               ; key_st:u2|coding[0]    ; key_st:u2|temp[0]      ; clk        ; clk      ; None                        ; None                      ; 6.730 ns                ;
; N/A   ; 135.14 MHz ( period = 7.400 ns )               ; key_st:u2|coding[1]    ; key_st:u2|temp[1]      ; clk        ; clk      ; None                        ; None                      ; 6.691 ns                ;
; N/A   ; 135.19 MHz ( period = 7.397 ns )               ; key_st:u2|temp[0]      ; key_st:u2|temp[1]      ; clk        ; clk      ; None                        ; None                      ; 6.688 ns                ;
; N/A   ; 135.28 MHz ( period = 7.392 ns )               ; key_st:u2|coding[1]    ; key_st:u2|temp[3]      ; clk        ; clk      ; None                        ; None                      ; 6.683 ns                ;
; N/A   ; 135.32 MHz ( period = 7.390 ns )               ; key_st:u2|coding[1]    ; key_st:u2|temp[2]      ; clk        ; clk      ; None                        ; None                      ; 6.681 ns                ;
; N/A   ; 135.34 MHz ( period = 7.389 ns )               ; key_st:u2|temp[0]      ; key_st:u2|temp[3]      ; clk        ; clk      ; None                        ; None                      ; 6.680 ns                ;
; N/A   ; 135.37 MHz ( period = 7.387 ns )               ; key_st:u2|temp[0]      ; key_st:u2|temp[2]      ; clk        ; clk      ; None                        ; None                      ; 6.678 ns                ;
; N/A   ; 137.04 MHz ( period = 7.297 ns )               ; key_st:u2|temp[1]      ; key_st:u2|temp[0]      ; clk        ; clk      ; None                        ; None                      ; 6.588 ns                ;
; N/A   ; 137.17 MHz ( period = 7.290 ns )               ; key_st:u2|temp[3]      ; key_st:u2|temp[0]      ; clk        ; clk      ; None                        ; None                      ; 6.581 ns                ;
; N/A   ; 138.12 MHz ( period = 7.240 ns )               ; key_st:u2|coding[1]    ; key_st:u2|flag         ; clk        ; clk      ; None                        ; None                      ; 6.531 ns                ;
; N/A   ; 138.43 MHz ( period = 7.224 ns )               ; key_st:u2|temp[1]      ; key_st:u2|coding[3]    ; clk        ; clk      ; None                        ; None                      ; 6.515 ns                ;
; N/A   ; 138.56 MHz ( period = 7.217 ns )               ; key_st:u2|temp[3]      ; key_st:u2|coding[3]    ; clk        ; clk      ; None                        ; None                      ; 6.508 ns                ;
; N/A   ; 140.59 MHz ( period = 7.113 ns )               ; key_st:u2|now_state    ; key_st:u2|coding[1]    ; clk        ; clk      ; None                        ; None                      ; 6.404 ns                ;
; N/A   ; 140.59 MHz ( period = 7.113 ns )               ; key_st:u2|now_state    ; key_st:u2|coding[0]    ; clk        ; clk      ; None                        ; None                      ; 6.404 ns                ;
; N/A   ; 140.59 MHz ( period = 7.113 ns )               ; key_st:u2|now_state    ; key_st:u2|coding[2]    ; clk        ; clk      ; None                        ; None                      ; 6.404 ns                ;
; N/A   ; 142.03 MHz ( period = 7.041 ns )               ; key_st:u2|temp[2]      ; key_st:u2|flag         ; clk        ; clk      ; None                        ; None                      ; 6.332 ns                ;
; N/A   ; 144.65 MHz ( period = 6.913 ns )               ; key_st:u2|coding[1]    ; key_st:u2|temp[0]      ; clk        ; clk      ; None                        ; None                      ; 6.204 ns                ;
; N/A   ; 144.72 MHz ( period = 6.910 ns )               ; key_st:u2|temp[0]      ; key_st:u2|temp[0]      ; clk        ; clk      ; None                        ; None                      ; 6.201 ns                ;
; N/A   ; 146.26 MHz ( period = 6.837 ns )               ; key_st:u2|temp[0]      ; key_st:u2|coding[3]    ; clk        ; clk      ; None                        ; None                      ; 6.128 ns                ;
; N/A   ; 149.03 MHz ( period = 6.710 ns )               ; key_st:u2|coding[3]    ; key_st:u2|temp[1]      ; clk        ; clk      ; None                        ; None                      ; 6.001 ns                ;
; N/A   ; 149.21 MHz ( period = 6.702 ns )               ; key_st:u2|coding[3]    ; key_st:u2|temp[3]      ; clk        ; clk      ; None                        ; None                      ; 5.993 ns                ;
; N/A   ; 149.25 MHz ( period = 6.700 ns )               ; key_st:u2|coding[3]    ; key_st:u2|temp[2]      ; clk        ; clk      ; None                        ; None                      ; 5.991 ns                ;
; N/A   ; 149.72 MHz ( period = 6.679 ns )               ; key_st:u2|temp[1]      ; key_st:u2|flag         ; clk        ; clk      ; None                        ; None                      ; 5.970 ns                ;
; N/A   ; 152.74 MHz ( period = 6.547 ns )               ; key_st:u2|coding[3]    ; key_st:u2|flag         ; clk        ; clk      ; None                        ; None                      ; 5.838 ns                ;
; N/A   ; 153.61 MHz ( period = 6.510 ns )               ; key_st:u2|temp[0]      ; key_st:u2|flag         ; clk        ; clk      ; None                        ; None                      ; 5.801 ns                ;
; N/A   ; 158.45 MHz ( period = 6.311 ns )               ; key_st:u2|temp[3]      ; key_st:u2|flag         ; clk        ; clk      ; None                        ; None                      ; 5.602 ns                ;
; N/A   ; 160.69 MHz ( period = 6.223 ns )               ; key_st:u2|coding[3]    ; key_st:u2|temp[0]      ; clk        ; clk      ; None                        ; None                      ; 5.514 ns                ;
; N/A   ; 162.63 MHz ( period = 6.149 ns )               ; key_st:u2|now_state    ; key_st:u2|coding[3]    ; clk        ; clk      ; None                        ; None                      ; 5.440 ns                ;
; N/A   ; 173.01 MHz ( period = 5.780 ns )               ; key_st:u2|now_state    ; key_st:u2|now_state    ; clk        ; clk      ; None                        ; None                      ; 5.071 ns                ;
; N/A   ; 204.08 MHz ( period = 4.900 ns )               ; key_st:u2|now_state    ; key_st:u2|temp[3]      ; clk        ; clk      ; None                        ; None                      ; 4.191 ns                ;
; N/A   ; 204.08 MHz ( period = 4.900 ns )               ; key_st:u2|now_state    ; key_st:u2|temp[2]      ; clk        ; clk      ; None                        ; None                      ; 4.191 ns                ;
; N/A   ; 204.08 MHz ( period = 4.900 ns )               ; key_st:u2|now_state    ; key_st:u2|temp[0]      ; clk        ; clk      ; None                        ; None                      ; 4.191 ns                ;
; N/A   ; 204.08 MHz ( period = 4.900 ns )               ; key_st:u2|now_state    ; key_st:u2|temp[1]      ; clk        ; clk      ; None                        ; None                      ; 4.191 ns                ;
; N/A   ; 217.86 MHz ( period = 4.590 ns )               ; key_lg:u1|now_state.s4 ; key_lg:u1|now_state.s1 ; clk        ; clk      ; None                        ; None                      ; 3.881 ns                ;
; N/A   ; 274.20 MHz ( period = 3.647 ns )               ; key_lg:u1|now_state.s1 ; key_lg:u1|now_state.s2 ; clk        ; clk      ; None                        ; None                      ; 2.938 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; key_st:u2|flag         ; key_st:u2|now_state    ; clk        ; clk      ; None                        ; None                      ; 1.964 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; key_lg:u1|now_state.s1 ; key_lg:u1|now_state.s1 ; clk        ; clk      ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; key_lg:u1|now_state.s0 ; key_lg:u1|now_state.s1 ; clk        ; clk      ; None                        ; None                      ; 1.808 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; key_lg:u1|now_state.s2 ; key_lg:u1|now_state.s3 ; clk        ; clk      ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; key_lg:u1|now_state.s3 ; key_lg:u1|now_state.s4 ; clk        ; clk      ; None                        ; None                      ; 1.272 ns                ;
+-------+------------------------------------------------+------------------------+------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                    ;
+------------------------------------------+------------------------+---------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                   ; To                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------+---------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; key_lg:u1|now_state.s4 ; key_lg:u1|coding[3] ; clk        ; clk      ; None                       ; None                       ; 2.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_lg:u1|now_state.s2 ; key_lg:u1|coding[2] ; clk        ; clk      ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_lg:u1|now_state.s3 ; key_lg:u1|coding[3] ; clk        ; clk      ; None                       ; None                       ; 3.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_lg:u1|now_state.s0 ; key_lg:u1|coding[1] ; clk        ; clk      ; None                       ; None                       ; 4.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_lg:u1|now_state.s0 ; key_lg:u1|coding[0] ; clk        ; clk      ; None                       ; None                       ; 4.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_lg:u1|now_state.s4 ; key_lg:u1|coding[2] ; clk        ; clk      ; None                       ; None                       ; 4.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; key_lg:u1|now_state.s0 ; key_lg:u1|flag      ; clk        ; clk      ; None                       ; None                       ; 4.297 ns                 ;
+------------------------------------------+------------------------+---------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+----------+------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                     ; To Clock ;
+-------+--------------+------------+----------+------------------------+----------+
; N/A   ; None         ; 2.807 ns   ; rst      ; key_lg:u1|now_state.s3 ; clk      ;
; N/A   ; None         ; 2.807 ns   ; rst      ; key_lg:u1|now_state.s2 ; clk      ;
; N/A   ; None         ; 2.807 ns   ; rst      ; key_lg:u1|now_state.s4 ; clk      ;
; N/A   ; None         ; -1.400 ns  ; keyin[0] ; key_lg:u1|coding[0]    ; keyin[2] ;
; N/A   ; None         ; -1.444 ns  ; keyin[0] ; key_lg:u1|coding[1]    ; keyin[2] ;
; N/A   ; None         ; -1.588 ns  ; keyin[0] ; key_lg:u1|coding[2]    ; keyin[2] ;
; N/A   ; None         ; -1.630 ns  ; keyin[1] ; key_lg:u1|flag         ; keyin[1] ;
; N/A   ; None         ; -1.746 ns  ; keyin[0] ; key_lg:u1|coding[0]    ; keyin[0] ;
; N/A   ; None         ; -1.754 ns  ; keyin[1] ; key_lg:u1|coding[2]    ; keyin[2] ;
; N/A   ; None         ; -1.790 ns  ; keyin[0] ; key_lg:u1|coding[1]    ; keyin[0] ;
; N/A   ; None         ; -1.905 ns  ; keyin[0] ; key_lg:u1|flag         ; keyin[1] ;
; N/A   ; None         ; -1.934 ns  ; keyin[0] ; key_lg:u1|coding[2]    ; keyin[0] ;
; N/A   ; None         ; -1.940 ns  ; keyin[1] ; key_lg:u1|flag         ; keyin[3] ;
; N/A   ; None         ; -1.953 ns  ; keyin[3] ; key_lg:u1|flag         ; keyin[1] ;
; N/A   ; None         ; -1.960 ns  ; keyin[0] ; key_lg:u1|coding[0]    ; keyin[1] ;
; N/A   ; None         ; -2.004 ns  ; keyin[0] ; key_lg:u1|coding[1]    ; keyin[1] ;
; N/A   ; None         ; -2.065 ns  ; keyin[0] ; key_lg:u1|coding[0]    ; keyin[3] ;
; N/A   ; None         ; -2.067 ns  ; keyin[1] ; key_lg:u1|flag         ; keyin[2] ;
; N/A   ; None         ; -2.100 ns  ; keyin[1] ; key_lg:u1|coding[2]    ; keyin[0] ;
; N/A   ; None         ; -2.109 ns  ; keyin[0] ; key_lg:u1|coding[1]    ; keyin[3] ;
; N/A   ; None         ; -2.148 ns  ; keyin[0] ; key_lg:u1|coding[2]    ; keyin[1] ;
; N/A   ; None         ; -2.159 ns  ; keyin[2] ; key_lg:u1|flag         ; keyin[1] ;
; N/A   ; None         ; -2.209 ns  ; keyin[1] ; key_lg:u1|flag         ; keyin[0] ;
; N/A   ; None         ; -2.215 ns  ; keyin[0] ; key_lg:u1|flag         ; keyin[3] ;
; N/A   ; None         ; -2.253 ns  ; keyin[0] ; key_lg:u1|coding[2]    ; keyin[3] ;
; N/A   ; None         ; -2.263 ns  ; keyin[3] ; key_lg:u1|flag         ; keyin[3] ;
; N/A   ; None         ; -2.305 ns  ; keyin[2] ; key_lg:u1|coding[0]    ; keyin[2] ;
; N/A   ; None         ; -2.314 ns  ; keyin[1] ; key_lg:u1|coding[2]    ; keyin[1] ;
; N/A   ; None         ; -2.329 ns  ; keyin[0] ; key_lg:u1|coding[3]    ; keyin[2] ;
; N/A   ; None         ; -2.342 ns  ; keyin[0] ; key_lg:u1|flag         ; keyin[2] ;
; N/A   ; None         ; -2.390 ns  ; keyin[3] ; key_lg:u1|flag         ; keyin[2] ;
; N/A   ; None         ; -2.419 ns  ; keyin[1] ; key_lg:u1|coding[2]    ; keyin[3] ;
; N/A   ; None         ; -2.469 ns  ; keyin[2] ; key_lg:u1|flag         ; keyin[3] ;
; N/A   ; None         ; -2.484 ns  ; keyin[0] ; key_lg:u1|flag         ; keyin[0] ;
; N/A   ; None         ; -2.532 ns  ; keyin[3] ; key_lg:u1|flag         ; keyin[0] ;
; N/A   ; None         ; -2.594 ns  ; keyin[0] ; key_lg:u1|coding[0]    ; clk      ;
; N/A   ; None         ; -2.596 ns  ; keyin[2] ; key_lg:u1|flag         ; keyin[2] ;
; N/A   ; None         ; -2.638 ns  ; keyin[0] ; key_lg:u1|coding[1]    ; clk      ;
; N/A   ; None         ; -2.651 ns  ; keyin[2] ; key_lg:u1|coding[0]    ; keyin[0] ;
; N/A   ; None         ; -2.675 ns  ; keyin[0] ; key_lg:u1|coding[3]    ; keyin[0] ;
; N/A   ; None         ; -2.738 ns  ; keyin[2] ; key_lg:u1|flag         ; keyin[0] ;
; N/A   ; None         ; -2.782 ns  ; keyin[0] ; key_lg:u1|coding[2]    ; clk      ;
; N/A   ; None         ; -2.865 ns  ; keyin[2] ; key_lg:u1|coding[0]    ; keyin[1] ;
; N/A   ; None         ; -2.889 ns  ; keyin[0] ; key_lg:u1|coding[3]    ; keyin[1] ;
; N/A   ; None         ; -2.948 ns  ; keyin[1] ; key_lg:u1|coding[2]    ; clk      ;
; N/A   ; None         ; -2.954 ns  ; keyin[1] ; key_lg:u1|coding[1]    ; keyin[2] ;
; N/A   ; None         ; -2.970 ns  ; keyin[2] ; key_lg:u1|coding[0]    ; keyin[3] ;
; N/A   ; None         ; -2.994 ns  ; keyin[0] ; key_lg:u1|coding[3]    ; keyin[3] ;
; N/A   ; None         ; -3.149 ns  ; keyin[1] ; key_lg:u1|coding[3]    ; keyin[2] ;
; N/A   ; None         ; -3.300 ns  ; keyin[1] ; key_lg:u1|coding[1]    ; keyin[0] ;
; N/A   ; None         ; -3.325 ns  ; keyin[1] ; key_lg:u1|flag         ; clk      ;
; N/A   ; None         ; -3.495 ns  ; keyin[1] ; key_lg:u1|coding[3]    ; keyin[0] ;
; N/A   ; None         ; -3.499 ns  ; keyin[2] ; key_lg:u1|coding[0]    ; clk      ;
; N/A   ; None         ; -3.514 ns  ; keyin[1] ; key_lg:u1|coding[1]    ; keyin[1] ;
; N/A   ; None         ; -3.523 ns  ; keyin[0] ; key_lg:u1|coding[3]    ; clk      ;
; N/A   ; None         ; -3.600 ns  ; keyin[0] ; key_lg:u1|flag         ; clk      ;
; N/A   ; None         ; -3.619 ns  ; keyin[1] ; key_lg:u1|coding[1]    ; keyin[3] ;
; N/A   ; None         ; -3.648 ns  ; keyin[3] ; key_lg:u1|flag         ; clk      ;
; N/A   ; None         ; -3.709 ns  ; keyin[1] ; key_lg:u1|coding[3]    ; keyin[1] ;
; N/A   ; None         ; -3.814 ns  ; keyin[1] ; key_lg:u1|coding[3]    ; keyin[3] ;
; N/A   ; None         ; -3.854 ns  ; keyin[2] ; key_lg:u1|flag         ; clk      ;
; N/A   ; None         ; -4.148 ns  ; keyin[1] ; key_lg:u1|coding[1]    ; clk      ;
; N/A   ; None         ; -4.343 ns  ; keyin[1] ; key_lg:u1|coding[3]    ; clk      ;
+-------+--------------+------------+----------+------------------------+----------+


+-------------------------------------------------------------------------------------+
; tco                                                                                 ;
+-------+--------------+------------+------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                   ; To        ; From Clock ;
+-------+--------------+------------+------------------------+-----------+------------+
; N/A   ; None         ; 11.188 ns  ; key_lg:u1|now_state.s3 ; keydrv[1] ; clk        ;
; N/A   ; None         ; 9.809 ns   ; key_st:u2|coding[1]    ; codes[1]  ; clk        ;
; N/A   ; None         ; 9.751 ns   ; key_st:u2|coding[3]    ; codes[3]  ; clk        ;
; N/A   ; None         ; 9.719 ns   ; key_lg:u1|now_state.s4 ; keydrv[0] ; clk        ;
; N/A   ; None         ; 9.334 ns   ; key_st:u2|coding[2]    ; codes[2]  ; clk        ;
; N/A   ; None         ; 9.223 ns   ; key_st:u2|coding[0]    ; codes[0]  ; clk        ;
; N/A   ; None         ; 8.645 ns   ; key_st:u2|flag         ; output    ; clk        ;
; N/A   ; None         ; 8.620 ns   ; key_lg:u1|now_state.s2 ; keydrv[2] ; clk        ;
; N/A   ; None         ; 8.439 ns   ; key_lg:u1|now_state.s1 ; keydrv[3] ; clk        ;
+-------+--------------+------------+------------------------+-----------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+----------+------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                     ; To Clock ;
+---------------+-------------+-----------+----------+------------------------+----------+
; N/A           ; None        ; 6.306 ns  ; keyin[2] ; key_lg:u1|flag         ; clk      ;
; N/A           ; None        ; 6.185 ns  ; keyin[1] ; key_lg:u1|coding[3]    ; clk      ;
; N/A           ; None        ; 6.100 ns  ; keyin[3] ; key_lg:u1|flag         ; clk      ;
; N/A           ; None        ; 6.052 ns  ; keyin[0] ; key_lg:u1|flag         ; clk      ;
; N/A           ; None        ; 5.777 ns  ; keyin[1] ; key_lg:u1|flag         ; clk      ;
; N/A           ; None        ; 5.656 ns  ; keyin[1] ; key_lg:u1|coding[3]    ; keyin[3] ;
; N/A           ; None        ; 5.631 ns  ; keyin[1] ; key_lg:u1|coding[1]    ; clk      ;
; N/A           ; None        ; 5.551 ns  ; keyin[1] ; key_lg:u1|coding[3]    ; keyin[1] ;
; N/A           ; None        ; 5.365 ns  ; keyin[0] ; key_lg:u1|coding[3]    ; clk      ;
; N/A           ; None        ; 5.337 ns  ; keyin[1] ; key_lg:u1|coding[3]    ; keyin[0] ;
; N/A           ; None        ; 5.102 ns  ; keyin[1] ; key_lg:u1|coding[1]    ; keyin[3] ;
; N/A           ; None        ; 4.997 ns  ; keyin[1] ; key_lg:u1|coding[1]    ; keyin[1] ;
; N/A           ; None        ; 4.994 ns  ; keyin[2] ; key_lg:u1|coding[0]    ; clk      ;
; N/A           ; None        ; 4.991 ns  ; keyin[1] ; key_lg:u1|coding[3]    ; keyin[2] ;
; N/A           ; None        ; 4.836 ns  ; keyin[0] ; key_lg:u1|coding[3]    ; keyin[3] ;
; N/A           ; None        ; 4.798 ns  ; keyin[2] ; key_lg:u1|flag         ; keyin[0] ;
; N/A           ; None        ; 4.783 ns  ; keyin[1] ; key_lg:u1|coding[1]    ; keyin[0] ;
; N/A           ; None        ; 4.750 ns  ; keyin[1] ; key_lg:u1|coding[2]    ; clk      ;
; N/A           ; None        ; 4.731 ns  ; keyin[0] ; key_lg:u1|coding[3]    ; keyin[1] ;
; N/A           ; None        ; 4.656 ns  ; keyin[2] ; key_lg:u1|flag         ; keyin[2] ;
; N/A           ; None        ; 4.592 ns  ; keyin[3] ; key_lg:u1|flag         ; keyin[0] ;
; N/A           ; None        ; 4.584 ns  ; keyin[0] ; key_lg:u1|coding[2]    ; clk      ;
; N/A           ; None        ; 4.544 ns  ; keyin[0] ; key_lg:u1|flag         ; keyin[0] ;
; N/A           ; None        ; 4.529 ns  ; keyin[2] ; key_lg:u1|flag         ; keyin[3] ;
; N/A           ; None        ; 4.517 ns  ; keyin[0] ; key_lg:u1|coding[3]    ; keyin[0] ;
; N/A           ; None        ; 4.465 ns  ; keyin[2] ; key_lg:u1|coding[0]    ; keyin[3] ;
; N/A           ; None        ; 4.450 ns  ; keyin[3] ; key_lg:u1|flag         ; keyin[2] ;
; N/A           ; None        ; 4.437 ns  ; keyin[1] ; key_lg:u1|coding[1]    ; keyin[2] ;
; N/A           ; None        ; 4.402 ns  ; keyin[0] ; key_lg:u1|flag         ; keyin[2] ;
; N/A           ; None        ; 4.360 ns  ; keyin[2] ; key_lg:u1|coding[0]    ; keyin[1] ;
; N/A           ; None        ; 4.323 ns  ; keyin[3] ; key_lg:u1|flag         ; keyin[3] ;
; N/A           ; None        ; 4.275 ns  ; keyin[0] ; key_lg:u1|flag         ; keyin[3] ;
; N/A           ; None        ; 4.269 ns  ; keyin[1] ; key_lg:u1|flag         ; keyin[0] ;
; N/A           ; None        ; 4.221 ns  ; keyin[1] ; key_lg:u1|coding[2]    ; keyin[3] ;
; N/A           ; None        ; 4.219 ns  ; keyin[2] ; key_lg:u1|flag         ; keyin[1] ;
; N/A           ; None        ; 4.171 ns  ; keyin[0] ; key_lg:u1|coding[3]    ; keyin[2] ;
; N/A           ; None        ; 4.146 ns  ; keyin[2] ; key_lg:u1|coding[0]    ; keyin[0] ;
; N/A           ; None        ; 4.127 ns  ; keyin[1] ; key_lg:u1|flag         ; keyin[2] ;
; N/A           ; None        ; 4.121 ns  ; keyin[0] ; key_lg:u1|coding[1]    ; clk      ;
; N/A           ; None        ; 4.116 ns  ; keyin[1] ; key_lg:u1|coding[2]    ; keyin[1] ;
; N/A           ; None        ; 4.089 ns  ; keyin[0] ; key_lg:u1|coding[0]    ; clk      ;
; N/A           ; None        ; 4.055 ns  ; keyin[0] ; key_lg:u1|coding[2]    ; keyin[3] ;
; N/A           ; None        ; 4.013 ns  ; keyin[3] ; key_lg:u1|flag         ; keyin[1] ;
; N/A           ; None        ; 4.000 ns  ; keyin[1] ; key_lg:u1|flag         ; keyin[3] ;
; N/A           ; None        ; 3.965 ns  ; keyin[0] ; key_lg:u1|flag         ; keyin[1] ;
; N/A           ; None        ; 3.950 ns  ; keyin[0] ; key_lg:u1|coding[2]    ; keyin[1] ;
; N/A           ; None        ; 3.902 ns  ; keyin[1] ; key_lg:u1|coding[2]    ; keyin[0] ;
; N/A           ; None        ; 3.800 ns  ; keyin[2] ; key_lg:u1|coding[0]    ; keyin[2] ;
; N/A           ; None        ; 3.736 ns  ; keyin[0] ; key_lg:u1|coding[2]    ; keyin[0] ;
; N/A           ; None        ; 3.690 ns  ; keyin[1] ; key_lg:u1|flag         ; keyin[1] ;
; N/A           ; None        ; 3.592 ns  ; keyin[0] ; key_lg:u1|coding[1]    ; keyin[3] ;
; N/A           ; None        ; 3.560 ns  ; keyin[0] ; key_lg:u1|coding[0]    ; keyin[3] ;
; N/A           ; None        ; 3.556 ns  ; keyin[1] ; key_lg:u1|coding[2]    ; keyin[2] ;
; N/A           ; None        ; 3.487 ns  ; keyin[0] ; key_lg:u1|coding[1]    ; keyin[1] ;
; N/A           ; None        ; 3.455 ns  ; keyin[0] ; key_lg:u1|coding[0]    ; keyin[1] ;
; N/A           ; None        ; 3.390 ns  ; keyin[0] ; key_lg:u1|coding[2]    ; keyin[2] ;
; N/A           ; None        ; 3.273 ns  ; keyin[0] ; key_lg:u1|coding[1]    ; keyin[0] ;
; N/A           ; None        ; 3.241 ns  ; keyin[0] ; key_lg:u1|coding[0]    ; keyin[0] ;
; N/A           ; None        ; 2.927 ns  ; keyin[0] ; key_lg:u1|coding[1]    ; keyin[2] ;
; N/A           ; None        ; 2.895 ns  ; keyin[0] ; key_lg:u1|coding[0]    ; keyin[2] ;
; N/A           ; None        ; -2.253 ns ; rst      ; key_lg:u1|now_state.s3 ; clk      ;
; N/A           ; None        ; -2.253 ns ; rst      ; key_lg:u1|now_state.s2 ; clk      ;
; N/A           ; None        ; -2.253 ns ; rst      ; key_lg:u1|now_state.s4 ; clk      ;
+---------------+-------------+-----------+----------+------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Nov 05 10:24:24 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off key -c key
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "key_lg:u1|flag" is a latch
    Warning: Node "key_lg:u1|coding[0]" is a latch
    Warning: Node "key_lg:u1|coding[1]" is a latch
    Warning: Node "key_lg:u1|coding[3]" is a latch
    Warning: Node "key_lg:u1|coding[2]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "keyin[1]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "keyin[3]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "keyin[2]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "keyin[0]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "key_lg:u1|Selector8~0" as buffer
    Info: Detected gated clock "key_lg:u1|Mux7~0" as buffer
    Info: Detected gated clock "key_lg:u1|Mux9~0" as buffer
    Info: Detected gated clock "key_lg:u1|Selector10~0" as buffer
    Info: Detected ripple clock "key_lg:u1|now_state.s4" as buffer
    Info: Detected ripple clock "key_lg:u1|now_state.s0" as buffer
    Info: Detected ripple clock "key_lg:u1|now_state.s2" as buffer
    Info: Detected ripple clock "key_lg:u1|now_state.s3" as buffer
Info: Clock "clk" has Internal fmax of 34.08 MHz between source register "key_lg:u1|coding[2]" and destination register "key_st:u2|temp[1]" (period= 29.34 ns)
    Info: + Longest register to register delay is 5.363 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y10_N5; Fanout = 2; REG Node = 'key_lg:u1|coding[2]'
        Info: 2: + IC(1.847 ns) + CELL(0.200 ns) = 2.047 ns; Loc. = LC_X3_Y9_N4; Fanout = 2; COMB Node = 'key_st:u2|Equal1~1'
        Info: 3: + IC(1.733 ns) + CELL(0.200 ns) = 3.980 ns; Loc. = LC_X2_Y10_N1; Fanout = 4; COMB Node = 'key_st:u2|temp[3]~2'
        Info: 4: + IC(0.792 ns) + CELL(0.591 ns) = 5.363 ns; Loc. = LC_X2_Y10_N6; Fanout = 5; REG Node = 'key_st:u2|temp[1]'
        Info: Total cell delay = 0.991 ns ( 18.48 % )
        Info: Total interconnect delay = 4.372 ns ( 81.52 % )
    Info: - Smallest clock skew is -8.974 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 15; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y10_N6; Fanout = 5; REG Node = 'key_st:u2|temp[1]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
        Info: - Longest clock path from clock "clk" to source register is 12.793 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 15; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X3_Y8_N5; Fanout = 5; REG Node = 'key_lg:u1|now_state.s0'
            Info: 3: + IC(1.008 ns) + CELL(0.511 ns) = 5.714 ns; Loc. = LC_X3_Y8_N4; Fanout = 4; COMB Node = 'key_lg:u1|Selector8~0'
            Info: 4: + IC(6.879 ns) + CELL(0.200 ns) = 12.793 ns; Loc. = LC_X3_Y10_N5; Fanout = 2; REG Node = 'key_lg:u1|coding[2]'
            Info: Total cell delay = 3.168 ns ( 24.76 % )
            Info: Total interconnect delay = 9.625 ns ( 75.24 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.333 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "key_lg:u1|now_state.s4" and destination pin or register "key_lg:u1|coding[3]" for clock "clk" (Hold time is 6.555 ns)
    Info: + Largest clock skew is 8.985 ns
        Info: + Longest clock path from clock "clk" to destination register is 12.804 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 15; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X3_Y8_N5; Fanout = 5; REG Node = 'key_lg:u1|now_state.s0'
            Info: 3: + IC(1.008 ns) + CELL(0.511 ns) = 5.714 ns; Loc. = LC_X3_Y8_N4; Fanout = 4; COMB Node = 'key_lg:u1|Selector8~0'
            Info: 4: + IC(6.890 ns) + CELL(0.200 ns) = 12.804 ns; Loc. = LC_X3_Y9_N3; Fanout = 2; REG Node = 'key_lg:u1|coding[3]'
            Info: Total cell delay = 3.168 ns ( 24.74 % )
            Info: Total interconnect delay = 9.636 ns ( 75.26 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 15; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y9_N9; Fanout = 5; REG Node = 'key_lg:u1|now_state.s4'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 2.054 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y9_N9; Fanout = 5; REG Node = 'key_lg:u1|now_state.s4'
        Info: 2: + IC(0.000 ns) + CELL(0.595 ns) = 0.595 ns; Loc. = LC_X3_Y9_N9; Fanout = 1; COMB Node = 'key_lg:u1|Selector7~0'
        Info: 3: + IC(0.719 ns) + CELL(0.740 ns) = 2.054 ns; Loc. = LC_X3_Y9_N3; Fanout = 2; REG Node = 'key_lg:u1|coding[3]'
        Info: Total cell delay = 1.335 ns ( 65.00 % )
        Info: Total interconnect delay = 0.719 ns ( 35.00 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "key_lg:u1|now_state.s3" (data pin = "rst", clock pin = "clk") is 2.807 ns
    Info: + Longest pin to register delay is 6.293 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 7; PIN Node = 'rst'
        Info: 2: + IC(2.463 ns) + CELL(0.740 ns) = 4.366 ns; Loc. = LC_X3_Y9_N0; Fanout = 3; COMB Node = 'key_lg:u1|next_state.s2~0'
        Info: 3: + IC(0.684 ns) + CELL(1.243 ns) = 6.293 ns; Loc. = LC_X3_Y9_N5; Fanout = 4; REG Node = 'key_lg:u1|now_state.s3'
        Info: Total cell delay = 3.146 ns ( 49.99 % )
        Info: Total interconnect delay = 3.147 ns ( 50.01 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 15; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y9_N5; Fanout = 4; REG Node = 'key_lg:u1|now_state.s3'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "clk" to destination pin "keydrv[1]" through register "key_lg:u1|now_state.s3" is 11.188 ns
    Info: + Longest clock path from clock "clk" to source register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 15; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X3_Y9_N5; Fanout = 4; REG Node = 'key_lg:u1|now_state.s3'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 6.993 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y9_N5; Fanout = 4; REG Node = 'key_lg:u1|now_state.s3'
        Info: 2: + IC(4.671 ns) + CELL(2.322 ns) = 6.993 ns; Loc. = PIN_84; Fanout = 0; PIN Node = 'keydrv[1]'
        Info: Total cell delay = 2.322 ns ( 33.20 % )
        Info: Total interconnect delay = 4.671 ns ( 66.80 % )
Info: th for register "key_lg:u1|flag" (data pin = "keyin[2]", clock pin = "clk") is 6.306 ns
    Info: + Longest clock path from clock "clk" to destination register is 11.560 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 15; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X3_Y9_N8; Fanout = 4; REG Node = 'key_lg:u1|now_state.s2'
        Info: 3: + IC(3.726 ns) + CELL(0.511 ns) = 8.432 ns; Loc. = LC_X3_Y8_N7; Fanout = 1; COMB Node = 'key_lg:u1|Selector10~0'
        Info: 4: + IC(2.388 ns) + CELL(0.740 ns) = 11.560 ns; Loc. = LC_X3_Y9_N6; Fanout = 5; REG Node = 'key_lg:u1|flag'
        Info: Total cell delay = 3.708 ns ( 32.08 % )
        Info: Total interconnect delay = 7.852 ns ( 67.92 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.254 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_3; Fanout = 4; CLK Node = 'keyin[2]'
        Info: 2: + IC(2.686 ns) + CELL(0.511 ns) = 4.329 ns; Loc. = LC_X3_Y9_N2; Fanout = 1; COMB Node = 'key_lg:u1|Selector9~0'
        Info: 3: + IC(0.725 ns) + CELL(0.200 ns) = 5.254 ns; Loc. = LC_X3_Y9_N6; Fanout = 5; REG Node = 'key_lg:u1|flag'
        Info: Total cell delay = 1.843 ns ( 35.08 % )
        Info: Total interconnect delay = 3.411 ns ( 64.92 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 151 megabytes
    Info: Processing ended: Mon Nov 05 10:24:24 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


