// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/29/2024 11:39:07"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level (
	clk_50,
	btn_resend,
	led_config_finished,
	vga_hsync,
	vga_vsync,
	vga_r,
	vga_g,
	vga_b,
	vga_blank_N,
	vga_sync_N,
	vga_CLK,
	ov7670_pclk,
	ov7670_xclk,
	ov7670_vsync,
	ov7670_href,
	ov7670_data,
	ov7670_sioc,
	ov7670_siod,
	ov7670_pwdn,
	ov7670_reset,
	I2C_SCLK,
	I2C_SDAT,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX6,
	HEX7,
	AUD_ADCDAT,
	AUD_BCLK,
	AUD_XCK,
	AUD_ADCLRCK,
	IRDA_RXD,
	LEDR,
	LEDG,
	GPIO);
input 	clk_50;
input 	btn_resend;
output 	led_config_finished;
output 	vga_hsync;
output 	vga_vsync;
output 	[7:0] vga_r;
output 	[7:0] vga_g;
output 	[7:0] vga_b;
output 	vga_blank_N;
output 	vga_sync_N;
output 	vga_CLK;
input 	ov7670_pclk;
output 	ov7670_xclk;
input 	ov7670_vsync;
input 	ov7670_href;
input 	[7:0] ov7670_data;
output 	ov7670_sioc;
output 	ov7670_siod;
output 	ov7670_pwdn;
output 	ov7670_reset;
output 	I2C_SCLK;
output 	I2C_SDAT;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
input 	AUD_ADCDAT;
input 	AUD_BCLK;
output 	AUD_XCK;
input 	AUD_ADCLRCK;
input 	IRDA_RXD;
output 	[17:0] LEDR;
output 	[7:1] LEDG;
output 	[35:0] GPIO;

// Design Ports Information
// led_config_finished	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_hsync	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_vsync	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[0]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[1]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[2]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[3]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[4]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[6]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_r[7]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[0]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[1]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[2]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[3]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[4]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[5]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[6]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_g[7]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[0]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[1]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[2]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[3]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[4]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[5]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[6]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_b[7]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blank_N	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_sync_N	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_CLK	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ov7670_xclk	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ov7670_sioc	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ov7670_pwdn	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ov7670_reset	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// I2C_SCLK	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_XCK	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCLRCK	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[0]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[1]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[4]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[5]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[7]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[8]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[10]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[11]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[12]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[13]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[14]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[15]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[16]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[17]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[18]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[19]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[20]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[21]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[22]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[23]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[24]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[25]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[26]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[27]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[28]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[29]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[30]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[31]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[32]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[33]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[34]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[35]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SDAT	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ov7670_siod	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ov7670_pclk	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_resend	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ov7670_vsync	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ov7670_href	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ov7670_data[2]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ov7670_data[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ov7670_data[4]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ov7670_data[7]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ov7670_data[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ov7670_data[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ov7670_data[5]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ov7670_data[6]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IRDA_RXD	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \AUD_ADCDAT~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \I2C_SDAT~input_o ;
wire \ov7670_siod~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk_50~input_o ;
wire \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15 ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16_combout ;
wire \btn_resend~input_o ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17 ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19 ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21 ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr16~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr16~1_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~3 ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~8_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~5 ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~7_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~34_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~6_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~16_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~1 ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~9_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~7 ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~9 ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~5_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~11 ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~3_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~13 ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~4_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~6_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|taken~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9 ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11 ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13 ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~6_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110000000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~3_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~7_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001000000000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~4_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110101001111~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~15_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111100000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~16_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001011000000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~14_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111000000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~18_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001101000000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~2_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~19_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001000001110~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~20_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001110000010~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~3_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~12_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000100001100~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~9_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001000100000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~13_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011100000001010~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~10_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000010000100~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~1_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~4_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~34_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000000110100~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~31_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~35_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101100000011110~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~36_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000100001100~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~37_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001000010111~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~2_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~21_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~25_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110100100000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~27_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111101000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~26_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100110101000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~24_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100000000010000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~22_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0111010000010000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~28_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111000100000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~33_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110101101001010~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~32_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101010001000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~30_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001100101001~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~1_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr[18]~feeder_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~49_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100100101010~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~43_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100001110001~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~44_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110001111000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~2_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~48_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011111000000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~4_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~47_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110111000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~45_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010100100000111~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~46_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011101000000100~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~3_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~5_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~50_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011011100011101~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~65_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001010100100~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~6_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~7_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~38_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010000100000010~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~42_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011010100001011~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~41_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001100001011~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~39_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~40_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010001010010001~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~1_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr[17]~feeder_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~52_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~53_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000001100001010~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~54_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111101001011~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~55_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000110000000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~56_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111001100001~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~2_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~3_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~1_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~51_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000010000000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr[16]~feeder_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~58_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100100000011~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~57_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100001100001~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~59_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001101001111011~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~60_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001111000110111~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~1_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr[15]~feeder_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~63_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011000000010~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~2_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~3_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~61_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011100010001~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~62_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001010000111000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~1_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr[14]~feeder_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg~75_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~64_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001000000100~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg~76_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001010000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~1_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~2_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~3_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~4_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~4_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr[13]~feeder_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~5_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~1_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg~77_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001000100000000~q ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~2_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~1_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~3_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~4_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr[12]~feeder_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr8~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr8~combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr[10]~feeder_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~2_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~1_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~3_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~1_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~2_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~1_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~2_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr[7]~feeder_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~2_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr[6]~feeder_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr13~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr13~combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr[5]~feeder_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr14~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr14~combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr[4]~feeder_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr15~0_combout ;
wire \Inst_ov7670_controller|Inst_ov7670_registers|WideOr15~combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr[3]~feeder_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|always0~0_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|always0~1_combout ;
wire \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \Inst_VGA|Add1~0_combout ;
wire \Inst_VGA|Add1~1 ;
wire \Inst_VGA|Add1~2_combout ;
wire \Inst_VGA|Add1~3 ;
wire \Inst_VGA|Add1~4_combout ;
wire \Inst_VGA|Add1~5 ;
wire \Inst_VGA|Add1~6_combout ;
wire \Inst_VGA|Equal0~0_combout ;
wire \Inst_VGA|Add1~7 ;
wire \Inst_VGA|Add1~8_combout ;
wire \Inst_VGA|Add1~9 ;
wire \Inst_VGA|Add1~10_combout ;
wire \Inst_VGA|Hcnt~2_combout ;
wire \Inst_VGA|Add1~11 ;
wire \Inst_VGA|Add1~12_combout ;
wire \Inst_VGA|Add1~13 ;
wire \Inst_VGA|Add1~14_combout ;
wire \Inst_VGA|Equal0~1_combout ;
wire \Inst_VGA|Equal0~2_combout ;
wire \Inst_VGA|Add1~15 ;
wire \Inst_VGA|Add1~16_combout ;
wire \Inst_VGA|Hcnt~0_combout ;
wire \Inst_VGA|Add1~17 ;
wire \Inst_VGA|Add1~18_combout ;
wire \Inst_VGA|Hcnt~1_combout ;
wire \Inst_VGA|always1~0_combout ;
wire \Inst_VGA|always1~1_combout ;
wire \Inst_VGA|Hsync~q ;
wire \Inst_VGA|Add0~0_combout ;
wire \Inst_VGA|Add0~3 ;
wire \Inst_VGA|Add0~4_combout ;
wire \Inst_VGA|Vcnt~2_combout ;
wire \Inst_VGA|Add0~5 ;
wire \Inst_VGA|Add0~6_combout ;
wire \Inst_VGA|Vcnt~1_combout ;
wire \Inst_VGA|Add0~7 ;
wire \Inst_VGA|Add0~8_combout ;
wire \Inst_VGA|Add0~9 ;
wire \Inst_VGA|Add0~10_combout ;
wire \Inst_VGA|Add0~11 ;
wire \Inst_VGA|Add0~12_combout ;
wire \Inst_VGA|Add0~13 ;
wire \Inst_VGA|Add0~14_combout ;
wire \Inst_VGA|Add0~15 ;
wire \Inst_VGA|Add0~16_combout ;
wire \Inst_VGA|Add0~17 ;
wire \Inst_VGA|Add0~18_combout ;
wire \Inst_VGA|Vcnt~0_combout ;
wire \Inst_VGA|Equal1~0_combout ;
wire \Inst_VGA|Equal1~1_combout ;
wire \Inst_VGA|Equal1~2_combout ;
wire \Inst_VGA|Vcnt~3_combout ;
wire \Inst_VGA|Add0~1 ;
wire \Inst_VGA|Add0~2_combout ;
wire \Inst_VGA|always2~1_combout ;
wire \Inst_VGA|always2~0_combout ;
wire \Inst_VGA|always2~2_combout ;
wire \Inst_VGA|Vsync~q ;
wire \Inst_VGA|activeArea~3_combout ;
wire \Inst_VGA|activeArea~0_combout ;
wire \Inst_VGA|activeArea~1_combout ;
wire \Inst_VGA|activeArea~2_combout ;
wire \Inst_VGA|activeArea~4_combout ;
wire \Inst_VGA|activeArea~q ;
wire \ov7670_pclk~input_o ;
wire \ov7670_pclk~inputclkctrl_outclk ;
wire \ov7670_href~input_o ;
wire \Inst_ov7670_capture|latched_href~feeder_combout ;
wire \Inst_ov7670_capture|latched_href~q ;
wire \Inst_ov7670_capture|href_hold~feeder_combout ;
wire \Inst_ov7670_capture|href_hold~q ;
wire \Inst_ov7670_capture|line~1_combout ;
wire \ov7670_vsync~input_o ;
wire \Inst_ov7670_capture|latched_vsync~feeder_combout ;
wire \Inst_ov7670_capture|latched_vsync~q ;
wire \Inst_ov7670_capture|line~0_combout ;
wire \Inst_ov7670_capture|href_last~2_combout ;
wire \Inst_ov7670_capture|href_last~1_combout ;
wire \Inst_ov7670_capture|href_last~0_combout ;
wire \Inst_ov7670_capture|we_reg~0_combout ;
wire \Inst_ov7670_capture|we_reg~q ;
wire \Inst_ov7670_capture|address[0]~17_combout ;
wire \Inst_ov7670_capture|address[0]~18 ;
wire \Inst_ov7670_capture|address[1]~19_combout ;
wire \Inst_ov7670_capture|address[1]~20 ;
wire \Inst_ov7670_capture|address[2]~21_combout ;
wire \Inst_ov7670_capture|address[2]~22 ;
wire \Inst_ov7670_capture|address[3]~23_combout ;
wire \Inst_ov7670_capture|address[3]~24 ;
wire \Inst_ov7670_capture|address[4]~25_combout ;
wire \Inst_ov7670_capture|address[4]~26 ;
wire \Inst_ov7670_capture|address[5]~27_combout ;
wire \Inst_ov7670_capture|address[5]~28 ;
wire \Inst_ov7670_capture|address[6]~29_combout ;
wire \Inst_ov7670_capture|address[6]~30 ;
wire \Inst_ov7670_capture|address[7]~31_combout ;
wire \Inst_ov7670_capture|address[7]~32 ;
wire \Inst_ov7670_capture|address[8]~33_combout ;
wire \Inst_ov7670_capture|address[8]~34 ;
wire \Inst_ov7670_capture|address[9]~35_combout ;
wire \Inst_ov7670_capture|address[9]~36 ;
wire \Inst_ov7670_capture|address[10]~37_combout ;
wire \Inst_ov7670_capture|address[10]~38 ;
wire \Inst_ov7670_capture|address[11]~39_combout ;
wire \Inst_ov7670_capture|address[11]~40 ;
wire \Inst_ov7670_capture|address[12]~41_combout ;
wire \Inst_ov7670_capture|address[12]~42 ;
wire \Inst_ov7670_capture|address[13]~43_combout ;
wire \Inst_ov7670_capture|address[13]~44 ;
wire \Inst_ov7670_capture|address[14]~45_combout ;
wire \Inst_ov7670_capture|address[14]~46 ;
wire \Inst_ov7670_capture|address[15]~47_combout ;
wire \Inst_ov7670_capture|address[15]~48 ;
wire \Inst_ov7670_capture|address[16]~49_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ;
wire \Inst_Address_Generator|val[0]~17_combout ;
wire \Inst_Address_Generator|val[14]~46 ;
wire \Inst_Address_Generator|val[15]~47_combout ;
wire \Inst_Address_Generator|val[15]~48 ;
wire \Inst_Address_Generator|val[16]~49_combout ;
wire \Inst_Address_Generator|val[15]~51_combout ;
wire \Inst_Address_Generator|val[15]~52_combout ;
wire \Inst_Address_Generator|val[15]~53_combout ;
wire \Inst_Address_Generator|val[0]~18 ;
wire \Inst_Address_Generator|val[1]~19_combout ;
wire \Inst_Address_Generator|val[1]~20 ;
wire \Inst_Address_Generator|val[2]~21_combout ;
wire \Inst_Address_Generator|val[2]~22 ;
wire \Inst_Address_Generator|val[3]~23_combout ;
wire \Inst_Address_Generator|val[3]~24 ;
wire \Inst_Address_Generator|val[4]~25_combout ;
wire \Inst_Address_Generator|val[4]~26 ;
wire \Inst_Address_Generator|val[5]~27_combout ;
wire \Inst_Address_Generator|val[5]~28 ;
wire \Inst_Address_Generator|val[6]~29_combout ;
wire \Inst_Address_Generator|val[6]~30 ;
wire \Inst_Address_Generator|val[7]~31_combout ;
wire \Inst_Address_Generator|val[7]~32 ;
wire \Inst_Address_Generator|val[8]~33_combout ;
wire \Inst_Address_Generator|val[8]~34 ;
wire \Inst_Address_Generator|val[9]~35_combout ;
wire \Inst_Address_Generator|val[9]~36 ;
wire \Inst_Address_Generator|val[10]~37_combout ;
wire \Inst_Address_Generator|val[10]~38 ;
wire \Inst_Address_Generator|val[11]~39_combout ;
wire \Inst_Address_Generator|val[11]~40 ;
wire \Inst_Address_Generator|val[12]~41_combout ;
wire \Inst_Address_Generator|val[12]~42 ;
wire \Inst_Address_Generator|val[13]~43_combout ;
wire \Inst_Address_Generator|val[13]~44 ;
wire \Inst_Address_Generator|val[14]~45_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ;
wire \ov7670_data[4]~input_o ;
wire \Inst_ov7670_capture|latched_d[4]~feeder_combout ;
wire \Inst_ov7670_capture|d_latch[4]~feeder_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \Inst_RGB|B[3]~20_combout ;
wire \Inst_RGB|B[3]~21_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \Inst_RGB|B[3]~22_combout ;
wire \Inst_RGB|B[3]~23_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \Inst_RGB|B[3]~24_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \Inst_RGB|B[3]~25_combout ;
wire \Inst_RGB|B[3]~26_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \Inst_RGB|B[3]~27_combout ;
wire \Inst_RGB|B[3]~28_combout ;
wire \Inst_RGB|B[3]~29_combout ;
wire \ov7670_data[2]~input_o ;
wire \Inst_ov7670_capture|latched_d[2]~feeder_combout ;
wire \Inst_ov7670_capture|d_latch[2]~feeder_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \Inst_RGB|G[3]~20_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout ;
wire \Inst_RGB|G[3]~21_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \Inst_RGB|G[3]~27_combout ;
wire \Inst_RGB|G[3]~28_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \Inst_RGB|G[3]~22_combout ;
wire \Inst_RGB|G[3]~23_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \Inst_RGB|G[3]~24_combout ;
wire \Inst_RGB|G[3]~25_combout ;
wire \Inst_RGB|G[3]~26_combout ;
wire \Inst_RGB|G[3]~29_combout ;
wire \ov7670_data[7]~input_o ;
wire \Inst_ov7670_capture|d_latch[7]~feeder_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \Inst_RGB|R[3]~0_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \Inst_RGB|R[3]~1_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \Inst_RGB|R[3]~2_combout ;
wire \Inst_RGB|R[3]~3_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \Inst_RGB|R[3]~4_combout ;
wire \Inst_RGB|R[3]~5_combout ;
wire \Inst_RGB|R[3]~6_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \Inst_RGB|R[3]~7_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout ;
wire \Inst_RGB|R[3]~8_combout ;
wire \Inst_RGB|R[3]~9_combout ;
wire \get_orange|is_orange~1_combout ;
wire \Inst_ov7670_capture|d_latch[12]~feeder_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \get_orange|red_out[0]~2_combout ;
wire \get_orange|red_out[0]~3_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \get_orange|red_out[0]~4_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \get_orange|red_out[0]~5_combout ;
wire \get_orange|red_out[0]~6_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \get_orange|red_out[0]~7_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \get_orange|red_out[0]~8_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \get_orange|red_out[0]~0_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout ;
wire \get_orange|red_out[0]~1_combout ;
wire \get_orange|red_out[0]~9_combout ;
wire \ov7670_data[0]~input_o ;
wire \Inst_ov7670_capture|latched_d[0]~feeder_combout ;
wire \Inst_ov7670_capture|d_latch[0]~feeder_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout ;
wire \Inst_RGB|G[1]~17_combout ;
wire \Inst_RGB|G[1]~18_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \Inst_RGB|G[1]~14_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \Inst_RGB|G[1]~15_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \Inst_RGB|G[1]~12_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \Inst_RGB|G[1]~13_combout ;
wire \Inst_RGB|G[1]~16_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \Inst_RGB|G[1]~10_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \Inst_RGB|G[1]~11_combout ;
wire \Inst_RGB|G[1]~19_combout ;
wire \ov7670_data[1]~input_o ;
wire \Inst_ov7670_capture|latched_d[1]~feeder_combout ;
wire \Inst_ov7670_capture|d_latch[1]~feeder_combout ;
wire \Inst_ov7670_capture|d_latch[9]~feeder_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \Inst_RGB|G[2]~7_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \Inst_RGB|G[2]~8_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \Inst_RGB|G[2]~4_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \Inst_RGB|G[2]~5_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \Inst_RGB|G[2]~2_combout ;
wire \Inst_RGB|G[2]~3_combout ;
wire \Inst_RGB|G[2]~6_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \Inst_RGB|G[2]~0_combout ;
wire \Inst_RGB|G[2]~1_combout ;
wire \Inst_RGB|G[2]~9_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \Inst_RGB|B[1]~0_combout ;
wire \Inst_RGB|B[1]~1_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \Inst_RGB|B[1]~4_combout ;
wire \Inst_RGB|B[1]~5_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \Inst_RGB|B[1]~2_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \Inst_RGB|B[1]~3_combout ;
wire \Inst_RGB|B[1]~6_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \Inst_RGB|B[1]~7_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \Inst_RGB|B[1]~8_combout ;
wire \Inst_RGB|B[1]~9_combout ;
wire \ov7670_data[3]~input_o ;
wire \Inst_ov7670_capture|latched_d[3]~feeder_combout ;
wire \Inst_ov7670_capture|d_latch[3]~feeder_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \Inst_RGB|B[2]~17_combout ;
wire \Inst_RGB|B[2]~18_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \Inst_RGB|B[2]~10_combout ;
wire \Inst_RGB|B[2]~11_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \Inst_RGB|B[2]~12_combout ;
wire \Inst_RGB|B[2]~13_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \Inst_RGB|B[2]~14_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \Inst_RGB|B[2]~15_combout ;
wire \Inst_RGB|B[2]~16_combout ;
wire \Inst_RGB|B[2]~19_combout ;
wire \get_orange|is_orange~0_combout ;
wire \get_orange|red_out[0]~10_combout ;
wire \ov7670_data[5]~input_o ;
wire \Inst_ov7670_capture|latched_d[5]~feeder_combout ;
wire \Inst_ov7670_capture|d_latch[5]~feeder_combout ;
wire \Inst_ov7670_capture|d_latch[13]~feeder_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \get_orange|red_out[1]~18_combout ;
wire \get_orange|red_out[1]~19_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \get_orange|red_out[1]~13_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout ;
wire \get_orange|red_out[1]~14_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \get_orange|red_out[1]~15_combout ;
wire \get_orange|red_out[1]~16_combout ;
wire \get_orange|red_out[1]~17_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \get_orange|red_out[1]~11_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \get_orange|red_out[1]~12_combout ;
wire \get_orange|red_out[1]~20_combout ;
wire \get_orange|red_out[1]~21_combout ;
wire \ov7670_data[6]~input_o ;
wire \Inst_ov7670_capture|latched_d[6]~feeder_combout ;
wire \Inst_ov7670_capture|d_latch[6]~feeder_combout ;
wire \Inst_ov7670_capture|d_latch[14]~feeder_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \get_orange|red_out[2]~26_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \get_orange|red_out[2]~27_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \get_orange|red_out[2]~24_combout ;
wire \get_orange|red_out[2]~25_combout ;
wire \get_orange|red_out[2]~28_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \get_orange|red_out[2]~22_combout ;
wire \get_orange|red_out[2]~23_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \get_orange|red_out[2]~29_combout ;
wire \get_orange|red_out[2]~30_combout ;
wire \get_orange|red_out[2]~31_combout ;
wire \get_orange|red_out[2]~32_combout ;
wire \get_orange|is_orange~2_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \get_orange|green_out[0]~0_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \get_orange|green_out[0]~1_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \get_orange|green_out[0]~7_combout ;
wire \get_orange|green_out[0]~8_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \get_orange|green_out[0]~4_combout ;
wire \get_orange|green_out[0]~5_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \get_orange|green_out[0]~2_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \get_orange|green_out[0]~3_combout ;
wire \get_orange|green_out[0]~6_combout ;
wire \get_orange|green_out[0]~9_combout ;
wire \get_orange|green_out[0]~10_combout ;
wire \get_orange|green_out[1]~11_combout ;
wire \get_orange|green_out[2]~12_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \get_orange|blue_out[0]~0_combout ;
wire \get_orange|blue_out[0]~1_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \get_orange|blue_out[0]~7_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout ;
wire \get_orange|blue_out[0]~8_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \get_orange|blue_out[0]~2_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \get_orange|blue_out[0]~3_combout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \get_orange|blue_out[0]~4_combout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \get_orange|blue_out[0]~5_combout ;
wire \get_orange|blue_out[0]~6_combout ;
wire \get_orange|blue_out[0]~9_combout ;
wire \get_orange|blue_out[0]~10_combout ;
wire \get_orange|blue_out[1]~11_combout ;
wire \get_orange|blue_out[2]~12_combout ;
wire \Inst_VGA|Nblank~0_combout ;
wire \Inst_VGA|Nblank~1_combout ;
wire \Inst_ov7670_controller|sys_clk~0_combout ;
wire \Inst_ov7670_controller|sys_clk~q ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Selector0~1_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Selector0~0_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Selector0~2_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Selector0~3_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|Selector0~4_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder_combout ;
wire \Inst_ov7670_controller|Inst_i2c_sender|sioc~q ;
wire \clk_50~inputclkctrl_outclk ;
wire \u_IR_top_level|ir_receiver|bitcount[0]~6_combout ;
wire \u_IR_top_level|ir_receiver|bitcount[3]~13 ;
wire \u_IR_top_level|ir_receiver|bitcount[4]~14_combout ;
wire \u_IR_top_level|ir_receiver|state_count[0]~18_combout ;
wire \u_IR_top_level|ir_receiver|data_count[0]~18_combout ;
wire \IRDA_RXD~input_o ;
wire \u_IR_top_level|ir_receiver|always5~1_combout ;
wire \u_IR_top_level|ir_receiver|data_count_flag~q ;
wire \u_IR_top_level|ir_receiver|data_count[0]~19 ;
wire \u_IR_top_level|ir_receiver|data_count[1]~20_combout ;
wire \u_IR_top_level|ir_receiver|data_count[1]~21 ;
wire \u_IR_top_level|ir_receiver|data_count[2]~22_combout ;
wire \u_IR_top_level|ir_receiver|data_count[2]~23 ;
wire \u_IR_top_level|ir_receiver|data_count[3]~24_combout ;
wire \u_IR_top_level|ir_receiver|data_count[3]~25 ;
wire \u_IR_top_level|ir_receiver|data_count[4]~26_combout ;
wire \u_IR_top_level|ir_receiver|data_count[4]~27 ;
wire \u_IR_top_level|ir_receiver|data_count[5]~28_combout ;
wire \u_IR_top_level|ir_receiver|data_count[5]~29 ;
wire \u_IR_top_level|ir_receiver|data_count[6]~30_combout ;
wire \u_IR_top_level|ir_receiver|data_count[6]~31 ;
wire \u_IR_top_level|ir_receiver|data_count[7]~32_combout ;
wire \u_IR_top_level|ir_receiver|data_count[7]~33 ;
wire \u_IR_top_level|ir_receiver|data_count[8]~34_combout ;
wire \u_IR_top_level|ir_receiver|data_count[8]~35 ;
wire \u_IR_top_level|ir_receiver|data_count[9]~36_combout ;
wire \u_IR_top_level|ir_receiver|data_count[9]~37 ;
wire \u_IR_top_level|ir_receiver|data_count[10]~38_combout ;
wire \u_IR_top_level|ir_receiver|data_count[10]~39 ;
wire \u_IR_top_level|ir_receiver|data_count[11]~40_combout ;
wire \u_IR_top_level|ir_receiver|data_count[11]~41 ;
wire \u_IR_top_level|ir_receiver|data_count[12]~42_combout ;
wire \u_IR_top_level|ir_receiver|data_count[12]~43 ;
wire \u_IR_top_level|ir_receiver|data_count[13]~44_combout ;
wire \u_IR_top_level|ir_receiver|data_count[13]~45 ;
wire \u_IR_top_level|ir_receiver|data_count[14]~46_combout ;
wire \u_IR_top_level|ir_receiver|data_count[14]~47 ;
wire \u_IR_top_level|ir_receiver|data_count[15]~48_combout ;
wire \u_IR_top_level|ir_receiver|data_count[15]~49 ;
wire \u_IR_top_level|ir_receiver|data_count[16]~50_combout ;
wire \u_IR_top_level|ir_receiver|data_count[16]~51 ;
wire \u_IR_top_level|ir_receiver|data_count[17]~52_combout ;
wire \u_IR_top_level|ir_receiver|Selector2~8_combout ;
wire \u_IR_top_level|ir_receiver|Selector2~0_combout ;
wire \u_IR_top_level|ir_receiver|Selector2~5_combout ;
wire \u_IR_top_level|ir_receiver|Selector2~6_combout ;
wire \u_IR_top_level|ir_receiver|Selector2~7_combout ;
wire \u_IR_top_level|ir_receiver|Selector2~9_combout ;
wire \u_IR_top_level|ir_receiver|Decoder0~0_combout ;
wire \u_IR_top_level|ir_receiver|Decoder0~10_combout ;
wire \u_IR_top_level|ir_receiver|Selector2~10_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[0]~18_combout ;
wire \u_IR_top_level|ir_receiver|always1~1_combout ;
wire \u_IR_top_level|ir_receiver|idle_count_flag~q ;
wire \u_IR_top_level|ir_receiver|idle_count[0]~19 ;
wire \u_IR_top_level|ir_receiver|idle_count[1]~20_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[1]~21 ;
wire \u_IR_top_level|ir_receiver|idle_count[2]~22_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[2]~23 ;
wire \u_IR_top_level|ir_receiver|idle_count[3]~24_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[3]~25 ;
wire \u_IR_top_level|ir_receiver|idle_count[4]~26_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[4]~27 ;
wire \u_IR_top_level|ir_receiver|idle_count[5]~28_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[5]~29 ;
wire \u_IR_top_level|ir_receiver|idle_count[6]~30_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[6]~31 ;
wire \u_IR_top_level|ir_receiver|idle_count[7]~32_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[7]~33 ;
wire \u_IR_top_level|ir_receiver|idle_count[8]~34_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[8]~35 ;
wire \u_IR_top_level|ir_receiver|idle_count[9]~36_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[9]~37 ;
wire \u_IR_top_level|ir_receiver|idle_count[10]~38_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[10]~39 ;
wire \u_IR_top_level|ir_receiver|idle_count[11]~40_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[11]~41 ;
wire \u_IR_top_level|ir_receiver|idle_count[12]~42_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[12]~43 ;
wire \u_IR_top_level|ir_receiver|idle_count[13]~44_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[13]~45 ;
wire \u_IR_top_level|ir_receiver|idle_count[14]~46_combout ;
wire \u_IR_top_level|ir_receiver|LessThan0~4_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[14]~47 ;
wire \u_IR_top_level|ir_receiver|idle_count[15]~48_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[15]~49 ;
wire \u_IR_top_level|ir_receiver|idle_count[16]~50_combout ;
wire \u_IR_top_level|ir_receiver|idle_count[16]~51 ;
wire \u_IR_top_level|ir_receiver|idle_count[17]~52_combout ;
wire \u_IR_top_level|ir_receiver|LessThan0~0_combout ;
wire \u_IR_top_level|ir_receiver|LessThan0~1_combout ;
wire \u_IR_top_level|ir_receiver|LessThan0~2_combout ;
wire \u_IR_top_level|ir_receiver|LessThan0~3_combout ;
wire \u_IR_top_level|ir_receiver|LessThan0~5_combout ;
wire \u_IR_top_level|ir_receiver|Selector0~0_combout ;
wire \u_IR_top_level|ir_receiver|state.IDLE~q ;
wire \u_IR_top_level|ir_receiver|Selector2~4_combout ;
wire \u_IR_top_level|ir_receiver|Selector1~0_combout ;
wire \u_IR_top_level|ir_receiver|state.GUIDANCE~q ;
wire \u_IR_top_level|ir_receiver|always3~1_combout ;
wire \u_IR_top_level|ir_receiver|state_count_flag~q ;
wire \u_IR_top_level|ir_receiver|state_count[0]~19 ;
wire \u_IR_top_level|ir_receiver|state_count[1]~20_combout ;
wire \u_IR_top_level|ir_receiver|state_count[1]~21 ;
wire \u_IR_top_level|ir_receiver|state_count[2]~22_combout ;
wire \u_IR_top_level|ir_receiver|state_count[2]~23 ;
wire \u_IR_top_level|ir_receiver|state_count[3]~24_combout ;
wire \u_IR_top_level|ir_receiver|state_count[3]~25 ;
wire \u_IR_top_level|ir_receiver|state_count[4]~26_combout ;
wire \u_IR_top_level|ir_receiver|state_count[4]~27 ;
wire \u_IR_top_level|ir_receiver|state_count[5]~28_combout ;
wire \u_IR_top_level|ir_receiver|state_count[5]~29 ;
wire \u_IR_top_level|ir_receiver|state_count[6]~30_combout ;
wire \u_IR_top_level|ir_receiver|state_count[6]~31 ;
wire \u_IR_top_level|ir_receiver|state_count[7]~32_combout ;
wire \u_IR_top_level|ir_receiver|state_count[7]~33 ;
wire \u_IR_top_level|ir_receiver|state_count[8]~34_combout ;
wire \u_IR_top_level|ir_receiver|state_count[8]~35 ;
wire \u_IR_top_level|ir_receiver|state_count[9]~36_combout ;
wire \u_IR_top_level|ir_receiver|state_count[9]~37 ;
wire \u_IR_top_level|ir_receiver|state_count[10]~38_combout ;
wire \u_IR_top_level|ir_receiver|state_count[10]~39 ;
wire \u_IR_top_level|ir_receiver|state_count[11]~40_combout ;
wire \u_IR_top_level|ir_receiver|state_count[11]~41 ;
wire \u_IR_top_level|ir_receiver|state_count[12]~42_combout ;
wire \u_IR_top_level|ir_receiver|state_count[12]~43 ;
wire \u_IR_top_level|ir_receiver|state_count[13]~44_combout ;
wire \u_IR_top_level|ir_receiver|state_count[13]~45 ;
wire \u_IR_top_level|ir_receiver|state_count[14]~46_combout ;
wire \u_IR_top_level|ir_receiver|state_count[14]~47 ;
wire \u_IR_top_level|ir_receiver|state_count[15]~48_combout ;
wire \u_IR_top_level|ir_receiver|state_count[15]~49 ;
wire \u_IR_top_level|ir_receiver|state_count[16]~50_combout ;
wire \u_IR_top_level|ir_receiver|state_count[16]~51 ;
wire \u_IR_top_level|ir_receiver|state_count[17]~52_combout ;
wire \u_IR_top_level|ir_receiver|Selector2~1_combout ;
wire \u_IR_top_level|ir_receiver|LessThan1~0_combout ;
wire \u_IR_top_level|ir_receiver|LessThan1~1_combout ;
wire \u_IR_top_level|ir_receiver|LessThan1~2_combout ;
wire \u_IR_top_level|ir_receiver|LessThan1~3_combout ;
wire \u_IR_top_level|ir_receiver|Selector2~2_combout ;
wire \u_IR_top_level|ir_receiver|Selector2~3_combout ;
wire \u_IR_top_level|ir_receiver|Selector2~11_combout ;
wire \u_IR_top_level|ir_receiver|state.DATAREAD~q ;
wire \u_IR_top_level|ir_receiver|Equal0~0_combout ;
wire \u_IR_top_level|ir_receiver|Equal0~1_combout ;
wire \u_IR_top_level|ir_receiver|Equal0~2_combout ;
wire \u_IR_top_level|ir_receiver|Equal0~3_combout ;
wire \u_IR_top_level|ir_receiver|bitcount[2]~18_combout ;
wire \u_IR_top_level|ir_receiver|bitcount[4]~15 ;
wire \u_IR_top_level|ir_receiver|bitcount[5]~16_combout ;
wire \u_IR_top_level|ir_receiver|LessThan4~0_combout ;
wire \u_IR_top_level|ir_receiver|LessThan4~1_combout ;
wire \u_IR_top_level|ir_receiver|LessThan4~2_combout ;
wire \u_IR_top_level|ir_receiver|LessThan4~3_combout ;
wire \u_IR_top_level|ir_receiver|LessThan4~4_combout ;
wire \u_IR_top_level|ir_receiver|LessThan4~5_combout ;
wire \u_IR_top_level|ir_receiver|Decoder0~1_combout ;
wire \u_IR_top_level|ir_receiver|Decoder0~7_combout ;
wire \u_IR_top_level|ir_receiver|data~10_combout ;
wire \u_IR_top_level|ir_receiver|data_buf[21]~feeder_combout ;
wire \u_IR_top_level|ir_receiver|Decoder0~4_combout ;
wire \u_IR_top_level|ir_receiver|data~3_combout ;
wire \u_IR_top_level|ir_receiver|Decoder0~3_combout ;
wire \u_IR_top_level|ir_receiver|data~2_combout ;
wire \u_IR_top_level|ir_receiver|data~4_combout ;
wire \u_IR_top_level|ir_receiver|data~1_combout ;
wire \u_IR_top_level|ir_receiver|data_buf[23]~0_combout ;
wire \u_IR_top_level|ir_receiver|data_buf[23]~1_combout ;
wire \u_IR_top_level|ir_receiver|Decoder0~5_combout ;
wire \u_IR_top_level|ir_receiver|data~12_combout ;
wire \u_IR_top_level|ir_receiver|Decoder0~8_combout ;
wire \u_IR_top_level|ir_receiver|data~14_combout ;
wire \u_IR_top_level|ir_receiver|Decoder0~9_combout ;
wire \u_IR_top_level|ir_receiver|data~15_combout ;
wire \u_IR_top_level|ir_receiver|data~13_combout ;
wire \u_IR_top_level|ir_receiver|data_buf[23]~4_combout ;
wire \u_IR_top_level|ir_receiver|data~6_combout ;
wire \u_IR_top_level|ir_receiver|Decoder0~6_combout ;
wire \u_IR_top_level|ir_receiver|data~7_combout ;
wire \u_IR_top_level|ir_receiver|data~8_combout ;
wire \u_IR_top_level|ir_receiver|data_buf[23]~2_combout ;
wire \u_IR_top_level|ir_receiver|Decoder0~2_combout ;
wire \u_IR_top_level|ir_receiver|data~9_combout ;
wire \u_IR_top_level|ir_receiver|data~11_combout ;
wire \u_IR_top_level|ir_receiver|data~0_combout ;
wire \u_IR_top_level|ir_receiver|data_buf[23]~3_combout ;
wire \u_IR_top_level|ir_receiver|data_buf[23]~5_combout ;
wire \u_IR_top_level|ir_receiver|data_buf[23]~6_combout ;
wire \u_IR_top_level|ir_receiver|data_ready~q ;
wire \u_IR_top_level|ir_receiver|oDATA[22]~feeder_combout ;
wire \u_IR_top_level|ir_receiver|data_buf[23]~feeder_combout ;
wire \u_IR_top_level|ir_receiver|data_buf[20]~feeder_combout ;
wire \u_FSM|Equal1~6_combout ;
wire \u_IR_top_level|ir_receiver|data_buf[17]~feeder_combout ;
wire \u_IR_top_level|ir_receiver|oDATA[17]~feeder_combout ;
wire \u_FSM|Selector3~1_combout ;
wire \u_FSM|current_state.CAM~q ;
wire \u_FSM|Equal1~8_combout ;
wire \u_FSM|Equal0~0_combout ;
wire \u_IR_top_level|ir_receiver|data_buf[19]~feeder_combout ;
wire \u_FSM|Equal0~1_combout ;
wire \u_FSM|Selector1~0_combout ;
wire \u_FSM|current_CAM_state.PAUSE~0_combout ;
wire \u_FSM|current_CAM_state.PAUSE~q ;
wire \classifier|row_count[0]~33_combout ;
wire \classifier|pixel_count[0]~32_combout ;
wire \classifier|pixel_count[0]~33 ;
wire \classifier|pixel_count[1]~34_combout ;
wire \classifier|pixel_count[1]~35 ;
wire \classifier|pixel_count[2]~36_combout ;
wire \classifier|pixel_count[2]~37 ;
wire \classifier|pixel_count[3]~38_combout ;
wire \classifier|pixel_count[3]~39 ;
wire \classifier|pixel_count[4]~40_combout ;
wire \classifier|pixel_count[4]~41 ;
wire \classifier|pixel_count[5]~42_combout ;
wire \classifier|pixel_count[5]~43 ;
wire \classifier|pixel_count[6]~44_combout ;
wire \classifier|pixel_count[6]~45 ;
wire \classifier|pixel_count[7]~46_combout ;
wire \classifier|pixel_count[7]~47 ;
wire \classifier|pixel_count[8]~48_combout ;
wire \classifier|pixel_count[8]~49 ;
wire \classifier|pixel_count[9]~50_combout ;
wire \classifier|pixel_count[9]~51 ;
wire \classifier|pixel_count[10]~52_combout ;
wire \classifier|pixel_count[10]~53 ;
wire \classifier|pixel_count[11]~54_combout ;
wire \classifier|pixel_count[11]~55 ;
wire \classifier|pixel_count[12]~56_combout ;
wire \classifier|pixel_count[12]~57 ;
wire \classifier|pixel_count[13]~58_combout ;
wire \classifier|pixel_count[13]~59 ;
wire \classifier|pixel_count[14]~60_combout ;
wire \classifier|pixel_count[14]~61 ;
wire \classifier|pixel_count[15]~62_combout ;
wire \classifier|pixel_count[15]~63 ;
wire \classifier|pixel_count[16]~64_combout ;
wire \classifier|pixel_count[16]~65 ;
wire \classifier|pixel_count[17]~66_combout ;
wire \classifier|pixel_count[17]~67 ;
wire \classifier|pixel_count[18]~68_combout ;
wire \classifier|pixel_count[18]~69 ;
wire \classifier|pixel_count[19]~70_combout ;
wire \classifier|pixel_count[19]~71 ;
wire \classifier|pixel_count[20]~72_combout ;
wire \classifier|pixel_count[20]~73 ;
wire \classifier|pixel_count[21]~74_combout ;
wire \classifier|pixel_count[21]~75 ;
wire \classifier|pixel_count[22]~76_combout ;
wire \classifier|pixel_count[22]~77 ;
wire \classifier|pixel_count[23]~78_combout ;
wire \classifier|pixel_count[23]~79 ;
wire \classifier|pixel_count[24]~80_combout ;
wire \classifier|pixel_count[24]~81 ;
wire \classifier|pixel_count[25]~82_combout ;
wire \classifier|pixel_count[25]~83 ;
wire \classifier|pixel_count[26]~84_combout ;
wire \classifier|pixel_count[26]~85 ;
wire \classifier|pixel_count[27]~86_combout ;
wire \classifier|pixel_count[27]~87 ;
wire \classifier|pixel_count[28]~88_combout ;
wire \classifier|LessThan0~0_combout ;
wire \classifier|LessThan0~4_combout ;
wire \classifier|LessThan0~2_combout ;
wire \classifier|LessThan0~1_combout ;
wire \classifier|LessThan0~3_combout ;
wire \classifier|LessThan0~5_combout ;
wire \classifier|LessThan0~6_combout ;
wire \classifier|pixel_count[28]~89 ;
wire \classifier|pixel_count[29]~90_combout ;
wire \classifier|pixel_count[29]~91 ;
wire \classifier|pixel_count[30]~92_combout ;
wire \classifier|LessThan5~1_combout ;
wire \classifier|LessThan5~0_combout ;
wire \classifier|LessThan5~2_combout ;
wire \classifier|LessThan5~3_combout ;
wire \classifier|pixel_count[30]~93 ;
wire \classifier|pixel_count[31]~94_combout ;
wire \classifier|row_count[31]~32_combout ;
wire \classifier|row_count[0]~34 ;
wire \classifier|row_count[1]~35_combout ;
wire \classifier|row_count[1]~36 ;
wire \classifier|row_count[2]~37_combout ;
wire \classifier|row_count[2]~38 ;
wire \classifier|row_count[3]~39_combout ;
wire \classifier|row_count[3]~40 ;
wire \classifier|row_count[4]~41_combout ;
wire \classifier|row_count[4]~42 ;
wire \classifier|row_count[5]~43_combout ;
wire \classifier|row_count[5]~44 ;
wire \classifier|row_count[6]~45_combout ;
wire \classifier|row_count[6]~46 ;
wire \classifier|row_count[7]~47_combout ;
wire \classifier|row_count[7]~48 ;
wire \classifier|row_count[8]~49_combout ;
wire \classifier|row_count[8]~50 ;
wire \classifier|row_count[9]~51_combout ;
wire \classifier|row_count[9]~52 ;
wire \classifier|row_count[10]~53_combout ;
wire \classifier|row_count[10]~54 ;
wire \classifier|row_count[11]~55_combout ;
wire \classifier|row_count[11]~56 ;
wire \classifier|row_count[12]~57_combout ;
wire \classifier|row_count[12]~58 ;
wire \classifier|row_count[13]~59_combout ;
wire \classifier|row_count[13]~60 ;
wire \classifier|row_count[14]~61_combout ;
wire \classifier|row_count[14]~62 ;
wire \classifier|row_count[15]~63_combout ;
wire \classifier|LessThan6~5_combout ;
wire \classifier|row_count[15]~64 ;
wire \classifier|row_count[16]~65_combout ;
wire \classifier|row_count[16]~66 ;
wire \classifier|row_count[17]~67_combout ;
wire \classifier|row_count[17]~68 ;
wire \classifier|row_count[18]~69_combout ;
wire \classifier|row_count[18]~70 ;
wire \classifier|row_count[19]~71_combout ;
wire \classifier|row_count[19]~72 ;
wire \classifier|row_count[20]~73_combout ;
wire \classifier|row_count[20]~74 ;
wire \classifier|row_count[21]~75_combout ;
wire \classifier|row_count[21]~76 ;
wire \classifier|row_count[22]~77_combout ;
wire \classifier|row_count[22]~78 ;
wire \classifier|row_count[23]~79_combout ;
wire \classifier|LessThan6~7_combout ;
wire \classifier|LessThan6~6_combout ;
wire \classifier|row_count[23]~80 ;
wire \classifier|row_count[24]~81_combout ;
wire \classifier|row_count[24]~82 ;
wire \classifier|row_count[25]~83_combout ;
wire \classifier|row_count[25]~84 ;
wire \classifier|row_count[26]~85_combout ;
wire \classifier|row_count[26]~86 ;
wire \classifier|row_count[27]~87_combout ;
wire \classifier|LessThan6~8_combout ;
wire \classifier|LessThan6~9_combout ;
wire \classifier|row_count[27]~88 ;
wire \classifier|row_count[28]~89_combout ;
wire \classifier|row_count[28]~90 ;
wire \classifier|row_count[29]~91_combout ;
wire \classifier|row_count[29]~92 ;
wire \classifier|row_count[30]~93_combout ;
wire \classifier|LessThan6~4_combout ;
wire \classifier|LessThan6~1_combout ;
wire \classifier|LessThan6~2_combout ;
wire \classifier|LessThan6~0_combout ;
wire \classifier|LessThan6~3_combout ;
wire \classifier|row_count[30]~94 ;
wire \classifier|row_count[31]~95_combout ;
wire \classifier|LessThan6~10_combout ;
wire \classifier|total_orange_pixels[0]~32_combout ;
wire \classifier|total_orange_pixels~52_combout ;
wire \classifier|total_orange_pixels[31]~53_combout ;
wire \classifier|total_orange_pixels[0]~33 ;
wire \classifier|total_orange_pixels[1]~34_combout ;
wire \classifier|total_orange_pixels[1]~35 ;
wire \classifier|total_orange_pixels[2]~36_combout ;
wire \classifier|total_orange_pixels[2]~37 ;
wire \classifier|total_orange_pixels[3]~38_combout ;
wire \classifier|total_orange_pixels[3]~39 ;
wire \classifier|total_orange_pixels[4]~40_combout ;
wire \classifier|total_orange_pixels[4]~41 ;
wire \classifier|total_orange_pixels[5]~42_combout ;
wire \classifier|total_orange_pixels[5]~43 ;
wire \classifier|total_orange_pixels[6]~44_combout ;
wire \classifier|total_orange_pixels[6]~45 ;
wire \classifier|total_orange_pixels[7]~46_combout ;
wire \classifier|total_orange_pixels[7]~47 ;
wire \classifier|total_orange_pixels[8]~48_combout ;
wire \classifier|total_orange_pixels[8]~49 ;
wire \classifier|total_orange_pixels[9]~50_combout ;
wire \classifier|total_orange_pixels[9]~51 ;
wire \classifier|total_orange_pixels[10]~54_combout ;
wire \classifier|total_orange_pixels[10]~55 ;
wire \classifier|total_orange_pixels[11]~56_combout ;
wire \classifier|total_orange_pixels[11]~57 ;
wire \classifier|total_orange_pixels[12]~58_combout ;
wire \classifier|total_orange_pixels[12]~59 ;
wire \classifier|total_orange_pixels[13]~60_combout ;
wire \classifier|total_orange_pixels[13]~61 ;
wire \classifier|total_orange_pixels[14]~62_combout ;
wire \classifier|total_orange_pixels[14]~63 ;
wire \classifier|total_orange_pixels[15]~64_combout ;
wire \classifier|total_orange_pixels[15]~65 ;
wire \classifier|total_orange_pixels[16]~66_combout ;
wire \classifier|total_orange_pixels[16]~67 ;
wire \classifier|total_orange_pixels[17]~68_combout ;
wire \classifier|total_orange_pixels[17]~69 ;
wire \classifier|total_orange_pixels[18]~70_combout ;
wire \classifier|total_orange_pixels[18]~71 ;
wire \classifier|total_orange_pixels[19]~72_combout ;
wire \classifier|total_orange_pixels[19]~73 ;
wire \classifier|total_orange_pixels[20]~74_combout ;
wire \classifier|total_orange_pixels[20]~75 ;
wire \classifier|total_orange_pixels[21]~76_combout ;
wire \classifier|total_orange_pixels[21]~77 ;
wire \classifier|total_orange_pixels[22]~78_combout ;
wire \classifier|total_orange_pixels[22]~79 ;
wire \classifier|total_orange_pixels[23]~80_combout ;
wire \classifier|total_orange_pixels[23]~81 ;
wire \classifier|total_orange_pixels[24]~82_combout ;
wire \classifier|total_orange_pixels[24]~83 ;
wire \classifier|total_orange_pixels[25]~84_combout ;
wire \classifier|total_orange_pixels[25]~85 ;
wire \classifier|total_orange_pixels[26]~86_combout ;
wire \classifier|total_orange_pixels[26]~87 ;
wire \classifier|total_orange_pixels[27]~88_combout ;
wire \classifier|total_orange_pixels[27]~89 ;
wire \classifier|total_orange_pixels[28]~90_combout ;
wire \classifier|total_orange_pixels[28]~91 ;
wire \classifier|total_orange_pixels[29]~92_combout ;
wire \classifier|total_orange_pixels[29]~93 ;
wire \classifier|total_orange_pixels[30]~94_combout ;
wire \classifier|total_orange_pixels[30]~95 ;
wire \classifier|total_orange_pixels[31]~96_combout ;
wire \classifier|LessThan7~4_combout ;
wire \classifier|LessThan7~1_combout ;
wire \classifier|LessThan7~0_combout ;
wire \classifier|LessThan7~2_combout ;
wire \classifier|LessThan7~3_combout ;
wire \classifier|LessThan7~8_combout ;
wire \classifier|LessThan7~7_combout ;
wire \classifier|LessThan7~5_combout ;
wire \classifier|LessThan7~6_combout ;
wire \classifier|LessThan7~9_combout ;
wire \classifier|orangeDetected~0_combout ;
wire \classifier|orangeDetected~1_combout ;
wire \classifier|orangeDetected~q ;
wire \u_FSM|Selector3~0_combout ;
wire \u_FSM|Selector3~2_combout ;
wire \u_FSM|Selector4~0_combout ;
wire \u_FSM|current_CAM_state.FOLLOW~q ;
wire \u_FSM|current_CAM_state.SEARCH~q ;
wire \u_FSM|always1~1_combout ;
wire \u_FSM|Equal2~1_combout ;
wire \u_FSM|Selector0~0_combout ;
wire \u_FSM|current_state.IDLE~q ;
wire \u_FSM|always1~2_combout ;
wire \u_FSM|always1~3_combout ;
wire \u_FSM|always1~4_combout ;
wire \u_FSM|reset~q ;
wire \u_IR_top_level|ir_receiver|bitcount[0]~7 ;
wire \u_IR_top_level|ir_receiver|bitcount[1]~8_combout ;
wire \u_IR_top_level|ir_receiver|bitcount[1]~9 ;
wire \u_IR_top_level|ir_receiver|bitcount[2]~10_combout ;
wire \u_IR_top_level|ir_receiver|bitcount[2]~11 ;
wire \u_IR_top_level|ir_receiver|bitcount[3]~12_combout ;
wire \u_IR_top_level|ir_receiver|data~5_combout ;
wire \u_IR_top_level|ir_receiver|data_buf[18]~feeder_combout ;
wire \u_FSM|Equal1~7_combout ;
wire \u_FSM|Equal1~10_combout ;
wire \u_FSM|Selector2~0_combout ;
wire \u_FSM|current_state.IR~q ;
wire \u_FSM|Equal2~0_combout ;
wire \u_FSM|Equal1~9_combout ;
wire \u_FSM|Selector5~0_combout ;
wire \classifier|orange_count_left[0]~34_combout ;
wire \classifier|LessThan0~7_combout ;
wire \classifier|LessThan5~5_combout ;
wire \classifier|LessThan0~8_combout ;
wire \classifier|orange_count_left[31]~99_combout ;
wire \classifier|orange_count_left[31]~98_combout ;
wire \classifier|orange_count_left[0]~35 ;
wire \classifier|orange_count_left[1]~36_combout ;
wire \classifier|orange_count_left[1]~37 ;
wire \classifier|orange_count_left[2]~38_combout ;
wire \classifier|orange_count_left[2]~39 ;
wire \classifier|orange_count_left[3]~40_combout ;
wire \classifier|orange_count_left[3]~41 ;
wire \classifier|orange_count_left[4]~42_combout ;
wire \classifier|orange_count_left[4]~43 ;
wire \classifier|orange_count_left[5]~44_combout ;
wire \classifier|orange_count_left[5]~45 ;
wire \classifier|orange_count_left[6]~46_combout ;
wire \classifier|orange_count_left[6]~47 ;
wire \classifier|orange_count_left[7]~48_combout ;
wire \classifier|orange_count_left[7]~49 ;
wire \classifier|orange_count_left[8]~50_combout ;
wire \classifier|orange_count_left[8]~51 ;
wire \classifier|orange_count_left[9]~52_combout ;
wire \classifier|orange_count_left[9]~53 ;
wire \classifier|orange_count_left[10]~54_combout ;
wire \classifier|orange_count_left[10]~55 ;
wire \classifier|orange_count_left[11]~56_combout ;
wire \classifier|orange_count_left[11]~57 ;
wire \classifier|orange_count_left[12]~58_combout ;
wire \classifier|orange_count_left[12]~59 ;
wire \classifier|orange_count_left[13]~60_combout ;
wire \classifier|orange_count_left[13]~61 ;
wire \classifier|orange_count_left[14]~62_combout ;
wire \classifier|orange_count_left[14]~63 ;
wire \classifier|orange_count_left[15]~64_combout ;
wire \classifier|orange_count_left[15]~65 ;
wire \classifier|orange_count_left[16]~66_combout ;
wire \classifier|orange_count_left[16]~67 ;
wire \classifier|orange_count_left[17]~68_combout ;
wire \classifier|orange_count_left[17]~69 ;
wire \classifier|orange_count_left[18]~70_combout ;
wire \classifier|orange_count_left[18]~71 ;
wire \classifier|orange_count_left[19]~72_combout ;
wire \classifier|orange_count_left[19]~73 ;
wire \classifier|orange_count_left[20]~74_combout ;
wire \classifier|orange_count_left[20]~75 ;
wire \classifier|orange_count_left[21]~76_combout ;
wire \classifier|orange_count_left[21]~77 ;
wire \classifier|orange_count_left[22]~78_combout ;
wire \classifier|orange_count_left[22]~79 ;
wire \classifier|orange_count_left[23]~80_combout ;
wire \classifier|orange_count_left[23]~81 ;
wire \classifier|orange_count_left[24]~82_combout ;
wire \classifier|orange_count_left[24]~83 ;
wire \classifier|orange_count_left[25]~84_combout ;
wire \classifier|orange_count_left[25]~85 ;
wire \classifier|orange_count_left[26]~86_combout ;
wire \classifier|orange_count_left[26]~87 ;
wire \classifier|orange_count_left[27]~88_combout ;
wire \classifier|orange_count_left[27]~89 ;
wire \classifier|orange_count_left[28]~90_combout ;
wire \classifier|orange_count_left[28]~91 ;
wire \classifier|orange_count_left[29]~92_combout ;
wire \classifier|orange_count_left[29]~93 ;
wire \classifier|orange_count_left[30]~94_combout ;
wire \classifier|orange_count_left[30]~95 ;
wire \classifier|orange_count_left[31]~96_combout ;
wire \classifier|orange_count_right[0]~34_combout ;
wire \classifier|orange_count_right[31]~101_combout ;
wire \classifier|LessThan2~0_combout ;
wire \classifier|LessThan2~1_combout ;
wire \classifier|LessThan2~2_combout ;
wire \classifier|LessThan5~4_combout ;
wire \classifier|orange_count_right[31]~98_combout ;
wire \classifier|orange_count_right[31]~99_combout ;
wire \classifier|orange_count_right[31]~100_combout ;
wire \classifier|orange_count_right[0]~35 ;
wire \classifier|orange_count_right[1]~36_combout ;
wire \classifier|orange_count_right[1]~37 ;
wire \classifier|orange_count_right[2]~38_combout ;
wire \classifier|orange_count_right[2]~39 ;
wire \classifier|orange_count_right[3]~40_combout ;
wire \classifier|orange_count_right[3]~41 ;
wire \classifier|orange_count_right[4]~42_combout ;
wire \classifier|orange_count_right[4]~43 ;
wire \classifier|orange_count_right[5]~44_combout ;
wire \classifier|orange_count_right[5]~45 ;
wire \classifier|orange_count_right[6]~46_combout ;
wire \classifier|orange_count_right[6]~47 ;
wire \classifier|orange_count_right[7]~48_combout ;
wire \classifier|orange_count_right[7]~49 ;
wire \classifier|orange_count_right[8]~50_combout ;
wire \classifier|orange_count_right[8]~51 ;
wire \classifier|orange_count_right[9]~52_combout ;
wire \classifier|orange_count_right[9]~53 ;
wire \classifier|orange_count_right[10]~54_combout ;
wire \classifier|orange_count_right[10]~55 ;
wire \classifier|orange_count_right[11]~56_combout ;
wire \classifier|orange_count_right[11]~57 ;
wire \classifier|orange_count_right[12]~58_combout ;
wire \classifier|orange_count_right[12]~59 ;
wire \classifier|orange_count_right[13]~60_combout ;
wire \classifier|orange_count_right[13]~61 ;
wire \classifier|orange_count_right[14]~62_combout ;
wire \classifier|orange_count_right[14]~63 ;
wire \classifier|orange_count_right[15]~64_combout ;
wire \classifier|orange_count_right[15]~65 ;
wire \classifier|orange_count_right[16]~66_combout ;
wire \classifier|orange_count_right[16]~67 ;
wire \classifier|orange_count_right[17]~68_combout ;
wire \classifier|orange_count_right[17]~69 ;
wire \classifier|orange_count_right[18]~70_combout ;
wire \classifier|orange_count_right[18]~71 ;
wire \classifier|orange_count_right[19]~72_combout ;
wire \classifier|orange_count_right[19]~73 ;
wire \classifier|orange_count_right[20]~74_combout ;
wire \classifier|orange_count_right[20]~75 ;
wire \classifier|orange_count_right[21]~76_combout ;
wire \classifier|orange_count_right[21]~77 ;
wire \classifier|orange_count_right[22]~78_combout ;
wire \classifier|orange_count_right[22]~79 ;
wire \classifier|orange_count_right[23]~80_combout ;
wire \classifier|orange_count_right[23]~81 ;
wire \classifier|orange_count_right[24]~82_combout ;
wire \classifier|orange_count_right[24]~83 ;
wire \classifier|orange_count_right[25]~84_combout ;
wire \classifier|orange_count_right[25]~85 ;
wire \classifier|orange_count_right[26]~86_combout ;
wire \classifier|orange_count_right[26]~87 ;
wire \classifier|orange_count_right[27]~88_combout ;
wire \classifier|orange_count_right[27]~89 ;
wire \classifier|orange_count_right[28]~90_combout ;
wire \classifier|orange_count_right[28]~91 ;
wire \classifier|orange_count_right[29]~92_combout ;
wire \classifier|orange_count_right[29]~93 ;
wire \classifier|orange_count_right[30]~94_combout ;
wire \classifier|orange_count_right[30]~95 ;
wire \classifier|orange_count_right[31]~96_combout ;
wire \classifier|LessThan8~1_cout ;
wire \classifier|LessThan8~3_cout ;
wire \classifier|LessThan8~5_cout ;
wire \classifier|LessThan8~7_cout ;
wire \classifier|LessThan8~9_cout ;
wire \classifier|LessThan8~11_cout ;
wire \classifier|LessThan8~13_cout ;
wire \classifier|LessThan8~15_cout ;
wire \classifier|LessThan8~17_cout ;
wire \classifier|LessThan8~19_cout ;
wire \classifier|LessThan8~21_cout ;
wire \classifier|LessThan8~23_cout ;
wire \classifier|LessThan8~25_cout ;
wire \classifier|LessThan8~27_cout ;
wire \classifier|LessThan8~29_cout ;
wire \classifier|LessThan8~31_cout ;
wire \classifier|LessThan8~33_cout ;
wire \classifier|LessThan8~35_cout ;
wire \classifier|LessThan8~37_cout ;
wire \classifier|LessThan8~39_cout ;
wire \classifier|LessThan8~41_cout ;
wire \classifier|LessThan8~43_cout ;
wire \classifier|LessThan8~45_cout ;
wire \classifier|LessThan8~47_cout ;
wire \classifier|LessThan8~49_cout ;
wire \classifier|LessThan8~51_cout ;
wire \classifier|LessThan8~53_cout ;
wire \classifier|LessThan8~55_cout ;
wire \classifier|LessThan8~57_cout ;
wire \classifier|LessThan8~59_cout ;
wire \classifier|LessThan8~61_cout ;
wire \classifier|LessThan8~62_combout ;
wire \classifier|direction~0_combout ;
wire \classifier|orange_count_center[0]~32_combout ;
wire \classifier|orange_count_center[31]~96_combout ;
wire \classifier|orange_count_center[31]~97_combout ;
wire \classifier|orange_count_center[0]~33 ;
wire \classifier|orange_count_center[1]~34_combout ;
wire \classifier|orange_count_center[1]~35 ;
wire \classifier|orange_count_center[2]~36_combout ;
wire \classifier|orange_count_center[2]~37 ;
wire \classifier|orange_count_center[3]~38_combout ;
wire \classifier|orange_count_center[3]~39 ;
wire \classifier|orange_count_center[4]~40_combout ;
wire \classifier|orange_count_center[4]~41 ;
wire \classifier|orange_count_center[5]~42_combout ;
wire \classifier|orange_count_center[5]~43 ;
wire \classifier|orange_count_center[6]~44_combout ;
wire \classifier|orange_count_center[6]~45 ;
wire \classifier|orange_count_center[7]~46_combout ;
wire \classifier|orange_count_center[7]~47 ;
wire \classifier|orange_count_center[8]~48_combout ;
wire \classifier|orange_count_center[8]~49 ;
wire \classifier|orange_count_center[9]~50_combout ;
wire \classifier|orange_count_center[9]~51 ;
wire \classifier|orange_count_center[10]~52_combout ;
wire \classifier|orange_count_center[10]~53 ;
wire \classifier|orange_count_center[11]~54_combout ;
wire \classifier|orange_count_center[11]~55 ;
wire \classifier|orange_count_center[12]~56_combout ;
wire \classifier|orange_count_center[12]~57 ;
wire \classifier|orange_count_center[13]~58_combout ;
wire \classifier|orange_count_center[13]~59 ;
wire \classifier|orange_count_center[14]~60_combout ;
wire \classifier|orange_count_center[14]~61 ;
wire \classifier|orange_count_center[15]~62_combout ;
wire \classifier|orange_count_center[15]~63 ;
wire \classifier|orange_count_center[16]~64_combout ;
wire \classifier|orange_count_center[16]~65 ;
wire \classifier|orange_count_center[17]~66_combout ;
wire \classifier|orange_count_center[17]~67 ;
wire \classifier|orange_count_center[18]~68_combout ;
wire \classifier|orange_count_center[18]~69 ;
wire \classifier|orange_count_center[19]~70_combout ;
wire \classifier|orange_count_center[19]~71 ;
wire \classifier|orange_count_center[20]~72_combout ;
wire \classifier|orange_count_center[20]~73 ;
wire \classifier|orange_count_center[21]~74_combout ;
wire \classifier|orange_count_center[21]~75 ;
wire \classifier|orange_count_center[22]~76_combout ;
wire \classifier|orange_count_center[22]~77 ;
wire \classifier|orange_count_center[23]~78_combout ;
wire \classifier|orange_count_center[23]~79 ;
wire \classifier|orange_count_center[24]~80_combout ;
wire \classifier|orange_count_center[24]~81 ;
wire \classifier|orange_count_center[25]~82_combout ;
wire \classifier|orange_count_center[25]~83 ;
wire \classifier|orange_count_center[26]~84_combout ;
wire \classifier|orange_count_center[26]~85 ;
wire \classifier|orange_count_center[27]~86_combout ;
wire \classifier|orange_count_center[27]~87 ;
wire \classifier|orange_count_center[28]~88_combout ;
wire \classifier|orange_count_center[28]~89 ;
wire \classifier|orange_count_center[29]~90_combout ;
wire \classifier|orange_count_center[29]~91 ;
wire \classifier|orange_count_center[30]~92_combout ;
wire \classifier|orange_count_center[30]~93 ;
wire \classifier|orange_count_center[31]~94_combout ;
wire \classifier|LessThan10~1_cout ;
wire \classifier|LessThan10~3_cout ;
wire \classifier|LessThan10~5_cout ;
wire \classifier|LessThan10~7_cout ;
wire \classifier|LessThan10~9_cout ;
wire \classifier|LessThan10~11_cout ;
wire \classifier|LessThan10~13_cout ;
wire \classifier|LessThan10~15_cout ;
wire \classifier|LessThan10~17_cout ;
wire \classifier|LessThan10~19_cout ;
wire \classifier|LessThan10~21_cout ;
wire \classifier|LessThan10~23_cout ;
wire \classifier|LessThan10~25_cout ;
wire \classifier|LessThan10~27_cout ;
wire \classifier|LessThan10~29_cout ;
wire \classifier|LessThan10~31_cout ;
wire \classifier|LessThan10~33_cout ;
wire \classifier|LessThan10~35_cout ;
wire \classifier|LessThan10~37_cout ;
wire \classifier|LessThan10~39_cout ;
wire \classifier|LessThan10~41_cout ;
wire \classifier|LessThan10~43_cout ;
wire \classifier|LessThan10~45_cout ;
wire \classifier|LessThan10~47_cout ;
wire \classifier|LessThan10~49_cout ;
wire \classifier|LessThan10~51_cout ;
wire \classifier|LessThan10~53_cout ;
wire \classifier|LessThan10~55_cout ;
wire \classifier|LessThan10~57_cout ;
wire \classifier|LessThan10~59_cout ;
wire \classifier|LessThan10~61_cout ;
wire \classifier|LessThan10~62_combout ;
wire \classifier|LessThan11~1_cout ;
wire \classifier|LessThan11~3_cout ;
wire \classifier|LessThan11~5_cout ;
wire \classifier|LessThan11~7_cout ;
wire \classifier|LessThan11~9_cout ;
wire \classifier|LessThan11~11_cout ;
wire \classifier|LessThan11~13_cout ;
wire \classifier|LessThan11~15_cout ;
wire \classifier|LessThan11~17_cout ;
wire \classifier|LessThan11~19_cout ;
wire \classifier|LessThan11~21_cout ;
wire \classifier|LessThan11~23_cout ;
wire \classifier|LessThan11~25_cout ;
wire \classifier|LessThan11~27_cout ;
wire \classifier|LessThan11~29_cout ;
wire \classifier|LessThan11~31_cout ;
wire \classifier|LessThan11~33_cout ;
wire \classifier|LessThan11~35_cout ;
wire \classifier|LessThan11~37_cout ;
wire \classifier|LessThan11~39_cout ;
wire \classifier|LessThan11~41_cout ;
wire \classifier|LessThan11~43_cout ;
wire \classifier|LessThan11~45_cout ;
wire \classifier|LessThan11~47_cout ;
wire \classifier|LessThan11~49_cout ;
wire \classifier|LessThan11~51_cout ;
wire \classifier|LessThan11~53_cout ;
wire \classifier|LessThan11~55_cout ;
wire \classifier|LessThan11~57_cout ;
wire \classifier|LessThan11~59_cout ;
wire \classifier|LessThan11~61_cout ;
wire \classifier|LessThan11~62_combout ;
wire \classifier|LessThan9~1_cout ;
wire \classifier|LessThan9~3_cout ;
wire \classifier|LessThan9~5_cout ;
wire \classifier|LessThan9~7_cout ;
wire \classifier|LessThan9~9_cout ;
wire \classifier|LessThan9~11_cout ;
wire \classifier|LessThan9~13_cout ;
wire \classifier|LessThan9~15_cout ;
wire \classifier|LessThan9~17_cout ;
wire \classifier|LessThan9~19_cout ;
wire \classifier|LessThan9~21_cout ;
wire \classifier|LessThan9~23_cout ;
wire \classifier|LessThan9~25_cout ;
wire \classifier|LessThan9~27_cout ;
wire \classifier|LessThan9~29_cout ;
wire \classifier|LessThan9~31_cout ;
wire \classifier|LessThan9~33_cout ;
wire \classifier|LessThan9~35_cout ;
wire \classifier|LessThan9~37_cout ;
wire \classifier|LessThan9~39_cout ;
wire \classifier|LessThan9~41_cout ;
wire \classifier|LessThan9~43_cout ;
wire \classifier|LessThan9~45_cout ;
wire \classifier|LessThan9~47_cout ;
wire \classifier|LessThan9~49_cout ;
wire \classifier|LessThan9~51_cout ;
wire \classifier|LessThan9~53_cout ;
wire \classifier|LessThan9~55_cout ;
wire \classifier|LessThan9~57_cout ;
wire \classifier|LessThan9~59_cout ;
wire \classifier|LessThan9~61_cout ;
wire \classifier|LessThan9~62_combout ;
wire \classifier|direction[0]~1_combout ;
wire \classifier|direction[0]~2_combout ;
wire \classifier|direction~3_combout ;
wire \u_FSM|next_drive_state~0_combout ;
wire \u_FSM|Selector5~1_combout ;
wire \u_FSM|current_drive_state.STOP~q ;
wire \u_FSM|Selector9~0_combout ;
wire \u_FSM|current_drive_state.FAST~q ;
wire \u_FSM|Selector7~1_combout ;
wire \u_FSM|Selector7~0_combout ;
wire \u_FSM|Selector7~2_combout ;
wire \u_FSM|current_drive_state.RIGHT~q ;
wire \u_FSM|Selector8~0_combout ;
wire \u_FSM|Selector6~0_combout ;
wire \u_FSM|Selector6~1_combout ;
wire \u_FSM|current_drive_state.LEFT~q ;
wire \u_FSM|HEX0[0]~0_combout ;
wire \u_FSM|Equal13~0_combout ;
wire \u_FSM|Selector8~1_combout ;
wire \u_FSM|current_drive_state.SLOW~q ;
wire \u_FSM|HEX0~1_combout ;
wire \u_FSM|HEX0[2]~2_combout ;
wire \u_FSM|HEX0[4]~3_combout ;
wire \u_FSM|HEX0[6]~4_combout ;
wire \u_FSM|HEX1[0]~0_combout ;
wire \u_FSM|HEX0~5_combout ;
wire \u_FSM|HEX0[0]~6_combout ;
wire \u_FSM|HEX2[0]~0_combout ;
wire \u_FSM|HEX2[4]~1_combout ;
wire \u_FSM|HEX3[3]~1_combout ;
wire \u_FSM|HEX2~2_combout ;
wire \u_FSM|HEX7[0]~0_combout ;
wire \u_json_to_uart_top|json_len_test[0]~0_combout ;
wire \u_json_to_uart_top|WideOr3~0_combout ;
wire \u_json_to_uart_top|WideOr2~0_combout ;
wire \u_json_to_uart_top|WideOr2~1_combout ;
wire \u_json_to_uart_top|byte_index~25_combout ;
wire \u_json_to_uart_top|Add0~1_combout ;
wire \btn_resend~inputclkctrl_outclk ;
wire \u_json_to_uart_top|byte_index[2]~1_combout ;
wire \u_json_to_uart_top|Add0~0_combout ;
wire \u_json_to_uart_top|byte_index[1]~5_combout ;
wire \u_json_to_uart_top|byte_index[0]~9_combout ;
wire \u_json_to_uart_top|Add2~0_combout ;
wire \u_json_to_uart_top|byte_index[0]~11_combout ;
wire \u_json_to_uart_top|delay_counter[4]~0_combout ;
wire \u_json_to_uart_top|byte_index[4]~21_combout ;
wire \u_json_to_uart_top|byte_index[0]~_emulated_q ;
wire \u_json_to_uart_top|byte_index[0]~10_combout ;
wire \u_json_to_uart_top|Add2~1 ;
wire \u_json_to_uart_top|Add2~2_combout ;
wire \u_json_to_uart_top|byte_index[1]~7_combout ;
wire \u_json_to_uart_top|byte_index[1]~_emulated_q ;
wire \u_json_to_uart_top|byte_index[1]~6_combout ;
wire \u_json_to_uart_top|Add2~3 ;
wire \u_json_to_uart_top|Add2~4_combout ;
wire \u_json_to_uart_top|byte_index[2]~3_combout ;
wire \u_json_to_uart_top|byte_index[2]~_emulated_q ;
wire \u_json_to_uart_top|byte_index[2]~2_combout ;
wire \u_json_to_uart_top|Add2~5 ;
wire \u_json_to_uart_top|Add2~6_combout ;
wire \u_json_to_uart_top|byte_index[3]~13_combout ;
wire \u_json_to_uart_top|byte_index[3]~15_combout ;
wire \u_json_to_uart_top|byte_index[3]~_emulated_q ;
wire \u_json_to_uart_top|byte_index[3]~14_combout ;
wire \u_json_to_uart_top|Add2~7 ;
wire \u_json_to_uart_top|Add2~8_combout ;
wire \u_json_to_uart_top|Add2~13_combout ;
wire \u_json_to_uart_top|Add2~9 ;
wire \u_json_to_uart_top|Add2~10_combout ;
wire \u_json_to_uart_top|Add2~12_combout ;
wire \u_json_to_uart_top|always1~2_combout ;
wire \u_json_to_uart_top|Add2~11 ;
wire \u_json_to_uart_top|Add2~14_combout ;
wire \u_json_to_uart_top|Add2~19_combout ;
wire \u_json_to_uart_top|Add2~15 ;
wire \u_json_to_uart_top|Add2~16_combout ;
wire \u_json_to_uart_top|Add2~18_combout ;
wire \u_json_to_uart_top|always1~1_combout ;
wire \u_json_to_uart_top|transmitting~0_combout ;
wire \u_json_to_uart_top|transmitting~q ;
wire \u_json_to_uart_top|Add1~0_combout ;
wire \u_json_to_uart_top|delay_counter[0]~32_combout ;
wire \u_json_to_uart_top|Add1~1 ;
wire \u_json_to_uart_top|Add1~2_combout ;
wire \u_json_to_uart_top|delay_counter[1]~31_combout ;
wire \u_json_to_uart_top|Add1~3 ;
wire \u_json_to_uart_top|Add1~4_combout ;
wire \u_json_to_uart_top|delay_counter[2]~30_combout ;
wire \u_json_to_uart_top|Add1~5 ;
wire \u_json_to_uart_top|Add1~6_combout ;
wire \u_json_to_uart_top|delay_counter[3]~29_combout ;
wire \u_json_to_uart_top|Add1~7 ;
wire \u_json_to_uart_top|Add1~8_combout ;
wire \u_json_to_uart_top|delay_counter[4]~28_combout ;
wire \u_json_to_uart_top|Add1~9 ;
wire \u_json_to_uart_top|Add1~10_combout ;
wire \u_json_to_uart_top|delay_counter[5]~27_combout ;
wire \u_json_to_uart_top|Add1~11 ;
wire \u_json_to_uart_top|Add1~12_combout ;
wire \u_json_to_uart_top|delay_counter[6]~26_combout ;
wire \u_json_to_uart_top|Add1~13 ;
wire \u_json_to_uart_top|Add1~14_combout ;
wire \u_json_to_uart_top|delay_counter[7]~25_combout ;
wire \u_json_to_uart_top|LessThan0~8_combout ;
wire \u_json_to_uart_top|LessThan0~9_combout ;
wire \u_json_to_uart_top|Add1~15 ;
wire \u_json_to_uart_top|Add1~16_combout ;
wire \u_json_to_uart_top|delay_counter[8]~24_combout ;
wire \u_json_to_uart_top|Add1~17 ;
wire \u_json_to_uart_top|Add1~18_combout ;
wire \u_json_to_uart_top|delay_counter[9]~23_combout ;
wire \u_json_to_uart_top|Add1~19 ;
wire \u_json_to_uart_top|Add1~20_combout ;
wire \u_json_to_uart_top|delay_counter[10]~22_combout ;
wire \u_json_to_uart_top|Add1~21 ;
wire \u_json_to_uart_top|Add1~22_combout ;
wire \u_json_to_uart_top|delay_counter[11]~21_combout ;
wire \u_json_to_uart_top|Add1~23 ;
wire \u_json_to_uart_top|Add1~24_combout ;
wire \u_json_to_uart_top|delay_counter[12]~20_combout ;
wire \u_json_to_uart_top|Add1~25 ;
wire \u_json_to_uart_top|Add1~26_combout ;
wire \u_json_to_uart_top|delay_counter[13]~19_combout ;
wire \u_json_to_uart_top|Add1~27 ;
wire \u_json_to_uart_top|Add1~28_combout ;
wire \u_json_to_uart_top|delay_counter[14]~18_combout ;
wire \u_json_to_uart_top|Add1~29 ;
wire \u_json_to_uart_top|Add1~30_combout ;
wire \u_json_to_uart_top|delay_counter[15]~17_combout ;
wire \u_json_to_uart_top|Add1~31 ;
wire \u_json_to_uart_top|Add1~32_combout ;
wire \u_json_to_uart_top|delay_counter[16]~16_combout ;
wire \u_json_to_uart_top|Add1~33 ;
wire \u_json_to_uart_top|Add1~34_combout ;
wire \u_json_to_uart_top|delay_counter[17]~15_combout ;
wire \u_json_to_uart_top|Add1~35 ;
wire \u_json_to_uart_top|Add1~36_combout ;
wire \u_json_to_uart_top|delay_counter[18]~14_combout ;
wire \u_json_to_uart_top|Add1~37 ;
wire \u_json_to_uart_top|Add1~38_combout ;
wire \u_json_to_uart_top|delay_counter[19]~13_combout ;
wire \u_json_to_uart_top|Add1~39 ;
wire \u_json_to_uart_top|Add1~40_combout ;
wire \u_json_to_uart_top|delay_counter[20]~12_combout ;
wire \u_json_to_uart_top|Add1~41 ;
wire \u_json_to_uart_top|Add1~42_combout ;
wire \u_json_to_uart_top|delay_counter[21]~11_combout ;
wire \u_json_to_uart_top|Add1~43 ;
wire \u_json_to_uart_top|Add1~44_combout ;
wire \u_json_to_uart_top|delay_counter[22]~10_combout ;
wire \u_json_to_uart_top|Add1~45 ;
wire \u_json_to_uart_top|Add1~46_combout ;
wire \u_json_to_uart_top|delay_counter[23]~9_combout ;
wire \u_json_to_uart_top|Add1~47 ;
wire \u_json_to_uart_top|Add1~48_combout ;
wire \u_json_to_uart_top|delay_counter[24]~8_combout ;
wire \u_json_to_uart_top|Add1~49 ;
wire \u_json_to_uart_top|Add1~50_combout ;
wire \u_json_to_uart_top|delay_counter[25]~7_combout ;
wire \u_json_to_uart_top|Add1~51 ;
wire \u_json_to_uart_top|Add1~52_combout ;
wire \u_json_to_uart_top|delay_counter[26]~6_combout ;
wire \u_json_to_uart_top|Add1~53 ;
wire \u_json_to_uart_top|Add1~54_combout ;
wire \u_json_to_uart_top|delay_counter[27]~5_combout ;
wire \u_json_to_uart_top|LessThan0~1_combout ;
wire \u_json_to_uart_top|LessThan0~3_combout ;
wire \u_json_to_uart_top|LessThan0~2_combout ;
wire \u_json_to_uart_top|Add1~55 ;
wire \u_json_to_uart_top|Add1~56_combout ;
wire \u_json_to_uart_top|delay_counter[28]~4_combout ;
wire \u_json_to_uart_top|Add1~57 ;
wire \u_json_to_uart_top|Add1~58_combout ;
wire \u_json_to_uart_top|delay_counter[29]~3_combout ;
wire \u_json_to_uart_top|Add1~59 ;
wire \u_json_to_uart_top|Add1~60_combout ;
wire \u_json_to_uart_top|delay_counter[30]~2_combout ;
wire \u_json_to_uart_top|Add1~61 ;
wire \u_json_to_uart_top|Add1~62_combout ;
wire \u_json_to_uart_top|delay_counter[31]~1_combout ;
wire \u_json_to_uart_top|LessThan0~0_combout ;
wire \u_json_to_uart_top|LessThan0~4_combout ;
wire \u_json_to_uart_top|LessThan0~5_combout ;
wire \u_json_to_uart_top|LessThan0~6_combout ;
wire \u_json_to_uart_top|LessThan0~7_combout ;
wire \u_json_to_uart_top|LessThan0~10_combout ;
wire \u_json_to_uart_top|data_valid~0_combout ;
wire \u_json_to_uart_top|data_valid~1_combout ;
wire \u_json_to_uart_top|data_valid~q ;
wire \u_json_to_uart_top|uart_tx_inst|Selector2~0_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Selector2~1_combout ;
wire \u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[0]~32_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[0]~33 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[1]~34_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[1]~35 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[2]~37_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[2]~38 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[3]~39_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[3]~40 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[4]~41_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[4]~42 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[5]~43_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[5]~44 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[6]~45_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[6]~46 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[7]~47_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[7]~48 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[8]~49_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[8]~50 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[9]~51_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[9]~52 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[10]~53_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[10]~54 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[11]~55_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[11]~56 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[12]~57_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[12]~58 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[13]~59_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[13]~60 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[14]~61_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[14]~62 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[15]~63_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[15]~64 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[16]~65_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[16]~66 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[17]~67_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[17]~68 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[18]~69_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[18]~70 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[19]~71_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[19]~72 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[20]~73_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[20]~74 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[21]~75_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[21]~76 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[22]~77_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[22]~78 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[23]~79_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[23]~80 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[24]~81_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[24]~82 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[25]~83_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[25]~84 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[26]~85_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[26]~86 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[27]~87_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Equal1~8_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Equal1~6_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Equal1~5_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Equal1~7_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[27]~88 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[28]~89_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[28]~90 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[29]~91_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[29]~92 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[30]~93_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[30]~94 ;
wire \u_json_to_uart_top|uart_tx_inst|clk_count[31]~95_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Equal1~9_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Equal1~2_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Equal1~0_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Equal1~1_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Equal1~3_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Equal1~4_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Equal1~10_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_en~0_combout ;
wire \u_json_to_uart_top|uart_tx_inst|clk_en~q ;
wire \u_json_to_uart_top|uart_tx_inst|Selector0~0_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Selector0~1_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Selector5~0_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Selector5~1_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Add1~0_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Selector4~0_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Add1~1_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Selector3~0_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Selector1~0_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Selector1~1_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Selector1~2_combout ;
wire \u_json_to_uart_top|Mux7~24_combout ;
wire \u_json_to_uart_top|Mux7~79_combout ;
wire \u_json_to_uart_top|Decoder2~2_combout ;
wire \u_json_to_uart_top|Mux7~63_combout ;
wire \u_json_to_uart_top|Mux7~64_combout ;
wire \u_json_to_uart_top|Mux7~65_combout ;
wire \u_json_to_uart_top|Decoder2~0_combout ;
wire \u_json_to_uart_top|Mux7~117_combout ;
wire \u_json_to_uart_top|Mux7~31_combout ;
wire \u_json_to_uart_top|Mux7~66_combout ;
wire \u_json_to_uart_top|Mux7~69_combout ;
wire \u_json_to_uart_top|Mux7~67_combout ;
wire \u_json_to_uart_top|Mux7~68_combout ;
wire \u_json_to_uart_top|Mux7~70_combout ;
wire \u_json_to_uart_top|Decoder2~1_combout ;
wire \u_json_to_uart_top|json_flat~1_combout ;
wire \u_json_to_uart_top|Mux7~71_combout ;
wire \u_json_to_uart_top|Mux7~72_combout ;
wire \u_json_to_uart_top|Mux7~73_combout ;
wire \u_json_to_uart_top|Mux7~14_combout ;
wire \u_json_to_uart_top|Mux7~74_combout ;
wire \u_json_to_uart_top|Mux7~75_combout ;
wire \u_json_to_uart_top|Mux7~76_combout ;
wire \u_json_to_uart_top|Mux7~77_combout ;
wire \u_json_to_uart_top|Mux7~78_combout ;
wire \u_json_to_uart_top|Mux2~0_combout ;
wire \u_json_to_uart_top|Mux2~1_combout ;
wire \u_json_to_uart_top|data_out[7]~0_combout ;
wire \u_json_to_uart_top|uart_tx_inst|data_tx_temp~5_combout ;
wire \u_json_to_uart_top|uart_tx_inst|data_tx_temp[2]~feeder_combout ;
wire \u_json_to_uart_top|Mux7~106_combout ;
wire \u_json_to_uart_top|Mux7~107_combout ;
wire \u_json_to_uart_top|Mux7~108_combout ;
wire \u_json_to_uart_top|Mux7~105_combout ;
wire \u_json_to_uart_top|Mux7~109_combout ;
wire \u_json_to_uart_top|Decoder2~3_combout ;
wire \u_json_to_uart_top|Mux7~103_combout ;
wire \u_json_to_uart_top|Mux7~104_combout ;
wire \u_json_to_uart_top|Mux7~114_combout ;
wire \u_json_to_uart_top|Mux7~113_combout ;
wire \u_json_to_uart_top|Mux7~120_combout ;
wire \u_json_to_uart_top|Mux7~112_combout ;
wire \u_json_to_uart_top|Mux7~59_combout ;
wire \u_json_to_uart_top|Mux7~115_combout ;
wire \u_json_to_uart_top|json_flat~0_combout ;
wire \u_json_to_uart_top|Mux7~110_combout ;
wire \u_json_to_uart_top|Mux7~111_combout ;
wire \u_json_to_uart_top|Mux7~119_combout ;
wire \u_json_to_uart_top|Mux3~0_combout ;
wire \u_json_to_uart_top|Mux3~1_combout ;
wire \u_json_to_uart_top|uart_tx_inst|data_tx_temp~8_combout ;
wire \u_json_to_uart_top|Mux7~26_combout ;
wire \u_json_to_uart_top|always1~0_combout ;
wire \u_json_to_uart_top|Mux7~25_combout ;
wire \u_json_to_uart_top|Mux7~27_combout ;
wire \u_json_to_uart_top|Mux7~30_combout ;
wire \u_json_to_uart_top|Mux7~89_combout ;
wire \u_json_to_uart_top|Mux7~90_combout ;
wire \u_json_to_uart_top|Mux7~16_combout ;
wire \u_json_to_uart_top|Mux7~86_combout ;
wire \u_json_to_uart_top|Mux7~85_combout ;
wire \u_json_to_uart_top|Mux7~87_combout ;
wire \u_json_to_uart_top|Mux7~88_combout ;
wire \u_json_to_uart_top|Mux7~91_combout ;
wire \u_json_to_uart_top|Mux7~94_combout ;
wire \u_json_to_uart_top|Mux7~92_combout ;
wire \u_json_to_uart_top|Mux7~93_combout ;
wire \u_json_to_uart_top|Mux7~95_combout ;
wire \u_json_to_uart_top|Mux1~0_combout ;
wire \u_json_to_uart_top|Mux7~80_combout ;
wire \u_json_to_uart_top|Mux7~81_combout ;
wire \u_json_to_uart_top|Mux7~82_combout ;
wire \u_json_to_uart_top|Mux7~83_combout ;
wire \u_json_to_uart_top|Mux7~84_combout ;
wire \u_json_to_uart_top|Mux1~1_combout ;
wire \u_json_to_uart_top|uart_tx_inst|data_tx_temp~6_combout ;
wire \u_json_to_uart_top|uart_tx_inst|data_tx_temp[1]~feeder_combout ;
wire \u_json_to_uart_top|Mux7~102_combout ;
wire \u_json_to_uart_top|Mux7~29_combout ;
wire \u_json_to_uart_top|Mux7~100_combout ;
wire \u_json_to_uart_top|Mux7~99_combout ;
wire \u_json_to_uart_top|Mux7~101_combout ;
wire \u_json_to_uart_top|Mux0~0_combout ;
wire \u_json_to_uart_top|Mux7~96_combout ;
wire \u_json_to_uart_top|Mux7~97_combout ;
wire \u_json_to_uart_top|Mux7~118_combout ;
wire \u_json_to_uart_top|Mux7~34_combout ;
wire \u_json_to_uart_top|Mux7~98_combout ;
wire \u_json_to_uart_top|Mux0~1_combout ;
wire \u_json_to_uart_top|uart_tx_inst|data_tx_temp~7_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Mux0~2_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Mux0~3_combout ;
wire \u_json_to_uart_top|Mux7~10_combout ;
wire \u_json_to_uart_top|Mux7~11_combout ;
wire \u_json_to_uart_top|Mux7~12_combout ;
wire \u_json_to_uart_top|Mux7~13_combout ;
wire \u_json_to_uart_top|Mux7~22_combout ;
wire \u_json_to_uart_top|Mux7~21_combout ;
wire \u_json_to_uart_top|Mux7~23_combout ;
wire \u_json_to_uart_top|json_len_test[0]~1_combout ;
wire \u_json_to_uart_top|Mux7~18_combout ;
wire \u_json_to_uart_top|Mux7~19_combout ;
wire \u_json_to_uart_top|Mux7~15_combout ;
wire \u_json_to_uart_top|Mux7~17_combout ;
wire \u_json_to_uart_top|Mux7~20_combout ;
wire \u_json_to_uart_top|Mux5~0_combout ;
wire \u_json_to_uart_top|Mux5~1_combout ;
wire \u_json_to_uart_top|uart_tx_inst|data_tx_temp~0_combout ;
wire \u_json_to_uart_top|uart_tx_inst|data_tx_temp[5]~feeder_combout ;
wire \u_json_to_uart_top|Mux7~35_combout ;
wire \u_json_to_uart_top|Mux7~41_combout ;
wire \u_json_to_uart_top|Mux7~36_combout ;
wire \u_json_to_uart_top|Mux7~37_combout ;
wire \u_json_to_uart_top|Mux7~39_combout ;
wire \u_json_to_uart_top|Mux7~38_combout ;
wire \u_json_to_uart_top|Mux7~40_combout ;
wire \u_json_to_uart_top|Mux6~0_combout ;
wire \u_json_to_uart_top|Mux7~28_combout ;
wire \u_json_to_uart_top|Mux7~116_combout ;
wire \u_json_to_uart_top|Mux7~32_combout ;
wire \u_json_to_uart_top|Mux7~33_combout ;
wire \u_json_to_uart_top|Mux6~1_combout ;
wire \u_json_to_uart_top|uart_tx_inst|data_tx_temp~2_combout ;
wire \u_json_to_uart_top|uart_tx_inst|data_tx_temp[6]~feeder_combout ;
wire \u_json_to_uart_top|Mux7~47_combout ;
wire \u_json_to_uart_top|Mux7~48_combout ;
wire \u_json_to_uart_top|Mux7~43_combout ;
wire \u_json_to_uart_top|Mux7~44_combout ;
wire \u_json_to_uart_top|Mux7~45_combout ;
wire \u_json_to_uart_top|Mux7~42_combout ;
wire \u_json_to_uart_top|Mux7~46_combout ;
wire \u_json_to_uart_top|Mux7~49_combout ;
wire \u_json_to_uart_top|Mux7~56_combout ;
wire \u_json_to_uart_top|Mux7~57_combout ;
wire \u_json_to_uart_top|Mux7~58_combout ;
wire \u_json_to_uart_top|Mux7~54_combout ;
wire \u_json_to_uart_top|Mux7~52_combout ;
wire \u_json_to_uart_top|Mux7~51_combout ;
wire \u_json_to_uart_top|Mux7~53_combout ;
wire \u_json_to_uart_top|Mux7~50_combout ;
wire \u_json_to_uart_top|Mux7~55_combout ;
wire \u_json_to_uart_top|Mux4~0_combout ;
wire \u_json_to_uart_top|Mux4~1_combout ;
wire \u_json_to_uart_top|uart_tx_inst|data_tx_temp~3_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Mux0~0_combout ;
wire \u_json_to_uart_top|Mux7~60_combout ;
wire \u_json_to_uart_top|Mux7~61_combout ;
wire \u_json_to_uart_top|Mux7~62_combout ;
wire \u_json_to_uart_top|uart_tx_inst|data_tx_temp~4_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Mux0~1_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Selector6~0_combout ;
wire \u_json_to_uart_top|uart_tx_inst|Selector6~1_combout ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w ;
wire [31:0] \u_json_to_uart_top|uart_tx_inst|current_state ;
wire [4:0] \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \Inst_ov7670_capture|latched_d ;
wire [16:0] \Inst_Address_Generator|val ;
wire [31:0] \classifier|total_orange_pixels ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w ;
wire [2:0] \u_json_to_uart_top|uart_tx_inst|bit_n ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w ;
wire [7:0] \Inst_ov7670_controller|Inst_ov7670_registers|address ;
wire [31:0] \classifier|row_count ;
wire [16:0] \Inst_ov7670_capture|address ;
wire [31:0] \classifier|pixel_count ;
wire [31:0] \classifier|orange_count_right ;
wire [31:0] \classifier|orange_count_left ;
wire [31:0] \classifier|orange_count_center ;
wire [1:0] \Inst_ov7670_capture|line ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w ;
wire [31:0] \u_json_to_uart_top|uart_tx_inst|clk_count ;
wire [31:0] \u_IR_top_level|ir_receiver|data ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w ;
wire [5:0] \u_IR_top_level|ir_receiver|bitcount ;
wire [17:0] \u_IR_top_level|ir_receiver|data_count ;
wire [17:0] \u_IR_top_level|ir_receiver|state_count ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w ;
wire [17:0] \u_IR_top_level|ir_receiver|idle_count ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w ;
wire [31:0] \Inst_ov7670_controller|Inst_i2c_sender|data_sr ;
wire [2:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b ;
wire [9:0] \Inst_VGA|Vcnt ;
wire [9:0] \Inst_VGA|Hcnt ;
wire [2:0] \classifier|direction ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w ;
wire [7:0] \u_json_to_uart_top|uart_tx_inst|data_tx_temp ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w ;
wire [15:0] \Inst_ov7670_capture|d_latch ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w ;
wire [31:0] \u_json_to_uart_top|delay_counter ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w ;
wire [7:0] \u_json_to_uart_top|data_out ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w ;
wire [31:0] \u_IR_top_level|ir_receiver|data_buf ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w ;
wire [3:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w ;
wire [7:0] \Inst_ov7670_controller|Inst_i2c_sender|divider ;
wire [31:0] \Inst_ov7670_controller|Inst_i2c_sender|busy_sr ;
wire [31:0] \u_IR_top_level|ir_receiver|oDATA ;
wire [6:0] \Inst_ov7670_capture|href_last ;
wire [7:0] \u_json_to_uart_top|byte_index ;

wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [4:0] \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus ;

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout  = \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk [0] = \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk [1] = \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk [2] = \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk [3] = \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk [4] = \Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \led_config_finished~output (
	.i(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_config_finished),
	.obar());
// synopsys translate_off
defparam \led_config_finished~output .bus_hold = "false";
defparam \led_config_finished~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \vga_hsync~output (
	.i(\Inst_VGA|Hsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_hsync),
	.obar());
// synopsys translate_off
defparam \vga_hsync~output .bus_hold = "false";
defparam \vga_hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \vga_vsync~output (
	.i(\Inst_VGA|Vsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_vsync),
	.obar());
// synopsys translate_off
defparam \vga_vsync~output .bus_hold = "false";
defparam \vga_vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \vga_r[0]~output (
	.i(\get_orange|red_out[0]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[0]),
	.obar());
// synopsys translate_off
defparam \vga_r[0]~output .bus_hold = "false";
defparam \vga_r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \vga_r[1]~output (
	.i(\get_orange|red_out[1]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[1]),
	.obar());
// synopsys translate_off
defparam \vga_r[1]~output .bus_hold = "false";
defparam \vga_r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \vga_r[2]~output (
	.i(\get_orange|red_out[2]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[2]),
	.obar());
// synopsys translate_off
defparam \vga_r[2]~output .bus_hold = "false";
defparam \vga_r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \vga_r[3]~output (
	.i(!\get_orange|is_orange~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[3]),
	.obar());
// synopsys translate_off
defparam \vga_r[3]~output .bus_hold = "false";
defparam \vga_r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \vga_r[4]~output (
	.i(\get_orange|red_out[0]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[4]),
	.obar());
// synopsys translate_off
defparam \vga_r[4]~output .bus_hold = "false";
defparam \vga_r[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \vga_r[5]~output (
	.i(\get_orange|red_out[1]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[5]),
	.obar());
// synopsys translate_off
defparam \vga_r[5]~output .bus_hold = "false";
defparam \vga_r[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \vga_r[6]~output (
	.i(\get_orange|red_out[2]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[6]),
	.obar());
// synopsys translate_off
defparam \vga_r[6]~output .bus_hold = "false";
defparam \vga_r[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \vga_r[7]~output (
	.i(!\get_orange|is_orange~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[7]),
	.obar());
// synopsys translate_off
defparam \vga_r[7]~output .bus_hold = "false";
defparam \vga_r[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \vga_g[0]~output (
	.i(\get_orange|green_out[0]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[0]),
	.obar());
// synopsys translate_off
defparam \vga_g[0]~output .bus_hold = "false";
defparam \vga_g[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \vga_g[1]~output (
	.i(\get_orange|green_out[1]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[1]),
	.obar());
// synopsys translate_off
defparam \vga_g[1]~output .bus_hold = "false";
defparam \vga_g[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \vga_g[2]~output (
	.i(\get_orange|green_out[2]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[2]),
	.obar());
// synopsys translate_off
defparam \vga_g[2]~output .bus_hold = "false";
defparam \vga_g[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \vga_g[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[3]),
	.obar());
// synopsys translate_off
defparam \vga_g[3]~output .bus_hold = "false";
defparam \vga_g[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \vga_g[4]~output (
	.i(\get_orange|green_out[0]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[4]),
	.obar());
// synopsys translate_off
defparam \vga_g[4]~output .bus_hold = "false";
defparam \vga_g[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \vga_g[5]~output (
	.i(\get_orange|green_out[1]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[5]),
	.obar());
// synopsys translate_off
defparam \vga_g[5]~output .bus_hold = "false";
defparam \vga_g[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \vga_g[6]~output (
	.i(\get_orange|green_out[2]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[6]),
	.obar());
// synopsys translate_off
defparam \vga_g[6]~output .bus_hold = "false";
defparam \vga_g[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \vga_g[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[7]),
	.obar());
// synopsys translate_off
defparam \vga_g[7]~output .bus_hold = "false";
defparam \vga_g[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \vga_b[0]~output (
	.i(\get_orange|blue_out[0]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[0]),
	.obar());
// synopsys translate_off
defparam \vga_b[0]~output .bus_hold = "false";
defparam \vga_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \vga_b[1]~output (
	.i(\get_orange|blue_out[1]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[1]),
	.obar());
// synopsys translate_off
defparam \vga_b[1]~output .bus_hold = "false";
defparam \vga_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \vga_b[2]~output (
	.i(\get_orange|blue_out[2]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[2]),
	.obar());
// synopsys translate_off
defparam \vga_b[2]~output .bus_hold = "false";
defparam \vga_b[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \vga_b[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[3]),
	.obar());
// synopsys translate_off
defparam \vga_b[3]~output .bus_hold = "false";
defparam \vga_b[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \vga_b[4]~output (
	.i(\get_orange|blue_out[0]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[4]),
	.obar());
// synopsys translate_off
defparam \vga_b[4]~output .bus_hold = "false";
defparam \vga_b[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \vga_b[5]~output (
	.i(\get_orange|blue_out[1]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[5]),
	.obar());
// synopsys translate_off
defparam \vga_b[5]~output .bus_hold = "false";
defparam \vga_b[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \vga_b[6]~output (
	.i(\get_orange|blue_out[2]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[6]),
	.obar());
// synopsys translate_off
defparam \vga_b[6]~output .bus_hold = "false";
defparam \vga_b[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \vga_b[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[7]),
	.obar());
// synopsys translate_off
defparam \vga_b[7]~output .bus_hold = "false";
defparam \vga_b[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \vga_blank_N~output (
	.i(\Inst_VGA|Nblank~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blank_N),
	.obar());
// synopsys translate_off
defparam \vga_blank_N~output .bus_hold = "false";
defparam \vga_blank_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \vga_sync_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_sync_N),
	.obar());
// synopsys translate_off
defparam \vga_sync_N~output .bus_hold = "false";
defparam \vga_sync_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \vga_CLK~output (
	.i(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_CLK),
	.obar());
// synopsys translate_off
defparam \vga_CLK~output .bus_hold = "false";
defparam \vga_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ov7670_xclk~output (
	.i(\Inst_ov7670_controller|sys_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ov7670_xclk),
	.obar());
// synopsys translate_off
defparam \ov7670_xclk~output .bus_hold = "false";
defparam \ov7670_xclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \ov7670_sioc~output (
	.i(\Inst_ov7670_controller|Inst_i2c_sender|sioc~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ov7670_sioc),
	.obar());
// synopsys translate_off
defparam \ov7670_sioc~output .bus_hold = "false";
defparam \ov7670_sioc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \ov7670_pwdn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ov7670_pwdn),
	.obar());
// synopsys translate_off
defparam \ov7670_pwdn~output .bus_hold = "false";
defparam \ov7670_pwdn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \ov7670_reset~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ov7670_reset),
	.obar());
// synopsys translate_off
defparam \ov7670_reset~output .bus_hold = "false";
defparam \ov7670_reset~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\u_FSM|HEX0[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(!\u_FSM|HEX0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\u_FSM|HEX0[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(!\u_FSM|current_drive_state.FAST~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(!\u_FSM|HEX0[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(!\u_FSM|HEX0[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\u_FSM|HEX0[6]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(!\u_FSM|HEX1[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(!\u_FSM|HEX0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(!\u_FSM|HEX0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\u_FSM|current_drive_state.STOP~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(!\u_FSM|HEX0[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(!\u_FSM|HEX0[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\u_FSM|HEX0[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(!\u_FSM|HEX2[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\u_FSM|HEX0[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(!\u_FSM|current_drive_state.RIGHT~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(!\u_FSM|HEX0[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(!\u_FSM|HEX2[4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(!\u_FSM|HEX2[4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\u_FSM|HEX2[4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(!\u_FSM|HEX0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(!\u_FSM|HEX0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(!\u_FSM|HEX3[3]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(!\u_FSM|HEX0[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(!\u_FSM|HEX3[3]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\u_FSM|HEX2~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(!\u_FSM|current_CAM_state.PAUSE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\u_FSM|current_CAM_state.SEARCH~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\u_FSM|current_CAM_state.SEARCH~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(!\u_FSM|current_CAM_state.SEARCH~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(!\u_FSM|current_state.CAM~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\u_FSM|current_state.IR~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\u_FSM|current_state.IR~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\u_FSM|current_state.IDLE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(!\u_FSM|current_state.CAM~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(!\u_FSM|HEX7[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\u_FSM|HEX7[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\u_FSM|HEX7[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(!\u_FSM|HEX7[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(!\u_FSM|HEX7[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(!\u_FSM|HEX7[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \AUD_XCK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(!\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\u_json_to_uart_top|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(!\u_json_to_uart_top|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\u_json_to_uart_top|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(\classifier|orangeDetected~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(\classifier|direction [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(\classifier|direction [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \GPIO[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[0]),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \GPIO[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[1]),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \GPIO[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[2]),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \GPIO[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[3]),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \GPIO[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[4]),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \GPIO[5]~output (
	.i(\u_json_to_uart_top|uart_tx_inst|Selector6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[5]),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \GPIO[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[6]),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \GPIO[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[7]),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \GPIO[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[8]),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \GPIO[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[9]),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \GPIO[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[10]),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \GPIO[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[11]),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \GPIO[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[12]),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \GPIO[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[13]),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \GPIO[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[14]),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \GPIO[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[15]),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \GPIO[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[16]),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \GPIO[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[17]),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \GPIO[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[18]),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \GPIO[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[19]),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \GPIO[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[20]),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \GPIO[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[21]),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \GPIO[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[22]),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \GPIO[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[23]),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \GPIO[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[24]),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \GPIO[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[25]),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \GPIO[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[26]),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \GPIO[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[27]),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \GPIO[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[28]),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \GPIO[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[29]),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \GPIO[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[30]),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \GPIO[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[31]),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \GPIO[32]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[32]),
	.obar());
// synopsys translate_off
defparam \GPIO[32]~output .bus_hold = "false";
defparam \GPIO[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \GPIO[33]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[33]),
	.obar());
// synopsys translate_off
defparam \GPIO[33]~output .bus_hold = "false";
defparam \GPIO[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \GPIO[34]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[34]),
	.obar());
// synopsys translate_off
defparam \GPIO[34]~output .bus_hold = "false";
defparam \GPIO[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \GPIO[35]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[35]),
	.obar());
// synopsys translate_off
defparam \GPIO[35]~output .bus_hold = "false";
defparam \GPIO[35]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \ov7670_siod~output (
	.i(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [31]),
	.oe(\Inst_ov7670_controller|Inst_i2c_sender|always0~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ov7670_siod),
	.obar());
// synopsys translate_off
defparam \ov7670_siod~output .bus_hold = "false";
defparam \ov7670_siod~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk_50~input (
	.i(clk_50),
	.ibar(gnd),
	.o(\clk_50~input_o ));
// synopsys translate_off
defparam \clk_50~input .bus_hold = "false";
defparam \clk_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \Inst_vga_pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\Inst_vga_pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c0_high = 6;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c1_high = 12;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c1_low = 12;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .m = 12;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \Inst_vga_pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N14
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [3] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13 )) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [3] & ((\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13 ) # (GND)))
// \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15  = CARRY((!\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13 ) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address [3]))

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13 ),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14_combout ),
	.cout(\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15 ));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14 .lut_mask = 16'h3C3F;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N16
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [4] & (\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15  $ (GND))) # 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|address [4] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15  & VCC))
// \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17  = CARRY((\Inst_ov7670_controller|Inst_ov7670_registers|address [4] & !\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15 ))

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~15 ),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16_combout ),
	.cout(\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17 ));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16 .lut_mask = 16'hC30C;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \btn_resend~input (
	.i(btn_resend),
	.ibar(gnd),
	.o(\btn_resend~input_o ));
// synopsys translate_off
defparam \btn_resend~input .bus_hold = "false";
defparam \btn_resend~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X58_Y1_N17
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|address[4] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\btn_resend~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[4] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [5] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17 )) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [5] & ((\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17 ) # (GND)))
// \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19  = CARRY((!\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17 ) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address [5]))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_controller|Inst_ov7670_registers|address[4]~17 ),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18_combout ),
	.cout(\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19 ));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18 .lut_mask = 16'h5A5F;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y1_N19
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|address[5] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\btn_resend~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[5] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N20
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [6] & (\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19  $ (GND))) # 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|address [6] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19  & VCC))
// \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21  = CARRY((\Inst_ov7670_controller|Inst_ov7670_registers|address [6] & !\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19 ))

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_controller|Inst_ov7670_registers|address[5]~19 ),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20_combout ),
	.cout(\Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21 ));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20 .lut_mask = 16'hC30C;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y1_N21
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|address[6] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|address[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\btn_resend~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[6] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N22
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22_combout  = \Inst_ov7670_controller|Inst_ov7670_registers|address [7] $ (\Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21 )

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Inst_ov7670_controller|Inst_ov7670_registers|address[6]~21 ),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22 .lut_mask = 16'h5A5A;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y1_N23
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|address[7] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|address[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\btn_resend~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[7] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N6
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr16~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr16~0_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [6]) # ((\Inst_ov7670_controller|Inst_ov7670_registers|address [5] & (\Inst_ov7670_controller|Inst_ov7670_registers|address [3] & 
// \Inst_ov7670_controller|Inst_ov7670_registers|address [4])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [5]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [6]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [3]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr16~0 .lut_mask = 16'hECCC;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N28
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr16~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr16~1_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [7]) # (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr16~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [7]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr16~0_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr16~1 .lut_mask = 16'hFFF0;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N29
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N2
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Add0~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|divider [1] & (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~1 )) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider [1] & 
// ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~1 ) # (GND)))
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~3  = CARRY((!\Inst_ov7670_controller|Inst_i2c_sender|Add0~1 ) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider [1]))

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|divider [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_controller|Inst_i2c_sender|Add0~1 ),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout ),
	.cout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~3 ));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~2 .lut_mask = 16'h3C3F;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Add0~4 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|divider [2] & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~3  $ (GND))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider [2] & 
// (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~3  & VCC))
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~5  = CARRY((\Inst_ov7670_controller|Inst_i2c_sender|divider [2] & !\Inst_ov7670_controller|Inst_i2c_sender|Add0~3 ))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|divider [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_controller|Inst_i2c_sender|Add0~3 ),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout ),
	.cout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~5 ));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~4 .lut_mask = 16'hA50A;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N22
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~8 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~8_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout  & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout ) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider [2] & 
// \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout )))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout  & (((\Inst_ov7670_controller|Inst_i2c_sender|divider [2] & \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout 
// ))))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout ),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|Add0~4_combout ),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|divider [2]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~8 .lut_mask = 16'hF888;
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N23
dffeas \Inst_ov7670_controller|Inst_i2c_sender|divider[2] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|divider[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|divider [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[2] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N6
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Add0~6 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|divider [3] & (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~5 )) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider [3] & 
// ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~5 ) # (GND)))
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~7  = CARRY((!\Inst_ov7670_controller|Inst_i2c_sender|Add0~5 ) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider [3]))

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|divider [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_controller|Inst_i2c_sender|Add0~5 ),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout ),
	.cout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~7 ));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~6 .lut_mask = 16'h3C3F;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N24
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~7 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~7_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout  & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout ) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout  
// & \Inst_ov7670_controller|Inst_i2c_sender|divider [3])))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout  & (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout  & (\Inst_ov7670_controller|Inst_i2c_sender|divider [3])))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout ),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|divider [3]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|Add0~6_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|divider[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~7 .lut_mask = 16'hEAC0;
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N25
dffeas \Inst_ov7670_controller|Inst_i2c_sender|divider[3] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|divider[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|divider [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[3] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|divider [2] & (\Inst_ov7670_controller|Inst_i2c_sender|divider [1] & (!\Inst_ov7670_controller|Inst_i2c_sender|divider [0] & 
// \Inst_ov7670_controller|Inst_i2c_sender|divider [3])))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|divider [2]),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|divider [1]),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|divider [0]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|divider [3]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0 .lut_mask = 16'h0800;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N10
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout  & \Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout )

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2 .lut_mask = 16'hAA00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N0
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Add0~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout  = \Inst_ov7670_controller|Inst_i2c_sender|divider [0] $ (GND)
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~1  = CARRY(!\Inst_ov7670_controller|Inst_i2c_sender|divider [0])

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|divider [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout ),
	.cout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~1 ));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~0 .lut_mask = 16'hAA55;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N2
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~34 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~34_combout  = !\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~34 .lut_mask = 16'h0F0F;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31] & (\Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout  & (\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout ))) # 
// (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31] & (((\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout ))))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout ),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout ),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout ),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33 .lut_mask = 16'h88F0;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N3
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N26
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [0]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [0]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4 .lut_mask = 16'hFF0F;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N27
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[1] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[1] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N12
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [1]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [1]),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2 .lut_mask = 16'hAFAF;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N13
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[2] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[2] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N30
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [2]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [2]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31 .lut_mask = 16'hFF0F;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N31
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[3] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[3] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N16
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [3]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [3]),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28 .lut_mask = 16'hAFAF;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N17
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[4] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[4] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N14
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [4]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25 .lut_mask = 16'hFF0F;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N15
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[5] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[5] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N24
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [5]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [5]),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22 .lut_mask = 16'hAFAF;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N25
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[6] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[6] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N22
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [6]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [6]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19 .lut_mask = 16'hFF33;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N23
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[7] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[7] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N6
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [7]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [7]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16 .lut_mask = 16'hF0FF;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N7
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[8] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[8] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N26
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [8]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [8]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13 .lut_mask = 16'hFF33;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N27
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[9] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[9] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N12
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [9]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [9]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10 .lut_mask = 16'hF0FF;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N13
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[10] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[10] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N20
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [10]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [10]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8 .lut_mask = 16'hFF33;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N21
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[11] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[11] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [11]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [11]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32 .lut_mask = 16'hFF33;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N19
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[12] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[12] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N30
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [12]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [12]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29 .lut_mask = 16'hFF33;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N31
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[13] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[13] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N8
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [13]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [13]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26 .lut_mask = 16'hF0FF;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N9
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N10
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [14]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [14]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23 .lut_mask = 16'hF0FF;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N11
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[15] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[15] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N16
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [15]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [15]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20 .lut_mask = 16'hFF33;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N17
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[16] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[16] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [16]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [16]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17 .lut_mask = 16'hFF33;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N5
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[17] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[17] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N0
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [17]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [17]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14 .lut_mask = 16'hF0FF;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N1
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[18] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[18] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N14
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [18]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [18]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11 .lut_mask = 16'hFF33;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N15
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[19] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[19] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N2
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [19]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [19]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9 .lut_mask = 16'hF0FF;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N3
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N24
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [20]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [20]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30 .lut_mask = 16'hFF33;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N25
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[21] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[21] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N12
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [21]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [21]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27 .lut_mask = 16'hFF0F;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N13
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[22] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[22] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N10
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [22]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [22]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24 .lut_mask = 16'hFF0F;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N11
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[23] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[23] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N2
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [23]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [23]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21 .lut_mask = 16'hFF0F;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N3
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[24] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[24] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [24]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [24]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18 .lut_mask = 16'hFF0F;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N5
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[25] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[25] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [25]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [25]),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15 .lut_mask = 16'hCFCF;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N19
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[26] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[26] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N8
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [26]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [26]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12 .lut_mask = 16'hFF0F;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N9
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[27] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[27] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N28
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [27]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [27]),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7 .lut_mask = 16'hCFCF;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N29
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[28] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[28] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N26
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [28]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [28]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3 .lut_mask = 16'hFF0F;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N27
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N0
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [29]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [29]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5 .lut_mask = 16'hFF0F;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N1
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[30] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[30] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N6
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~6 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~6_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31] & (((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [30]) # (!\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout )))) # 
// (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31] & (\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout ))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout ),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [30]),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~6 .lut_mask = 16'hCAFA;
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y5_N7
dffeas \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|busy_sr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N0
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Add0~16 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~16_combout  = (!\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout  & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout  & ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]) # 
// (!\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout ))))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|Equal4~2_combout ),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|Add0~0_combout ),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~16 .lut_mask = 16'h1030;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N16
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Add0~17 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~17_combout  = (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~16_combout  & (((\Inst_ov7670_controller|Inst_i2c_sender|divider [0]) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])) # 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|Add0~16_combout ),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|divider [0]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~17 .lut_mask = 16'h3331;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y5_N17
dffeas \Inst_ov7670_controller|Inst_i2c_sender|divider[0] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|divider [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[0] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N16
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~9 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~9_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout  & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout ) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout  
// & \Inst_ov7670_controller|Inst_i2c_sender|divider [1])))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout  & (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout  & (\Inst_ov7670_controller|Inst_i2c_sender|divider [1])))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout ),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|divider [1]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|Add0~2_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~9 .lut_mask = 16'hEAC0;
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N17
dffeas \Inst_ov7670_controller|Inst_i2c_sender|divider[1] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|divider[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|divider [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[1] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N20
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout  = (!\Inst_ov7670_controller|Inst_i2c_sender|divider [6] & (!\Inst_ov7670_controller|Inst_i2c_sender|divider [1] & (!\Inst_ov7670_controller|Inst_i2c_sender|divider [2] & 
// !\Inst_ov7670_controller|Inst_i2c_sender|divider [7])))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|divider [6]),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|divider [1]),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|divider [2]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|divider [7]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0 .lut_mask = 16'h0001;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N24
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout  = (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31] & ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q ) # ((\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout 
//  & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout ))))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout ),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2 .lut_mask = 16'h00F8;
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N8
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Add0~8 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|divider [4] & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~7  $ (GND))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider [4] & 
// (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~7  & VCC))
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~9  = CARRY((\Inst_ov7670_controller|Inst_i2c_sender|divider [4] & !\Inst_ov7670_controller|Inst_i2c_sender|Add0~7 ))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|divider [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_controller|Inst_i2c_sender|Add0~7 ),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout ),
	.cout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~9 ));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~8 .lut_mask = 16'hA50A;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N10
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Add0~10 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|divider [5] & (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~9 )) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider [5] & 
// ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~9 ) # (GND)))
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~11  = CARRY((!\Inst_ov7670_controller|Inst_i2c_sender|Add0~9 ) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider [5]))

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|divider [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_controller|Inst_i2c_sender|Add0~9 ),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout ),
	.cout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~11 ));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~10 .lut_mask = 16'h3C3F;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N28
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~5 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~5_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout  & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout ) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout  
// & \Inst_ov7670_controller|Inst_i2c_sender|divider [5])))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout  & (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout  & (\Inst_ov7670_controller|Inst_i2c_sender|divider [5])))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout ),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|divider [5]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|Add0~10_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~5 .lut_mask = 16'hEAC0;
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N29
dffeas \Inst_ov7670_controller|Inst_i2c_sender|divider[5] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|divider [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[5] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N12
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Add0~12 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|divider [6] & (\Inst_ov7670_controller|Inst_i2c_sender|Add0~11  $ (GND))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider [6] & 
// (!\Inst_ov7670_controller|Inst_i2c_sender|Add0~11  & VCC))
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~13  = CARRY((\Inst_ov7670_controller|Inst_i2c_sender|divider [6] & !\Inst_ov7670_controller|Inst_i2c_sender|Add0~11 ))

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|divider [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_controller|Inst_i2c_sender|Add0~11 ),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout ),
	.cout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~13 ));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~12 .lut_mask = 16'hC30C;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N20
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~3 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~3_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout  & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout ) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout  
// & \Inst_ov7670_controller|Inst_i2c_sender|divider [6])))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout  & (\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout  & (\Inst_ov7670_controller|Inst_i2c_sender|divider [6])))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout ),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|divider [6]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|Add0~12_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|divider[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~3 .lut_mask = 16'hEAC0;
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N21
dffeas \Inst_ov7670_controller|Inst_i2c_sender|divider[6] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|divider[6]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|divider [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[6] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N14
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Add0~14 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout  = \Inst_ov7670_controller|Inst_i2c_sender|Add0~13  $ (\Inst_ov7670_controller|Inst_i2c_sender|divider [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|divider [7]),
	.cin(\Inst_ov7670_controller|Inst_i2c_sender|Add0~13 ),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~14 .lut_mask = 16'h0FF0;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~4 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~4_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout  & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout ) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider [7] & 
// \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout )))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout  & (((\Inst_ov7670_controller|Inst_i2c_sender|divider [7] & \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout 
// ))))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout ),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|Add0~14_combout ),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|divider [7]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~4 .lut_mask = 16'hF888;
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N19
dffeas \Inst_ov7670_controller|Inst_i2c_sender|divider[7] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|divider [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[7] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N12
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|divider [4] & (\Inst_ov7670_controller|Inst_i2c_sender|divider [7] & (\Inst_ov7670_controller|Inst_i2c_sender|divider [6] & 
// \Inst_ov7670_controller|Inst_i2c_sender|divider [5])))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|divider [4]),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|divider [7]),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|divider [6]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|divider [5]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1 .lut_mask = 16'h8000;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N14
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout  = (!\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout  & (((!\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout ) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])) # 
// (!\Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout )))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|Equal4~1_combout ),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|Equal4~0_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10 .lut_mask = 16'h1333;
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y5_N30
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~6 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~6_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout  & ((\Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout ) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider [4] & 
// \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout )))) # (!\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout  & (((\Inst_ov7670_controller|Inst_i2c_sender|divider [4] & \Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout 
// ))))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|divider[5]~10_combout ),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|Add0~8_combout ),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|divider [4]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|divider[7]~2_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~6 .lut_mask = 16'hF888;
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y5_N31
dffeas \Inst_ov7670_controller|Inst_i2c_sender|divider[4] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|divider[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|divider [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[4] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|divider[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N26
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout  = (!\Inst_ov7670_controller|Inst_i2c_sender|divider [4] & (!\Inst_ov7670_controller|Inst_i2c_sender|divider [5] & (\Inst_ov7670_controller|Inst_i2c_sender|divider [0] & 
// !\Inst_ov7670_controller|Inst_i2c_sender|divider [3])))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|divider [4]),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|divider [5]),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|divider [0]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|divider [3]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1 .lut_mask = 16'h0010;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N22
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q  & \Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout 
// ))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|Equal3~1_combout ),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|Equal3~0_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0 .lut_mask = 16'h0A00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y5_N29
dffeas \Inst_ov7670_controller|Inst_i2c_sender|taken (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|taken~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|taken .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|taken .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N8
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|taken~q  & (\Inst_ov7670_controller|Inst_ov7670_registers|address [0] $ (VCC))) # (!\Inst_ov7670_controller|Inst_i2c_sender|taken~q  & 
// (\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & VCC))
// \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9  = CARRY((\Inst_ov7670_controller|Inst_i2c_sender|taken~q  & \Inst_ov7670_controller|Inst_ov7670_registers|address [0]))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|taken~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8_combout ),
	.cout(\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9 ));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8 .lut_mask = 16'h6688;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N9
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|address[0] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\btn_resend~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[0] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N10
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9 )) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [1] & ((\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9 ) # (GND)))
// \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11  = CARRY((!\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9 ) # (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1]))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_controller|Inst_ov7670_registers|address[0]~9 ),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10_combout ),
	.cout(\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11 ));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10 .lut_mask = 16'h5A5F;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y1_N11
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|address[1] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\btn_resend~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[1] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N12
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [2] & (\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11  $ (GND))) # 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|address [2] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11  & VCC))
// \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13  = CARRY((\Inst_ov7670_controller|Inst_ov7670_registers|address [2] & !\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11 ))

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_controller|Inst_ov7670_registers|address[1]~11 ),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12_combout ),
	.cout(\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~13 ));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12 .lut_mask = 16'hC30C;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y1_N13
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|address[2] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|address[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\btn_resend~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[2] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y1_N15
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|address[3] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|address[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\btn_resend~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[3] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N20
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|sreg~73 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [6] & !\Inst_ov7670_controller|Inst_ov7670_registers|address [7])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [6]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [7]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg~73 .lut_mask = 16'h0033;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N2
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [3] & (\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [5] 
// & \Inst_ov7670_controller|Inst_ov7670_registers|address [2])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [3]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [5]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [2]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5 .lut_mask = 16'h0400;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N16
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~6 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~6_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [0] & !\Inst_ov7670_controller|Inst_ov7670_registers|address [4])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~6 .lut_mask = 16'h0008;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y3_N17
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110000000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110000000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N6
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [6] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [4] & !\Inst_ov7670_controller|Inst_ov7670_registers|address [7]))

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [6]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [7]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2 .lut_mask = 16'h0003;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N2
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~3 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~3_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [5] & (\Inst_ov7670_controller|Inst_ov7670_registers|address [2] & (\Inst_ov7670_controller|Inst_ov7670_registers|address [3] & 
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [5]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [2]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [3]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~3 .lut_mask = 16'h8000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N30
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~7 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~7_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~3_combout 
// ))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~7 .lut_mask = 16'hA000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N31
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001000000000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001000000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001000000000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001000000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N0
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~4 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~4_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & 
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~3_combout ))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~4 .lut_mask = 16'h0500;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N1
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110101001111 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110101001111 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110101001111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~0_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110000000000~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001000000000000~q ) # (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110101001111~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110000000000~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001000000000000~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N10
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~15 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~15_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~3_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & !\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [0]))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~3_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~15 .lut_mask = 16'h0088;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N11
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111100000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111100000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111100000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N0
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [3] & (\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address [5] 
// & !\Inst_ov7670_controller|Inst_ov7670_registers|address [2])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [3]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [5]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [2]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8 .lut_mask = 16'h0040;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N20
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~16 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~16_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [4] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & 
// (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout  & \Inst_ov7670_controller|Inst_ov7670_registers|address [0])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~16 .lut_mask = 16'h2000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N21
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001011000000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001011000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001011000000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001011000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N8
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~14 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~14_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~3_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & \Inst_ov7670_controller|Inst_ov7670_registers|address 
// [0]))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~3_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~14 .lut_mask = 16'h2200;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N9
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111000000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111000000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N8
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & \Inst_ov7670_controller|Inst_ov7670_registers|address [4])

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17 .lut_mask = 16'h5050;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N8
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|sreg~74 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [3] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [7] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [6] & 
// !\Inst_ov7670_controller|Inst_ov7670_registers|address [2])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [3]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [7]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [6]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [2]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg~74 .lut_mask = 16'h0001;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~18 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~18_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [5] & \Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [5]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~18 .lut_mask = 16'h8000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N19
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001101000000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001101000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001101000000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001101000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N0
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~2_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111100000000~q  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001011000000000~q  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111000000000~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001101000000000~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111100000000~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001011000000000~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111000000000~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001101000000000~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~2 .lut_mask = 16'h0001;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N26
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [3] & (\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address [5] 
// & \Inst_ov7670_controller|Inst_ov7670_registers|address [2])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [3]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [5]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [2]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11 .lut_mask = 16'h4000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~19 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~19_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [0] & \Inst_ov7670_controller|Inst_ov7670_registers|address [4])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~19 .lut_mask = 16'h2000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y3_N5
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001000001110 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001000001110 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001000001110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N10
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~20 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~20_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [0] & \Inst_ov7670_controller|Inst_ov7670_registers|address [4])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~20 .lut_mask = 16'h0800;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y3_N11
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001110000010 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001110000010 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001110000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N26
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~3 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~3_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~2_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001000001110~q  & 
// !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001110000010~q ))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~2_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~3 .lut_mask = 16'h0022;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N16
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~12 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~12_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [4] & !\Inst_ov7670_controller|Inst_ov7670_registers|address [0])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~12 .lut_mask = 16'h0040;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N17
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000100001100 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000100001100 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000100001100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~9 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~9_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [4] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & 
// (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout  & !\Inst_ov7670_controller|Inst_ov7670_registers|address [0])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~9 .lut_mask = 16'h0020;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N5
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001000100000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001000100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001000100000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001000100000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N2
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~13 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~13_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [0] & \Inst_ov7670_controller|Inst_ov7670_registers|address [4])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~13 .lut_mask = 16'h8000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y3_N3
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011100000001010 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011100000001010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011100000001010 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011100000001010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N2
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~10 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~10_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [4] & (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & 
// (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout  & \Inst_ov7670_controller|Inst_ov7670_registers|address [0])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~10 .lut_mask = 16'h8000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N3
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000010000100 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000010000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000010000100 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000010000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N24
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~1_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000100001100~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001000100000000~q ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011100000001010~q ) # (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000010000100~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001000100000000~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011100000001010~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000010000100~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N8
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~4 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~4_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~0_combout ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~1_combout ) # 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~3_combout ))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~0_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~3_combout ),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~4 .lut_mask = 16'hFFBB;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N14
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [2] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [5] & \Inst_ov7670_controller|Inst_ov7670_registers|address [3]))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [2]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [5]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [3]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29 .lut_mask = 16'h2200;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N10
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~34 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~34_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [1] & \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~34 .lut_mask = 16'h0400;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N11
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000000110100 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000000110100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000000110100 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000000110100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N6
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~31 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~31_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [4] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [5] & !\Inst_ov7670_controller|Inst_ov7670_registers|address [1]))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [5]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~31 .lut_mask = 16'h000A;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~35 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~35_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & 
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~31_combout ))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout ),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~31_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~35 .lut_mask = 16'hA000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y3_N19
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101100000011110 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101100000011110 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101100000011110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N30
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~0_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000000110100~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101100000011110~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000000110100~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~0 .lut_mask = 16'h000F;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N0
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~36 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~36_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [1] & \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~36 .lut_mask = 16'h0800;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N1
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000100001100 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000100001100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000100001100 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000100001100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N30
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~37 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~37_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [1] & \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~37 .lut_mask = 16'h4000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N31
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001000010111 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001000010111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001000010111 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001000010111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~2_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~0_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000100001100~q  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001000010111~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~0_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000100001100~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001000010111~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~2 .lut_mask = 16'h0002;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N30
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~21 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~21_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [2] & (\Inst_ov7670_controller|Inst_ov7670_registers|address [5] & 
// (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout  & \Inst_ov7670_controller|Inst_ov7670_registers|address [3])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [2]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [5]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [3]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~21 .lut_mask = 16'h4000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~25 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~25_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~21_combout  & \Inst_ov7670_controller|Inst_ov7670_registers|address 
// [0]))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~21_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~25 .lut_mask = 16'h5000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N19
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110100100000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110100100000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110100100000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N24
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [2] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [5] & \Inst_ov7670_controller|Inst_ov7670_registers|address [3]))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [2]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [5]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [3]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23 .lut_mask = 16'h1100;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N26
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~27 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~27_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [1] & \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~27 .lut_mask = 16'h8000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N27
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111101000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111101000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111101000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N0
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~26 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~26_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [0] & !\Inst_ov7670_controller|Inst_ov7670_registers|address [4])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~26 .lut_mask = 16'h0080;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y3_N1
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100110101000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100110101000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100110101000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100110101000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~24 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~24_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout  & 
// (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout  & !\Inst_ov7670_controller|Inst_ov7670_registers|address [1])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~24 .lut_mask = 16'h0040;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N5
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100000000010000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100000000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100000000010000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100000000010000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~0_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110100100000000~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111101000000~q ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100110101000000~q ) # (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100000000010000~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100110101000000~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100000000010000~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~0 .lut_mask = 16'hFFFE;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N10
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~22 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~22_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~21_combout  & \Inst_ov7670_controller|Inst_ov7670_registers|address 
// [0]))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~21_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~22 .lut_mask = 16'hA000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N11
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0111010000010000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0111010000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0111010000010000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0111010000010000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N24
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~28 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~28_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & 
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~21_combout ))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~28 .lut_mask = 16'h1010;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N25
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111000100000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111000100000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111000100000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N26
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~33 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~33_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & 
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~21_combout ))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~33 .lut_mask = 16'h2020;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N13
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110101101001010 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110101101001010 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110101101001010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N30
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~32 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~32_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & 
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~31_combout ))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout ),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~31_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~32 .lut_mask = 16'h0A00;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y3_N31
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101010001000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101010001000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101010001000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101010001000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N20
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~30 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~30_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [1] & \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~30 .lut_mask = 16'h8000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N21
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001100101001 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001100101001 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001100101001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N28
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~1_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111000100000~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110101101001010~q ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101010001000000~q ) # (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001100101001~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101010001000000~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~1 .lut_mask = 16'hFFFE;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N2
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~combout  = ((\Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~0_combout ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0111010000010000~q ) # 
// (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~1_combout ))) # (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~2_combout )

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~2_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~0_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0111010000010000~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1 .lut_mask = 16'hFFFD;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N0
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr[18]~feeder (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr[18]~feeder_combout  = \Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[18]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N6
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~49 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~49_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [0] & !\Inst_ov7670_controller|Inst_ov7670_registers|address [4])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~49_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~49 .lut_mask = 16'h0020;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y3_N7
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100100101010 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100100101010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100100101010 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100100101010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N14
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~43 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~43_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & !\Inst_ov7670_controller|Inst_ov7670_registers|address [4])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~43 .lut_mask = 16'h0002;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y3_N15
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100001110001 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100001110001 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100001110001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N24
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~44 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~44_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [0] & !\Inst_ov7670_controller|Inst_ov7670_registers|address [4])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~11_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~44 .lut_mask = 16'h0008;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y3_N25
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110001111000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110001111000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110001111000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N24
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~2_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100001110001~q  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q  & 
// !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110001111000~q ))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~2 .lut_mask = 16'h0101;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N22
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~48 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~48_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [0] & !\Inst_ov7670_controller|Inst_ov7670_registers|address [4])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~48_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~48 .lut_mask = 16'h0020;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y3_N23
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011111000000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011111000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011111000000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011111000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N12
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~4 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~4_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011100000001010~q  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011111000000000~q  & 
// !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110101101001010~q ))

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011100000001010~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011111000000000~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~4 .lut_mask = 16'h0003;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N24
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~47 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~47_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [5] & \Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [5]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~47_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~47 .lut_mask = 16'h0800;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N25
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110111000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110111000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110111000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N22
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~45 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~45_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [4] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & 
// (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout  & !\Inst_ov7670_controller|Inst_ov7670_registers|address [0])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~45 .lut_mask = 16'h0010;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N23
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010100100000111 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010100100000111 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010100100000111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N6
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~46 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~46_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [1] & \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~46 .lut_mask = 16'h0800;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N7
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011101000000100 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011101000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011101000000100 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011101000000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N14
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~3 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~3_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110111000000~q  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010100100000111~q  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110100100000000~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011101000000100~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011101000000100~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~3 .lut_mask = 16'h0001;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N28
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~5 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~5_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100100101010~q  & (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~2_combout  & 
// (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~4_combout  & \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~3_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100100101010~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~4_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~3_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~5 .lut_mask = 16'h4000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N6
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~50 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~50_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [4] & (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & 
// (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout  & \Inst_ov7670_controller|Inst_ov7670_registers|address [0])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~50_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~50 .lut_mask = 16'h4000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N7
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011011100011101 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011011100011101 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011011100011101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N30
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~65 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~65_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [0] & \Inst_ov7670_controller|Inst_ov7670_registers|address [4])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~65_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~65 .lut_mask = 16'h0800;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y3_N31
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001010100100 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001010100100 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001010100100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N12
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~6 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~6_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011011100011101~q  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000010000100~q  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001010100100~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000100001100~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000010000100~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~6 .lut_mask = 16'h0001;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N14
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~7 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~7_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001000001110~q  & \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~6_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~7 .lut_mask = 16'h0F00;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N28
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~38 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~38_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout  & 
// (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~38 .lut_mask = 16'h8000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N29
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010000100000010 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010000100000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010000100000010 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010000100000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N16
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~42 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~42_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [4] & (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & 
// (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout  & !\Inst_ov7670_controller|Inst_ov7670_registers|address [0])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~42 .lut_mask = 16'h0040;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N17
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011010100001011 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011010100001011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011010100001011 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011010100001011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N26
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~41 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~41_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [4] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & 
// (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout  & \Inst_ov7670_controller|Inst_ov7670_registers|address [0])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~8_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~41 .lut_mask = 16'h1000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N27
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001100001011 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001100001011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001100001011 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001100001011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N28
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~39 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~39_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [4] & (\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout  & 
// (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout  & \Inst_ov7670_controller|Inst_ov7670_registers|address [0])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~39 .lut_mask = 16'h8000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N28
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~40 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~40_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~39_combout )

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~40 .lut_mask = 16'hA0A0;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N29
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010001010010001 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010001010010001 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010001010010001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N12
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~0_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010000100000010~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011010100001011~q ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001100001011~q ) # (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010001010010001~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010000100000010~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011010100001011~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001100001011~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~0 .lut_mask = 16'hFFFE;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N10
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~1_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001110000010~q ) # (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0111010000010000~q )

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0111010000010000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~1 .lut_mask = 16'hFAFA;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N12
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~combout  = (((\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~0_combout ) # (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~1_combout )) # 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~7_combout )) # (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~5_combout )

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~5_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~7_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~0_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~1_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2 .lut_mask = 16'hFFF7;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N22
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr[17]~feeder (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr[17]~feeder_combout  = \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[17]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~52 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~52_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & (\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address [4] 
// & \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~52_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~52 .lut_mask = 16'h8000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N16
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~53 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~53_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [1]) # (!\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~52_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~52_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~53_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~53 .lut_mask = 16'hF0FF;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N17
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000001100001010 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000001100001010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000001100001010 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000001100001010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N16
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~0_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010001010010001~q ) # (((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010000100000010~q ) # 
// (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110101101001010~q )) # (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000001100001010~q ))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000001100001010~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010000100000010~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~0 .lut_mask = 16'hFFFB;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N22
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~54 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~54_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~52_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~52_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~54_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~54 .lut_mask = 16'hF000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N23
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111101001011 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111101001011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111101001011 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111101001011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N2
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~0_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100110101000000~q  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111101000000~q  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111101001011~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110101001111~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100110101000000~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111101001011~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~0 .lut_mask = 16'h0001;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N20
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~55 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~55_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [0] & !\Inst_ov7670_controller|Inst_ov7670_registers|address [4])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~55_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~55 .lut_mask = 16'h0002;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y3_N21
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000110000000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000110000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000110000000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000110000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N24
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~56 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~56_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout  & 
// (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & \Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~56_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~56 .lut_mask = 16'h8000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N25
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111001100001 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111001100001 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111001100001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N28
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~2_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111100000000~q  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000110000000000~q  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111000000000~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111001100001~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111100000000~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000110000000000~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111000000000~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~2 .lut_mask = 16'h0001;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N20
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~3 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~3_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111000100000~q  & (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~0_combout  & 
// (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~2_combout  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110000000000~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~0_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~2_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110000000000~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~3 .lut_mask = 16'h0040;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N20
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~1_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100000000010000~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110100100000000~q ) # 
// (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010100100000111~q ))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100000000010000~q ),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~1 .lut_mask = 16'hFFFA;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N16
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~51 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~51_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [4] & (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & 
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~51_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~51 .lut_mask = 16'h2000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y2_N17
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000010000000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000010000000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000010000000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000010000000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N28
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~0_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~3_combout  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~1_combout  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000010000000000~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~0_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~3_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~1_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000010000000000~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3 .lut_mask = 16'h0004;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N8
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr[16]~feeder (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr[16]~feeder_combout  = \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[16]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N8
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~58 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~58_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [0] & \Inst_ov7670_controller|Inst_ov7670_registers|address [4])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~58_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~58 .lut_mask = 16'h8000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y3_N9
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100100000011 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100100000011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100100000011 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100100000011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~57 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~57_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [0] & \Inst_ov7670_controller|Inst_ov7670_registers|address [4])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~57_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~57 .lut_mask = 16'h2000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y3_N19
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100001100001 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100001100001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100001100001 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100001100001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~59 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~59_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & \Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~59_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~59 .lut_mask = 16'h0800;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N5
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001101001111011 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001101001111011 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001101001111011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N28
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~0_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100100000011~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100001100001~q ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001101001111011~q ) # (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101100000011110~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100100000011~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100001100001~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~0 .lut_mask = 16'hFFFE;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~60 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~60_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~39_combout )

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~60_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~60 .lut_mask = 16'h5050;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y2_N19
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001111000110111 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001111000110111 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001111000110111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y2_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~1_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001111000110111~q ) # (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001101000000000~q )

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001101000000000~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~1 .lut_mask = 16'hFFCC;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N24
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr4 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~combout  = ((\Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~0_combout ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~1_combout ) # 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~3_combout ))) # (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~5_combout )

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~5_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~0_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~1_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr4 .lut_mask = 16'hFDFF;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N26
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr[15]~feeder (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr[15]~feeder_combout  = \Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr4~combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[15]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N12
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~63 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~63_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~29_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~73_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~63_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~63 .lut_mask = 16'h0800;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N13
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011000000010 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011000000010 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011000000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N8
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~2_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011111000000000~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011000000010~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011111000000000~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011000000010~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~2 .lut_mask = 16'h000F;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N10
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~3 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~3_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001011000000000~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110111000000~q ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101010001000000~q ) # (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~2_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001011000000000~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101010001000000~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~2_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~3 .lut_mask = 16'hFEFF;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N6
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~61 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~61_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & (\Inst_ov7670_controller|Inst_ov7670_registers|address [4] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & 
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~61_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~61 .lut_mask = 16'h0400;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y2_N7
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011100010001 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011100010001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011100010001 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011100010001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N6
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~0_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001111000110111~q  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011011100011101~q  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011100010001~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011100010001~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~0 .lut_mask = 16'h0001;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N14
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~62 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~62_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & (\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [1] & \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~23_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~62 .lut_mask = 16'h4000;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N15
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001010000111000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001010000111000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001010000111000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001010000111000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N28
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~0_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001010000111000~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110001111000~q )

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001010000111000~q ),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~0 .lut_mask = 16'h0033;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N14
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~1_combout  = ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011010100001011~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0111010000010000~q ) # 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~0_combout ))) # (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~0_combout )

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~0_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011010100001011~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0111010000010000~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~1 .lut_mask = 16'hFDFF;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N20
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~3_combout ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000010000000000~q ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~1_combout ) # (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~3_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~3_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000010000000000~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~1_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5 .lut_mask = 16'hFEFF;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr[14]~feeder (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr[14]~feeder_combout  = \Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[14]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N2
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|sreg~75 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|sreg~75_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & !\Inst_ov7670_controller|Inst_ov7670_registers|address [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [5]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~75_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg~75 .lut_mask = 16'h00F0;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N22
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~64 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~64_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & (\Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|address 
// [4] & \Inst_ov7670_controller|Inst_ov7670_registers|sreg~75_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~75_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~64_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~64 .lut_mask = 16'h0400;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N23
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001000000100 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|Decoder0~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001000000100 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001000000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N30
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|sreg~76 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|sreg~76_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|address [4] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [1] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [5] & 
// \Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|address [4]),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [5]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~76_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg~76 .lut_mask = 16'h0100;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y2_N31
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001010000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001010000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001010000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N30
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~0_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001010100100~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011101000000100~q ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001000000100~q ) # (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001010000000~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011101000000100~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001000000100~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001010000000~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~0 .lut_mask = 16'hFFFE;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N24
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~1_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111000100000~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~0_combout ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111101000000~q ) # (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~3_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~0_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~3_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~1 .lut_mask = 16'hFFEF;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N0
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~2_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~0_combout  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001101001111011~q  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001000010111~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010001010010001~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~0_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001000010111~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~2 .lut_mask = 16'h0002;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N6
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~3 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~3_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001100001011~q  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111101001011~q  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111001100001~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001100101001~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001100001011~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111101001011~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~3 .lut_mask = 16'h0001;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N8
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~4 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~4_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~2_combout  & \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~3_combout )

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~2_combout ),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~3_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~4 .lut_mask = 16'hCC00;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N0
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~4 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~4_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110101101001010~q  & \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000001100001010~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000001100001010~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~4 .lut_mask = 16'h0F00;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N14
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~combout  = ((\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~1_combout ) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~4_combout ) # 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~4_combout ))) # (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~2_combout )

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr5~2_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~1_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~4_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~4_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6 .lut_mask = 16'hDFFF;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N30
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr[13]~feeder (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr[13]~feeder_combout  = \Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[13]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N0
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~5 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~5_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001110000010~q  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010000100000010~q  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010100100000111~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100100000011~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010000100000010~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100100000011~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~5 .lut_mask = 16'h0001;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N26
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~0_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111100000000~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001000100000000~q ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011100010001~q ) # (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110111000000~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000111100000000~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1001000100000000~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011100010001~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~0 .lut_mask = 16'hFFFE;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N22
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~1_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110100100000000~q  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111101000000~q  & 
// !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100110101000000~q ))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110100100000000~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111101000000~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100110101000000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~1 .lut_mask = 16'h0101;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N12
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|sreg~77 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|sreg~77_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|address [0] & (!\Inst_ov7670_controller|Inst_ov7670_registers|address [5] & 
// \Inst_ov7670_controller|Inst_ov7670_registers|address [1])))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~74_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|address [0]),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|address [5]),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|address [1]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~77_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg~77 .lut_mask = 16'h0800;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y3_N13
dffeas \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001000100000000 (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|sreg~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001000100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001000100000000 .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001000100000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N16
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~2_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~0_combout ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001000100000000~q ) # 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~1_combout ))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~0_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~1_combout ),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001000100000000~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~2 .lut_mask = 16'hFFBB;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N16
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~1_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000100001100~q  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001100101001~q  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011011100011101~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000100001100~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000100001100~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011011100011101~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000100001100~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~1 .lut_mask = 16'h0001;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N16
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~3 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~3_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001100001011~q  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100100101010~q  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111101001011~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011010100001011~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001100001011~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100100101010~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111101001011~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011010100001011~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~3 .lut_mask = 16'h0001;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N14
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~4 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~4_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~4_combout  & (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~3_combout  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110101001111~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr3~4_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~3_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~4 .lut_mask = 16'h0008;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N8
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~combout  = ((\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~2_combout ) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~4_combout ) # 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~1_combout ))) # (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~5_combout )

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~5_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~1_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~4_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7 .lut_mask = 16'hDFFF;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N6
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr[12]~feeder (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr[12]~feeder_combout  = \Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[12]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N10
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr8~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr8~0_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001010100100~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001010000000~q ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010001010010001~q ) # (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000010000100~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001010000000~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010001010010001~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011000010000100~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr8~0 .lut_mask = 16'hFFFE;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr8 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr8~combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr8~0_combout ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110111000000~q ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q ) # (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001110000010~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr8~0_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1111111111111111~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001110000010~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr8 .lut_mask = 16'hFFFE;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N12
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr[10]~feeder (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr[10]~feeder_combout  = \Inst_ov7670_controller|Inst_ov7670_registers|WideOr8~combout 

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr8~combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[10]~feeder .lut_mask = 16'hCCCC;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N26
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~2_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111001100001~q  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100001100001~q  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001101001111011~q  & \Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~2_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0000111001100001~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100001100001~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~2_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~2 .lut_mask = 16'h0100;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~1_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110101101001010~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101010001000000~q ) # 
// (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110111000000~q ))

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0110101101001010~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101010001000000~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110111000000~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~1 .lut_mask = 16'hFFFC;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N22
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~3 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~3_combout  = ((\Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~1_combout ) # (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~0_combout )) # 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~2_combout )

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~2_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~1_combout ),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~3 .lut_mask = 16'hDDFF;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N20
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~1_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100100101010~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000000110100~q ) # 
// (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001010100100~q ))

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100100101010~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101000000110100~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011001010100100~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~1 .lut_mask = 16'hFFFC;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N2
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~0_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111000100000~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001100101001~q ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001111000110111~q ) # (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001010000111000~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100111000100000~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001100101001~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001010000111000~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~0 .lut_mask = 16'hFFFE;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N26
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~2_combout  = ((\Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~1_combout ) # (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~0_combout )) # 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~2_combout )

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~2_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~1_combout ),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~2 .lut_mask = 16'hFFDD;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N10
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~1_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110001111000~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0111010000010000~q ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001010000111000~q ) # (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100001110001~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011110001111000~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0111010000010000~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001010000111000~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~1 .lut_mask = 16'hFFFE;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N12
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~2_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~1_combout ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100000000010000~q ) # 
// ((!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~2_combout ) # (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~0_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~1_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0100000000010000~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~0_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~2_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~2 .lut_mask = 16'hEFFF;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr[7]~feeder (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr[7]~feeder_combout  = \Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr11~2_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[7]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N2
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~2_combout  = (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011100000001010~q  & (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001101001111011~q  & 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001000001110~q  & !\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101100000011110~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011100000001010~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001101001111011~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1011001000001110~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101100000011110~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~2 .lut_mask = 16'h0001;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N0
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~combout  = (((!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~0_combout ) # (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~1_combout )) # 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~2_combout )) # (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~4_combout )

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~4_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~1_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12 .lut_mask = 16'h7FFF;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N20
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr[6]~feeder (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr[6]~feeder_combout  = \Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[6]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N2
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr13~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr13~0_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110101001111~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010100100000111~q ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001000000100~q ) # (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011101000000100~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001001000000100~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011101000000100~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr13~0 .lut_mask = 16'hFFFE;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N28
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr13 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr13~combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001111000110111~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|WideOr13~0_combout ) # 
// ((!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~2_combout ) # (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~7_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr13~0_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr2~7_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr13~combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr13 .lut_mask = 16'hEFFF;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr[5]~feeder (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr[5]~feeder_combout  = \Inst_ov7670_controller|Inst_ov7670_registers|WideOr13~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr13~combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[5]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N22
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr14~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr14~0_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011000000010~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001111000110111~q ) # 
// (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001000010111~q ))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001011000000010~q ),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001111000110111~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0101001000010111~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr14~0 .lut_mask = 16'hFFFA;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N24
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr14 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr14~combout  = ((\Inst_ov7670_controller|Inst_ov7670_registers|WideOr14~0_combout ) # ((!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~2_combout ) # 
// (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~5_combout ))) # (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~4_combout )

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~4_combout ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr14~0_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr7~5_combout ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr12~2_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr14~combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr14 .lut_mask = 16'hDFFF;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N22
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr[4]~feeder (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr[4]~feeder_combout  = \Inst_ov7670_controller|Inst_ov7670_registers|WideOr14~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr14~combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[4]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr15~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr15~0_combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100100000011~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100001100001~q ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010100100000111~q ) # (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110101001111~q )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100100000011~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0001100001100001~q ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0010100100000111~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.1000110101001111~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr15~0 .lut_mask = 16'hFFFE;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N10
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_ov7670_registers|WideOr15 (
// Equation(s):
// \Inst_ov7670_controller|Inst_ov7670_registers|WideOr15~combout  = (\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100001110001~q ) # ((\Inst_ov7670_controller|Inst_ov7670_registers|WideOr15~0_combout ) # 
// ((\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011010100001011~q ) # (!\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~4_combout )))

	.dataa(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011100001110001~q ),
	.datab(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr15~0_combout ),
	.datac(\Inst_ov7670_controller|Inst_ov7670_registers|sreg.0011010100001011~q ),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr6~4_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr15~combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr15 .lut_mask = 16'hFEFF;
defparam \Inst_ov7670_controller|Inst_ov7670_registers|WideOr15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N14
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr[3]~feeder (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr[3]~feeder_combout  = \Inst_ov7670_controller|Inst_ov7670_registers|WideOr15~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr15~combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[3]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N11
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[1] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[1] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N28
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31] & \Inst_ov7670_controller|Inst_i2c_sender|data_sr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [1]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14 .lut_mask = 16'hF000;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N29
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[2] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[2] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N15
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[3] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[3]~feeder_combout ),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[3] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N23
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[4] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[4]~feeder_combout ),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[4] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N5
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[5] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[5]~feeder_combout ),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[5] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N21
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[6] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[6]~feeder_combout ),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[6] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N5
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[7] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[7]~feeder_combout ),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[7] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N27
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[8] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr10~2_combout ),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[8] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N23
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[9] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr9~3_combout ),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[9] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N13
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[10] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[10]~feeder_combout ),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[10] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N30
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31] & \Inst_ov7670_controller|Inst_i2c_sender|data_sr [10])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [10]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13 .lut_mask = 16'hCC00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y2_N31
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[11] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[11] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N7
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[12] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[12]~feeder_combout ),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[12] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N31
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[13] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[13]~feeder_combout ),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[13] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N5
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[14] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[14]~feeder_combout ),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[14] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N27
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[15] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[15]~feeder_combout ),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[15] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N9
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[16] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[16]~feeder_combout ),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[16] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N23
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[17] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[17]~feeder_combout ),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[17] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N1
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[18] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr[18]~feeder_combout ),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[18] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N9
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[19] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_ov7670_registers|WideOr0~4_combout ),
	.asdata(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[19] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr [19] & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [19]),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12 .lut_mask = 16'hA0A0;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y2_N19
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[20] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[20] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N24
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr [20] & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [20]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11 .lut_mask = 16'hCC00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y2_N25
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[21] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[21] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr [21]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [21]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10 .lut_mask = 16'hCCFF;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y2_N19
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[22] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[22] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N20
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr [22] & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [22]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9 .lut_mask = 16'hCC00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y2_N21
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[23] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[23] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N22
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr [23] & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [23]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8 .lut_mask = 16'hCC00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y2_N23
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[24] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[24] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N16
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr [24] & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [24]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7 .lut_mask = 16'hF000;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y2_N17
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[25] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[25] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N26
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr [25] & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [25]),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6 .lut_mask = 16'hCC00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y2_N27
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[26] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[26] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N8
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr [26]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [26]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5 .lut_mask = 16'hF0FF;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y2_N9
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[27] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[27] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N30
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr [27] & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [27]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4 .lut_mask = 16'hF000;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y2_N31
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[28] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[28] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr [28] & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [28]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3 .lut_mask = 16'hF000;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y2_N5
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[29] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[29] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N10
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr [29] & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [29]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2 .lut_mask = 16'hF000;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y2_N11
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[30] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[30] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N12
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|data_sr [30]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31])

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1 .lut_mask = 16'hAAFF;
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y2_N13
dffeas \Inst_ov7670_controller|Inst_i2c_sender|data_sr[31] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|data_sr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|data_sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[31] .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|data_sr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N28
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|always0~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|always0~0_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [10] & (((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [19] & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr [20])))) # 
// (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [10] & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [11]) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [19] & \Inst_ov7670_controller|Inst_i2c_sender|busy_sr [20]))))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [10]),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [11]),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [19]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [20]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|always0~0 .lut_mask = 16'h4F44;
defparam \Inst_ov7670_controller|Inst_i2c_sender|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N22
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|always0~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|always0~1_combout  = (!\Inst_ov7670_controller|Inst_i2c_sender|always0~0_combout  & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [28]) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [29])))

	.dataa(gnd),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [28]),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [29]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|always0~0_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|always0~1 .lut_mask = 16'h00CF;
defparam \Inst_ov7670_controller|Inst_i2c_sender|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N12
cycloneive_lcell_comb \Inst_VGA|Add1~0 (
// Equation(s):
// \Inst_VGA|Add1~0_combout  = \Inst_VGA|Hcnt [0] $ (VCC)
// \Inst_VGA|Add1~1  = CARRY(\Inst_VGA|Hcnt [0])

	.dataa(\Inst_VGA|Hcnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inst_VGA|Add1~0_combout ),
	.cout(\Inst_VGA|Add1~1 ));
// synopsys translate_off
defparam \Inst_VGA|Add1~0 .lut_mask = 16'h55AA;
defparam \Inst_VGA|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y41_N13
dffeas \Inst_VGA|Hcnt[0] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Hcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Hcnt[0] .is_wysiwyg = "true";
defparam \Inst_VGA|Hcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N14
cycloneive_lcell_comb \Inst_VGA|Add1~2 (
// Equation(s):
// \Inst_VGA|Add1~2_combout  = (\Inst_VGA|Hcnt [1] & (!\Inst_VGA|Add1~1 )) # (!\Inst_VGA|Hcnt [1] & ((\Inst_VGA|Add1~1 ) # (GND)))
// \Inst_VGA|Add1~3  = CARRY((!\Inst_VGA|Add1~1 ) # (!\Inst_VGA|Hcnt [1]))

	.dataa(gnd),
	.datab(\Inst_VGA|Hcnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_VGA|Add1~1 ),
	.combout(\Inst_VGA|Add1~2_combout ),
	.cout(\Inst_VGA|Add1~3 ));
// synopsys translate_off
defparam \Inst_VGA|Add1~2 .lut_mask = 16'h3C3F;
defparam \Inst_VGA|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y41_N15
dffeas \Inst_VGA|Hcnt[1] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Hcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Hcnt[1] .is_wysiwyg = "true";
defparam \Inst_VGA|Hcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N16
cycloneive_lcell_comb \Inst_VGA|Add1~4 (
// Equation(s):
// \Inst_VGA|Add1~4_combout  = (\Inst_VGA|Hcnt [2] & (\Inst_VGA|Add1~3  $ (GND))) # (!\Inst_VGA|Hcnt [2] & (!\Inst_VGA|Add1~3  & VCC))
// \Inst_VGA|Add1~5  = CARRY((\Inst_VGA|Hcnt [2] & !\Inst_VGA|Add1~3 ))

	.dataa(gnd),
	.datab(\Inst_VGA|Hcnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_VGA|Add1~3 ),
	.combout(\Inst_VGA|Add1~4_combout ),
	.cout(\Inst_VGA|Add1~5 ));
// synopsys translate_off
defparam \Inst_VGA|Add1~4 .lut_mask = 16'hC30C;
defparam \Inst_VGA|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y41_N17
dffeas \Inst_VGA|Hcnt[2] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Hcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Hcnt[2] .is_wysiwyg = "true";
defparam \Inst_VGA|Hcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N18
cycloneive_lcell_comb \Inst_VGA|Add1~6 (
// Equation(s):
// \Inst_VGA|Add1~6_combout  = (\Inst_VGA|Hcnt [3] & (!\Inst_VGA|Add1~5 )) # (!\Inst_VGA|Hcnt [3] & ((\Inst_VGA|Add1~5 ) # (GND)))
// \Inst_VGA|Add1~7  = CARRY((!\Inst_VGA|Add1~5 ) # (!\Inst_VGA|Hcnt [3]))

	.dataa(gnd),
	.datab(\Inst_VGA|Hcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_VGA|Add1~5 ),
	.combout(\Inst_VGA|Add1~6_combout ),
	.cout(\Inst_VGA|Add1~7 ));
// synopsys translate_off
defparam \Inst_VGA|Add1~6 .lut_mask = 16'h3C3F;
defparam \Inst_VGA|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y41_N19
dffeas \Inst_VGA|Hcnt[3] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Hcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Hcnt[3] .is_wysiwyg = "true";
defparam \Inst_VGA|Hcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N4
cycloneive_lcell_comb \Inst_VGA|Equal0~0 (
// Equation(s):
// \Inst_VGA|Equal0~0_combout  = (\Inst_VGA|Hcnt [0] & (\Inst_VGA|Hcnt [3] & (\Inst_VGA|Hcnt [1] & \Inst_VGA|Hcnt [2])))

	.dataa(\Inst_VGA|Hcnt [0]),
	.datab(\Inst_VGA|Hcnt [3]),
	.datac(\Inst_VGA|Hcnt [1]),
	.datad(\Inst_VGA|Hcnt [2]),
	.cin(gnd),
	.combout(\Inst_VGA|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Equal0~0 .lut_mask = 16'h8000;
defparam \Inst_VGA|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N20
cycloneive_lcell_comb \Inst_VGA|Add1~8 (
// Equation(s):
// \Inst_VGA|Add1~8_combout  = (\Inst_VGA|Hcnt [4] & (\Inst_VGA|Add1~7  $ (GND))) # (!\Inst_VGA|Hcnt [4] & (!\Inst_VGA|Add1~7  & VCC))
// \Inst_VGA|Add1~9  = CARRY((\Inst_VGA|Hcnt [4] & !\Inst_VGA|Add1~7 ))

	.dataa(gnd),
	.datab(\Inst_VGA|Hcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_VGA|Add1~7 ),
	.combout(\Inst_VGA|Add1~8_combout ),
	.cout(\Inst_VGA|Add1~9 ));
// synopsys translate_off
defparam \Inst_VGA|Add1~8 .lut_mask = 16'hC30C;
defparam \Inst_VGA|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y41_N21
dffeas \Inst_VGA|Hcnt[4] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Hcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Hcnt[4] .is_wysiwyg = "true";
defparam \Inst_VGA|Hcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N22
cycloneive_lcell_comb \Inst_VGA|Add1~10 (
// Equation(s):
// \Inst_VGA|Add1~10_combout  = (\Inst_VGA|Hcnt [5] & (!\Inst_VGA|Add1~9 )) # (!\Inst_VGA|Hcnt [5] & ((\Inst_VGA|Add1~9 ) # (GND)))
// \Inst_VGA|Add1~11  = CARRY((!\Inst_VGA|Add1~9 ) # (!\Inst_VGA|Hcnt [5]))

	.dataa(gnd),
	.datab(\Inst_VGA|Hcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_VGA|Add1~9 ),
	.combout(\Inst_VGA|Add1~10_combout ),
	.cout(\Inst_VGA|Add1~11 ));
// synopsys translate_off
defparam \Inst_VGA|Add1~10 .lut_mask = 16'h3C3F;
defparam \Inst_VGA|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N2
cycloneive_lcell_comb \Inst_VGA|Hcnt~2 (
// Equation(s):
// \Inst_VGA|Hcnt~2_combout  = (\Inst_VGA|Add1~10_combout  & !\Inst_VGA|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_VGA|Add1~10_combout ),
	.datad(\Inst_VGA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\Inst_VGA|Hcnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Hcnt~2 .lut_mask = 16'h00F0;
defparam \Inst_VGA|Hcnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y41_N3
dffeas \Inst_VGA|Hcnt[5] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Hcnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Hcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Hcnt[5] .is_wysiwyg = "true";
defparam \Inst_VGA|Hcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N24
cycloneive_lcell_comb \Inst_VGA|Add1~12 (
// Equation(s):
// \Inst_VGA|Add1~12_combout  = (\Inst_VGA|Hcnt [6] & (\Inst_VGA|Add1~11  $ (GND))) # (!\Inst_VGA|Hcnt [6] & (!\Inst_VGA|Add1~11  & VCC))
// \Inst_VGA|Add1~13  = CARRY((\Inst_VGA|Hcnt [6] & !\Inst_VGA|Add1~11 ))

	.dataa(gnd),
	.datab(\Inst_VGA|Hcnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_VGA|Add1~11 ),
	.combout(\Inst_VGA|Add1~12_combout ),
	.cout(\Inst_VGA|Add1~13 ));
// synopsys translate_off
defparam \Inst_VGA|Add1~12 .lut_mask = 16'hC30C;
defparam \Inst_VGA|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y41_N25
dffeas \Inst_VGA|Hcnt[6] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Hcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Hcnt[6] .is_wysiwyg = "true";
defparam \Inst_VGA|Hcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N26
cycloneive_lcell_comb \Inst_VGA|Add1~14 (
// Equation(s):
// \Inst_VGA|Add1~14_combout  = (\Inst_VGA|Hcnt [7] & (!\Inst_VGA|Add1~13 )) # (!\Inst_VGA|Hcnt [7] & ((\Inst_VGA|Add1~13 ) # (GND)))
// \Inst_VGA|Add1~15  = CARRY((!\Inst_VGA|Add1~13 ) # (!\Inst_VGA|Hcnt [7]))

	.dataa(\Inst_VGA|Hcnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_VGA|Add1~13 ),
	.combout(\Inst_VGA|Add1~14_combout ),
	.cout(\Inst_VGA|Add1~15 ));
// synopsys translate_off
defparam \Inst_VGA|Add1~14 .lut_mask = 16'h5A5F;
defparam \Inst_VGA|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X105_Y41_N27
dffeas \Inst_VGA|Hcnt[7] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Hcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Hcnt[7] .is_wysiwyg = "true";
defparam \Inst_VGA|Hcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N6
cycloneive_lcell_comb \Inst_VGA|Equal0~1 (
// Equation(s):
// \Inst_VGA|Equal0~1_combout  = (\Inst_VGA|Hcnt [8] & (\Inst_VGA|Hcnt [4] & (!\Inst_VGA|Hcnt [7] & !\Inst_VGA|Hcnt [6])))

	.dataa(\Inst_VGA|Hcnt [8]),
	.datab(\Inst_VGA|Hcnt [4]),
	.datac(\Inst_VGA|Hcnt [7]),
	.datad(\Inst_VGA|Hcnt [6]),
	.cin(gnd),
	.combout(\Inst_VGA|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Equal0~1 .lut_mask = 16'h0008;
defparam \Inst_VGA|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N6
cycloneive_lcell_comb \Inst_VGA|Equal0~2 (
// Equation(s):
// \Inst_VGA|Equal0~2_combout  = (\Inst_VGA|Hcnt [9] & (\Inst_VGA|Equal0~0_combout  & (\Inst_VGA|Equal0~1_combout  & !\Inst_VGA|Hcnt [5])))

	.dataa(\Inst_VGA|Hcnt [9]),
	.datab(\Inst_VGA|Equal0~0_combout ),
	.datac(\Inst_VGA|Equal0~1_combout ),
	.datad(\Inst_VGA|Hcnt [5]),
	.cin(gnd),
	.combout(\Inst_VGA|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Equal0~2 .lut_mask = 16'h0080;
defparam \Inst_VGA|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N28
cycloneive_lcell_comb \Inst_VGA|Add1~16 (
// Equation(s):
// \Inst_VGA|Add1~16_combout  = (\Inst_VGA|Hcnt [8] & (\Inst_VGA|Add1~15  $ (GND))) # (!\Inst_VGA|Hcnt [8] & (!\Inst_VGA|Add1~15  & VCC))
// \Inst_VGA|Add1~17  = CARRY((\Inst_VGA|Hcnt [8] & !\Inst_VGA|Add1~15 ))

	.dataa(\Inst_VGA|Hcnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_VGA|Add1~15 ),
	.combout(\Inst_VGA|Add1~16_combout ),
	.cout(\Inst_VGA|Add1~17 ));
// synopsys translate_off
defparam \Inst_VGA|Add1~16 .lut_mask = 16'hA50A;
defparam \Inst_VGA|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N10
cycloneive_lcell_comb \Inst_VGA|Hcnt~0 (
// Equation(s):
// \Inst_VGA|Hcnt~0_combout  = (!\Inst_VGA|Equal0~2_combout  & \Inst_VGA|Add1~16_combout )

	.dataa(\Inst_VGA|Equal0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_VGA|Add1~16_combout ),
	.cin(gnd),
	.combout(\Inst_VGA|Hcnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Hcnt~0 .lut_mask = 16'h5500;
defparam \Inst_VGA|Hcnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y41_N11
dffeas \Inst_VGA|Hcnt[8] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Hcnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Hcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Hcnt[8] .is_wysiwyg = "true";
defparam \Inst_VGA|Hcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N30
cycloneive_lcell_comb \Inst_VGA|Add1~18 (
// Equation(s):
// \Inst_VGA|Add1~18_combout  = \Inst_VGA|Hcnt [9] $ (\Inst_VGA|Add1~17 )

	.dataa(gnd),
	.datab(\Inst_VGA|Hcnt [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Inst_VGA|Add1~17 ),
	.combout(\Inst_VGA|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Add1~18 .lut_mask = 16'h3C3C;
defparam \Inst_VGA|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N8
cycloneive_lcell_comb \Inst_VGA|Hcnt~1 (
// Equation(s):
// \Inst_VGA|Hcnt~1_combout  = (\Inst_VGA|Add1~18_combout  & !\Inst_VGA|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_VGA|Add1~18_combout ),
	.datad(\Inst_VGA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\Inst_VGA|Hcnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Hcnt~1 .lut_mask = 16'h00F0;
defparam \Inst_VGA|Hcnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y41_N9
dffeas \Inst_VGA|Hcnt[9] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Hcnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Hcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Hcnt[9] .is_wysiwyg = "true";
defparam \Inst_VGA|Hcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N24
cycloneive_lcell_comb \Inst_VGA|always1~0 (
// Equation(s):
// \Inst_VGA|always1~0_combout  = (\Inst_VGA|Hcnt [9] & (!\Inst_VGA|Hcnt [8] & \Inst_VGA|Hcnt [7]))

	.dataa(\Inst_VGA|Hcnt [9]),
	.datab(gnd),
	.datac(\Inst_VGA|Hcnt [8]),
	.datad(\Inst_VGA|Hcnt [7]),
	.cin(gnd),
	.combout(\Inst_VGA|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|always1~0 .lut_mask = 16'h0A00;
defparam \Inst_VGA|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y41_N0
cycloneive_lcell_comb \Inst_VGA|always1~1 (
// Equation(s):
// \Inst_VGA|always1~1_combout  = ((\Inst_VGA|Hcnt [4] & (\Inst_VGA|Hcnt [5] & \Inst_VGA|Hcnt [6])) # (!\Inst_VGA|Hcnt [4] & (!\Inst_VGA|Hcnt [5] & !\Inst_VGA|Hcnt [6]))) # (!\Inst_VGA|always1~0_combout )

	.dataa(\Inst_VGA|always1~0_combout ),
	.datab(\Inst_VGA|Hcnt [4]),
	.datac(\Inst_VGA|Hcnt [5]),
	.datad(\Inst_VGA|Hcnt [6]),
	.cin(gnd),
	.combout(\Inst_VGA|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|always1~1 .lut_mask = 16'hD557;
defparam \Inst_VGA|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y41_N1
dffeas \Inst_VGA|Hsync (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Hsync .is_wysiwyg = "true";
defparam \Inst_VGA|Hsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N0
cycloneive_lcell_comb \Inst_VGA|Add0~0 (
// Equation(s):
// \Inst_VGA|Add0~0_combout  = \Inst_VGA|Vcnt [0] $ (VCC)
// \Inst_VGA|Add0~1  = CARRY(\Inst_VGA|Vcnt [0])

	.dataa(gnd),
	.datab(\Inst_VGA|Vcnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inst_VGA|Add0~0_combout ),
	.cout(\Inst_VGA|Add0~1 ));
// synopsys translate_off
defparam \Inst_VGA|Add0~0 .lut_mask = 16'h33CC;
defparam \Inst_VGA|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N2
cycloneive_lcell_comb \Inst_VGA|Add0~2 (
// Equation(s):
// \Inst_VGA|Add0~2_combout  = (\Inst_VGA|Vcnt [1] & (!\Inst_VGA|Add0~1 )) # (!\Inst_VGA|Vcnt [1] & ((\Inst_VGA|Add0~1 ) # (GND)))
// \Inst_VGA|Add0~3  = CARRY((!\Inst_VGA|Add0~1 ) # (!\Inst_VGA|Vcnt [1]))

	.dataa(gnd),
	.datab(\Inst_VGA|Vcnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_VGA|Add0~1 ),
	.combout(\Inst_VGA|Add0~2_combout ),
	.cout(\Inst_VGA|Add0~3 ));
// synopsys translate_off
defparam \Inst_VGA|Add0~2 .lut_mask = 16'h3C3F;
defparam \Inst_VGA|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N4
cycloneive_lcell_comb \Inst_VGA|Add0~4 (
// Equation(s):
// \Inst_VGA|Add0~4_combout  = (\Inst_VGA|Vcnt [2] & (\Inst_VGA|Add0~3  $ (GND))) # (!\Inst_VGA|Vcnt [2] & (!\Inst_VGA|Add0~3  & VCC))
// \Inst_VGA|Add0~5  = CARRY((\Inst_VGA|Vcnt [2] & !\Inst_VGA|Add0~3 ))

	.dataa(\Inst_VGA|Vcnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_VGA|Add0~3 ),
	.combout(\Inst_VGA|Add0~4_combout ),
	.cout(\Inst_VGA|Add0~5 ));
// synopsys translate_off
defparam \Inst_VGA|Add0~4 .lut_mask = 16'hA50A;
defparam \Inst_VGA|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N26
cycloneive_lcell_comb \Inst_VGA|Vcnt~2 (
// Equation(s):
// \Inst_VGA|Vcnt~2_combout  = (\Inst_VGA|Add0~4_combout  & !\Inst_VGA|Equal1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_VGA|Add0~4_combout ),
	.datad(\Inst_VGA|Equal1~2_combout ),
	.cin(gnd),
	.combout(\Inst_VGA|Vcnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Vcnt~2 .lut_mask = 16'h00F0;
defparam \Inst_VGA|Vcnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y41_N27
dffeas \Inst_VGA|Vcnt[2] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Vcnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_VGA|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Vcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Vcnt[2] .is_wysiwyg = "true";
defparam \Inst_VGA|Vcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N6
cycloneive_lcell_comb \Inst_VGA|Add0~6 (
// Equation(s):
// \Inst_VGA|Add0~6_combout  = (\Inst_VGA|Vcnt [3] & ((\Inst_VGA|Add0~5 ) # (GND))) # (!\Inst_VGA|Vcnt [3] & (!\Inst_VGA|Add0~5 ))
// \Inst_VGA|Add0~7  = CARRY((\Inst_VGA|Vcnt [3]) # (!\Inst_VGA|Add0~5 ))

	.dataa(gnd),
	.datab(\Inst_VGA|Vcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_VGA|Add0~5 ),
	.combout(\Inst_VGA|Add0~6_combout ),
	.cout(\Inst_VGA|Add0~7 ));
// synopsys translate_off
defparam \Inst_VGA|Add0~6 .lut_mask = 16'hC3CF;
defparam \Inst_VGA|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N28
cycloneive_lcell_comb \Inst_VGA|Vcnt~1 (
// Equation(s):
// \Inst_VGA|Vcnt~1_combout  = (\Inst_VGA|Equal1~2_combout ) # (!\Inst_VGA|Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_VGA|Add0~6_combout ),
	.datad(\Inst_VGA|Equal1~2_combout ),
	.cin(gnd),
	.combout(\Inst_VGA|Vcnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Vcnt~1 .lut_mask = 16'hFF0F;
defparam \Inst_VGA|Vcnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y41_N29
dffeas \Inst_VGA|Vcnt[3] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Vcnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_VGA|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Vcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Vcnt[3] .is_wysiwyg = "true";
defparam \Inst_VGA|Vcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N8
cycloneive_lcell_comb \Inst_VGA|Add0~8 (
// Equation(s):
// \Inst_VGA|Add0~8_combout  = (\Inst_VGA|Vcnt [4] & (\Inst_VGA|Add0~7  $ (GND))) # (!\Inst_VGA|Vcnt [4] & (!\Inst_VGA|Add0~7  & VCC))
// \Inst_VGA|Add0~9  = CARRY((\Inst_VGA|Vcnt [4] & !\Inst_VGA|Add0~7 ))

	.dataa(gnd),
	.datab(\Inst_VGA|Vcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_VGA|Add0~7 ),
	.combout(\Inst_VGA|Add0~8_combout ),
	.cout(\Inst_VGA|Add0~9 ));
// synopsys translate_off
defparam \Inst_VGA|Add0~8 .lut_mask = 16'hC30C;
defparam \Inst_VGA|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X102_Y41_N9
dffeas \Inst_VGA|Vcnt[4] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_VGA|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Vcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Vcnt[4] .is_wysiwyg = "true";
defparam \Inst_VGA|Vcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N10
cycloneive_lcell_comb \Inst_VGA|Add0~10 (
// Equation(s):
// \Inst_VGA|Add0~10_combout  = (\Inst_VGA|Vcnt [5] & (!\Inst_VGA|Add0~9 )) # (!\Inst_VGA|Vcnt [5] & ((\Inst_VGA|Add0~9 ) # (GND)))
// \Inst_VGA|Add0~11  = CARRY((!\Inst_VGA|Add0~9 ) # (!\Inst_VGA|Vcnt [5]))

	.dataa(\Inst_VGA|Vcnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_VGA|Add0~9 ),
	.combout(\Inst_VGA|Add0~10_combout ),
	.cout(\Inst_VGA|Add0~11 ));
// synopsys translate_off
defparam \Inst_VGA|Add0~10 .lut_mask = 16'h5A5F;
defparam \Inst_VGA|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X102_Y41_N11
dffeas \Inst_VGA|Vcnt[5] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_VGA|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Vcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Vcnt[5] .is_wysiwyg = "true";
defparam \Inst_VGA|Vcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N12
cycloneive_lcell_comb \Inst_VGA|Add0~12 (
// Equation(s):
// \Inst_VGA|Add0~12_combout  = (\Inst_VGA|Vcnt [6] & (\Inst_VGA|Add0~11  $ (GND))) # (!\Inst_VGA|Vcnt [6] & (!\Inst_VGA|Add0~11  & VCC))
// \Inst_VGA|Add0~13  = CARRY((\Inst_VGA|Vcnt [6] & !\Inst_VGA|Add0~11 ))

	.dataa(\Inst_VGA|Vcnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_VGA|Add0~11 ),
	.combout(\Inst_VGA|Add0~12_combout ),
	.cout(\Inst_VGA|Add0~13 ));
// synopsys translate_off
defparam \Inst_VGA|Add0~12 .lut_mask = 16'hA50A;
defparam \Inst_VGA|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X102_Y41_N13
dffeas \Inst_VGA|Vcnt[6] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_VGA|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Vcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Vcnt[6] .is_wysiwyg = "true";
defparam \Inst_VGA|Vcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N14
cycloneive_lcell_comb \Inst_VGA|Add0~14 (
// Equation(s):
// \Inst_VGA|Add0~14_combout  = (\Inst_VGA|Vcnt [7] & (!\Inst_VGA|Add0~13 )) # (!\Inst_VGA|Vcnt [7] & ((\Inst_VGA|Add0~13 ) # (GND)))
// \Inst_VGA|Add0~15  = CARRY((!\Inst_VGA|Add0~13 ) # (!\Inst_VGA|Vcnt [7]))

	.dataa(gnd),
	.datab(\Inst_VGA|Vcnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_VGA|Add0~13 ),
	.combout(\Inst_VGA|Add0~14_combout ),
	.cout(\Inst_VGA|Add0~15 ));
// synopsys translate_off
defparam \Inst_VGA|Add0~14 .lut_mask = 16'h3C3F;
defparam \Inst_VGA|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X102_Y41_N15
dffeas \Inst_VGA|Vcnt[7] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_VGA|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Vcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Vcnt[7] .is_wysiwyg = "true";
defparam \Inst_VGA|Vcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N16
cycloneive_lcell_comb \Inst_VGA|Add0~16 (
// Equation(s):
// \Inst_VGA|Add0~16_combout  = (\Inst_VGA|Vcnt [8] & (\Inst_VGA|Add0~15  $ (GND))) # (!\Inst_VGA|Vcnt [8] & (!\Inst_VGA|Add0~15  & VCC))
// \Inst_VGA|Add0~17  = CARRY((\Inst_VGA|Vcnt [8] & !\Inst_VGA|Add0~15 ))

	.dataa(gnd),
	.datab(\Inst_VGA|Vcnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_VGA|Add0~15 ),
	.combout(\Inst_VGA|Add0~16_combout ),
	.cout(\Inst_VGA|Add0~17 ));
// synopsys translate_off
defparam \Inst_VGA|Add0~16 .lut_mask = 16'hC30C;
defparam \Inst_VGA|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X102_Y41_N17
dffeas \Inst_VGA|Vcnt[8] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_VGA|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Vcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Vcnt[8] .is_wysiwyg = "true";
defparam \Inst_VGA|Vcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N18
cycloneive_lcell_comb \Inst_VGA|Add0~18 (
// Equation(s):
// \Inst_VGA|Add0~18_combout  = \Inst_VGA|Add0~17  $ (!\Inst_VGA|Vcnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_VGA|Vcnt [9]),
	.cin(\Inst_VGA|Add0~17 ),
	.combout(\Inst_VGA|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Add0~18 .lut_mask = 16'hF00F;
defparam \Inst_VGA|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N24
cycloneive_lcell_comb \Inst_VGA|Vcnt~0 (
// Equation(s):
// \Inst_VGA|Vcnt~0_combout  = (\Inst_VGA|Equal1~2_combout ) # (!\Inst_VGA|Add0~18_combout )

	.dataa(gnd),
	.datab(\Inst_VGA|Add0~18_combout ),
	.datac(gnd),
	.datad(\Inst_VGA|Equal1~2_combout ),
	.cin(gnd),
	.combout(\Inst_VGA|Vcnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Vcnt~0 .lut_mask = 16'hFF33;
defparam \Inst_VGA|Vcnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y41_N25
dffeas \Inst_VGA|Vcnt[9] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Vcnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_VGA|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Vcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Vcnt[9] .is_wysiwyg = "true";
defparam \Inst_VGA|Vcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N8
cycloneive_lcell_comb \Inst_VGA|Equal1~0 (
// Equation(s):
// \Inst_VGA|Equal1~0_combout  = (!\Inst_VGA|Vcnt [1] & (!\Inst_VGA|Vcnt [3] & (\Inst_VGA|Vcnt [2] & !\Inst_VGA|Vcnt [0])))

	.dataa(\Inst_VGA|Vcnt [1]),
	.datab(\Inst_VGA|Vcnt [3]),
	.datac(\Inst_VGA|Vcnt [2]),
	.datad(\Inst_VGA|Vcnt [0]),
	.cin(gnd),
	.combout(\Inst_VGA|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Equal1~0 .lut_mask = 16'h0010;
defparam \Inst_VGA|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N22
cycloneive_lcell_comb \Inst_VGA|Equal1~1 (
// Equation(s):
// \Inst_VGA|Equal1~1_combout  = (!\Inst_VGA|Vcnt [5] & (!\Inst_VGA|Vcnt [7] & (!\Inst_VGA|Vcnt [4] & !\Inst_VGA|Vcnt [6])))

	.dataa(\Inst_VGA|Vcnt [5]),
	.datab(\Inst_VGA|Vcnt [7]),
	.datac(\Inst_VGA|Vcnt [4]),
	.datad(\Inst_VGA|Vcnt [6]),
	.cin(gnd),
	.combout(\Inst_VGA|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Equal1~1 .lut_mask = 16'h0001;
defparam \Inst_VGA|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N18
cycloneive_lcell_comb \Inst_VGA|Equal1~2 (
// Equation(s):
// \Inst_VGA|Equal1~2_combout  = (!\Inst_VGA|Vcnt [8] & (!\Inst_VGA|Vcnt [9] & (\Inst_VGA|Equal1~0_combout  & \Inst_VGA|Equal1~1_combout )))

	.dataa(\Inst_VGA|Vcnt [8]),
	.datab(\Inst_VGA|Vcnt [9]),
	.datac(\Inst_VGA|Equal1~0_combout ),
	.datad(\Inst_VGA|Equal1~1_combout ),
	.cin(gnd),
	.combout(\Inst_VGA|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Equal1~2 .lut_mask = 16'h1000;
defparam \Inst_VGA|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N20
cycloneive_lcell_comb \Inst_VGA|Vcnt~3 (
// Equation(s):
// \Inst_VGA|Vcnt~3_combout  = (\Inst_VGA|Add0~0_combout  & !\Inst_VGA|Equal1~2_combout )

	.dataa(gnd),
	.datab(\Inst_VGA|Add0~0_combout ),
	.datac(gnd),
	.datad(\Inst_VGA|Equal1~2_combout ),
	.cin(gnd),
	.combout(\Inst_VGA|Vcnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Vcnt~3 .lut_mask = 16'h00CC;
defparam \Inst_VGA|Vcnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y41_N21
dffeas \Inst_VGA|Vcnt[0] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Vcnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_VGA|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Vcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Vcnt[0] .is_wysiwyg = "true";
defparam \Inst_VGA|Vcnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X102_Y41_N3
dffeas \Inst_VGA|Vcnt[1] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_VGA|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Vcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Vcnt[1] .is_wysiwyg = "true";
defparam \Inst_VGA|Vcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N22
cycloneive_lcell_comb \Inst_VGA|always2~1 (
// Equation(s):
// \Inst_VGA|always2~1_combout  = ((\Inst_VGA|Vcnt [3]) # ((\Inst_VGA|Vcnt [2]) # (\Inst_VGA|Vcnt [4]))) # (!\Inst_VGA|Vcnt [1])

	.dataa(\Inst_VGA|Vcnt [1]),
	.datab(\Inst_VGA|Vcnt [3]),
	.datac(\Inst_VGA|Vcnt [2]),
	.datad(\Inst_VGA|Vcnt [4]),
	.cin(gnd),
	.combout(\Inst_VGA|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|always2~1 .lut_mask = 16'hFFFD;
defparam \Inst_VGA|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y41_N30
cycloneive_lcell_comb \Inst_VGA|always2~0 (
// Equation(s):
// \Inst_VGA|always2~0_combout  = (\Inst_VGA|Vcnt [5] & (\Inst_VGA|Vcnt [7] & \Inst_VGA|Vcnt [6]))

	.dataa(\Inst_VGA|Vcnt [5]),
	.datab(gnd),
	.datac(\Inst_VGA|Vcnt [7]),
	.datad(\Inst_VGA|Vcnt [6]),
	.cin(gnd),
	.combout(\Inst_VGA|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|always2~0 .lut_mask = 16'hA000;
defparam \Inst_VGA|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N4
cycloneive_lcell_comb \Inst_VGA|always2~2 (
// Equation(s):
// \Inst_VGA|always2~2_combout  = (\Inst_VGA|always2~1_combout ) # (((!\Inst_VGA|Vcnt [9]) # (!\Inst_VGA|Vcnt [8])) # (!\Inst_VGA|always2~0_combout ))

	.dataa(\Inst_VGA|always2~1_combout ),
	.datab(\Inst_VGA|always2~0_combout ),
	.datac(\Inst_VGA|Vcnt [8]),
	.datad(\Inst_VGA|Vcnt [9]),
	.cin(gnd),
	.combout(\Inst_VGA|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|always2~2 .lut_mask = 16'hBFFF;
defparam \Inst_VGA|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y41_N5
dffeas \Inst_VGA|Vsync (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|always2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|Vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|Vsync .is_wysiwyg = "true";
defparam \Inst_VGA|Vsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N12
cycloneive_lcell_comb \Inst_VGA|activeArea~3 (
// Equation(s):
// \Inst_VGA|activeArea~3_combout  = (\Inst_VGA|Hcnt [9]) # (((!\Inst_VGA|Hcnt [5]) # (!\Inst_VGA|Equal0~1_combout )) # (!\Inst_VGA|Equal0~0_combout ))

	.dataa(\Inst_VGA|Hcnt [9]),
	.datab(\Inst_VGA|Equal0~0_combout ),
	.datac(\Inst_VGA|Equal0~1_combout ),
	.datad(\Inst_VGA|Hcnt [5]),
	.cin(gnd),
	.combout(\Inst_VGA|activeArea~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|activeArea~3 .lut_mask = 16'hBFFF;
defparam \Inst_VGA|activeArea~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N20
cycloneive_lcell_comb \Inst_VGA|activeArea~0 (
// Equation(s):
// \Inst_VGA|activeArea~0_combout  = ((\Inst_VGA|Vcnt [3]) # ((!\Inst_VGA|Vcnt [0]) # (!\Inst_VGA|Vcnt [2]))) # (!\Inst_VGA|Vcnt [1])

	.dataa(\Inst_VGA|Vcnt [1]),
	.datab(\Inst_VGA|Vcnt [3]),
	.datac(\Inst_VGA|Vcnt [2]),
	.datad(\Inst_VGA|Vcnt [0]),
	.cin(gnd),
	.combout(\Inst_VGA|activeArea~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|activeArea~0 .lut_mask = 16'hDFFF;
defparam \Inst_VGA|activeArea~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N10
cycloneive_lcell_comb \Inst_VGA|activeArea~1 (
// Equation(s):
// \Inst_VGA|activeArea~1_combout  = ((!\Inst_VGA|Vcnt [4] & \Inst_VGA|activeArea~0_combout )) # (!\Inst_VGA|always2~0_combout )

	.dataa(\Inst_VGA|Vcnt [4]),
	.datab(\Inst_VGA|always2~0_combout ),
	.datac(gnd),
	.datad(\Inst_VGA|activeArea~0_combout ),
	.cin(gnd),
	.combout(\Inst_VGA|activeArea~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|activeArea~1 .lut_mask = 16'h7733;
defparam \Inst_VGA|activeArea~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N16
cycloneive_lcell_comb \Inst_VGA|activeArea~2 (
// Equation(s):
// \Inst_VGA|activeArea~2_combout  = (\Inst_VGA|Equal1~2_combout ) # ((\Inst_VGA|activeArea~1_combout  & (\Inst_VGA|Vcnt [9] & !\Inst_VGA|Vcnt [8])))

	.dataa(\Inst_VGA|activeArea~1_combout ),
	.datab(\Inst_VGA|Vcnt [9]),
	.datac(\Inst_VGA|Vcnt [8]),
	.datad(\Inst_VGA|Equal1~2_combout ),
	.cin(gnd),
	.combout(\Inst_VGA|activeArea~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|activeArea~2 .lut_mask = 16'hFF08;
defparam \Inst_VGA|activeArea~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N30
cycloneive_lcell_comb \Inst_VGA|activeArea~4 (
// Equation(s):
// \Inst_VGA|activeArea~4_combout  = (\Inst_VGA|activeArea~3_combout  & ((\Inst_VGA|activeArea~q ) # ((\Inst_VGA|activeArea~2_combout  & \Inst_VGA|Equal0~2_combout )))) # (!\Inst_VGA|activeArea~3_combout  & (\Inst_VGA|activeArea~2_combout  & 
// ((\Inst_VGA|Equal0~2_combout ))))

	.dataa(\Inst_VGA|activeArea~3_combout ),
	.datab(\Inst_VGA|activeArea~2_combout ),
	.datac(\Inst_VGA|activeArea~q ),
	.datad(\Inst_VGA|Equal0~2_combout ),
	.cin(gnd),
	.combout(\Inst_VGA|activeArea~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|activeArea~4 .lut_mask = 16'hECA0;
defparam \Inst_VGA|activeArea~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y41_N31
dffeas \Inst_VGA|activeArea (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_VGA|activeArea~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_VGA|activeArea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_VGA|activeArea .is_wysiwyg = "true";
defparam \Inst_VGA|activeArea .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \ov7670_pclk~input (
	.i(ov7670_pclk),
	.ibar(gnd),
	.o(\ov7670_pclk~input_o ));
// synopsys translate_off
defparam \ov7670_pclk~input .bus_hold = "false";
defparam \ov7670_pclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \ov7670_pclk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\ov7670_pclk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ov7670_pclk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \ov7670_pclk~inputclkctrl .clock_type = "global clock";
defparam \ov7670_pclk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \ov7670_href~input (
	.i(ov7670_href),
	.ibar(gnd),
	.o(\ov7670_href~input_o ));
// synopsys translate_off
defparam \ov7670_href~input .bus_hold = "false";
defparam \ov7670_href~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \Inst_ov7670_capture|latched_href~feeder (
// Equation(s):
// \Inst_ov7670_capture|latched_href~feeder_combout  = \ov7670_href~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ov7670_href~input_o ),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|latched_href~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_href~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|latched_href~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N17
dffeas \Inst_ov7670_capture|latched_href (
	.clk(!\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|latched_href~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|latched_href~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_href .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|latched_href .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneive_lcell_comb \Inst_ov7670_capture|href_hold~feeder (
// Equation(s):
// \Inst_ov7670_capture|href_hold~feeder_combout  = \Inst_ov7670_capture|latched_href~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|latched_href~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|href_hold~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|href_hold~feeder .lut_mask = 16'hF0F0;
defparam \Inst_ov7670_capture|href_hold~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N19
dffeas \Inst_ov7670_capture|href_hold (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|href_hold~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|href_hold~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|href_hold .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|href_hold .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \Inst_ov7670_capture|line~1 (
// Equation(s):
// \Inst_ov7670_capture|line~1_combout  = \Inst_ov7670_capture|line [0] $ (((!\Inst_ov7670_capture|href_hold~q  & \Inst_ov7670_capture|latched_href~q )))

	.dataa(gnd),
	.datab(\Inst_ov7670_capture|href_hold~q ),
	.datac(\Inst_ov7670_capture|line [0]),
	.datad(\Inst_ov7670_capture|latched_href~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|line~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|line~1 .lut_mask = 16'hC3F0;
defparam \Inst_ov7670_capture|line~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N8
cycloneive_io_ibuf \ov7670_vsync~input (
	.i(ov7670_vsync),
	.ibar(gnd),
	.o(\ov7670_vsync~input_o ));
// synopsys translate_off
defparam \ov7670_vsync~input .bus_hold = "false";
defparam \ov7670_vsync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \Inst_ov7670_capture|latched_vsync~feeder (
// Equation(s):
// \Inst_ov7670_capture|latched_vsync~feeder_combout  = \ov7670_vsync~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ov7670_vsync~input_o ),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|latched_vsync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_vsync~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|latched_vsync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N1
dffeas \Inst_ov7670_capture|latched_vsync (
	.clk(!\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|latched_vsync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|latched_vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_vsync .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|latched_vsync .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N11
dffeas \Inst_ov7670_capture|line[0] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|line~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|line [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|line[0] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|line[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \Inst_ov7670_capture|line~0 (
// Equation(s):
// \Inst_ov7670_capture|line~0_combout  = \Inst_ov7670_capture|line [1] $ (((\Inst_ov7670_capture|line [0] & (!\Inst_ov7670_capture|href_hold~q  & \Inst_ov7670_capture|latched_href~q ))))

	.dataa(\Inst_ov7670_capture|line [0]),
	.datab(\Inst_ov7670_capture|href_hold~q ),
	.datac(\Inst_ov7670_capture|line [1]),
	.datad(\Inst_ov7670_capture|latched_href~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|line~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|line~0 .lut_mask = 16'hD2F0;
defparam \Inst_ov7670_capture|line~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N17
dffeas \Inst_ov7670_capture|line[1] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|line~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|line [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|line[1] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|line[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \Inst_ov7670_capture|href_last~2 (
// Equation(s):
// \Inst_ov7670_capture|href_last~2_combout  = (!\Inst_ov7670_capture|latched_vsync~q  & (!\Inst_ov7670_capture|href_last [2] & \Inst_ov7670_capture|latched_href~q ))

	.dataa(gnd),
	.datab(\Inst_ov7670_capture|latched_vsync~q ),
	.datac(\Inst_ov7670_capture|href_last [2]),
	.datad(\Inst_ov7670_capture|latched_href~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|href_last~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|href_last~2 .lut_mask = 16'h0300;
defparam \Inst_ov7670_capture|href_last~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N13
dffeas \Inst_ov7670_capture|href_last[0] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|href_last~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|href_last [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|href_last[0] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|href_last[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \Inst_ov7670_capture|href_last~1 (
// Equation(s):
// \Inst_ov7670_capture|href_last~1_combout  = (\Inst_ov7670_capture|href_last [0] & (!\Inst_ov7670_capture|href_last [2] & !\Inst_ov7670_capture|latched_vsync~q ))

	.dataa(\Inst_ov7670_capture|href_last [0]),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|href_last [2]),
	.datad(\Inst_ov7670_capture|latched_vsync~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|href_last~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|href_last~1 .lut_mask = 16'h000A;
defparam \Inst_ov7670_capture|href_last~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N11
dffeas \Inst_ov7670_capture|href_last[1] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|href_last~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|href_last [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|href_last[1] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|href_last[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \Inst_ov7670_capture|href_last~0 (
// Equation(s):
// \Inst_ov7670_capture|href_last~0_combout  = (\Inst_ov7670_capture|href_last [1] & (!\Inst_ov7670_capture|href_last [2] & !\Inst_ov7670_capture|latched_vsync~q ))

	.dataa(\Inst_ov7670_capture|href_last [1]),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|href_last [2]),
	.datad(\Inst_ov7670_capture|latched_vsync~q ),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|href_last~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|href_last~0 .lut_mask = 16'h000A;
defparam \Inst_ov7670_capture|href_last~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \Inst_ov7670_capture|href_last[2] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|href_last~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|href_last [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|href_last[2] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|href_last[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \Inst_ov7670_capture|we_reg~0 (
// Equation(s):
// \Inst_ov7670_capture|we_reg~0_combout  = (\Inst_ov7670_capture|line [1] & \Inst_ov7670_capture|href_last [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|line [1]),
	.datad(\Inst_ov7670_capture|href_last [2]),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|we_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|we_reg~0 .lut_mask = 16'hF000;
defparam \Inst_ov7670_capture|we_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N31
dffeas \Inst_ov7670_capture|we_reg (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|we_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|we_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|we_reg .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|we_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \Inst_ov7670_capture|address[0]~17 (
// Equation(s):
// \Inst_ov7670_capture|address[0]~17_combout  = (\Inst_ov7670_capture|we_reg~q  & (\Inst_ov7670_capture|address [0] $ (VCC))) # (!\Inst_ov7670_capture|we_reg~q  & (\Inst_ov7670_capture|address [0] & VCC))
// \Inst_ov7670_capture|address[0]~18  = CARRY((\Inst_ov7670_capture|we_reg~q  & \Inst_ov7670_capture|address [0]))

	.dataa(\Inst_ov7670_capture|we_reg~q ),
	.datab(\Inst_ov7670_capture|address [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|address[0]~17_combout ),
	.cout(\Inst_ov7670_capture|address[0]~18 ));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[0]~17 .lut_mask = 16'h6688;
defparam \Inst_ov7670_capture|address[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N17
dffeas \Inst_ov7670_capture|address[0] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[0]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[0] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \Inst_ov7670_capture|address[1]~19 (
// Equation(s):
// \Inst_ov7670_capture|address[1]~19_combout  = (\Inst_ov7670_capture|address [1] & (!\Inst_ov7670_capture|address[0]~18 )) # (!\Inst_ov7670_capture|address [1] & ((\Inst_ov7670_capture|address[0]~18 ) # (GND)))
// \Inst_ov7670_capture|address[1]~20  = CARRY((!\Inst_ov7670_capture|address[0]~18 ) # (!\Inst_ov7670_capture|address [1]))

	.dataa(gnd),
	.datab(\Inst_ov7670_capture|address [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_capture|address[0]~18 ),
	.combout(\Inst_ov7670_capture|address[1]~19_combout ),
	.cout(\Inst_ov7670_capture|address[1]~20 ));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[1]~19 .lut_mask = 16'h3C3F;
defparam \Inst_ov7670_capture|address[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N19
dffeas \Inst_ov7670_capture|address[1] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[1] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \Inst_ov7670_capture|address[2]~21 (
// Equation(s):
// \Inst_ov7670_capture|address[2]~21_combout  = (\Inst_ov7670_capture|address [2] & (\Inst_ov7670_capture|address[1]~20  $ (GND))) # (!\Inst_ov7670_capture|address [2] & (!\Inst_ov7670_capture|address[1]~20  & VCC))
// \Inst_ov7670_capture|address[2]~22  = CARRY((\Inst_ov7670_capture|address [2] & !\Inst_ov7670_capture|address[1]~20 ))

	.dataa(gnd),
	.datab(\Inst_ov7670_capture|address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_capture|address[1]~20 ),
	.combout(\Inst_ov7670_capture|address[2]~21_combout ),
	.cout(\Inst_ov7670_capture|address[2]~22 ));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[2]~21 .lut_mask = 16'hC30C;
defparam \Inst_ov7670_capture|address[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \Inst_ov7670_capture|address[2] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[2] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \Inst_ov7670_capture|address[3]~23 (
// Equation(s):
// \Inst_ov7670_capture|address[3]~23_combout  = (\Inst_ov7670_capture|address [3] & (!\Inst_ov7670_capture|address[2]~22 )) # (!\Inst_ov7670_capture|address [3] & ((\Inst_ov7670_capture|address[2]~22 ) # (GND)))
// \Inst_ov7670_capture|address[3]~24  = CARRY((!\Inst_ov7670_capture|address[2]~22 ) # (!\Inst_ov7670_capture|address [3]))

	.dataa(\Inst_ov7670_capture|address [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_capture|address[2]~22 ),
	.combout(\Inst_ov7670_capture|address[3]~23_combout ),
	.cout(\Inst_ov7670_capture|address[3]~24 ));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[3]~23 .lut_mask = 16'h5A5F;
defparam \Inst_ov7670_capture|address[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N23
dffeas \Inst_ov7670_capture|address[3] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[3] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \Inst_ov7670_capture|address[4]~25 (
// Equation(s):
// \Inst_ov7670_capture|address[4]~25_combout  = (\Inst_ov7670_capture|address [4] & (\Inst_ov7670_capture|address[3]~24  $ (GND))) # (!\Inst_ov7670_capture|address [4] & (!\Inst_ov7670_capture|address[3]~24  & VCC))
// \Inst_ov7670_capture|address[4]~26  = CARRY((\Inst_ov7670_capture|address [4] & !\Inst_ov7670_capture|address[3]~24 ))

	.dataa(gnd),
	.datab(\Inst_ov7670_capture|address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_capture|address[3]~24 ),
	.combout(\Inst_ov7670_capture|address[4]~25_combout ),
	.cout(\Inst_ov7670_capture|address[4]~26 ));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[4]~25 .lut_mask = 16'hC30C;
defparam \Inst_ov7670_capture|address[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N25
dffeas \Inst_ov7670_capture|address[4] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[4] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \Inst_ov7670_capture|address[5]~27 (
// Equation(s):
// \Inst_ov7670_capture|address[5]~27_combout  = (\Inst_ov7670_capture|address [5] & (!\Inst_ov7670_capture|address[4]~26 )) # (!\Inst_ov7670_capture|address [5] & ((\Inst_ov7670_capture|address[4]~26 ) # (GND)))
// \Inst_ov7670_capture|address[5]~28  = CARRY((!\Inst_ov7670_capture|address[4]~26 ) # (!\Inst_ov7670_capture|address [5]))

	.dataa(\Inst_ov7670_capture|address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_capture|address[4]~26 ),
	.combout(\Inst_ov7670_capture|address[5]~27_combout ),
	.cout(\Inst_ov7670_capture|address[5]~28 ));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[5]~27 .lut_mask = 16'h5A5F;
defparam \Inst_ov7670_capture|address[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \Inst_ov7670_capture|address[5] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[5] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \Inst_ov7670_capture|address[6]~29 (
// Equation(s):
// \Inst_ov7670_capture|address[6]~29_combout  = (\Inst_ov7670_capture|address [6] & (\Inst_ov7670_capture|address[5]~28  $ (GND))) # (!\Inst_ov7670_capture|address [6] & (!\Inst_ov7670_capture|address[5]~28  & VCC))
// \Inst_ov7670_capture|address[6]~30  = CARRY((\Inst_ov7670_capture|address [6] & !\Inst_ov7670_capture|address[5]~28 ))

	.dataa(gnd),
	.datab(\Inst_ov7670_capture|address [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_capture|address[5]~28 ),
	.combout(\Inst_ov7670_capture|address[6]~29_combout ),
	.cout(\Inst_ov7670_capture|address[6]~30 ));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[6]~29 .lut_mask = 16'hC30C;
defparam \Inst_ov7670_capture|address[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N29
dffeas \Inst_ov7670_capture|address[6] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[6] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \Inst_ov7670_capture|address[7]~31 (
// Equation(s):
// \Inst_ov7670_capture|address[7]~31_combout  = (\Inst_ov7670_capture|address [7] & (!\Inst_ov7670_capture|address[6]~30 )) # (!\Inst_ov7670_capture|address [7] & ((\Inst_ov7670_capture|address[6]~30 ) # (GND)))
// \Inst_ov7670_capture|address[7]~32  = CARRY((!\Inst_ov7670_capture|address[6]~30 ) # (!\Inst_ov7670_capture|address [7]))

	.dataa(\Inst_ov7670_capture|address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_capture|address[6]~30 ),
	.combout(\Inst_ov7670_capture|address[7]~31_combout ),
	.cout(\Inst_ov7670_capture|address[7]~32 ));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[7]~31 .lut_mask = 16'h5A5F;
defparam \Inst_ov7670_capture|address[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y35_N31
dffeas \Inst_ov7670_capture|address[7] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[7] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
cycloneive_lcell_comb \Inst_ov7670_capture|address[8]~33 (
// Equation(s):
// \Inst_ov7670_capture|address[8]~33_combout  = (\Inst_ov7670_capture|address [8] & (\Inst_ov7670_capture|address[7]~32  $ (GND))) # (!\Inst_ov7670_capture|address [8] & (!\Inst_ov7670_capture|address[7]~32  & VCC))
// \Inst_ov7670_capture|address[8]~34  = CARRY((\Inst_ov7670_capture|address [8] & !\Inst_ov7670_capture|address[7]~32 ))

	.dataa(gnd),
	.datab(\Inst_ov7670_capture|address [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_capture|address[7]~32 ),
	.combout(\Inst_ov7670_capture|address[8]~33_combout ),
	.cout(\Inst_ov7670_capture|address[8]~34 ));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[8]~33 .lut_mask = 16'hC30C;
defparam \Inst_ov7670_capture|address[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N1
dffeas \Inst_ov7670_capture|address[8] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[8] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \Inst_ov7670_capture|address[9]~35 (
// Equation(s):
// \Inst_ov7670_capture|address[9]~35_combout  = (\Inst_ov7670_capture|address [9] & (!\Inst_ov7670_capture|address[8]~34 )) # (!\Inst_ov7670_capture|address [9] & ((\Inst_ov7670_capture|address[8]~34 ) # (GND)))
// \Inst_ov7670_capture|address[9]~36  = CARRY((!\Inst_ov7670_capture|address[8]~34 ) # (!\Inst_ov7670_capture|address [9]))

	.dataa(gnd),
	.datab(\Inst_ov7670_capture|address [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_capture|address[8]~34 ),
	.combout(\Inst_ov7670_capture|address[9]~35_combout ),
	.cout(\Inst_ov7670_capture|address[9]~36 ));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[9]~35 .lut_mask = 16'h3C3F;
defparam \Inst_ov7670_capture|address[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N3
dffeas \Inst_ov7670_capture|address[9] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[9] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \Inst_ov7670_capture|address[10]~37 (
// Equation(s):
// \Inst_ov7670_capture|address[10]~37_combout  = (\Inst_ov7670_capture|address [10] & (\Inst_ov7670_capture|address[9]~36  $ (GND))) # (!\Inst_ov7670_capture|address [10] & (!\Inst_ov7670_capture|address[9]~36  & VCC))
// \Inst_ov7670_capture|address[10]~38  = CARRY((\Inst_ov7670_capture|address [10] & !\Inst_ov7670_capture|address[9]~36 ))

	.dataa(gnd),
	.datab(\Inst_ov7670_capture|address [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_capture|address[9]~36 ),
	.combout(\Inst_ov7670_capture|address[10]~37_combout ),
	.cout(\Inst_ov7670_capture|address[10]~38 ));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[10]~37 .lut_mask = 16'hC30C;
defparam \Inst_ov7670_capture|address[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N5
dffeas \Inst_ov7670_capture|address[10] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[10] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \Inst_ov7670_capture|address[11]~39 (
// Equation(s):
// \Inst_ov7670_capture|address[11]~39_combout  = (\Inst_ov7670_capture|address [11] & (!\Inst_ov7670_capture|address[10]~38 )) # (!\Inst_ov7670_capture|address [11] & ((\Inst_ov7670_capture|address[10]~38 ) # (GND)))
// \Inst_ov7670_capture|address[11]~40  = CARRY((!\Inst_ov7670_capture|address[10]~38 ) # (!\Inst_ov7670_capture|address [11]))

	.dataa(gnd),
	.datab(\Inst_ov7670_capture|address [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_capture|address[10]~38 ),
	.combout(\Inst_ov7670_capture|address[11]~39_combout ),
	.cout(\Inst_ov7670_capture|address[11]~40 ));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[11]~39 .lut_mask = 16'h3C3F;
defparam \Inst_ov7670_capture|address[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N7
dffeas \Inst_ov7670_capture|address[11] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[11] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \Inst_ov7670_capture|address[12]~41 (
// Equation(s):
// \Inst_ov7670_capture|address[12]~41_combout  = (\Inst_ov7670_capture|address [12] & (\Inst_ov7670_capture|address[11]~40  $ (GND))) # (!\Inst_ov7670_capture|address [12] & (!\Inst_ov7670_capture|address[11]~40  & VCC))
// \Inst_ov7670_capture|address[12]~42  = CARRY((\Inst_ov7670_capture|address [12] & !\Inst_ov7670_capture|address[11]~40 ))

	.dataa(\Inst_ov7670_capture|address [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_capture|address[11]~40 ),
	.combout(\Inst_ov7670_capture|address[12]~41_combout ),
	.cout(\Inst_ov7670_capture|address[12]~42 ));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[12]~41 .lut_mask = 16'hA50A;
defparam \Inst_ov7670_capture|address[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N9
dffeas \Inst_ov7670_capture|address[12] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[12] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneive_lcell_comb \Inst_ov7670_capture|address[13]~43 (
// Equation(s):
// \Inst_ov7670_capture|address[13]~43_combout  = (\Inst_ov7670_capture|address [13] & (!\Inst_ov7670_capture|address[12]~42 )) # (!\Inst_ov7670_capture|address [13] & ((\Inst_ov7670_capture|address[12]~42 ) # (GND)))
// \Inst_ov7670_capture|address[13]~44  = CARRY((!\Inst_ov7670_capture|address[12]~42 ) # (!\Inst_ov7670_capture|address [13]))

	.dataa(gnd),
	.datab(\Inst_ov7670_capture|address [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_capture|address[12]~42 ),
	.combout(\Inst_ov7670_capture|address[13]~43_combout ),
	.cout(\Inst_ov7670_capture|address[13]~44 ));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[13]~43 .lut_mask = 16'h3C3F;
defparam \Inst_ov7670_capture|address[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N11
dffeas \Inst_ov7670_capture|address[13] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[13] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \Inst_ov7670_capture|address[14]~45 (
// Equation(s):
// \Inst_ov7670_capture|address[14]~45_combout  = (\Inst_ov7670_capture|address [14] & (\Inst_ov7670_capture|address[13]~44  $ (GND))) # (!\Inst_ov7670_capture|address [14] & (!\Inst_ov7670_capture|address[13]~44  & VCC))
// \Inst_ov7670_capture|address[14]~46  = CARRY((\Inst_ov7670_capture|address [14] & !\Inst_ov7670_capture|address[13]~44 ))

	.dataa(\Inst_ov7670_capture|address [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_capture|address[13]~44 ),
	.combout(\Inst_ov7670_capture|address[14]~45_combout ),
	.cout(\Inst_ov7670_capture|address[14]~46 ));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[14]~45 .lut_mask = 16'hA50A;
defparam \Inst_ov7670_capture|address[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N13
dffeas \Inst_ov7670_capture|address[14] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[14] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneive_lcell_comb \Inst_ov7670_capture|address[15]~47 (
// Equation(s):
// \Inst_ov7670_capture|address[15]~47_combout  = (\Inst_ov7670_capture|address [15] & (!\Inst_ov7670_capture|address[14]~46 )) # (!\Inst_ov7670_capture|address [15] & ((\Inst_ov7670_capture|address[14]~46 ) # (GND)))
// \Inst_ov7670_capture|address[15]~48  = CARRY((!\Inst_ov7670_capture|address[14]~46 ) # (!\Inst_ov7670_capture|address [15]))

	.dataa(gnd),
	.datab(\Inst_ov7670_capture|address [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_ov7670_capture|address[14]~46 ),
	.combout(\Inst_ov7670_capture|address[15]~47_combout ),
	.cout(\Inst_ov7670_capture|address[15]~48 ));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[15]~47 .lut_mask = 16'h3C3F;
defparam \Inst_ov7670_capture|address[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N15
dffeas \Inst_ov7670_capture|address[15] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[15] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \Inst_ov7670_capture|address[16]~49 (
// Equation(s):
// \Inst_ov7670_capture|address[16]~49_combout  = \Inst_ov7670_capture|address[15]~48  $ (!\Inst_ov7670_capture|address [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_capture|address [16]),
	.cin(\Inst_ov7670_capture|address[15]~48 ),
	.combout(\Inst_ov7670_capture|address[16]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|address[16]~49 .lut_mask = 16'hF00F;
defparam \Inst_ov7670_capture|address[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y34_N17
dffeas \Inst_ov7670_capture|address[16] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|address[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Inst_ov7670_capture|latched_vsync~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|address[16] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|address[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0 (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout  = (!\Inst_ov7670_capture|address [13] & (\Inst_ov7670_capture|we_reg~q  & !\Inst_ov7670_capture|address [16]))

	.dataa(\Inst_ov7670_capture|address [13]),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|we_reg~q ),
	.datad(\Inst_ov7670_capture|address [16]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0 .lut_mask = 16'h0050;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3] = (\Inst_ov7670_capture|address [15] & (\Inst_ov7670_capture|address [14] & 
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ))

	.dataa(\Inst_ov7670_capture|address [15]),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|address [14]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3] .lut_mask = 16'hA000;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \Inst_Address_Generator|val[0]~17 (
// Equation(s):
// \Inst_Address_Generator|val[0]~17_combout  = \Inst_Address_Generator|val [0] $ (VCC)
// \Inst_Address_Generator|val[0]~18  = CARRY(\Inst_Address_Generator|val [0])

	.dataa(gnd),
	.datab(\Inst_Address_Generator|val [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Inst_Address_Generator|val[0]~17_combout ),
	.cout(\Inst_Address_Generator|val[0]~18 ));
// synopsys translate_off
defparam \Inst_Address_Generator|val[0]~17 .lut_mask = 16'h33CC;
defparam \Inst_Address_Generator|val[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \Inst_Address_Generator|val[14]~45 (
// Equation(s):
// \Inst_Address_Generator|val[14]~45_combout  = (\Inst_Address_Generator|val [14] & (\Inst_Address_Generator|val[13]~44  $ (GND))) # (!\Inst_Address_Generator|val [14] & (!\Inst_Address_Generator|val[13]~44  & VCC))
// \Inst_Address_Generator|val[14]~46  = CARRY((\Inst_Address_Generator|val [14] & !\Inst_Address_Generator|val[13]~44 ))

	.dataa(\Inst_Address_Generator|val [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Address_Generator|val[13]~44 ),
	.combout(\Inst_Address_Generator|val[14]~45_combout ),
	.cout(\Inst_Address_Generator|val[14]~46 ));
// synopsys translate_off
defparam \Inst_Address_Generator|val[14]~45 .lut_mask = 16'hA50A;
defparam \Inst_Address_Generator|val[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \Inst_Address_Generator|val[15]~47 (
// Equation(s):
// \Inst_Address_Generator|val[15]~47_combout  = (\Inst_Address_Generator|val [15] & (!\Inst_Address_Generator|val[14]~46 )) # (!\Inst_Address_Generator|val [15] & ((\Inst_Address_Generator|val[14]~46 ) # (GND)))
// \Inst_Address_Generator|val[15]~48  = CARRY((!\Inst_Address_Generator|val[14]~46 ) # (!\Inst_Address_Generator|val [15]))

	.dataa(gnd),
	.datab(\Inst_Address_Generator|val [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Address_Generator|val[14]~46 ),
	.combout(\Inst_Address_Generator|val[15]~47_combout ),
	.cout(\Inst_Address_Generator|val[15]~48 ));
// synopsys translate_off
defparam \Inst_Address_Generator|val[15]~47 .lut_mask = 16'h3C3F;
defparam \Inst_Address_Generator|val[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y35_N15
dffeas \Inst_Address_Generator|val[15] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[15] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \Inst_Address_Generator|val[16]~49 (
// Equation(s):
// \Inst_Address_Generator|val[16]~49_combout  = \Inst_Address_Generator|val [16] $ (!\Inst_Address_Generator|val[15]~48 )

	.dataa(gnd),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(gnd),
	.datad(gnd),
	.cin(\Inst_Address_Generator|val[15]~48 ),
	.combout(\Inst_Address_Generator|val[16]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Address_Generator|val[16]~49 .lut_mask = 16'hC3C3;
defparam \Inst_Address_Generator|val[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y35_N17
dffeas \Inst_Address_Generator|val[16] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[16] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \Inst_Address_Generator|val[15]~51 (
// Equation(s):
// \Inst_Address_Generator|val[15]~51_combout  = (\Inst_Address_Generator|val [13] & ((\Inst_Address_Generator|val [12]) # ((\Inst_Address_Generator|val [11] & \Inst_Address_Generator|val [10]))))

	.dataa(\Inst_Address_Generator|val [11]),
	.datab(\Inst_Address_Generator|val [10]),
	.datac(\Inst_Address_Generator|val [12]),
	.datad(\Inst_Address_Generator|val [13]),
	.cin(gnd),
	.combout(\Inst_Address_Generator|val[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Address_Generator|val[15]~51 .lut_mask = 16'hF800;
defparam \Inst_Address_Generator|val[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \Inst_Address_Generator|val[15]~52 (
// Equation(s):
// \Inst_Address_Generator|val[15]~52_combout  = (\Inst_Address_Generator|val [16] & ((\Inst_Address_Generator|val [14]) # ((\Inst_Address_Generator|val [15]) # (\Inst_Address_Generator|val[15]~51_combout ))))

	.dataa(\Inst_Address_Generator|val [14]),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(\Inst_Address_Generator|val [15]),
	.datad(\Inst_Address_Generator|val[15]~51_combout ),
	.cin(gnd),
	.combout(\Inst_Address_Generator|val[15]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Address_Generator|val[15]~52 .lut_mask = 16'hCCC8;
defparam \Inst_Address_Generator|val[15]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \Inst_Address_Generator|val[15]~53 (
// Equation(s):
// \Inst_Address_Generator|val[15]~53_combout  = ((\Inst_VGA|activeArea~q  & !\Inst_Address_Generator|val[15]~52_combout )) # (!\Inst_VGA|Vsync~q )

	.dataa(gnd),
	.datab(\Inst_VGA|activeArea~q ),
	.datac(\Inst_Address_Generator|val[15]~52_combout ),
	.datad(\Inst_VGA|Vsync~q ),
	.cin(gnd),
	.combout(\Inst_Address_Generator|val[15]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_Address_Generator|val[15]~53 .lut_mask = 16'h0CFF;
defparam \Inst_Address_Generator|val[15]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N17
dffeas \Inst_Address_Generator|val[0] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[0]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[0] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \Inst_Address_Generator|val[1]~19 (
// Equation(s):
// \Inst_Address_Generator|val[1]~19_combout  = (\Inst_Address_Generator|val [1] & (!\Inst_Address_Generator|val[0]~18 )) # (!\Inst_Address_Generator|val [1] & ((\Inst_Address_Generator|val[0]~18 ) # (GND)))
// \Inst_Address_Generator|val[1]~20  = CARRY((!\Inst_Address_Generator|val[0]~18 ) # (!\Inst_Address_Generator|val [1]))

	.dataa(gnd),
	.datab(\Inst_Address_Generator|val [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Address_Generator|val[0]~18 ),
	.combout(\Inst_Address_Generator|val[1]~19_combout ),
	.cout(\Inst_Address_Generator|val[1]~20 ));
// synopsys translate_off
defparam \Inst_Address_Generator|val[1]~19 .lut_mask = 16'h3C3F;
defparam \Inst_Address_Generator|val[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N19
dffeas \Inst_Address_Generator|val[1] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[1] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \Inst_Address_Generator|val[2]~21 (
// Equation(s):
// \Inst_Address_Generator|val[2]~21_combout  = (\Inst_Address_Generator|val [2] & (\Inst_Address_Generator|val[1]~20  $ (GND))) # (!\Inst_Address_Generator|val [2] & (!\Inst_Address_Generator|val[1]~20  & VCC))
// \Inst_Address_Generator|val[2]~22  = CARRY((\Inst_Address_Generator|val [2] & !\Inst_Address_Generator|val[1]~20 ))

	.dataa(gnd),
	.datab(\Inst_Address_Generator|val [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Address_Generator|val[1]~20 ),
	.combout(\Inst_Address_Generator|val[2]~21_combout ),
	.cout(\Inst_Address_Generator|val[2]~22 ));
// synopsys translate_off
defparam \Inst_Address_Generator|val[2]~21 .lut_mask = 16'hC30C;
defparam \Inst_Address_Generator|val[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N21
dffeas \Inst_Address_Generator|val[2] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[2] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \Inst_Address_Generator|val[3]~23 (
// Equation(s):
// \Inst_Address_Generator|val[3]~23_combout  = (\Inst_Address_Generator|val [3] & (!\Inst_Address_Generator|val[2]~22 )) # (!\Inst_Address_Generator|val [3] & ((\Inst_Address_Generator|val[2]~22 ) # (GND)))
// \Inst_Address_Generator|val[3]~24  = CARRY((!\Inst_Address_Generator|val[2]~22 ) # (!\Inst_Address_Generator|val [3]))

	.dataa(\Inst_Address_Generator|val [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Address_Generator|val[2]~22 ),
	.combout(\Inst_Address_Generator|val[3]~23_combout ),
	.cout(\Inst_Address_Generator|val[3]~24 ));
// synopsys translate_off
defparam \Inst_Address_Generator|val[3]~23 .lut_mask = 16'h5A5F;
defparam \Inst_Address_Generator|val[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N23
dffeas \Inst_Address_Generator|val[3] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[3] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \Inst_Address_Generator|val[4]~25 (
// Equation(s):
// \Inst_Address_Generator|val[4]~25_combout  = (\Inst_Address_Generator|val [4] & (\Inst_Address_Generator|val[3]~24  $ (GND))) # (!\Inst_Address_Generator|val [4] & (!\Inst_Address_Generator|val[3]~24  & VCC))
// \Inst_Address_Generator|val[4]~26  = CARRY((\Inst_Address_Generator|val [4] & !\Inst_Address_Generator|val[3]~24 ))

	.dataa(gnd),
	.datab(\Inst_Address_Generator|val [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Address_Generator|val[3]~24 ),
	.combout(\Inst_Address_Generator|val[4]~25_combout ),
	.cout(\Inst_Address_Generator|val[4]~26 ));
// synopsys translate_off
defparam \Inst_Address_Generator|val[4]~25 .lut_mask = 16'hC30C;
defparam \Inst_Address_Generator|val[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \Inst_Address_Generator|val[4] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[4] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \Inst_Address_Generator|val[5]~27 (
// Equation(s):
// \Inst_Address_Generator|val[5]~27_combout  = (\Inst_Address_Generator|val [5] & (!\Inst_Address_Generator|val[4]~26 )) # (!\Inst_Address_Generator|val [5] & ((\Inst_Address_Generator|val[4]~26 ) # (GND)))
// \Inst_Address_Generator|val[5]~28  = CARRY((!\Inst_Address_Generator|val[4]~26 ) # (!\Inst_Address_Generator|val [5]))

	.dataa(\Inst_Address_Generator|val [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Address_Generator|val[4]~26 ),
	.combout(\Inst_Address_Generator|val[5]~27_combout ),
	.cout(\Inst_Address_Generator|val[5]~28 ));
// synopsys translate_off
defparam \Inst_Address_Generator|val[5]~27 .lut_mask = 16'h5A5F;
defparam \Inst_Address_Generator|val[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \Inst_Address_Generator|val[5] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[5] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \Inst_Address_Generator|val[6]~29 (
// Equation(s):
// \Inst_Address_Generator|val[6]~29_combout  = (\Inst_Address_Generator|val [6] & (\Inst_Address_Generator|val[5]~28  $ (GND))) # (!\Inst_Address_Generator|val [6] & (!\Inst_Address_Generator|val[5]~28  & VCC))
// \Inst_Address_Generator|val[6]~30  = CARRY((\Inst_Address_Generator|val [6] & !\Inst_Address_Generator|val[5]~28 ))

	.dataa(gnd),
	.datab(\Inst_Address_Generator|val [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Address_Generator|val[5]~28 ),
	.combout(\Inst_Address_Generator|val[6]~29_combout ),
	.cout(\Inst_Address_Generator|val[6]~30 ));
// synopsys translate_off
defparam \Inst_Address_Generator|val[6]~29 .lut_mask = 16'hC30C;
defparam \Inst_Address_Generator|val[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N29
dffeas \Inst_Address_Generator|val[6] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[6] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \Inst_Address_Generator|val[7]~31 (
// Equation(s):
// \Inst_Address_Generator|val[7]~31_combout  = (\Inst_Address_Generator|val [7] & (!\Inst_Address_Generator|val[6]~30 )) # (!\Inst_Address_Generator|val [7] & ((\Inst_Address_Generator|val[6]~30 ) # (GND)))
// \Inst_Address_Generator|val[7]~32  = CARRY((!\Inst_Address_Generator|val[6]~30 ) # (!\Inst_Address_Generator|val [7]))

	.dataa(\Inst_Address_Generator|val [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Address_Generator|val[6]~30 ),
	.combout(\Inst_Address_Generator|val[7]~31_combout ),
	.cout(\Inst_Address_Generator|val[7]~32 ));
// synopsys translate_off
defparam \Inst_Address_Generator|val[7]~31 .lut_mask = 16'h5A5F;
defparam \Inst_Address_Generator|val[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y36_N31
dffeas \Inst_Address_Generator|val[7] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[7] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \Inst_Address_Generator|val[8]~33 (
// Equation(s):
// \Inst_Address_Generator|val[8]~33_combout  = (\Inst_Address_Generator|val [8] & (\Inst_Address_Generator|val[7]~32  $ (GND))) # (!\Inst_Address_Generator|val [8] & (!\Inst_Address_Generator|val[7]~32  & VCC))
// \Inst_Address_Generator|val[8]~34  = CARRY((\Inst_Address_Generator|val [8] & !\Inst_Address_Generator|val[7]~32 ))

	.dataa(gnd),
	.datab(\Inst_Address_Generator|val [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Address_Generator|val[7]~32 ),
	.combout(\Inst_Address_Generator|val[8]~33_combout ),
	.cout(\Inst_Address_Generator|val[8]~34 ));
// synopsys translate_off
defparam \Inst_Address_Generator|val[8]~33 .lut_mask = 16'hC30C;
defparam \Inst_Address_Generator|val[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y35_N1
dffeas \Inst_Address_Generator|val[8] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[8] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \Inst_Address_Generator|val[9]~35 (
// Equation(s):
// \Inst_Address_Generator|val[9]~35_combout  = (\Inst_Address_Generator|val [9] & (!\Inst_Address_Generator|val[8]~34 )) # (!\Inst_Address_Generator|val [9] & ((\Inst_Address_Generator|val[8]~34 ) # (GND)))
// \Inst_Address_Generator|val[9]~36  = CARRY((!\Inst_Address_Generator|val[8]~34 ) # (!\Inst_Address_Generator|val [9]))

	.dataa(gnd),
	.datab(\Inst_Address_Generator|val [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Address_Generator|val[8]~34 ),
	.combout(\Inst_Address_Generator|val[9]~35_combout ),
	.cout(\Inst_Address_Generator|val[9]~36 ));
// synopsys translate_off
defparam \Inst_Address_Generator|val[9]~35 .lut_mask = 16'h3C3F;
defparam \Inst_Address_Generator|val[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y35_N3
dffeas \Inst_Address_Generator|val[9] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[9] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \Inst_Address_Generator|val[10]~37 (
// Equation(s):
// \Inst_Address_Generator|val[10]~37_combout  = (\Inst_Address_Generator|val [10] & (\Inst_Address_Generator|val[9]~36  $ (GND))) # (!\Inst_Address_Generator|val [10] & (!\Inst_Address_Generator|val[9]~36  & VCC))
// \Inst_Address_Generator|val[10]~38  = CARRY((\Inst_Address_Generator|val [10] & !\Inst_Address_Generator|val[9]~36 ))

	.dataa(gnd),
	.datab(\Inst_Address_Generator|val [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Address_Generator|val[9]~36 ),
	.combout(\Inst_Address_Generator|val[10]~37_combout ),
	.cout(\Inst_Address_Generator|val[10]~38 ));
// synopsys translate_off
defparam \Inst_Address_Generator|val[10]~37 .lut_mask = 16'hC30C;
defparam \Inst_Address_Generator|val[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y35_N5
dffeas \Inst_Address_Generator|val[10] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[10] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \Inst_Address_Generator|val[11]~39 (
// Equation(s):
// \Inst_Address_Generator|val[11]~39_combout  = (\Inst_Address_Generator|val [11] & (!\Inst_Address_Generator|val[10]~38 )) # (!\Inst_Address_Generator|val [11] & ((\Inst_Address_Generator|val[10]~38 ) # (GND)))
// \Inst_Address_Generator|val[11]~40  = CARRY((!\Inst_Address_Generator|val[10]~38 ) # (!\Inst_Address_Generator|val [11]))

	.dataa(\Inst_Address_Generator|val [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Address_Generator|val[10]~38 ),
	.combout(\Inst_Address_Generator|val[11]~39_combout ),
	.cout(\Inst_Address_Generator|val[11]~40 ));
// synopsys translate_off
defparam \Inst_Address_Generator|val[11]~39 .lut_mask = 16'h5A5F;
defparam \Inst_Address_Generator|val[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y35_N7
dffeas \Inst_Address_Generator|val[11] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[11] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \Inst_Address_Generator|val[12]~41 (
// Equation(s):
// \Inst_Address_Generator|val[12]~41_combout  = (\Inst_Address_Generator|val [12] & (\Inst_Address_Generator|val[11]~40  $ (GND))) # (!\Inst_Address_Generator|val [12] & (!\Inst_Address_Generator|val[11]~40  & VCC))
// \Inst_Address_Generator|val[12]~42  = CARRY((\Inst_Address_Generator|val [12] & !\Inst_Address_Generator|val[11]~40 ))

	.dataa(gnd),
	.datab(\Inst_Address_Generator|val [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Address_Generator|val[11]~40 ),
	.combout(\Inst_Address_Generator|val[12]~41_combout ),
	.cout(\Inst_Address_Generator|val[12]~42 ));
// synopsys translate_off
defparam \Inst_Address_Generator|val[12]~41 .lut_mask = 16'hC30C;
defparam \Inst_Address_Generator|val[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y35_N9
dffeas \Inst_Address_Generator|val[12] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[12] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \Inst_Address_Generator|val[13]~43 (
// Equation(s):
// \Inst_Address_Generator|val[13]~43_combout  = (\Inst_Address_Generator|val [13] & (!\Inst_Address_Generator|val[12]~42 )) # (!\Inst_Address_Generator|val [13] & ((\Inst_Address_Generator|val[12]~42 ) # (GND)))
// \Inst_Address_Generator|val[13]~44  = CARRY((!\Inst_Address_Generator|val[12]~42 ) # (!\Inst_Address_Generator|val [13]))

	.dataa(\Inst_Address_Generator|val [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Inst_Address_Generator|val[12]~42 ),
	.combout(\Inst_Address_Generator|val[13]~43_combout ),
	.cout(\Inst_Address_Generator|val[13]~44 ));
// synopsys translate_off
defparam \Inst_Address_Generator|val[13]~43 .lut_mask = 16'h5A5F;
defparam \Inst_Address_Generator|val[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y35_N11
dffeas \Inst_Address_Generator|val[13] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[13] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \Inst_Address_Generator|val[14] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_Address_Generator|val[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|Vsync~q ),
	.sload(gnd),
	.ena(\Inst_Address_Generator|val[15]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_Address_Generator|val [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_Address_Generator|val[14] .is_wysiwyg = "true";
defparam \Inst_Address_Generator|val[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0 (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout  = (\Inst_Address_Generator|val [14] & (\Inst_Address_Generator|val [15] & !\Inst_Address_Generator|val [13]))

	.dataa(\Inst_Address_Generator|val [14]),
	.datab(gnd),
	.datac(\Inst_Address_Generator|val [15]),
	.datad(\Inst_Address_Generator|val [13]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0 .lut_mask = 16'h00A0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N8
cycloneive_io_ibuf \ov7670_data[4]~input (
	.i(ov7670_data[4]),
	.ibar(gnd),
	.o(\ov7670_data[4]~input_o ));
// synopsys translate_off
defparam \ov7670_data[4]~input .bus_hold = "false";
defparam \ov7670_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \Inst_ov7670_capture|latched_d[4]~feeder (
// Equation(s):
// \Inst_ov7670_capture|latched_d[4]~feeder_combout  = \ov7670_data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ov7670_data[4]~input_o ),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|latched_d[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_d[4]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|latched_d[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N25
dffeas \Inst_ov7670_capture|latched_d[4] (
	.clk(!\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|latched_d[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|latched_d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_d[4] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|latched_d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \Inst_ov7670_capture|d_latch[4]~feeder (
// Equation(s):
// \Inst_ov7670_capture|d_latch[4]~feeder_combout  = \Inst_ov7670_capture|latched_d [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_capture|latched_d [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|d_latch[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[4]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|d_latch[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N25
dffeas \Inst_ov7670_capture|d_latch[4] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|d_latch[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_capture|latched_href~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|d_latch [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[4] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|d_latch[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [4]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0 (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout  = (\Inst_ov7670_capture|address [16] & (\Inst_ov7670_capture|we_reg~q  & !\Inst_ov7670_capture|address [13]))

	.dataa(gnd),
	.datab(\Inst_ov7670_capture|address [16]),
	.datac(\Inst_ov7670_capture|we_reg~q ),
	.datad(\Inst_ov7670_capture|address [13]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0 .lut_mask = 16'h00C0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3] = (\Inst_ov7670_capture|address [14] & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout  & 
// \Inst_ov7670_capture|address [15]))

	.dataa(\Inst_ov7670_capture|address [14]),
	.datab(gnd),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.datad(\Inst_ov7670_capture|address [15]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3] .lut_mask = 16'hA000;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [4]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X63_Y35_N23
dffeas \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_Address_Generator|val [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3] = (!\Inst_ov7670_capture|address [15] & (\Inst_ov7670_capture|address [14] & 
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ))

	.dataa(\Inst_ov7670_capture|address [15]),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|address [14]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3] .lut_mask = 16'h5000;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0 (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout  = (\Inst_Address_Generator|val [14] & (!\Inst_Address_Generator|val [15] & !\Inst_Address_Generator|val [13]))

	.dataa(\Inst_Address_Generator|val [14]),
	.datab(gnd),
	.datac(\Inst_Address_Generator|val [15]),
	.datad(\Inst_Address_Generator|val [13]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0 .lut_mask = 16'h000A;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [4]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3] = (!\Inst_ov7670_capture|address [15] & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout  & 
// \Inst_ov7670_capture|address [14]))

	.dataa(\Inst_ov7670_capture|address [15]),
	.datab(gnd),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.datad(\Inst_ov7670_capture|address [14]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3] .lut_mask = 16'h5000;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [4]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N2
cycloneive_lcell_comb \Inst_RGB|B[3]~20 (
// Equation(s):
// \Inst_RGB|B[3]~20_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\Inst_Address_Generator|val [16])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b 
// [2] & ((\Inst_Address_Generator|val [16] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) # (!\Inst_Address_Generator|val [16] & 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datac(\Inst_Address_Generator|val [16]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[3]~20 .lut_mask = 16'hF4A4;
defparam \Inst_RGB|B[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N12
cycloneive_lcell_comb \Inst_RGB|B[3]~21 (
// Equation(s):
// \Inst_RGB|B[3]~21_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_RGB|B[3]~20_combout  & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout ))) # (!\Inst_RGB|B[3]~20_combout  & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout )))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\Inst_RGB|B[3]~20_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a75~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_RGB|B[3]~20_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[3]~21 .lut_mask = 16'hCFA0;
defparam \Inst_RGB|B[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N5
dffeas \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_Address_Generator|val [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0 (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout  = (\Inst_ov7670_capture|address [13] & (\Inst_ov7670_capture|we_reg~q  & \Inst_ov7670_capture|address [16]))

	.dataa(\Inst_ov7670_capture|address [13]),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|we_reg~q ),
	.datad(\Inst_ov7670_capture|address [16]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0 .lut_mask = 16'hA000;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3] = (!\Inst_ov7670_capture|address [15] & (!\Inst_ov7670_capture|address [14] & 
// \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ))

	.dataa(\Inst_ov7670_capture|address [15]),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|address [14]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3] .lut_mask = 16'h0500;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0 (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout  = (!\Inst_Address_Generator|val [14] & (!\Inst_Address_Generator|val [15] & \Inst_Address_Generator|val [13]))

	.dataa(\Inst_Address_Generator|val [14]),
	.datab(gnd),
	.datac(\Inst_Address_Generator|val [15]),
	.datad(\Inst_Address_Generator|val [13]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0 .lut_mask = 16'h0500;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [4]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3] = (\Inst_ov7670_capture|address [15] & (!\Inst_ov7670_capture|address [14] & 
// \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ))

	.dataa(\Inst_ov7670_capture|address [15]),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|address [14]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3] .lut_mask = 16'h0A00;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0 (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout  = (!\Inst_Address_Generator|val [14] & (\Inst_Address_Generator|val [15] & \Inst_Address_Generator|val [13]))

	.dataa(\Inst_Address_Generator|val [14]),
	.datab(gnd),
	.datac(\Inst_Address_Generator|val [15]),
	.datad(\Inst_Address_Generator|val [13]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0 .lut_mask = 16'h5000;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [4]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0 (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout  = (!\Inst_ov7670_capture|address [16] & (\Inst_ov7670_capture|we_reg~q  & \Inst_ov7670_capture|address [13]))

	.dataa(gnd),
	.datab(\Inst_ov7670_capture|address [16]),
	.datac(\Inst_ov7670_capture|we_reg~q ),
	.datad(\Inst_ov7670_capture|address [13]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0 .lut_mask = 16'h3000;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3] = (\Inst_ov7670_capture|address [15] & (!\Inst_ov7670_capture|address [14] & 
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ))

	.dataa(\Inst_ov7670_capture|address [15]),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|address [14]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3] .lut_mask = 16'h0A00;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [4]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3] = (!\Inst_ov7670_capture|address [15] & (!\Inst_ov7670_capture|address [14] & 
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ))

	.dataa(\Inst_ov7670_capture|address [15]),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|address [14]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3] .lut_mask = 16'h0500;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [4]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N18
cycloneive_lcell_comb \Inst_RGB|B[3]~22 (
// Equation(s):
// \Inst_RGB|B[3]~22_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout ) # 
// ((\Inst_Address_Generator|val [16])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((!\Inst_Address_Generator|val [16] & 
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datac(\Inst_Address_Generator|val [16]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[3]~22 .lut_mask = 16'hADA8;
defparam \Inst_RGB|B[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N16
cycloneive_lcell_comb \Inst_RGB|B[3]~23 (
// Equation(s):
// \Inst_RGB|B[3]~23_combout  = (\Inst_Address_Generator|val [16] & ((\Inst_RGB|B[3]~22_combout  & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) # (!\Inst_RGB|B[3]~22_combout  & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout )))) # (!\Inst_Address_Generator|val [16] & (((\Inst_RGB|B[3]~22_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datac(\Inst_Address_Generator|val [16]),
	.datad(\Inst_RGB|B[3]~22_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[3]~23 .lut_mask = 16'hCFA0;
defparam \Inst_RGB|B[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = \Inst_Address_Generator|val [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_Address_Generator|val [13]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N9
dffeas \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3] = (\Inst_ov7670_capture|address [15] & (!\Inst_ov7670_capture|address [14] & 
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ))

	.dataa(\Inst_ov7670_capture|address [15]),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|address [14]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3] .lut_mask = 16'h0A00;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0 (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout  = (!\Inst_Address_Generator|val [14] & (\Inst_Address_Generator|val [15] & !\Inst_Address_Generator|val [13]))

	.dataa(\Inst_Address_Generator|val [14]),
	.datab(gnd),
	.datac(\Inst_Address_Generator|val [15]),
	.datad(\Inst_Address_Generator|val [13]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0 .lut_mask = 16'h0050;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [4]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3] = (!\Inst_ov7670_capture|address [15] & (!\Inst_ov7670_capture|address [14] & 
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ))

	.dataa(\Inst_ov7670_capture|address [15]),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|address [14]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3] .lut_mask = 16'h0500;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3] = (!\Inst_Address_Generator|val [14] & (!\Inst_Address_Generator|val [15] & !\Inst_Address_Generator|val [13]))

	.dataa(\Inst_Address_Generator|val [14]),
	.datab(gnd),
	.datac(\Inst_Address_Generator|val [15]),
	.datad(\Inst_Address_Generator|val [13]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3] .lut_mask = 16'h0005;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [4]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N22
cycloneive_lcell_comb \Inst_RGB|B[3]~24 (
// Equation(s):
// \Inst_RGB|B[3]~24_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_Address_Generator|val [16]) # 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (!\Inst_Address_Generator|val [16] & 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[3]~24 .lut_mask = 16'hB9A8;
defparam \Inst_RGB|B[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3] = (!\Inst_ov7670_capture|address [14] & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout  & 
// !\Inst_ov7670_capture|address [15]))

	.dataa(\Inst_ov7670_capture|address [14]),
	.datab(gnd),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.datad(\Inst_ov7670_capture|address [15]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3] .lut_mask = 16'h0050;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [4]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3] = (\Inst_ov7670_capture|address [15] & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout  & 
// !\Inst_ov7670_capture|address [14]))

	.dataa(gnd),
	.datab(\Inst_ov7670_capture|address [15]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w[3]~0_combout ),
	.datad(\Inst_ov7670_capture|address [14]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3] .lut_mask = 16'h00C0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [4]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N20
cycloneive_lcell_comb \Inst_RGB|B[3]~25 (
// Equation(s):
// \Inst_RGB|B[3]~25_combout  = (\Inst_RGB|B[3]~24_combout  & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout ) # (!\Inst_Address_Generator|val [16])))) # (!\Inst_RGB|B[3]~24_combout  & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & (\Inst_Address_Generator|val [16])))

	.dataa(\Inst_RGB|B[3]~24_combout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datac(\Inst_Address_Generator|val [16]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[3]~25 .lut_mask = 16'hEA4A;
defparam \Inst_RGB|B[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N14
cycloneive_lcell_comb \Inst_RGB|B[3]~26 (
// Equation(s):
// \Inst_RGB|B[3]~26_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (\Inst_RGB|B[3]~23_combout )) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_RGB|B[3]~25_combout )))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\Inst_RGB|B[3]~23_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\Inst_RGB|B[3]~25_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[3]~26 .lut_mask = 16'hE5E0;
defparam \Inst_RGB|B[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3] = (\Inst_ov7670_capture|address [15] & (\Inst_ov7670_capture|address [14] & 
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ))

	.dataa(\Inst_ov7670_capture|address [15]),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|address [14]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3] .lut_mask = 16'hA000;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0 (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout  = (\Inst_Address_Generator|val [14] & (\Inst_Address_Generator|val [15] & \Inst_Address_Generator|val [13]))

	.dataa(\Inst_Address_Generator|val [14]),
	.datab(gnd),
	.datac(\Inst_Address_Generator|val [15]),
	.datad(\Inst_Address_Generator|val [13]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0 .lut_mask = 16'hA000;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [4]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3] = (\Inst_ov7670_capture|address [14] & (\Inst_ov7670_capture|address [15] & 
// \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ))

	.dataa(\Inst_ov7670_capture|address [14]),
	.datab(\Inst_ov7670_capture|address [15]),
	.datac(gnd),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3] .lut_mask = 16'h8800;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [4]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3] = (!\Inst_ov7670_capture|address [15] & (\Inst_ov7670_capture|address [14] & 
// \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ))

	.dataa(\Inst_ov7670_capture|address [15]),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|address [14]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3] .lut_mask = 16'h5000;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0 (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout  = (\Inst_Address_Generator|val [14] & (!\Inst_Address_Generator|val [15] & \Inst_Address_Generator|val [13]))

	.dataa(\Inst_Address_Generator|val [14]),
	.datab(gnd),
	.datac(\Inst_Address_Generator|val [15]),
	.datad(\Inst_Address_Generator|val [13]),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0 .lut_mask = 16'h0A00;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [4]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3] (
// Equation(s):
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3] = (!\Inst_ov7670_capture|address [15] & (\Inst_ov7670_capture|address [14] & 
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ))

	.dataa(\Inst_ov7670_capture|address [15]),
	.datab(gnd),
	.datac(\Inst_ov7670_capture|address [14]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w[3]~0_combout ),
	.cin(gnd),
	.combout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.cout());
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3] .lut_mask = 16'h5000;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [4]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 3;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N28
cycloneive_lcell_comb \Inst_RGB|B[3]~27 (
// Equation(s):
// \Inst_RGB|B[3]~27_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\Inst_Address_Generator|val [16])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b 
// [2] & ((\Inst_Address_Generator|val [16] & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout )) # (!\Inst_Address_Generator|val [16] & 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout )))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datac(\Inst_Address_Generator|val [16]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[3]~27 .lut_mask = 16'hE5E0;
defparam \Inst_RGB|B[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N26
cycloneive_lcell_comb \Inst_RGB|B[3]~28 (
// Equation(s):
// \Inst_RGB|B[3]~28_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_RGB|B[3]~27_combout  & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout ))) # (!\Inst_RGB|B[3]~27_combout  & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout )))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\Inst_RGB|B[3]~27_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a87~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_RGB|B[3]~27_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[3]~28 .lut_mask = 16'hCFA0;
defparam \Inst_RGB|B[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N4
cycloneive_lcell_comb \Inst_RGB|B[3]~29 (
// Equation(s):
// \Inst_RGB|B[3]~29_combout  = (\Inst_RGB|B[3]~26_combout  & (((\Inst_RGB|B[3]~28_combout ) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\Inst_RGB|B[3]~26_combout  & (\Inst_RGB|B[3]~21_combout  & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\Inst_RGB|B[3]~21_combout ),
	.datab(\Inst_RGB|B[3]~26_combout ),
	.datac(\Inst_RGB|B[3]~28_combout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\Inst_RGB|B[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[3]~29 .lut_mask = 16'hE2CC;
defparam \Inst_RGB|B[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneive_io_ibuf \ov7670_data[2]~input (
	.i(ov7670_data[2]),
	.ibar(gnd),
	.o(\ov7670_data[2]~input_o ));
// synopsys translate_off
defparam \ov7670_data[2]~input .bus_hold = "false";
defparam \ov7670_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \Inst_ov7670_capture|latched_d[2]~feeder (
// Equation(s):
// \Inst_ov7670_capture|latched_d[2]~feeder_combout  = \ov7670_data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ov7670_data[2]~input_o ),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|latched_d[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_d[2]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|latched_d[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N29
dffeas \Inst_ov7670_capture|latched_d[2] (
	.clk(!\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|latched_d[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|latched_d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_d[2] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|latched_d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \Inst_ov7670_capture|d_latch[2]~feeder (
// Equation(s):
// \Inst_ov7670_capture|d_latch[2]~feeder_combout  = \Inst_ov7670_capture|latched_d [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_capture|latched_d [2]),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|d_latch[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[2]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|d_latch[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N9
dffeas \Inst_ov7670_capture|d_latch[2] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|d_latch[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_capture|latched_href~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|d_latch [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[2] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|d_latch[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N23
dffeas \Inst_ov7670_capture|d_latch[10] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_ov7670_capture|d_latch [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inst_ov7670_capture|latched_href~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|d_latch [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[10] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|d_latch[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [10]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [10]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneive_lcell_comb \Inst_RGB|G[3]~20 (
// Equation(s):
// \Inst_RGB|G[3]~20_combout  = (\Inst_Address_Generator|val [16] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]) # 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout )))) # (!\Inst_Address_Generator|val [16] & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))))

	.dataa(\Inst_Address_Generator|val [16]),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[3]~20 .lut_mask = 16'hB9A8;
defparam \Inst_RGB|G[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [10]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [10]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \Inst_RGB|G[3]~21 (
// Equation(s):
// \Inst_RGB|G[3]~21_combout  = (\Inst_RGB|G[3]~20_combout  & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout ) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))) # (!\Inst_RGB|G[3]~20_combout  & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout  & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))

	.dataa(\Inst_RGB|G[3]~20_combout ),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a79~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[3]~21 .lut_mask = 16'hEA4A;
defparam \Inst_RGB|G[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [10]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [10]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [10]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [10]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneive_lcell_comb \Inst_RGB|G[3]~27 (
// Equation(s):
// \Inst_RGB|G[3]~27_combout  = (\Inst_Address_Generator|val [16] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]) # 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout )))) # (!\Inst_Address_Generator|val [16] & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))

	.dataa(\Inst_Address_Generator|val [16]),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[3]~27 .lut_mask = 16'hAEA4;
defparam \Inst_RGB|G[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \Inst_RGB|G[3]~28 (
// Equation(s):
// \Inst_RGB|G[3]~28_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_RGB|G[3]~27_combout  & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout ))) # (!\Inst_RGB|G[3]~27_combout  & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout )))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\Inst_RGB|G[3]~27_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a91~portbdataout ),
	.datad(\Inst_RGB|G[3]~27_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[3]~28 .lut_mask = 16'hF388;
defparam \Inst_RGB|G[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [10]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [10]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [10]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [10]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N0
cycloneive_lcell_comb \Inst_RGB|G[3]~22 (
// Equation(s):
// \Inst_RGB|G[3]~22_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_Address_Generator|val [16]) # 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (!\Inst_Address_Generator|val [16] & 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout )))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[3]~22 .lut_mask = 16'hBA98;
defparam \Inst_RGB|G[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N10
cycloneive_lcell_comb \Inst_RGB|G[3]~23 (
// Equation(s):
// \Inst_RGB|G[3]~23_combout  = (\Inst_Address_Generator|val [16] & ((\Inst_RGB|G[3]~22_combout  & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout )) # (!\Inst_RGB|G[3]~22_combout  & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))))) # (!\Inst_Address_Generator|val [16] & (((\Inst_RGB|G[3]~22_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datad(\Inst_RGB|G[3]~22_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[3]~23 .lut_mask = 16'hBBC0;
defparam \Inst_RGB|G[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [10]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [10]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [10]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [10]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N24
cycloneive_lcell_comb \Inst_RGB|G[3]~24 (
// Equation(s):
// \Inst_RGB|G[3]~24_combout  = (\Inst_Address_Generator|val [16] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))) # (!\Inst_Address_Generator|val [16] & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout )) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout )))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[3]~24 .lut_mask = 16'hE3E0;
defparam \Inst_RGB|G[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N6
cycloneive_lcell_comb \Inst_RGB|G[3]~25 (
// Equation(s):
// \Inst_RGB|G[3]~25_combout  = (\Inst_Address_Generator|val [16] & ((\Inst_RGB|G[3]~24_combout  & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout )) # (!\Inst_RGB|G[3]~24_combout  & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout ))))) # (!\Inst_Address_Generator|val [16] & (((\Inst_RGB|G[3]~24_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datac(\Inst_Address_Generator|val [16]),
	.datad(\Inst_RGB|G[3]~24_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[3]~25 .lut_mask = 16'hAFC0;
defparam \Inst_RGB|G[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N8
cycloneive_lcell_comb \Inst_RGB|G[3]~26 (
// Equation(s):
// \Inst_RGB|G[3]~26_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_RGB|G[3]~23_combout ) # ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & \Inst_RGB|G[3]~25_combout ))))

	.dataa(\Inst_RGB|G[3]~23_combout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_RGB|G[3]~25_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[3]~26 .lut_mask = 16'hCBC8;
defparam \Inst_RGB|G[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \Inst_RGB|G[3]~29 (
// Equation(s):
// \Inst_RGB|G[3]~29_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\Inst_RGB|G[3]~26_combout  & ((\Inst_RGB|G[3]~28_combout ))) # (!\Inst_RGB|G[3]~26_combout  & (\Inst_RGB|G[3]~21_combout )))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & (((\Inst_RGB|G[3]~26_combout ))))

	.dataa(\Inst_RGB|G[3]~21_combout ),
	.datab(\Inst_RGB|G[3]~28_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_RGB|G[3]~26_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[3]~29 .lut_mask = 16'hCFA0;
defparam \Inst_RGB|G[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cycloneive_io_ibuf \ov7670_data[7]~input (
	.i(ov7670_data[7]),
	.ibar(gnd),
	.o(\ov7670_data[7]~input_o ));
// synopsys translate_off
defparam \ov7670_data[7]~input .bus_hold = "false";
defparam \ov7670_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y32_N25
dffeas \Inst_ov7670_capture|latched_d[7] (
	.clk(!\ov7670_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ov7670_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|latched_d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_d[7] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|latched_d[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \Inst_ov7670_capture|d_latch[7]~feeder (
// Equation(s):
// \Inst_ov7670_capture|d_latch[7]~feeder_combout  = \Inst_ov7670_capture|latched_d [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_capture|latched_d [7]),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|d_latch[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[7]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|d_latch[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N5
dffeas \Inst_ov7670_capture|d_latch[7] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|d_latch[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_capture|latched_href~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|d_latch [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[7] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|d_latch[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N15
dffeas \Inst_ov7670_capture|d_latch[15] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_ov7670_capture|d_latch [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inst_ov7670_capture|latched_href~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|d_latch [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[15] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|d_latch[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [15]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [15]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [15]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \Inst_RGB|R[3]~0 (
// Equation(s):
// \Inst_RGB|R[3]~0_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\Inst_RGB|R[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|R[3]~0 .lut_mask = 16'hFC22;
defparam \Inst_RGB|R[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [15]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \Inst_RGB|R[3]~1 (
// Equation(s):
// \Inst_RGB|R[3]~1_combout  = (\Inst_RGB|R[3]~0_combout  & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout ) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b 
// [0])))) # (!\Inst_RGB|R[3]~0_combout  & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datab(\Inst_RGB|R[3]~0_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|R[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|R[3]~1 .lut_mask = 16'hBC8C;
defparam \Inst_RGB|R[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [15]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [15]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [15]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [15]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \Inst_RGB|R[3]~2 (
// Equation(s):
// \Inst_RGB|R[3]~2_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|R[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|R[3]~2 .lut_mask = 16'hCEC2;
defparam \Inst_RGB|R[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \Inst_RGB|R[3]~3 (
// Equation(s):
// \Inst_RGB|R[3]~3_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\Inst_RGB|R[3]~2_combout  & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout 
// ))) # (!\Inst_RGB|R[3]~2_combout  & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\Inst_RGB|R[3]~2_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_RGB|R[3]~2_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|R[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|R[3]~3 .lut_mask = 16'hCFA0;
defparam \Inst_RGB|R[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [15]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [15]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [15]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [15]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \Inst_RGB|R[3]~4 (
// Equation(s):
// \Inst_RGB|R[3]~4_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout ) # 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|R[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|R[3]~4 .lut_mask = 16'hCBC8;
defparam \Inst_RGB|R[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \Inst_RGB|R[3]~5 (
// Equation(s):
// \Inst_RGB|R[3]~5_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_RGB|R[3]~4_combout  & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout )) 
// # (!\Inst_RGB|R[3]~4_combout  & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout ))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\Inst_RGB|R[3]~4_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\Inst_RGB|R[3]~4_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|R[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|R[3]~5 .lut_mask = 16'hAFC0;
defparam \Inst_RGB|R[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \Inst_RGB|R[3]~6 (
// Equation(s):
// \Inst_RGB|R[3]~6_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_RGB|R[3]~3_combout ) # ((\Inst_Address_Generator|val [16])))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\Inst_RGB|R[3]~5_combout  & !\Inst_Address_Generator|val [16]))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_RGB|R[3]~3_combout ),
	.datac(\Inst_RGB|R[3]~5_combout ),
	.datad(\Inst_Address_Generator|val [16]),
	.cin(gnd),
	.combout(\Inst_RGB|R[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|R[3]~6 .lut_mask = 16'hAAD8;
defparam \Inst_RGB|R[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [15]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [15]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [15]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \Inst_RGB|R[3]~7 (
// Equation(s):
// \Inst_RGB|R[3]~7_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout ))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|R[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|R[3]~7 .lut_mask = 16'hF2C2;
defparam \Inst_RGB|R[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [15]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 11;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \Inst_RGB|R[3]~8 (
// Equation(s):
// \Inst_RGB|R[3]~8_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\Inst_RGB|R[3]~7_combout  & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout 
// )) # (!\Inst_RGB|R[3]~7_combout  & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout ))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\Inst_RGB|R[3]~7_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a95~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\Inst_RGB|R[3]~7_combout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a83~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|R[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|R[3]~8 .lut_mask = 16'hBCB0;
defparam \Inst_RGB|R[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \Inst_RGB|R[3]~9 (
// Equation(s):
// \Inst_RGB|R[3]~9_combout  = (\Inst_RGB|R[3]~6_combout  & (((\Inst_RGB|R[3]~8_combout ) # (!\Inst_Address_Generator|val [16])))) # (!\Inst_RGB|R[3]~6_combout  & (\Inst_RGB|R[3]~1_combout  & ((\Inst_Address_Generator|val [16]))))

	.dataa(\Inst_RGB|R[3]~1_combout ),
	.datab(\Inst_RGB|R[3]~6_combout ),
	.datac(\Inst_RGB|R[3]~8_combout ),
	.datad(\Inst_Address_Generator|val [16]),
	.cin(gnd),
	.combout(\Inst_RGB|R[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|R[3]~9 .lut_mask = 16'hE2CC;
defparam \Inst_RGB|R[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N4
cycloneive_lcell_comb \get_orange|is_orange~1 (
// Equation(s):
// \get_orange|is_orange~1_combout  = ((\Inst_RGB|B[3]~29_combout ) # ((\Inst_RGB|G[3]~29_combout ) # (!\Inst_RGB|R[3]~9_combout ))) # (!\Inst_VGA|activeArea~q )

	.dataa(\Inst_VGA|activeArea~q ),
	.datab(\Inst_RGB|B[3]~29_combout ),
	.datac(\Inst_RGB|G[3]~29_combout ),
	.datad(\Inst_RGB|R[3]~9_combout ),
	.cin(gnd),
	.combout(\get_orange|is_orange~1_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|is_orange~1 .lut_mask = 16'hFDFF;
defparam \get_orange|is_orange~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneive_lcell_comb \Inst_ov7670_capture|d_latch[12]~feeder (
// Equation(s):
// \Inst_ov7670_capture|d_latch[12]~feeder_combout  = \Inst_ov7670_capture|d_latch [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_capture|d_latch [4]),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|d_latch[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[12]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|d_latch[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N1
dffeas \Inst_ov7670_capture|d_latch[12] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|d_latch[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_capture|latched_href~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|d_latch [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[12] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|d_latch[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [12]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [12]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [12]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [12]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \get_orange|red_out[0]~2 (
// Equation(s):
// \get_orange|red_out[0]~2_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout )) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout )))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[0]~2 .lut_mask = 16'hE3E0;
defparam \get_orange|red_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \get_orange|red_out[0]~3 (
// Equation(s):
// \get_orange|red_out[0]~3_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\get_orange|red_out[0]~2_combout  & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout ))) # (!\get_orange|red_out[0]~2_combout  & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout )))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\get_orange|red_out[0]~2_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\get_orange|red_out[0]~2_combout ),
	.cin(gnd),
	.combout(\get_orange|red_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[0]~3 .lut_mask = 16'hCFA0;
defparam \get_orange|red_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y30_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [12]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [12]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [12]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \get_orange|red_out[0]~4 (
// Equation(s):
// \get_orange|red_out[0]~4_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[0]~4 .lut_mask = 16'hF2C2;
defparam \get_orange|red_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [12]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
cycloneive_lcell_comb \get_orange|red_out[0]~5 (
// Equation(s):
// \get_orange|red_out[0]~5_combout  = (\get_orange|red_out[0]~4_combout  & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout ) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\get_orange|red_out[0]~4_combout  & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datab(\get_orange|red_out[0]~4_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[0]~5 .lut_mask = 16'hEC2C;
defparam \get_orange|red_out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \get_orange|red_out[0]~6 (
// Equation(s):
// \get_orange|red_out[0]~6_combout  = (\Inst_Address_Generator|val [16] & ((\get_orange|red_out[0]~3_combout ) # ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))) # (!\Inst_Address_Generator|val [16] & 
// (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & \get_orange|red_out[0]~5_combout ))))

	.dataa(\get_orange|red_out[0]~3_combout ),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\get_orange|red_out[0]~5_combout ),
	.cin(gnd),
	.combout(\get_orange|red_out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[0]~6 .lut_mask = 16'hCBC8;
defparam \get_orange|red_out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [12]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [12]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneive_lcell_comb \get_orange|red_out[0]~7 (
// Equation(s):
// \get_orange|red_out[0]~7_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout ) # 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[0]~7 .lut_mask = 16'hCBC8;
defparam \get_orange|red_out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [12]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [12]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneive_lcell_comb \get_orange|red_out[0]~8 (
// Equation(s):
// \get_orange|red_out[0]~8_combout  = (\get_orange|red_out[0]~7_combout  & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout ) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\get_orange|red_out[0]~7_combout  & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout  & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))

	.dataa(\get_orange|red_out[0]~7_combout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[0]~8 .lut_mask = 16'hEA4A;
defparam \get_orange|red_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [12]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [12]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [12]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneive_lcell_comb \get_orange|red_out[0]~0 (
// Equation(s):
// \get_orange|red_out[0]~0_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout ) # 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[0]~0 .lut_mask = 16'hCBC8;
defparam \get_orange|red_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [12]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 8;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneive_lcell_comb \get_orange|red_out[0]~1 (
// Equation(s):
// \get_orange|red_out[0]~1_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\get_orange|red_out[0]~0_combout  & 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout )) # (!\get_orange|red_out[0]~0_combout  & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout ))))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & (((\get_orange|red_out[0]~0_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a92~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\get_orange|red_out[0]~0_combout ),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a80~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[0]~1 .lut_mask = 16'hBCB0;
defparam \get_orange|red_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \get_orange|red_out[0]~9 (
// Equation(s):
// \get_orange|red_out[0]~9_combout  = (\get_orange|red_out[0]~6_combout  & ((\get_orange|red_out[0]~8_combout ) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))) # (!\get_orange|red_out[0]~6_combout  & 
// (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & \get_orange|red_out[0]~1_combout ))))

	.dataa(\get_orange|red_out[0]~6_combout ),
	.datab(\get_orange|red_out[0]~8_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\get_orange|red_out[0]~1_combout ),
	.cin(gnd),
	.combout(\get_orange|red_out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[0]~9 .lut_mask = 16'hDA8A;
defparam \get_orange|red_out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cycloneive_io_ibuf \ov7670_data[0]~input (
	.i(ov7670_data[0]),
	.ibar(gnd),
	.o(\ov7670_data[0]~input_o ));
// synopsys translate_off
defparam \ov7670_data[0]~input .bus_hold = "false";
defparam \ov7670_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \Inst_ov7670_capture|latched_d[0]~feeder (
// Equation(s):
// \Inst_ov7670_capture|latched_d[0]~feeder_combout  = \ov7670_data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ov7670_data[0]~input_o ),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|latched_d[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_d[0]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|latched_d[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N29
dffeas \Inst_ov7670_capture|latched_d[0] (
	.clk(!\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|latched_d[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|latched_d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_d[0] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|latched_d[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneive_lcell_comb \Inst_ov7670_capture|d_latch[0]~feeder (
// Equation(s):
// \Inst_ov7670_capture|d_latch[0]~feeder_combout  = \Inst_ov7670_capture|latched_d [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_capture|latched_d [0]),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|d_latch[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[0]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|d_latch[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N27
dffeas \Inst_ov7670_capture|d_latch[0] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|d_latch[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_capture|latched_href~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|d_latch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[0] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|d_latch[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N29
dffeas \Inst_ov7670_capture|d_latch[8] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Inst_ov7670_capture|d_latch [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Inst_ov7670_capture|latched_href~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|d_latch [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[8] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|d_latch[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [8]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [8]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [8]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [8]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \Inst_RGB|G[1]~17 (
// Equation(s):
// \Inst_RGB|G[1]~17_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout ) # 
// (\Inst_Address_Generator|val [16])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & 
// ((!\Inst_Address_Generator|val [16]))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.datad(\Inst_Address_Generator|val [16]),
	.cin(gnd),
	.combout(\Inst_RGB|G[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[1]~17 .lut_mask = 16'hAAE4;
defparam \Inst_RGB|G[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \Inst_RGB|G[1]~18 (
// Equation(s):
// \Inst_RGB|G[1]~18_combout  = (\Inst_RGB|G[1]~17_combout  & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout ) # ((!\Inst_Address_Generator|val [16])))) # (!\Inst_RGB|G[1]~17_combout  & 
// (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & \Inst_Address_Generator|val [16]))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a89~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datac(\Inst_RGB|G[1]~17_combout ),
	.datad(\Inst_Address_Generator|val [16]),
	.cin(gnd),
	.combout(\Inst_RGB|G[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[1]~18 .lut_mask = 16'hACF0;
defparam \Inst_RGB|G[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [8]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [8]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \Inst_RGB|G[1]~14 (
// Equation(s):
// \Inst_RGB|G[1]~14_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\Inst_Address_Generator|val [16])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b 
// [2] & ((\Inst_Address_Generator|val [16] & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout )) # (!\Inst_Address_Generator|val [16] & 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_Address_Generator|val [16]),
	.cin(gnd),
	.combout(\Inst_RGB|G[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[1]~14 .lut_mask = 16'hFA0C;
defparam \Inst_RGB|G[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [8]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [8]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \Inst_RGB|G[1]~15 (
// Equation(s):
// \Inst_RGB|G[1]~15_combout  = (\Inst_RGB|G[1]~14_combout  & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout ) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))) # (!\Inst_RGB|G[1]~14_combout  & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))

	.dataa(\Inst_RGB|G[1]~14_combout ),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[1]~15 .lut_mask = 16'hEA4A;
defparam \Inst_RGB|G[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [8]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [8]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \Inst_RGB|G[1]~12 (
// Equation(s):
// \Inst_RGB|G[1]~12_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout ) # 
// (\Inst_Address_Generator|val [16])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & 
// ((!\Inst_Address_Generator|val [16]))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datad(\Inst_Address_Generator|val [16]),
	.cin(gnd),
	.combout(\Inst_RGB|G[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[1]~12 .lut_mask = 16'hAAE4;
defparam \Inst_RGB|G[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [8]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [8]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \Inst_RGB|G[1]~13 (
// Equation(s):
// \Inst_RGB|G[1]~13_combout  = (\Inst_Address_Generator|val [16] & ((\Inst_RGB|G[1]~12_combout  & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout )) # (!\Inst_RGB|G[1]~12_combout  & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout ))))) # (!\Inst_Address_Generator|val [16] & (\Inst_RGB|G[1]~12_combout ))

	.dataa(\Inst_Address_Generator|val [16]),
	.datab(\Inst_RGB|G[1]~12_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a77~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[1]~13 .lut_mask = 16'hE6C4;
defparam \Inst_RGB|G[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \Inst_RGB|G[1]~16 (
// Equation(s):
// \Inst_RGB|G[1]~16_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\Inst_RGB|G[1]~13_combout ))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & (\Inst_RGB|G[1]~15_combout ))))

	.dataa(\Inst_RGB|G[1]~15_combout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_RGB|G[1]~13_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[1]~16 .lut_mask = 16'hF2C2;
defparam \Inst_RGB|G[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [8]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [8]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [8]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \Inst_RGB|G[1]~10 (
// Equation(s):
// \Inst_RGB|G[1]~10_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\Inst_Address_Generator|val [16])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b 
// [2] & ((\Inst_Address_Generator|val [16] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout ))) # (!\Inst_Address_Generator|val [16] & 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datad(\Inst_Address_Generator|val [16]),
	.cin(gnd),
	.combout(\Inst_RGB|G[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[1]~10 .lut_mask = 16'hFA44;
defparam \Inst_RGB|G[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [8]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 5;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \Inst_RGB|G[1]~11 (
// Equation(s):
// \Inst_RGB|G[1]~11_combout  = (\Inst_RGB|G[1]~10_combout  & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout ) # 
// ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))) # (!\Inst_RGB|G[1]~10_combout  & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & 
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datab(\Inst_RGB|G[1]~10_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[1]~11 .lut_mask = 16'hBC8C;
defparam \Inst_RGB|G[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \Inst_RGB|G[1]~19 (
// Equation(s):
// \Inst_RGB|G[1]~19_combout  = (\Inst_RGB|G[1]~16_combout  & ((\Inst_RGB|G[1]~18_combout ) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\Inst_RGB|G[1]~16_combout  & 
// (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & \Inst_RGB|G[1]~11_combout ))))

	.dataa(\Inst_RGB|G[1]~18_combout ),
	.datab(\Inst_RGB|G[1]~16_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\Inst_RGB|G[1]~11_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[1]~19 .lut_mask = 16'hBC8C;
defparam \Inst_RGB|G[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N15
cycloneive_io_ibuf \ov7670_data[1]~input (
	.i(ov7670_data[1]),
	.ibar(gnd),
	.o(\ov7670_data[1]~input_o ));
// synopsys translate_off
defparam \ov7670_data[1]~input .bus_hold = "false";
defparam \ov7670_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneive_lcell_comb \Inst_ov7670_capture|latched_d[1]~feeder (
// Equation(s):
// \Inst_ov7670_capture|latched_d[1]~feeder_combout  = \ov7670_data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ov7670_data[1]~input_o ),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|latched_d[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_d[1]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|latched_d[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N15
dffeas \Inst_ov7670_capture|latched_d[1] (
	.clk(!\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|latched_d[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|latched_d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_d[1] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|latched_d[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \Inst_ov7670_capture|d_latch[1]~feeder (
// Equation(s):
// \Inst_ov7670_capture|d_latch[1]~feeder_combout  = \Inst_ov7670_capture|latched_d [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_capture|latched_d [1]),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|d_latch[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[1]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|d_latch[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N3
dffeas \Inst_ov7670_capture|d_latch[1] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|d_latch[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_capture|latched_href~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|d_latch [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[1] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|d_latch[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \Inst_ov7670_capture|d_latch[9]~feeder (
// Equation(s):
// \Inst_ov7670_capture|d_latch[9]~feeder_combout  = \Inst_ov7670_capture|d_latch [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_capture|d_latch [1]),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|d_latch[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[9]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|d_latch[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N7
dffeas \Inst_ov7670_capture|d_latch[9] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|d_latch[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_capture|latched_href~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|d_latch [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[9] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|d_latch[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [9]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [9]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N20
cycloneive_lcell_comb \Inst_RGB|G[2]~7 (
// Equation(s):
// \Inst_RGB|G[2]~7_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout ))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[2]~7 .lut_mask = 16'hDC98;
defparam \Inst_RGB|G[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [9]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [9]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N14
cycloneive_lcell_comb \Inst_RGB|G[2]~8 (
// Equation(s):
// \Inst_RGB|G[2]~8_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_RGB|G[2]~7_combout  & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout 
// )) # (!\Inst_RGB|G[2]~7_combout  & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout ))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\Inst_RGB|G[2]~7_combout ))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\Inst_RGB|G[2]~7_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[2]~8 .lut_mask = 16'hE6C4;
defparam \Inst_RGB|G[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [9]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [9]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [9]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \Inst_RGB|G[2]~4 (
// Equation(s):
// \Inst_RGB|G[2]~4_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[2]~4 .lut_mask = 16'hCEC2;
defparam \Inst_RGB|G[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [9]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \Inst_RGB|G[2]~5 (
// Equation(s):
// \Inst_RGB|G[2]~5_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\Inst_RGB|G[2]~4_combout  & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout )) 
// # (!\Inst_RGB|G[2]~4_combout  & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout ))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\Inst_RGB|G[2]~4_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\Inst_RGB|G[2]~4_combout ),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[2]~5 .lut_mask = 16'hBCB0;
defparam \Inst_RGB|G[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [9]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [9]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [9]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [9]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \Inst_RGB|G[2]~2 (
// Equation(s):
// \Inst_RGB|G[2]~2_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout ) # 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[2]~2 .lut_mask = 16'hCBC8;
defparam \Inst_RGB|G[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \Inst_RGB|G[2]~3 (
// Equation(s):
// \Inst_RGB|G[2]~3_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\Inst_RGB|G[2]~2_combout  & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout 
// ))) # (!\Inst_RGB|G[2]~2_combout  & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((\Inst_RGB|G[2]~2_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datad(\Inst_RGB|G[2]~2_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[2]~3 .lut_mask = 16'hF388;
defparam \Inst_RGB|G[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \Inst_RGB|G[2]~6 (
// Equation(s):
// \Inst_RGB|G[2]~6_combout  = (\Inst_Address_Generator|val [16] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]) # (\Inst_RGB|G[2]~3_combout )))) # (!\Inst_Address_Generator|val [16] & 
// (\Inst_RGB|G[2]~5_combout  & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))

	.dataa(\Inst_Address_Generator|val [16]),
	.datab(\Inst_RGB|G[2]~5_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_RGB|G[2]~3_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[2]~6 .lut_mask = 16'hAEA4;
defparam \Inst_RGB|G[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [9]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [9]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [9]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [9]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N12
cycloneive_lcell_comb \Inst_RGB|G[2]~0 (
// Equation(s):
// \Inst_RGB|G[2]~0_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout )) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout )))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a78~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[2]~0 .lut_mask = 16'hD9C8;
defparam \Inst_RGB|G[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N10
cycloneive_lcell_comb \Inst_RGB|G[2]~1 (
// Equation(s):
// \Inst_RGB|G[2]~1_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_RGB|G[2]~0_combout  & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout 
// ))) # (!\Inst_RGB|G[2]~0_combout  & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\Inst_RGB|G[2]~0_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a90~portbdataout ),
	.datad(\Inst_RGB|G[2]~0_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[2]~1 .lut_mask = 16'hF588;
defparam \Inst_RGB|G[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N24
cycloneive_lcell_comb \Inst_RGB|G[2]~9 (
// Equation(s):
// \Inst_RGB|G[2]~9_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_RGB|G[2]~6_combout  & (\Inst_RGB|G[2]~8_combout )) # (!\Inst_RGB|G[2]~6_combout  & ((\Inst_RGB|G[2]~1_combout ))))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\Inst_RGB|G[2]~6_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_RGB|G[2]~8_combout ),
	.datac(\Inst_RGB|G[2]~6_combout ),
	.datad(\Inst_RGB|G[2]~1_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|G[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|G[2]~9 .lut_mask = 16'hDAD0;
defparam \Inst_RGB|G[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [2]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [2]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [2]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [2]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N6
cycloneive_lcell_comb \Inst_RGB|B[1]~0 (
// Equation(s):
// \Inst_RGB|B[1]~0_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (\Inst_Address_Generator|val [16])) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] 
// & ((\Inst_Address_Generator|val [16] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))) # (!\Inst_Address_Generator|val [16] & 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[1]~0 .lut_mask = 16'hDC98;
defparam \Inst_RGB|B[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N4
cycloneive_lcell_comb \Inst_RGB|B[1]~1 (
// Equation(s):
// \Inst_RGB|B[1]~1_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_RGB|B[1]~0_combout  & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout 
// ))) # (!\Inst_RGB|B[1]~0_combout  & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & 
// (((\Inst_RGB|B[1]~0_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datad(\Inst_RGB|B[1]~0_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[1]~1 .lut_mask = 16'hF588;
defparam \Inst_RGB|B[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [2]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [2]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [2]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [2]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N18
cycloneive_lcell_comb \Inst_RGB|B[1]~4 (
// Equation(s):
// \Inst_RGB|B[1]~4_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (\Inst_Address_Generator|val [16])) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] 
// & ((\Inst_Address_Generator|val [16] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))) # (!\Inst_Address_Generator|val [16] & 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[1]~4 .lut_mask = 16'hDC98;
defparam \Inst_RGB|B[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N8
cycloneive_lcell_comb \Inst_RGB|B[1]~5 (
// Equation(s):
// \Inst_RGB|B[1]~5_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_RGB|B[1]~4_combout  & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout 
// ))) # (!\Inst_RGB|B[1]~4_combout  & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & 
// (((\Inst_RGB|B[1]~4_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datad(\Inst_RGB|B[1]~4_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[1]~5 .lut_mask = 16'hF588;
defparam \Inst_RGB|B[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [2]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [2]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N30
cycloneive_lcell_comb \Inst_RGB|B[1]~2 (
// Equation(s):
// \Inst_RGB|B[1]~2_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_Address_Generator|val [16]) # 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (!\Inst_Address_Generator|val [16] & 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout )))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[1]~2 .lut_mask = 16'hBA98;
defparam \Inst_RGB|B[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [2]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [2]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N16
cycloneive_lcell_comb \Inst_RGB|B[1]~3 (
// Equation(s):
// \Inst_RGB|B[1]~3_combout  = (\Inst_RGB|B[1]~2_combout  & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout )) # (!\Inst_Address_Generator|val [16]))) # (!\Inst_RGB|B[1]~2_combout  & 
// (\Inst_Address_Generator|val [16] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout ))))

	.dataa(\Inst_RGB|B[1]~2_combout ),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a73~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[1]~3 .lut_mask = 16'hE6A2;
defparam \Inst_RGB|B[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N22
cycloneive_lcell_comb \Inst_RGB|B[1]~6 (
// Equation(s):
// \Inst_RGB|B[1]~6_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\Inst_RGB|B[1]~3_combout ))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & (\Inst_RGB|B[1]~5_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\Inst_RGB|B[1]~5_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_RGB|B[1]~3_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[1]~6 .lut_mask = 16'hF4A4;
defparam \Inst_RGB|B[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [2]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [2]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \Inst_RGB|B[1]~7 (
// Equation(s):
// \Inst_RGB|B[1]~7_combout  = (\Inst_Address_Generator|val [16] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))) # (!\Inst_Address_Generator|val [16] & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout )) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout )))))

	.dataa(\Inst_Address_Generator|val [16]),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[1]~7 .lut_mask = 16'hE5E0;
defparam \Inst_RGB|B[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [2]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [2]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N28
cycloneive_lcell_comb \Inst_RGB|B[1]~8 (
// Equation(s):
// \Inst_RGB|B[1]~8_combout  = (\Inst_RGB|B[1]~7_combout  & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout )) # (!\Inst_Address_Generator|val [16]))) # (!\Inst_RGB|B[1]~7_combout  & 
// (\Inst_Address_Generator|val [16] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))))

	.dataa(\Inst_RGB|B[1]~7_combout ),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a85~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[1]~8 .lut_mask = 16'hE6A2;
defparam \Inst_RGB|B[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N26
cycloneive_lcell_comb \Inst_RGB|B[1]~9 (
// Equation(s):
// \Inst_RGB|B[1]~9_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_RGB|B[1]~6_combout  & ((\Inst_RGB|B[1]~8_combout ))) # (!\Inst_RGB|B[1]~6_combout  & (\Inst_RGB|B[1]~1_combout )))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\Inst_RGB|B[1]~6_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\Inst_RGB|B[1]~1_combout ),
	.datac(\Inst_RGB|B[1]~6_combout ),
	.datad(\Inst_RGB|B[1]~8_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[1]~9 .lut_mask = 16'hF858;
defparam \Inst_RGB|B[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
cycloneive_io_ibuf \ov7670_data[3]~input (
	.i(ov7670_data[3]),
	.ibar(gnd),
	.o(\ov7670_data[3]~input_o ));
// synopsys translate_off
defparam \ov7670_data[3]~input .bus_hold = "false";
defparam \ov7670_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \Inst_ov7670_capture|latched_d[3]~feeder (
// Equation(s):
// \Inst_ov7670_capture|latched_d[3]~feeder_combout  = \ov7670_data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ov7670_data[3]~input_o ),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|latched_d[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_d[3]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|latched_d[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N7
dffeas \Inst_ov7670_capture|latched_d[3] (
	.clk(!\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|latched_d[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|latched_d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_d[3] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|latched_d[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneive_lcell_comb \Inst_ov7670_capture|d_latch[3]~feeder (
// Equation(s):
// \Inst_ov7670_capture|d_latch[3]~feeder_combout  = \Inst_ov7670_capture|latched_d [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_capture|latched_d [3]),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|d_latch[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[3]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|d_latch[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N31
dffeas \Inst_ov7670_capture|d_latch[3] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|d_latch[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_capture|latched_href~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|d_latch [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[3] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|d_latch[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [3]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [3]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [3]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [3]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \Inst_RGB|B[2]~17 (
// Equation(s):
// \Inst_RGB|B[2]~17_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]) # 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[2]~17 .lut_mask = 16'hCEC2;
defparam \Inst_RGB|B[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \Inst_RGB|B[2]~18 (
// Equation(s):
// \Inst_RGB|B[2]~18_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_RGB|B[2]~17_combout  & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout ))) # (!\Inst_RGB|B[2]~17_combout  & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\Inst_RGB|B[2]~17_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\Inst_RGB|B[2]~17_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[2]~18 .lut_mask = 16'hCFA0;
defparam \Inst_RGB|B[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [3]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [3]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [3]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [3]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \Inst_RGB|B[2]~10 (
// Equation(s):
// \Inst_RGB|B[2]~10_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout )) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout )))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a74~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\Inst_RGB|B[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[2]~10 .lut_mask = 16'hEE30;
defparam \Inst_RGB|B[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \Inst_RGB|B[2]~11 (
// Equation(s):
// \Inst_RGB|B[2]~11_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_RGB|B[2]~10_combout  & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout 
// )) # (!\Inst_RGB|B[2]~10_combout  & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout ))))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\Inst_RGB|B[2]~10_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a86~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datad(\Inst_RGB|B[2]~10_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[2]~11 .lut_mask = 16'hBBC0;
defparam \Inst_RGB|B[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [3]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [3]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [3]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [3]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \Inst_RGB|B[2]~12 (
// Equation(s):
// \Inst_RGB|B[2]~12_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[2]~12 .lut_mask = 16'hCEC2;
defparam \Inst_RGB|B[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \Inst_RGB|B[2]~13 (
// Equation(s):
// \Inst_RGB|B[2]~13_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\Inst_RGB|B[2]~12_combout  & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout )) # (!\Inst_RGB|B[2]~12_combout  & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & (((\Inst_RGB|B[2]~12_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_RGB|B[2]~12_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[2]~13 .lut_mask = 16'hAFC0;
defparam \Inst_RGB|B[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [3]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [3]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [3]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \Inst_RGB|B[2]~14 (
// Equation(s):
// \Inst_RGB|B[2]~14_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout ) # 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & !\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\Inst_RGB|B[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[2]~14 .lut_mask = 16'hCCB8;
defparam \Inst_RGB|B[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [3]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \Inst_RGB|B[2]~15 (
// Equation(s):
// \Inst_RGB|B[2]~15_combout  = (\Inst_RGB|B[2]~14_combout  & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout ) # ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b 
// [1])))) # (!\Inst_RGB|B[2]~14_combout  & (((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datab(\Inst_RGB|B[2]~14_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\Inst_RGB|B[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[2]~15 .lut_mask = 16'hB8CC;
defparam \Inst_RGB|B[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \Inst_RGB|B[2]~16 (
// Equation(s):
// \Inst_RGB|B[2]~16_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\Inst_Address_Generator|val [16])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b 
// [2] & ((\Inst_Address_Generator|val [16] & (\Inst_RGB|B[2]~13_combout )) # (!\Inst_Address_Generator|val [16] & ((\Inst_RGB|B[2]~15_combout )))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_RGB|B[2]~13_combout ),
	.datac(\Inst_RGB|B[2]~15_combout ),
	.datad(\Inst_Address_Generator|val [16]),
	.cin(gnd),
	.combout(\Inst_RGB|B[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[2]~16 .lut_mask = 16'hEE50;
defparam \Inst_RGB|B[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \Inst_RGB|B[2]~19 (
// Equation(s):
// \Inst_RGB|B[2]~19_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_RGB|B[2]~16_combout  & (\Inst_RGB|B[2]~18_combout )) # (!\Inst_RGB|B[2]~16_combout  & ((\Inst_RGB|B[2]~11_combout ))))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\Inst_RGB|B[2]~16_combout ))))

	.dataa(\Inst_RGB|B[2]~18_combout ),
	.datab(\Inst_RGB|B[2]~11_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_RGB|B[2]~16_combout ),
	.cin(gnd),
	.combout(\Inst_RGB|B[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_RGB|B[2]~19 .lut_mask = 16'hAFC0;
defparam \Inst_RGB|B[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N24
cycloneive_lcell_comb \get_orange|is_orange~0 (
// Equation(s):
// \get_orange|is_orange~0_combout  = (\Inst_RGB|B[1]~9_combout  & ((\Inst_RGB|B[2]~19_combout ) # (\Inst_RGB|G[1]~19_combout  $ (!\Inst_RGB|G[2]~9_combout )))) # (!\Inst_RGB|B[1]~9_combout  & (\Inst_RGB|G[1]~19_combout  $ ((!\Inst_RGB|G[2]~9_combout ))))

	.dataa(\Inst_RGB|G[1]~19_combout ),
	.datab(\Inst_RGB|G[2]~9_combout ),
	.datac(\Inst_RGB|B[1]~9_combout ),
	.datad(\Inst_RGB|B[2]~19_combout ),
	.cin(gnd),
	.combout(\get_orange|is_orange~0_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|is_orange~0 .lut_mask = 16'hF999;
defparam \get_orange|is_orange~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N26
cycloneive_lcell_comb \get_orange|red_out[0]~10 (
// Equation(s):
// \get_orange|red_out[0]~10_combout  = (!\get_orange|is_orange~1_combout  & (\get_orange|red_out[0]~9_combout  & !\get_orange|is_orange~0_combout ))

	.dataa(gnd),
	.datab(\get_orange|is_orange~1_combout ),
	.datac(\get_orange|red_out[0]~9_combout ),
	.datad(\get_orange|is_orange~0_combout ),
	.cin(gnd),
	.combout(\get_orange|red_out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[0]~10 .lut_mask = 16'h0030;
defparam \get_orange|red_out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \ov7670_data[5]~input (
	.i(ov7670_data[5]),
	.ibar(gnd),
	.o(\ov7670_data[5]~input_o ));
// synopsys translate_off
defparam \ov7670_data[5]~input .bus_hold = "false";
defparam \ov7670_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \Inst_ov7670_capture|latched_d[5]~feeder (
// Equation(s):
// \Inst_ov7670_capture|latched_d[5]~feeder_combout  = \ov7670_data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ov7670_data[5]~input_o ),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|latched_d[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_d[5]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|latched_d[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N3
dffeas \Inst_ov7670_capture|latched_d[5] (
	.clk(!\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|latched_d[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|latched_d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_d[5] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|latched_d[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \Inst_ov7670_capture|d_latch[5]~feeder (
// Equation(s):
// \Inst_ov7670_capture|d_latch[5]~feeder_combout  = \Inst_ov7670_capture|latched_d [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_capture|latched_d [5]),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|d_latch[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[5]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|d_latch[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N13
dffeas \Inst_ov7670_capture|d_latch[5] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|d_latch[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_capture|latched_href~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|d_latch [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[5] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|d_latch[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \Inst_ov7670_capture|d_latch[13]~feeder (
// Equation(s):
// \Inst_ov7670_capture|d_latch[13]~feeder_combout  = \Inst_ov7670_capture|d_latch [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_capture|d_latch [5]),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|d_latch[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[13]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|d_latch[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N21
dffeas \Inst_ov7670_capture|d_latch[13] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|d_latch[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_capture|latched_href~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|d_latch [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[13] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|d_latch[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [13]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [13]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [13]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [13]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
cycloneive_lcell_comb \get_orange|red_out[1]~18 (
// Equation(s):
// \get_orange|red_out[1]~18_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[1]~18 .lut_mask = 16'hAEA4;
defparam \get_orange|red_out[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N12
cycloneive_lcell_comb \get_orange|red_out[1]~19 (
// Equation(s):
// \get_orange|red_out[1]~19_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\get_orange|red_out[1]~18_combout  & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout )) # (!\get_orange|red_out[1]~18_combout  & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout ))))) 
// # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & (((\get_orange|red_out[1]~18_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\get_orange|red_out[1]~18_combout ),
	.cin(gnd),
	.combout(\get_orange|red_out[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[1]~19 .lut_mask = 16'hAFC0;
defparam \get_orange|red_out[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [13]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [13]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [13]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N24
cycloneive_lcell_comb \get_orange|red_out[1]~13 (
// Equation(s):
// \get_orange|red_out[1]~13_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout ) # 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[1]~13 .lut_mask = 16'hADA8;
defparam \get_orange|red_out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [13]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N10
cycloneive_lcell_comb \get_orange|red_out[1]~14 (
// Equation(s):
// \get_orange|red_out[1]~14_combout  = (\get_orange|red_out[1]~13_combout  & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout ) # 
// ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\get_orange|red_out[1]~13_combout  & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a93~portbdataout ),
	.datab(\get_orange|red_out[1]~13_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a81~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[1]~14 .lut_mask = 16'hBC8C;
defparam \get_orange|red_out[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [13]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [13]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [13]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [13]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N20
cycloneive_lcell_comb \get_orange|red_out[1]~15 (
// Equation(s):
// \get_orange|red_out[1]~15_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout ))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[1]~15 .lut_mask = 16'hF4A4;
defparam \get_orange|red_out[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N22
cycloneive_lcell_comb \get_orange|red_out[1]~16 (
// Equation(s):
// \get_orange|red_out[1]~16_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\get_orange|red_out[1]~15_combout  & 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout )) # (!\get_orange|red_out[1]~15_combout  & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\get_orange|red_out[1]~15_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datad(\get_orange|red_out[1]~15_combout ),
	.cin(gnd),
	.combout(\get_orange|red_out[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[1]~16 .lut_mask = 16'hDDA0;
defparam \get_orange|red_out[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
cycloneive_lcell_comb \get_orange|red_out[1]~17 (
// Equation(s):
// \get_orange|red_out[1]~17_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\get_orange|red_out[1]~14_combout ) # ((\Inst_Address_Generator|val [16])))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\get_orange|red_out[1]~16_combout  & !\Inst_Address_Generator|val [16]))))

	.dataa(\get_orange|red_out[1]~14_combout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\get_orange|red_out[1]~16_combout ),
	.datad(\Inst_Address_Generator|val [16]),
	.cin(gnd),
	.combout(\get_orange|red_out[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[1]~17 .lut_mask = 16'hCCB8;
defparam \get_orange|red_out[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [13]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [13]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [13]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
cycloneive_lcell_comb \get_orange|red_out[1]~11 (
// Equation(s):
// \get_orange|red_out[1]~11_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout ))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[1]~11 .lut_mask = 16'hF4A4;
defparam \get_orange|red_out[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [13]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 9;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N14
cycloneive_lcell_comb \get_orange|red_out[1]~12 (
// Equation(s):
// \get_orange|red_out[1]~12_combout  = (\get_orange|red_out[1]~11_combout  & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout ) # 
// ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\get_orange|red_out[1]~11_combout  & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & 
// \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datab(\get_orange|red_out[1]~11_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\get_orange|red_out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[1]~12 .lut_mask = 16'hB8CC;
defparam \get_orange|red_out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N2
cycloneive_lcell_comb \get_orange|red_out[1]~20 (
// Equation(s):
// \get_orange|red_out[1]~20_combout  = (\get_orange|red_out[1]~17_combout  & ((\get_orange|red_out[1]~19_combout ) # ((!\Inst_Address_Generator|val [16])))) # (!\get_orange|red_out[1]~17_combout  & (((\get_orange|red_out[1]~12_combout  & 
// \Inst_Address_Generator|val [16]))))

	.dataa(\get_orange|red_out[1]~19_combout ),
	.datab(\get_orange|red_out[1]~17_combout ),
	.datac(\get_orange|red_out[1]~12_combout ),
	.datad(\Inst_Address_Generator|val [16]),
	.cin(gnd),
	.combout(\get_orange|red_out[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[1]~20 .lut_mask = 16'hB8CC;
defparam \get_orange|red_out[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N4
cycloneive_lcell_comb \get_orange|red_out[1]~21 (
// Equation(s):
// \get_orange|red_out[1]~21_combout  = (\get_orange|red_out[1]~20_combout  & (!\get_orange|is_orange~1_combout  & !\get_orange|is_orange~0_combout ))

	.dataa(\get_orange|red_out[1]~20_combout ),
	.datab(gnd),
	.datac(\get_orange|is_orange~1_combout ),
	.datad(\get_orange|is_orange~0_combout ),
	.cin(gnd),
	.combout(\get_orange|red_out[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[1]~21 .lut_mask = 16'h000A;
defparam \get_orange|red_out[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneive_io_ibuf \ov7670_data[6]~input (
	.i(ov7670_data[6]),
	.ibar(gnd),
	.o(\ov7670_data[6]~input_o ));
// synopsys translate_off
defparam \ov7670_data[6]~input .bus_hold = "false";
defparam \ov7670_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \Inst_ov7670_capture|latched_d[6]~feeder (
// Equation(s):
// \Inst_ov7670_capture|latched_d[6]~feeder_combout  = \ov7670_data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ov7670_data[6]~input_o ),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|latched_d[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_d[6]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|latched_d[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N5
dffeas \Inst_ov7670_capture|latched_d[6] (
	.clk(!\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|latched_d[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|latched_d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|latched_d[6] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|latched_d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \Inst_ov7670_capture|d_latch[6]~feeder (
// Equation(s):
// \Inst_ov7670_capture|d_latch[6]~feeder_combout  = \Inst_ov7670_capture|latched_d [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_capture|latched_d [6]),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|d_latch[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[6]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|d_latch[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N19
dffeas \Inst_ov7670_capture|d_latch[6] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|d_latch[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_capture|latched_href~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|d_latch [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[6] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|d_latch[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \Inst_ov7670_capture|d_latch[14]~feeder (
// Equation(s):
// \Inst_ov7670_capture|d_latch[14]~feeder_combout  = \Inst_ov7670_capture|d_latch [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_capture|d_latch [6]),
	.cin(gnd),
	.combout(\Inst_ov7670_capture|d_latch[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[14]~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_capture|d_latch[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N11
dffeas \Inst_ov7670_capture|d_latch[14] (
	.clk(\ov7670_pclk~inputclkctrl_outclk ),
	.d(\Inst_ov7670_capture|d_latch[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Inst_ov7670_capture|latched_href~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_capture|d_latch [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_capture|d_latch[14] .is_wysiwyg = "true";
defparam \Inst_ov7670_capture|d_latch[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [14]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [14]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [14]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N0
cycloneive_lcell_comb \get_orange|red_out[2]~26 (
// Equation(s):
// \get_orange|red_out[2]~26_combout  = (\Inst_Address_Generator|val [16] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout ) # 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))) # (!\Inst_Address_Generator|val [16] & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & 
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[2]~26 .lut_mask = 16'hCBC8;
defparam \get_orange|red_out[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [14]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N18
cycloneive_lcell_comb \get_orange|red_out[2]~27 (
// Equation(s):
// \get_orange|red_out[2]~27_combout  = (\get_orange|red_out[2]~26_combout  & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout ) # 
// ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))) # (!\get_orange|red_out[2]~26_combout  & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & 
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datab(\get_orange|red_out[2]~26_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[2]~27 .lut_mask = 16'hBC8C;
defparam \get_orange|red_out[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [14]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [14]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [14]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [14]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \get_orange|red_out[2]~24 (
// Equation(s):
// \get_orange|red_out[2]~24_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout ) # 
// ((\Inst_Address_Generator|val [16])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((!\Inst_Address_Generator|val [16] & 
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datac(\Inst_Address_Generator|val [16]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[2]~24 .lut_mask = 16'hADA8;
defparam \get_orange|red_out[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
cycloneive_lcell_comb \get_orange|red_out[2]~25 (
// Equation(s):
// \get_orange|red_out[2]~25_combout  = (\Inst_Address_Generator|val [16] & ((\get_orange|red_out[2]~24_combout  & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout )) # (!\get_orange|red_out[2]~24_combout  
// & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))))) # (!\Inst_Address_Generator|val [16] & (((\get_orange|red_out[2]~24_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a82~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datac(\Inst_Address_Generator|val [16]),
	.datad(\get_orange|red_out[2]~24_combout ),
	.cin(gnd),
	.combout(\get_orange|red_out[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[2]~25 .lut_mask = 16'hAFC0;
defparam \get_orange|red_out[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N8
cycloneive_lcell_comb \get_orange|red_out[2]~28 (
// Equation(s):
// \get_orange|red_out[2]~28_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & (((\get_orange|red_out[2]~25_combout ) # 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & (\get_orange|red_out[2]~27_combout  & 
// ((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\get_orange|red_out[2]~27_combout ),
	.datac(\get_orange|red_out[2]~25_combout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\get_orange|red_out[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[2]~28 .lut_mask = 16'hAAE4;
defparam \get_orange|red_out[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [14]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [14]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [14]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [14]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N28
cycloneive_lcell_comb \get_orange|red_out[2]~22 (
// Equation(s):
// \get_orange|red_out[2]~22_combout  = (\Inst_Address_Generator|val [16] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout ) # 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))) # (!\Inst_Address_Generator|val [16] & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & 
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[2]~22 .lut_mask = 16'hCBC8;
defparam \get_orange|red_out[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N30
cycloneive_lcell_comb \get_orange|red_out[2]~23 (
// Equation(s):
// \get_orange|red_out[2]~23_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\get_orange|red_out[2]~22_combout  & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout )) # (!\get_orange|red_out[2]~22_combout  & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout ))))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\get_orange|red_out[2]~22_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\get_orange|red_out[2]~22_combout ),
	.cin(gnd),
	.combout(\get_orange|red_out[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[2]~23 .lut_mask = 16'hAFC0;
defparam \get_orange|red_out[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [14]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [14]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [14]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [14]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 10;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \get_orange|red_out[2]~29 (
// Equation(s):
// \get_orange|red_out[2]~29_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_Address_Generator|val [16]) # 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (!\Inst_Address_Generator|val [16] & 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|red_out[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[2]~29 .lut_mask = 16'hB9A8;
defparam \get_orange|red_out[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \get_orange|red_out[2]~30 (
// Equation(s):
// \get_orange|red_out[2]~30_combout  = (\Inst_Address_Generator|val [16] & ((\get_orange|red_out[2]~29_combout  & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout ))) # 
// (!\get_orange|red_out[2]~29_combout  & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout )))) # (!\Inst_Address_Generator|val [16] & (((\get_orange|red_out[2]~29_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a94~portbdataout ),
	.datad(\get_orange|red_out[2]~29_combout ),
	.cin(gnd),
	.combout(\get_orange|red_out[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[2]~30 .lut_mask = 16'hF388;
defparam \get_orange|red_out[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
cycloneive_lcell_comb \get_orange|red_out[2]~31 (
// Equation(s):
// \get_orange|red_out[2]~31_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\get_orange|red_out[2]~28_combout  & ((\get_orange|red_out[2]~30_combout ))) # (!\get_orange|red_out[2]~28_combout  & 
// (\get_orange|red_out[2]~23_combout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (\get_orange|red_out[2]~28_combout ))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\get_orange|red_out[2]~28_combout ),
	.datac(\get_orange|red_out[2]~23_combout ),
	.datad(\get_orange|red_out[2]~30_combout ),
	.cin(gnd),
	.combout(\get_orange|red_out[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[2]~31 .lut_mask = 16'hEC64;
defparam \get_orange|red_out[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N30
cycloneive_lcell_comb \get_orange|red_out[2]~32 (
// Equation(s):
// \get_orange|red_out[2]~32_combout  = (!\get_orange|is_orange~1_combout  & (\get_orange|red_out[2]~31_combout  & !\get_orange|is_orange~0_combout ))

	.dataa(gnd),
	.datab(\get_orange|is_orange~1_combout ),
	.datac(\get_orange|red_out[2]~31_combout ),
	.datad(\get_orange|is_orange~0_combout ),
	.cin(gnd),
	.combout(\get_orange|red_out[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|red_out[2]~32 .lut_mask = 16'h0030;
defparam \get_orange|red_out[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N12
cycloneive_lcell_comb \get_orange|is_orange~2 (
// Equation(s):
// \get_orange|is_orange~2_combout  = (\get_orange|is_orange~1_combout ) # (\get_orange|is_orange~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\get_orange|is_orange~1_combout ),
	.datad(\get_orange|is_orange~0_combout ),
	.cin(gnd),
	.combout(\get_orange|is_orange~2_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|is_orange~2 .lut_mask = 16'hFFF0;
defparam \get_orange|is_orange~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [7]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [7]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [7]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \get_orange|green_out[0]~0 (
// Equation(s):
// \get_orange|green_out[0]~0_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout )) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout )))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|green_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|green_out[0]~0 .lut_mask = 16'hE3E0;
defparam \get_orange|green_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [7]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \get_orange|green_out[0]~1 (
// Equation(s):
// \get_orange|green_out[0]~1_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\get_orange|green_out[0]~0_combout  & 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout ))) # (!\get_orange|green_out[0]~0_combout  & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout )))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\get_orange|green_out[0]~0_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\get_orange|green_out[0]~0_combout ),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|green_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|green_out[0]~1 .lut_mask = 16'hF838;
defparam \get_orange|green_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [7]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [7]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [7]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [7]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \get_orange|green_out[0]~7 (
// Equation(s):
// \get_orange|green_out[0]~7_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout ) # 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & 
// (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a76~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|green_out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|green_out[0]~7 .lut_mask = 16'hCBC8;
defparam \get_orange|green_out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \get_orange|green_out[0]~8 (
// Equation(s):
// \get_orange|green_out[0]~8_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\get_orange|green_out[0]~7_combout  & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout )) # (!\get_orange|green_out[0]~7_combout  & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout ))))) 
// # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\get_orange|green_out[0]~7_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a88~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\get_orange|green_out[0]~7_combout ),
	.cin(gnd),
	.combout(\get_orange|green_out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|green_out[0]~8 .lut_mask = 16'hAFC0;
defparam \get_orange|green_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [7]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [7]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [7]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [7]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \get_orange|green_out[0]~4 (
// Equation(s):
// \get_orange|green_out[0]~4_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout ) # 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|green_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|green_out[0]~4 .lut_mask = 16'hCBC8;
defparam \get_orange|green_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \get_orange|green_out[0]~5 (
// Equation(s):
// \get_orange|green_out[0]~5_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\get_orange|green_out[0]~4_combout  & 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) # (!\get_orange|green_out[0]~4_combout  & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout )))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & (((\get_orange|green_out[0]~4_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\get_orange|green_out[0]~4_combout ),
	.cin(gnd),
	.combout(\get_orange|green_out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|green_out[0]~5 .lut_mask = 16'hCFA0;
defparam \get_orange|green_out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [7]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [7]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [7]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \get_orange|green_out[0]~2 (
// Equation(s):
// \get_orange|green_out[0]~2_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1])))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|green_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|green_out[0]~2 .lut_mask = 16'hCEC2;
defparam \get_orange|green_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [7]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \get_orange|green_out[0]~3 (
// Equation(s):
// \get_orange|green_out[0]~3_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\get_orange|green_out[0]~2_combout  & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout )) # (!\get_orange|green_out[0]~2_combout  & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))))) 
// # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & (((\get_orange|green_out[0]~2_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\get_orange|green_out[0]~2_combout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|green_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|green_out[0]~3 .lut_mask = 16'hBCB0;
defparam \get_orange|green_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \get_orange|green_out[0]~6 (
// Equation(s):
// \get_orange|green_out[0]~6_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (\Inst_Address_Generator|val [16])) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_Address_Generator|val [16] & ((\get_orange|green_out[0]~3_combout ))) # (!\Inst_Address_Generator|val [16] & (\get_orange|green_out[0]~5_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\Inst_Address_Generator|val [16]),
	.datac(\get_orange|green_out[0]~5_combout ),
	.datad(\get_orange|green_out[0]~3_combout ),
	.cin(gnd),
	.combout(\get_orange|green_out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|green_out[0]~6 .lut_mask = 16'hDC98;
defparam \get_orange|green_out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \get_orange|green_out[0]~9 (
// Equation(s):
// \get_orange|green_out[0]~9_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\get_orange|green_out[0]~6_combout  & ((\get_orange|green_out[0]~8_combout ))) # (!\get_orange|green_out[0]~6_combout  & 
// (\get_orange|green_out[0]~1_combout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\get_orange|green_out[0]~6_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\get_orange|green_out[0]~1_combout ),
	.datac(\get_orange|green_out[0]~8_combout ),
	.datad(\get_orange|green_out[0]~6_combout ),
	.cin(gnd),
	.combout(\get_orange|green_out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|green_out[0]~9 .lut_mask = 16'hF588;
defparam \get_orange|green_out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N12
cycloneive_lcell_comb \get_orange|green_out[0]~10 (
// Equation(s):
// \get_orange|green_out[0]~10_combout  = (!\get_orange|is_orange~1_combout  & (\get_orange|green_out[0]~9_combout  & !\get_orange|is_orange~0_combout ))

	.dataa(gnd),
	.datab(\get_orange|is_orange~1_combout ),
	.datac(\get_orange|green_out[0]~9_combout ),
	.datad(\get_orange|is_orange~0_combout ),
	.cin(gnd),
	.combout(\get_orange|green_out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|green_out[0]~10 .lut_mask = 16'h0030;
defparam \get_orange|green_out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N18
cycloneive_lcell_comb \get_orange|green_out[1]~11 (
// Equation(s):
// \get_orange|green_out[1]~11_combout  = (\Inst_RGB|G[1]~19_combout  & (!\get_orange|is_orange~1_combout  & !\get_orange|is_orange~0_combout ))

	.dataa(\Inst_RGB|G[1]~19_combout ),
	.datab(gnd),
	.datac(\get_orange|is_orange~1_combout ),
	.datad(\get_orange|is_orange~0_combout ),
	.cin(gnd),
	.combout(\get_orange|green_out[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|green_out[1]~11 .lut_mask = 16'h000A;
defparam \get_orange|green_out[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N8
cycloneive_lcell_comb \get_orange|green_out[2]~12 (
// Equation(s):
// \get_orange|green_out[2]~12_combout  = (\Inst_RGB|G[2]~9_combout  & (!\get_orange|is_orange~1_combout  & !\get_orange|is_orange~0_combout ))

	.dataa(gnd),
	.datab(\Inst_RGB|G[2]~9_combout ),
	.datac(\get_orange|is_orange~1_combout ),
	.datad(\get_orange|is_orange~0_combout ),
	.cin(gnd),
	.combout(\get_orange|green_out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|green_out[2]~12 .lut_mask = 16'h000C;
defparam \get_orange|green_out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [1]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode905w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode999w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [1]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [1]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode865w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode955w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [1]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneive_lcell_comb \get_orange|blue_out[0]~0 (
// Equation(s):
// \get_orange|blue_out[0]~0_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\Inst_Address_Generator|val [16])))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_Address_Generator|val [16] & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) # 
// (!\Inst_Address_Generator|val [16] & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout )))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_Address_Generator|val [16]),
	.cin(gnd),
	.combout(\get_orange|blue_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|blue_out[0]~0 .lut_mask = 16'hFA0C;
defparam \get_orange|blue_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneive_lcell_comb \get_orange|blue_out[0]~1 (
// Equation(s):
// \get_orange|blue_out[0]~1_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\get_orange|blue_out[0]~0_combout  & 
// (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout )) # (!\get_orange|blue_out[0]~0_combout  & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout ))))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (((\get_orange|blue_out[0]~0_combout ))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a72~portbdataout ),
	.datad(\get_orange|blue_out[0]~0_combout ),
	.cin(gnd),
	.combout(\get_orange|blue_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|blue_out[0]~1 .lut_mask = 16'hBBC0;
defparam \get_orange|blue_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [1]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode875w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode966w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [1]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \get_orange|blue_out[0]~7 (
// Equation(s):
// \get_orange|blue_out[0]~7_combout  = (\Inst_Address_Generator|val [16] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout ) # 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))) # (!\Inst_Address_Generator|val [16] & (((!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & 
// \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout ))))

	.dataa(\Inst_Address_Generator|val [16]),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|blue_out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|blue_out[0]~7 .lut_mask = 16'hADA8;
defparam \get_orange|blue_out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [1]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode915w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode1010w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [1]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneive_lcell_comb \get_orange|blue_out[0]~8 (
// Equation(s):
// \get_orange|blue_out[0]~8_combout  = (\get_orange|blue_out[0]~7_combout  & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout )) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]))) # (!\get_orange|blue_out[0]~7_combout  & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & 
// ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout ))))

	.dataa(\get_orange|blue_out[0]~7_combout ),
	.datab(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a84~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|blue_out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|blue_out[0]~8 .lut_mask = 16'hE6A2;
defparam \get_orange|blue_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [1]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [1]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneive_lcell_comb \get_orange|blue_out[0]~2 (
// Equation(s):
// \get_orange|blue_out[0]~2_combout  = (\Inst_Address_Generator|val [16] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))) # (!\Inst_Address_Generator|val [16] & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout )) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))))

	.dataa(\Inst_Address_Generator|val [16]),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|blue_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|blue_out[0]~2 .lut_mask = 16'hE5E0;
defparam \get_orange|blue_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode895w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode988w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [1]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode855w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode944w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [1]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneive_lcell_comb \get_orange|blue_out[0]~3 (
// Equation(s):
// \get_orange|blue_out[0]~3_combout  = (\Inst_Address_Generator|val [16] & ((\get_orange|blue_out[0]~2_combout  & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout )) # (!\get_orange|blue_out[0]~2_combout  
// & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout ))))) # (!\Inst_Address_Generator|val [16] & (\get_orange|blue_out[0]~2_combout ))

	.dataa(\Inst_Address_Generator|val [16]),
	.datab(\get_orange|blue_out[0]~2_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|blue_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|blue_out[0]~3 .lut_mask = 16'hE6C4;
defparam \get_orange|blue_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [1]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [1]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \get_orange|blue_out[0]~4 (
// Equation(s):
// \get_orange|blue_out[0]~4_combout  = (\Inst_Address_Generator|val [16] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2])))) # (!\Inst_Address_Generator|val [16] & 
// ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & ((\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout ))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2] & (\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\Inst_Address_Generator|val [16]),
	.datab(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|blue_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|blue_out[0]~4 .lut_mask = 16'hF4A4;
defparam \get_orange|blue_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode885w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode977w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [1]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\ov7670_pclk~inputclkctrl_outclk ),
	.clk1(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|decode2|w_anode838w [3]),
	.ena1(\Inst_frame_buffer|Inst_buffer_top|altsyncram_component|auto_generated|rden_decode_b|w_anode926w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Inst_ov7670_capture|d_latch [1]}),
	.portaaddr({\Inst_ov7670_capture|address [12],\Inst_ov7670_capture|address [11],\Inst_ov7670_capture|address [10],\Inst_ov7670_capture|address [9],\Inst_ov7670_capture|address [8],\Inst_ov7670_capture|address [7],\Inst_ov7670_capture|address [6],\Inst_ov7670_capture|address [5],
\Inst_ov7670_capture|address [4],\Inst_ov7670_capture|address [3],\Inst_ov7670_capture|address [2],\Inst_ov7670_capture|address [1],\Inst_ov7670_capture|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Inst_Address_Generator|val [12],\Inst_Address_Generator|val [11],\Inst_Address_Generator|val [10],\Inst_Address_Generator|val [9],\Inst_Address_Generator|val [8],\Inst_Address_Generator|val [7],\Inst_Address_Generator|val [6],\Inst_Address_Generator|val [5],\Inst_Address_Generator|val [4],
\Inst_Address_Generator|val [3],\Inst_Address_Generator|val [2],\Inst_Address_Generator|val [1],\Inst_Address_Generator|val [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "frame_buffer:Inst_frame_buffer|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ALTSYNCRAM";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 12;
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneive_lcell_comb \get_orange|blue_out[0]~5 (
// Equation(s):
// \get_orange|blue_out[0]~5_combout  = (\Inst_Address_Generator|val [16] & ((\get_orange|blue_out[0]~4_combout  & (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout )) # (!\get_orange|blue_out[0]~4_combout  
// & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))))) # (!\Inst_Address_Generator|val [16] & (\get_orange|blue_out[0]~4_combout ))

	.dataa(\Inst_Address_Generator|val [16]),
	.datab(\get_orange|blue_out[0]~4_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\get_orange|blue_out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|blue_out[0]~5 .lut_mask = 16'hE6C4;
defparam \get_orange|blue_out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \get_orange|blue_out[0]~6 (
// Equation(s):
// \get_orange|blue_out[0]~6_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & (((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & (\get_orange|blue_out[0]~3_combout )) # 
// (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0] & ((\get_orange|blue_out[0]~5_combout )))))

	.dataa(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\get_orange|blue_out[0]~3_combout ),
	.datac(\get_orange|blue_out[0]~5_combout ),
	.datad(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\get_orange|blue_out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|blue_out[0]~6 .lut_mask = 16'hEE50;
defparam \get_orange|blue_out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneive_lcell_comb \get_orange|blue_out[0]~9 (
// Equation(s):
// \get_orange|blue_out[0]~9_combout  = (\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & ((\get_orange|blue_out[0]~6_combout  & ((\get_orange|blue_out[0]~8_combout ))) # (!\get_orange|blue_out[0]~6_combout  & 
// (\get_orange|blue_out[0]~1_combout )))) # (!\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1] & (((\get_orange|blue_out[0]~6_combout ))))

	.dataa(\get_orange|blue_out[0]~1_combout ),
	.datab(\get_orange|blue_out[0]~8_combout ),
	.datac(\Inst_frame_buffer|Inst_buffer_bottom|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\get_orange|blue_out[0]~6_combout ),
	.cin(gnd),
	.combout(\get_orange|blue_out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|blue_out[0]~9 .lut_mask = 16'hCFA0;
defparam \get_orange|blue_out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N22
cycloneive_lcell_comb \get_orange|blue_out[0]~10 (
// Equation(s):
// \get_orange|blue_out[0]~10_combout  = (!\get_orange|is_orange~1_combout  & (\get_orange|blue_out[0]~9_combout  & !\get_orange|is_orange~0_combout ))

	.dataa(gnd),
	.datab(\get_orange|is_orange~1_combout ),
	.datac(\get_orange|blue_out[0]~9_combout ),
	.datad(\get_orange|is_orange~0_combout ),
	.cin(gnd),
	.combout(\get_orange|blue_out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|blue_out[0]~10 .lut_mask = 16'h0030;
defparam \get_orange|blue_out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N20
cycloneive_lcell_comb \get_orange|blue_out[1]~11 (
// Equation(s):
// \get_orange|blue_out[1]~11_combout  = (\Inst_RGB|B[1]~9_combout  & (!\get_orange|is_orange~1_combout  & !\get_orange|is_orange~0_combout ))

	.dataa(\Inst_RGB|B[1]~9_combout ),
	.datab(gnd),
	.datac(\get_orange|is_orange~1_combout ),
	.datad(\get_orange|is_orange~0_combout ),
	.cin(gnd),
	.combout(\get_orange|blue_out[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|blue_out[1]~11 .lut_mask = 16'h000A;
defparam \get_orange|blue_out[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N10
cycloneive_lcell_comb \get_orange|blue_out[2]~12 (
// Equation(s):
// \get_orange|blue_out[2]~12_combout  = (\Inst_RGB|B[2]~19_combout  & (!\get_orange|is_orange~1_combout  & !\get_orange|is_orange~0_combout ))

	.dataa(\Inst_RGB|B[2]~19_combout ),
	.datab(\get_orange|is_orange~1_combout ),
	.datac(gnd),
	.datad(\get_orange|is_orange~0_combout ),
	.cin(gnd),
	.combout(\get_orange|blue_out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \get_orange|blue_out[2]~12 .lut_mask = 16'h0022;
defparam \get_orange|blue_out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N28
cycloneive_lcell_comb \Inst_VGA|Nblank~0 (
// Equation(s):
// \Inst_VGA|Nblank~0_combout  = (\Inst_VGA|Vcnt [9] & (((!\Inst_VGA|Hcnt [8] & !\Inst_VGA|Hcnt [7])) # (!\Inst_VGA|Hcnt [9])))

	.dataa(\Inst_VGA|Hcnt [9]),
	.datab(\Inst_VGA|Vcnt [9]),
	.datac(\Inst_VGA|Hcnt [8]),
	.datad(\Inst_VGA|Hcnt [7]),
	.cin(gnd),
	.combout(\Inst_VGA|Nblank~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Nblank~0 .lut_mask = 16'h444C;
defparam \Inst_VGA|Nblank~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y41_N14
cycloneive_lcell_comb \Inst_VGA|Nblank~1 (
// Equation(s):
// \Inst_VGA|Nblank~1_combout  = (\Inst_VGA|Nblank~0_combout  & ((!\Inst_VGA|Vcnt [8]) # (!\Inst_VGA|always2~0_combout )))

	.dataa(gnd),
	.datab(\Inst_VGA|always2~0_combout ),
	.datac(\Inst_VGA|Vcnt [8]),
	.datad(\Inst_VGA|Nblank~0_combout ),
	.cin(gnd),
	.combout(\Inst_VGA|Nblank~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_VGA|Nblank~1 .lut_mask = 16'h3F00;
defparam \Inst_VGA|Nblank~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N16
cycloneive_lcell_comb \Inst_ov7670_controller|sys_clk~0 (
// Equation(s):
// \Inst_ov7670_controller|sys_clk~0_combout  = !\Inst_ov7670_controller|sys_clk~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Inst_ov7670_controller|sys_clk~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|sys_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|sys_clk~0 .lut_mask = 16'h0F0F;
defparam \Inst_ov7670_controller|sys_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y31_N17
dffeas \Inst_ov7670_controller|sys_clk (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|sys_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|sys_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|sys_clk .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|sys_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N18
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Selector0~1 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Selector0~1_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31] & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [30] & ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [1]) # 
// (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [0]))))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [1]),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [0]),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [30]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Selector0~1 .lut_mask = 16'hB000;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N4
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Selector0~0 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Selector0~0_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [1]) # ((\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [0]) # ((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31] & 
// \Inst_ov7670_controller|Inst_i2c_sender|busy_sr [30])))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [1]),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [0]),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [30]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Selector0~0 .lut_mask = 16'hEFEE;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N20
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Selector0~2 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Selector0~2_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [2] & (((!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [29]) # (!\Inst_ov7670_controller|Inst_i2c_sender|Selector0~0_combout )) # 
// (!\Inst_ov7670_controller|Inst_i2c_sender|Selector0~1_combout ))) # (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [2] & (((\Inst_ov7670_controller|Inst_i2c_sender|Selector0~0_combout ) # (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [29]))))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [2]),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|Selector0~1_combout ),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|Selector0~0_combout ),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [29]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Selector0~2 .lut_mask = 16'h7FFA;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N22
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Selector0~3 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Selector0~3_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|Selector0~1_combout  & (!\Inst_ov7670_controller|Inst_i2c_sender|Selector0~0_combout  & (\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [2] $ 
// (!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [29]))))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [2]),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|Selector0~1_combout ),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|Selector0~0_combout ),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [29]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Selector0~3 .lut_mask = 16'h0804;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N8
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|Selector0~4 (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|Selector0~4_combout  = (\Inst_ov7670_controller|Inst_i2c_sender|Selector0~2_combout  & (!\Inst_ov7670_controller|Inst_i2c_sender|Selector0~3_combout  & (\Inst_ov7670_controller|Inst_i2c_sender|divider [7] $ 
// (\Inst_ov7670_controller|Inst_i2c_sender|divider [6])))) # (!\Inst_ov7670_controller|Inst_i2c_sender|Selector0~2_combout  & ((\Inst_ov7670_controller|Inst_i2c_sender|divider [7]) # ((\Inst_ov7670_controller|Inst_i2c_sender|divider [6]) # 
// (!\Inst_ov7670_controller|Inst_i2c_sender|Selector0~3_combout ))))

	.dataa(\Inst_ov7670_controller|Inst_i2c_sender|divider [7]),
	.datab(\Inst_ov7670_controller|Inst_i2c_sender|Selector0~2_combout ),
	.datac(\Inst_ov7670_controller|Inst_i2c_sender|Selector0~3_combout ),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|divider [6]),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|Selector0~4 .lut_mask = 16'h372B;
defparam \Inst_ov7670_controller|Inst_i2c_sender|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N20
cycloneive_lcell_comb \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder (
// Equation(s):
// \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder_combout  = \Inst_ov7670_controller|Inst_i2c_sender|Selector0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Inst_ov7670_controller|Inst_i2c_sender|Selector0~4_combout ),
	.cin(gnd),
	.combout(\Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder .lut_mask = 16'hFF00;
defparam \Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N21
dffeas \Inst_ov7670_controller|Inst_i2c_sender|sioc (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Inst_ov7670_controller|Inst_i2c_sender|sioc~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Inst_ov7670_controller|Inst_i2c_sender|busy_sr [31]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Inst_ov7670_controller|Inst_i2c_sender|sioc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Inst_ov7670_controller|Inst_i2c_sender|sioc .is_wysiwyg = "true";
defparam \Inst_ov7670_controller|Inst_i2c_sender|sioc .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_50~inputclkctrl .clock_type = "global clock";
defparam \clk_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N16
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|bitcount[0]~6 (
// Equation(s):
// \u_IR_top_level|ir_receiver|bitcount[0]~6_combout  = \u_IR_top_level|ir_receiver|bitcount [0] $ (VCC)
// \u_IR_top_level|ir_receiver|bitcount[0]~7  = CARRY(\u_IR_top_level|ir_receiver|bitcount [0])

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|bitcount [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|bitcount[0]~6_combout ),
	.cout(\u_IR_top_level|ir_receiver|bitcount[0]~7 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|bitcount[0]~6 .lut_mask = 16'h33CC;
defparam \u_IR_top_level|ir_receiver|bitcount[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N22
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|bitcount[3]~12 (
// Equation(s):
// \u_IR_top_level|ir_receiver|bitcount[3]~12_combout  = (\u_IR_top_level|ir_receiver|bitcount [3] & (!\u_IR_top_level|ir_receiver|bitcount[2]~11 )) # (!\u_IR_top_level|ir_receiver|bitcount [3] & ((\u_IR_top_level|ir_receiver|bitcount[2]~11 ) # (GND)))
// \u_IR_top_level|ir_receiver|bitcount[3]~13  = CARRY((!\u_IR_top_level|ir_receiver|bitcount[2]~11 ) # (!\u_IR_top_level|ir_receiver|bitcount [3]))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|bitcount[2]~11 ),
	.combout(\u_IR_top_level|ir_receiver|bitcount[3]~12_combout ),
	.cout(\u_IR_top_level|ir_receiver|bitcount[3]~13 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|bitcount[3]~12 .lut_mask = 16'h5A5F;
defparam \u_IR_top_level|ir_receiver|bitcount[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N24
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|bitcount[4]~14 (
// Equation(s):
// \u_IR_top_level|ir_receiver|bitcount[4]~14_combout  = (\u_IR_top_level|ir_receiver|bitcount [4] & (\u_IR_top_level|ir_receiver|bitcount[3]~13  $ (GND))) # (!\u_IR_top_level|ir_receiver|bitcount [4] & (!\u_IR_top_level|ir_receiver|bitcount[3]~13  & VCC))
// \u_IR_top_level|ir_receiver|bitcount[4]~15  = CARRY((\u_IR_top_level|ir_receiver|bitcount [4] & !\u_IR_top_level|ir_receiver|bitcount[3]~13 ))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|bitcount[3]~13 ),
	.combout(\u_IR_top_level|ir_receiver|bitcount[4]~14_combout ),
	.cout(\u_IR_top_level|ir_receiver|bitcount[4]~15 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|bitcount[4]~14 .lut_mask = 16'hA50A;
defparam \u_IR_top_level|ir_receiver|bitcount[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N14
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[0]~18 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[0]~18_combout  = \u_IR_top_level|ir_receiver|state_count [0] $ (VCC)
// \u_IR_top_level|ir_receiver|state_count[0]~19  = CARRY(\u_IR_top_level|ir_receiver|state_count [0])

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|state_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|state_count[0]~18_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[0]~19 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[0]~18 .lut_mask = 16'h33CC;
defparam \u_IR_top_level|ir_receiver|state_count[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N14
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[0]~18 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[0]~18_combout  = \u_IR_top_level|ir_receiver|data_count [0] $ (VCC)
// \u_IR_top_level|ir_receiver|data_count[0]~19  = CARRY(\u_IR_top_level|ir_receiver|data_count [0])

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|data_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data_count[0]~18_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[0]~19 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[0]~18 .lut_mask = 16'h33CC;
defparam \u_IR_top_level|ir_receiver|data_count[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N30
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|always5~1 (
// Equation(s):
// \u_IR_top_level|ir_receiver|always5~1_combout  = (\IRDA_RXD~input_o  & \u_IR_top_level|ir_receiver|state.DATAREAD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IRDA_RXD~input_o ),
	.datad(\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|always5~1 .lut_mask = 16'hF000;
defparam \u_IR_top_level|ir_receiver|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y6_N31
dffeas \u_IR_top_level|ir_receiver|data_count_flag (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|always5~1_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count_flag .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N15
dffeas \u_IR_top_level|ir_receiver|data_count[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[0]~18_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[0] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N16
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[1]~20 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[1]~20_combout  = (\u_IR_top_level|ir_receiver|data_count [1] & (!\u_IR_top_level|ir_receiver|data_count[0]~19 )) # (!\u_IR_top_level|ir_receiver|data_count [1] & ((\u_IR_top_level|ir_receiver|data_count[0]~19 ) # 
// (GND)))
// \u_IR_top_level|ir_receiver|data_count[1]~21  = CARRY((!\u_IR_top_level|ir_receiver|data_count[0]~19 ) # (!\u_IR_top_level|ir_receiver|data_count [1]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|data_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|data_count[0]~19 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[1]~20_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[1]~21 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[1]~20 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|data_count[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y6_N17
dffeas \u_IR_top_level|ir_receiver|data_count[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[1]~20_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[1] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N18
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[2]~22 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[2]~22_combout  = (\u_IR_top_level|ir_receiver|data_count [2] & (\u_IR_top_level|ir_receiver|data_count[1]~21  $ (GND))) # (!\u_IR_top_level|ir_receiver|data_count [2] & (!\u_IR_top_level|ir_receiver|data_count[1]~21  
// & VCC))
// \u_IR_top_level|ir_receiver|data_count[2]~23  = CARRY((\u_IR_top_level|ir_receiver|data_count [2] & !\u_IR_top_level|ir_receiver|data_count[1]~21 ))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|data_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|data_count[1]~21 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[2]~22_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[2]~23 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[2]~22 .lut_mask = 16'hC30C;
defparam \u_IR_top_level|ir_receiver|data_count[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y6_N19
dffeas \u_IR_top_level|ir_receiver|data_count[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[2]~22_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[2] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N20
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[3]~24 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[3]~24_combout  = (\u_IR_top_level|ir_receiver|data_count [3] & (!\u_IR_top_level|ir_receiver|data_count[2]~23 )) # (!\u_IR_top_level|ir_receiver|data_count [3] & ((\u_IR_top_level|ir_receiver|data_count[2]~23 ) # 
// (GND)))
// \u_IR_top_level|ir_receiver|data_count[3]~25  = CARRY((!\u_IR_top_level|ir_receiver|data_count[2]~23 ) # (!\u_IR_top_level|ir_receiver|data_count [3]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|data_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|data_count[2]~23 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[3]~24_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[3]~25 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[3]~24 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|data_count[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y6_N21
dffeas \u_IR_top_level|ir_receiver|data_count[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[3]~24_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[3] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N22
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[4]~26 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[4]~26_combout  = (\u_IR_top_level|ir_receiver|data_count [4] & (\u_IR_top_level|ir_receiver|data_count[3]~25  $ (GND))) # (!\u_IR_top_level|ir_receiver|data_count [4] & (!\u_IR_top_level|ir_receiver|data_count[3]~25  
// & VCC))
// \u_IR_top_level|ir_receiver|data_count[4]~27  = CARRY((\u_IR_top_level|ir_receiver|data_count [4] & !\u_IR_top_level|ir_receiver|data_count[3]~25 ))

	.dataa(\u_IR_top_level|ir_receiver|data_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|data_count[3]~25 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[4]~26_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[4]~27 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[4]~26 .lut_mask = 16'hA50A;
defparam \u_IR_top_level|ir_receiver|data_count[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y6_N23
dffeas \u_IR_top_level|ir_receiver|data_count[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[4]~26_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[4] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N24
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[5]~28 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[5]~28_combout  = (\u_IR_top_level|ir_receiver|data_count [5] & (!\u_IR_top_level|ir_receiver|data_count[4]~27 )) # (!\u_IR_top_level|ir_receiver|data_count [5] & ((\u_IR_top_level|ir_receiver|data_count[4]~27 ) # 
// (GND)))
// \u_IR_top_level|ir_receiver|data_count[5]~29  = CARRY((!\u_IR_top_level|ir_receiver|data_count[4]~27 ) # (!\u_IR_top_level|ir_receiver|data_count [5]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|data_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|data_count[4]~27 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[5]~28_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[5]~29 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[5]~28 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|data_count[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y6_N25
dffeas \u_IR_top_level|ir_receiver|data_count[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[5]~28_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[5] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N26
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[6]~30 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[6]~30_combout  = (\u_IR_top_level|ir_receiver|data_count [6] & (\u_IR_top_level|ir_receiver|data_count[5]~29  $ (GND))) # (!\u_IR_top_level|ir_receiver|data_count [6] & (!\u_IR_top_level|ir_receiver|data_count[5]~29  
// & VCC))
// \u_IR_top_level|ir_receiver|data_count[6]~31  = CARRY((\u_IR_top_level|ir_receiver|data_count [6] & !\u_IR_top_level|ir_receiver|data_count[5]~29 ))

	.dataa(\u_IR_top_level|ir_receiver|data_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|data_count[5]~29 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[6]~30_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[6]~31 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[6]~30 .lut_mask = 16'hA50A;
defparam \u_IR_top_level|ir_receiver|data_count[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y6_N27
dffeas \u_IR_top_level|ir_receiver|data_count[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[6]~30_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[6] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N28
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[7]~32 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[7]~32_combout  = (\u_IR_top_level|ir_receiver|data_count [7] & (!\u_IR_top_level|ir_receiver|data_count[6]~31 )) # (!\u_IR_top_level|ir_receiver|data_count [7] & ((\u_IR_top_level|ir_receiver|data_count[6]~31 ) # 
// (GND)))
// \u_IR_top_level|ir_receiver|data_count[7]~33  = CARRY((!\u_IR_top_level|ir_receiver|data_count[6]~31 ) # (!\u_IR_top_level|ir_receiver|data_count [7]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|data_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|data_count[6]~31 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[7]~32_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[7]~33 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[7]~32 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|data_count[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y6_N29
dffeas \u_IR_top_level|ir_receiver|data_count[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[7]~32_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[7] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N30
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[8]~34 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[8]~34_combout  = (\u_IR_top_level|ir_receiver|data_count [8] & (\u_IR_top_level|ir_receiver|data_count[7]~33  $ (GND))) # (!\u_IR_top_level|ir_receiver|data_count [8] & (!\u_IR_top_level|ir_receiver|data_count[7]~33  
// & VCC))
// \u_IR_top_level|ir_receiver|data_count[8]~35  = CARRY((\u_IR_top_level|ir_receiver|data_count [8] & !\u_IR_top_level|ir_receiver|data_count[7]~33 ))

	.dataa(\u_IR_top_level|ir_receiver|data_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|data_count[7]~33 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[8]~34_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[8]~35 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[8]~34 .lut_mask = 16'hA50A;
defparam \u_IR_top_level|ir_receiver|data_count[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y6_N31
dffeas \u_IR_top_level|ir_receiver|data_count[8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[8]~34_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[8] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N0
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[9]~36 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[9]~36_combout  = (\u_IR_top_level|ir_receiver|data_count [9] & (!\u_IR_top_level|ir_receiver|data_count[8]~35 )) # (!\u_IR_top_level|ir_receiver|data_count [9] & ((\u_IR_top_level|ir_receiver|data_count[8]~35 ) # 
// (GND)))
// \u_IR_top_level|ir_receiver|data_count[9]~37  = CARRY((!\u_IR_top_level|ir_receiver|data_count[8]~35 ) # (!\u_IR_top_level|ir_receiver|data_count [9]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|data_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|data_count[8]~35 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[9]~36_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[9]~37 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[9]~36 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|data_count[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y5_N1
dffeas \u_IR_top_level|ir_receiver|data_count[9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[9]~36_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[9] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N2
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[10]~38 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[10]~38_combout  = (\u_IR_top_level|ir_receiver|data_count [10] & (\u_IR_top_level|ir_receiver|data_count[9]~37  $ (GND))) # (!\u_IR_top_level|ir_receiver|data_count [10] & 
// (!\u_IR_top_level|ir_receiver|data_count[9]~37  & VCC))
// \u_IR_top_level|ir_receiver|data_count[10]~39  = CARRY((\u_IR_top_level|ir_receiver|data_count [10] & !\u_IR_top_level|ir_receiver|data_count[9]~37 ))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|data_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|data_count[9]~37 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[10]~38_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[10]~39 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[10]~38 .lut_mask = 16'hC30C;
defparam \u_IR_top_level|ir_receiver|data_count[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y5_N3
dffeas \u_IR_top_level|ir_receiver|data_count[10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[10]~38_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[10] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N4
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[11]~40 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[11]~40_combout  = (\u_IR_top_level|ir_receiver|data_count [11] & (!\u_IR_top_level|ir_receiver|data_count[10]~39 )) # (!\u_IR_top_level|ir_receiver|data_count [11] & ((\u_IR_top_level|ir_receiver|data_count[10]~39 ) 
// # (GND)))
// \u_IR_top_level|ir_receiver|data_count[11]~41  = CARRY((!\u_IR_top_level|ir_receiver|data_count[10]~39 ) # (!\u_IR_top_level|ir_receiver|data_count [11]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|data_count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|data_count[10]~39 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[11]~40_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[11]~41 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[11]~40 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|data_count[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y5_N5
dffeas \u_IR_top_level|ir_receiver|data_count[11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[11]~40_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[11] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N6
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[12]~42 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[12]~42_combout  = (\u_IR_top_level|ir_receiver|data_count [12] & (\u_IR_top_level|ir_receiver|data_count[11]~41  $ (GND))) # (!\u_IR_top_level|ir_receiver|data_count [12] & 
// (!\u_IR_top_level|ir_receiver|data_count[11]~41  & VCC))
// \u_IR_top_level|ir_receiver|data_count[12]~43  = CARRY((\u_IR_top_level|ir_receiver|data_count [12] & !\u_IR_top_level|ir_receiver|data_count[11]~41 ))

	.dataa(\u_IR_top_level|ir_receiver|data_count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|data_count[11]~41 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[12]~42_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[12]~43 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[12]~42 .lut_mask = 16'hA50A;
defparam \u_IR_top_level|ir_receiver|data_count[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y5_N7
dffeas \u_IR_top_level|ir_receiver|data_count[12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[12]~42_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[12] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N8
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[13]~44 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[13]~44_combout  = (\u_IR_top_level|ir_receiver|data_count [13] & (!\u_IR_top_level|ir_receiver|data_count[12]~43 )) # (!\u_IR_top_level|ir_receiver|data_count [13] & ((\u_IR_top_level|ir_receiver|data_count[12]~43 ) 
// # (GND)))
// \u_IR_top_level|ir_receiver|data_count[13]~45  = CARRY((!\u_IR_top_level|ir_receiver|data_count[12]~43 ) # (!\u_IR_top_level|ir_receiver|data_count [13]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|data_count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|data_count[12]~43 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[13]~44_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[13]~45 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[13]~44 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|data_count[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y5_N9
dffeas \u_IR_top_level|ir_receiver|data_count[13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[13]~44_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[13] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N10
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[14]~46 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[14]~46_combout  = (\u_IR_top_level|ir_receiver|data_count [14] & (\u_IR_top_level|ir_receiver|data_count[13]~45  $ (GND))) # (!\u_IR_top_level|ir_receiver|data_count [14] & 
// (!\u_IR_top_level|ir_receiver|data_count[13]~45  & VCC))
// \u_IR_top_level|ir_receiver|data_count[14]~47  = CARRY((\u_IR_top_level|ir_receiver|data_count [14] & !\u_IR_top_level|ir_receiver|data_count[13]~45 ))

	.dataa(\u_IR_top_level|ir_receiver|data_count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|data_count[13]~45 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[14]~46_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[14]~47 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[14]~46 .lut_mask = 16'hA50A;
defparam \u_IR_top_level|ir_receiver|data_count[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y5_N11
dffeas \u_IR_top_level|ir_receiver|data_count[14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[14]~46_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[14] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N12
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[15]~48 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[15]~48_combout  = (\u_IR_top_level|ir_receiver|data_count [15] & (!\u_IR_top_level|ir_receiver|data_count[14]~47 )) # (!\u_IR_top_level|ir_receiver|data_count [15] & ((\u_IR_top_level|ir_receiver|data_count[14]~47 ) 
// # (GND)))
// \u_IR_top_level|ir_receiver|data_count[15]~49  = CARRY((!\u_IR_top_level|ir_receiver|data_count[14]~47 ) # (!\u_IR_top_level|ir_receiver|data_count [15]))

	.dataa(\u_IR_top_level|ir_receiver|data_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|data_count[14]~47 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[15]~48_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[15]~49 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[15]~48 .lut_mask = 16'h5A5F;
defparam \u_IR_top_level|ir_receiver|data_count[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y5_N13
dffeas \u_IR_top_level|ir_receiver|data_count[15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[15]~48_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[15] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N14
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[16]~50 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[16]~50_combout  = (\u_IR_top_level|ir_receiver|data_count [16] & (\u_IR_top_level|ir_receiver|data_count[15]~49  $ (GND))) # (!\u_IR_top_level|ir_receiver|data_count [16] & 
// (!\u_IR_top_level|ir_receiver|data_count[15]~49  & VCC))
// \u_IR_top_level|ir_receiver|data_count[16]~51  = CARRY((\u_IR_top_level|ir_receiver|data_count [16] & !\u_IR_top_level|ir_receiver|data_count[15]~49 ))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|data_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|data_count[15]~49 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[16]~50_combout ),
	.cout(\u_IR_top_level|ir_receiver|data_count[16]~51 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[16]~50 .lut_mask = 16'hC30C;
defparam \u_IR_top_level|ir_receiver|data_count[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y5_N15
dffeas \u_IR_top_level|ir_receiver|data_count[16] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[16]~50_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[16] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N16
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_count[17]~52 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_count[17]~52_combout  = \u_IR_top_level|ir_receiver|data_count[16]~51  $ (\u_IR_top_level|ir_receiver|data_count [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_IR_top_level|ir_receiver|data_count [17]),
	.cin(\u_IR_top_level|ir_receiver|data_count[16]~51 ),
	.combout(\u_IR_top_level|ir_receiver|data_count[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[17]~52 .lut_mask = 16'h0FF0;
defparam \u_IR_top_level|ir_receiver|data_count[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y5_N17
dffeas \u_IR_top_level|ir_receiver|data_count[17] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_count[17]~52_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|data_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_count[17] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N24
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Selector2~8 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Selector2~8_combout  = (\u_IR_top_level|ir_receiver|data_count [15] & (\u_IR_top_level|ir_receiver|data_count [16] & (\u_IR_top_level|ir_receiver|data_count [0] & \u_IR_top_level|ir_receiver|data_count [17])))

	.dataa(\u_IR_top_level|ir_receiver|data_count [15]),
	.datab(\u_IR_top_level|ir_receiver|data_count [16]),
	.datac(\u_IR_top_level|ir_receiver|data_count [0]),
	.datad(\u_IR_top_level|ir_receiver|data_count [17]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Selector2~8 .lut_mask = 16'h8000;
defparam \u_IR_top_level|ir_receiver|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N20
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Selector2~0 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Selector2~0_combout  = (\u_IR_top_level|ir_receiver|data_count [5] & (\u_IR_top_level|ir_receiver|data_count [10] & (\u_IR_top_level|ir_receiver|data_count [11] & \u_IR_top_level|ir_receiver|data_count [9])))

	.dataa(\u_IR_top_level|ir_receiver|data_count [5]),
	.datab(\u_IR_top_level|ir_receiver|data_count [10]),
	.datac(\u_IR_top_level|ir_receiver|data_count [11]),
	.datad(\u_IR_top_level|ir_receiver|data_count [9]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Selector2~0 .lut_mask = 16'h8000;
defparam \u_IR_top_level|ir_receiver|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N10
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Selector2~5 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Selector2~5_combout  = (\u_IR_top_level|ir_receiver|data_count [2] & (\u_IR_top_level|ir_receiver|data_count [4] & (\u_IR_top_level|ir_receiver|data_count [6] & \u_IR_top_level|ir_receiver|data_count [3])))

	.dataa(\u_IR_top_level|ir_receiver|data_count [2]),
	.datab(\u_IR_top_level|ir_receiver|data_count [4]),
	.datac(\u_IR_top_level|ir_receiver|data_count [6]),
	.datad(\u_IR_top_level|ir_receiver|data_count [3]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Selector2~5 .lut_mask = 16'h8000;
defparam \u_IR_top_level|ir_receiver|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N10
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Selector2~6 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Selector2~6_combout  = (\u_IR_top_level|ir_receiver|data_count [8] & (\u_IR_top_level|ir_receiver|data_count [12] & (\u_IR_top_level|ir_receiver|data_count [13] & \u_IR_top_level|ir_receiver|data_count [7])))

	.dataa(\u_IR_top_level|ir_receiver|data_count [8]),
	.datab(\u_IR_top_level|ir_receiver|data_count [12]),
	.datac(\u_IR_top_level|ir_receiver|data_count [13]),
	.datad(\u_IR_top_level|ir_receiver|data_count [7]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Selector2~6 .lut_mask = 16'h8000;
defparam \u_IR_top_level|ir_receiver|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N12
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Selector2~7 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Selector2~7_combout  = (\u_IR_top_level|ir_receiver|data_count [14] & (\u_IR_top_level|ir_receiver|Selector2~0_combout  & (\u_IR_top_level|ir_receiver|Selector2~5_combout  & \u_IR_top_level|ir_receiver|Selector2~6_combout )))

	.dataa(\u_IR_top_level|ir_receiver|data_count [14]),
	.datab(\u_IR_top_level|ir_receiver|Selector2~0_combout ),
	.datac(\u_IR_top_level|ir_receiver|Selector2~5_combout ),
	.datad(\u_IR_top_level|ir_receiver|Selector2~6_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Selector2~7 .lut_mask = 16'h8000;
defparam \u_IR_top_level|ir_receiver|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N4
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Selector2~9 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Selector2~9_combout  = (\u_IR_top_level|ir_receiver|Selector2~8_combout  & (\u_IR_top_level|ir_receiver|data_count [1] & \u_IR_top_level|ir_receiver|Selector2~7_combout ))

	.dataa(\u_IR_top_level|ir_receiver|Selector2~8_combout ),
	.datab(gnd),
	.datac(\u_IR_top_level|ir_receiver|data_count [1]),
	.datad(\u_IR_top_level|ir_receiver|Selector2~7_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Selector2~9 .lut_mask = 16'hA000;
defparam \u_IR_top_level|ir_receiver|Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N8
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Decoder0~0 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Decoder0~0_combout  = (!\u_IR_top_level|ir_receiver|bitcount [2] & (!\u_IR_top_level|ir_receiver|bitcount [3] & (!\u_IR_top_level|ir_receiver|bitcount [0] & !\u_IR_top_level|ir_receiver|bitcount [1])))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [2]),
	.datab(\u_IR_top_level|ir_receiver|bitcount [3]),
	.datac(\u_IR_top_level|ir_receiver|bitcount [0]),
	.datad(\u_IR_top_level|ir_receiver|bitcount [1]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Decoder0~0 .lut_mask = 16'h0001;
defparam \u_IR_top_level|ir_receiver|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N22
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Decoder0~10 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Decoder0~10_combout  = (!\u_IR_top_level|ir_receiver|bitcount [4] & \u_IR_top_level|ir_receiver|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_IR_top_level|ir_receiver|bitcount [4]),
	.datad(\u_IR_top_level|ir_receiver|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Decoder0~10 .lut_mask = 16'h0F00;
defparam \u_IR_top_level|ir_receiver|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N28
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Selector2~10 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Selector2~10_combout  = (\u_IR_top_level|ir_receiver|state.DATAREAD~q  & ((\u_IR_top_level|ir_receiver|Selector2~9_combout ) # ((\u_IR_top_level|ir_receiver|bitcount [5] & !\u_IR_top_level|ir_receiver|Decoder0~10_combout ))))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [5]),
	.datab(\u_IR_top_level|ir_receiver|Selector2~9_combout ),
	.datac(\u_IR_top_level|ir_receiver|Decoder0~10_combout ),
	.datad(\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Selector2~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Selector2~10 .lut_mask = 16'hCE00;
defparam \u_IR_top_level|ir_receiver|Selector2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N14
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[0]~18 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[0]~18_combout  = \u_IR_top_level|ir_receiver|idle_count [0] $ (VCC)
// \u_IR_top_level|ir_receiver|idle_count[0]~19  = CARRY(\u_IR_top_level|ir_receiver|idle_count [0])

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|idle_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|idle_count[0]~18_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[0]~19 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[0]~18 .lut_mask = 16'h33CC;
defparam \u_IR_top_level|ir_receiver|idle_count[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N2
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|always1~1 (
// Equation(s):
// \u_IR_top_level|ir_receiver|always1~1_combout  = (!\IRDA_RXD~input_o  & !\u_IR_top_level|ir_receiver|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\IRDA_RXD~input_o ),
	.datad(\u_IR_top_level|ir_receiver|state.IDLE~q ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|always1~1 .lut_mask = 16'h000F;
defparam \u_IR_top_level|ir_receiver|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y6_N3
dffeas \u_IR_top_level|ir_receiver|idle_count_flag (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|always1~1_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count_flag .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N15
dffeas \u_IR_top_level|ir_receiver|idle_count[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[0]~18_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[0] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N16
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[1]~20 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[1]~20_combout  = (\u_IR_top_level|ir_receiver|idle_count [1] & (!\u_IR_top_level|ir_receiver|idle_count[0]~19 )) # (!\u_IR_top_level|ir_receiver|idle_count [1] & ((\u_IR_top_level|ir_receiver|idle_count[0]~19 ) # 
// (GND)))
// \u_IR_top_level|ir_receiver|idle_count[1]~21  = CARRY((!\u_IR_top_level|ir_receiver|idle_count[0]~19 ) # (!\u_IR_top_level|ir_receiver|idle_count [1]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|idle_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|idle_count[0]~19 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[1]~20_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[1]~21 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[1]~20 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|idle_count[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y7_N17
dffeas \u_IR_top_level|ir_receiver|idle_count[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[1]~20_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[1] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N18
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[2]~22 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[2]~22_combout  = (\u_IR_top_level|ir_receiver|idle_count [2] & (\u_IR_top_level|ir_receiver|idle_count[1]~21  $ (GND))) # (!\u_IR_top_level|ir_receiver|idle_count [2] & (!\u_IR_top_level|ir_receiver|idle_count[1]~21  
// & VCC))
// \u_IR_top_level|ir_receiver|idle_count[2]~23  = CARRY((\u_IR_top_level|ir_receiver|idle_count [2] & !\u_IR_top_level|ir_receiver|idle_count[1]~21 ))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|idle_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|idle_count[1]~21 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[2]~22_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[2]~23 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[2]~22 .lut_mask = 16'hC30C;
defparam \u_IR_top_level|ir_receiver|idle_count[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y7_N19
dffeas \u_IR_top_level|ir_receiver|idle_count[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[2]~22_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[2] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N20
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[3]~24 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[3]~24_combout  = (\u_IR_top_level|ir_receiver|idle_count [3] & (!\u_IR_top_level|ir_receiver|idle_count[2]~23 )) # (!\u_IR_top_level|ir_receiver|idle_count [3] & ((\u_IR_top_level|ir_receiver|idle_count[2]~23 ) # 
// (GND)))
// \u_IR_top_level|ir_receiver|idle_count[3]~25  = CARRY((!\u_IR_top_level|ir_receiver|idle_count[2]~23 ) # (!\u_IR_top_level|ir_receiver|idle_count [3]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|idle_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|idle_count[2]~23 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[3]~24_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[3]~25 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[3]~24 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|idle_count[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y7_N21
dffeas \u_IR_top_level|ir_receiver|idle_count[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[3]~24_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[3] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N22
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[4]~26 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[4]~26_combout  = (\u_IR_top_level|ir_receiver|idle_count [4] & (\u_IR_top_level|ir_receiver|idle_count[3]~25  $ (GND))) # (!\u_IR_top_level|ir_receiver|idle_count [4] & (!\u_IR_top_level|ir_receiver|idle_count[3]~25  
// & VCC))
// \u_IR_top_level|ir_receiver|idle_count[4]~27  = CARRY((\u_IR_top_level|ir_receiver|idle_count [4] & !\u_IR_top_level|ir_receiver|idle_count[3]~25 ))

	.dataa(\u_IR_top_level|ir_receiver|idle_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|idle_count[3]~25 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[4]~26_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[4]~27 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[4]~26 .lut_mask = 16'hA50A;
defparam \u_IR_top_level|ir_receiver|idle_count[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y7_N23
dffeas \u_IR_top_level|ir_receiver|idle_count[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[4]~26_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[4] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N24
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[5]~28 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[5]~28_combout  = (\u_IR_top_level|ir_receiver|idle_count [5] & (!\u_IR_top_level|ir_receiver|idle_count[4]~27 )) # (!\u_IR_top_level|ir_receiver|idle_count [5] & ((\u_IR_top_level|ir_receiver|idle_count[4]~27 ) # 
// (GND)))
// \u_IR_top_level|ir_receiver|idle_count[5]~29  = CARRY((!\u_IR_top_level|ir_receiver|idle_count[4]~27 ) # (!\u_IR_top_level|ir_receiver|idle_count [5]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|idle_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|idle_count[4]~27 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[5]~28_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[5]~29 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[5]~28 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|idle_count[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y7_N25
dffeas \u_IR_top_level|ir_receiver|idle_count[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[5]~28_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[5] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N26
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[6]~30 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[6]~30_combout  = (\u_IR_top_level|ir_receiver|idle_count [6] & (\u_IR_top_level|ir_receiver|idle_count[5]~29  $ (GND))) # (!\u_IR_top_level|ir_receiver|idle_count [6] & (!\u_IR_top_level|ir_receiver|idle_count[5]~29  
// & VCC))
// \u_IR_top_level|ir_receiver|idle_count[6]~31  = CARRY((\u_IR_top_level|ir_receiver|idle_count [6] & !\u_IR_top_level|ir_receiver|idle_count[5]~29 ))

	.dataa(\u_IR_top_level|ir_receiver|idle_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|idle_count[5]~29 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[6]~30_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[6]~31 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[6]~30 .lut_mask = 16'hA50A;
defparam \u_IR_top_level|ir_receiver|idle_count[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y7_N27
dffeas \u_IR_top_level|ir_receiver|idle_count[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[6]~30_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[6] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N28
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[7]~32 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[7]~32_combout  = (\u_IR_top_level|ir_receiver|idle_count [7] & (!\u_IR_top_level|ir_receiver|idle_count[6]~31 )) # (!\u_IR_top_level|ir_receiver|idle_count [7] & ((\u_IR_top_level|ir_receiver|idle_count[6]~31 ) # 
// (GND)))
// \u_IR_top_level|ir_receiver|idle_count[7]~33  = CARRY((!\u_IR_top_level|ir_receiver|idle_count[6]~31 ) # (!\u_IR_top_level|ir_receiver|idle_count [7]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|idle_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|idle_count[6]~31 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[7]~32_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[7]~33 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[7]~32 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|idle_count[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y7_N29
dffeas \u_IR_top_level|ir_receiver|idle_count[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[7]~32_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[7] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N30
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[8]~34 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[8]~34_combout  = (\u_IR_top_level|ir_receiver|idle_count [8] & (\u_IR_top_level|ir_receiver|idle_count[7]~33  $ (GND))) # (!\u_IR_top_level|ir_receiver|idle_count [8] & (!\u_IR_top_level|ir_receiver|idle_count[7]~33  
// & VCC))
// \u_IR_top_level|ir_receiver|idle_count[8]~35  = CARRY((\u_IR_top_level|ir_receiver|idle_count [8] & !\u_IR_top_level|ir_receiver|idle_count[7]~33 ))

	.dataa(\u_IR_top_level|ir_receiver|idle_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|idle_count[7]~33 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[8]~34_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[8]~35 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[8]~34 .lut_mask = 16'hA50A;
defparam \u_IR_top_level|ir_receiver|idle_count[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y7_N31
dffeas \u_IR_top_level|ir_receiver|idle_count[8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[8]~34_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[8] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N0
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[9]~36 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[9]~36_combout  = (\u_IR_top_level|ir_receiver|idle_count [9] & (!\u_IR_top_level|ir_receiver|idle_count[8]~35 )) # (!\u_IR_top_level|ir_receiver|idle_count [9] & ((\u_IR_top_level|ir_receiver|idle_count[8]~35 ) # 
// (GND)))
// \u_IR_top_level|ir_receiver|idle_count[9]~37  = CARRY((!\u_IR_top_level|ir_receiver|idle_count[8]~35 ) # (!\u_IR_top_level|ir_receiver|idle_count [9]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|idle_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|idle_count[8]~35 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[9]~36_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[9]~37 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[9]~36 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|idle_count[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y6_N1
dffeas \u_IR_top_level|ir_receiver|idle_count[9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[9]~36_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[9] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N2
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[10]~38 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[10]~38_combout  = (\u_IR_top_level|ir_receiver|idle_count [10] & (\u_IR_top_level|ir_receiver|idle_count[9]~37  $ (GND))) # (!\u_IR_top_level|ir_receiver|idle_count [10] & 
// (!\u_IR_top_level|ir_receiver|idle_count[9]~37  & VCC))
// \u_IR_top_level|ir_receiver|idle_count[10]~39  = CARRY((\u_IR_top_level|ir_receiver|idle_count [10] & !\u_IR_top_level|ir_receiver|idle_count[9]~37 ))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|idle_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|idle_count[9]~37 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[10]~38_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[10]~39 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[10]~38 .lut_mask = 16'hC30C;
defparam \u_IR_top_level|ir_receiver|idle_count[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y6_N3
dffeas \u_IR_top_level|ir_receiver|idle_count[10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[10]~38_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[10] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N4
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[11]~40 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[11]~40_combout  = (\u_IR_top_level|ir_receiver|idle_count [11] & (!\u_IR_top_level|ir_receiver|idle_count[10]~39 )) # (!\u_IR_top_level|ir_receiver|idle_count [11] & ((\u_IR_top_level|ir_receiver|idle_count[10]~39 ) 
// # (GND)))
// \u_IR_top_level|ir_receiver|idle_count[11]~41  = CARRY((!\u_IR_top_level|ir_receiver|idle_count[10]~39 ) # (!\u_IR_top_level|ir_receiver|idle_count [11]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|idle_count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|idle_count[10]~39 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[11]~40_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[11]~41 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[11]~40 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|idle_count[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y6_N5
dffeas \u_IR_top_level|ir_receiver|idle_count[11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[11]~40_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[11] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N6
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[12]~42 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[12]~42_combout  = (\u_IR_top_level|ir_receiver|idle_count [12] & (\u_IR_top_level|ir_receiver|idle_count[11]~41  $ (GND))) # (!\u_IR_top_level|ir_receiver|idle_count [12] & 
// (!\u_IR_top_level|ir_receiver|idle_count[11]~41  & VCC))
// \u_IR_top_level|ir_receiver|idle_count[12]~43  = CARRY((\u_IR_top_level|ir_receiver|idle_count [12] & !\u_IR_top_level|ir_receiver|idle_count[11]~41 ))

	.dataa(\u_IR_top_level|ir_receiver|idle_count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|idle_count[11]~41 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[12]~42_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[12]~43 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[12]~42 .lut_mask = 16'hA50A;
defparam \u_IR_top_level|ir_receiver|idle_count[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y6_N7
dffeas \u_IR_top_level|ir_receiver|idle_count[12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[12]~42_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[12] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N8
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[13]~44 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[13]~44_combout  = (\u_IR_top_level|ir_receiver|idle_count [13] & (!\u_IR_top_level|ir_receiver|idle_count[12]~43 )) # (!\u_IR_top_level|ir_receiver|idle_count [13] & ((\u_IR_top_level|ir_receiver|idle_count[12]~43 ) 
// # (GND)))
// \u_IR_top_level|ir_receiver|idle_count[13]~45  = CARRY((!\u_IR_top_level|ir_receiver|idle_count[12]~43 ) # (!\u_IR_top_level|ir_receiver|idle_count [13]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|idle_count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|idle_count[12]~43 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[13]~44_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[13]~45 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[13]~44 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|idle_count[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y6_N9
dffeas \u_IR_top_level|ir_receiver|idle_count[13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[13]~44_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[13] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N10
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[14]~46 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[14]~46_combout  = (\u_IR_top_level|ir_receiver|idle_count [14] & (\u_IR_top_level|ir_receiver|idle_count[13]~45  $ (GND))) # (!\u_IR_top_level|ir_receiver|idle_count [14] & 
// (!\u_IR_top_level|ir_receiver|idle_count[13]~45  & VCC))
// \u_IR_top_level|ir_receiver|idle_count[14]~47  = CARRY((\u_IR_top_level|ir_receiver|idle_count [14] & !\u_IR_top_level|ir_receiver|idle_count[13]~45 ))

	.dataa(\u_IR_top_level|ir_receiver|idle_count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|idle_count[13]~45 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[14]~46_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[14]~47 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[14]~46 .lut_mask = 16'hA50A;
defparam \u_IR_top_level|ir_receiver|idle_count[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y6_N11
dffeas \u_IR_top_level|ir_receiver|idle_count[14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[14]~46_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[14] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N28
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|LessThan0~4 (
// Equation(s):
// \u_IR_top_level|ir_receiver|LessThan0~4_combout  = (\u_IR_top_level|ir_receiver|idle_count [12]) # ((\u_IR_top_level|ir_receiver|idle_count [11]) # ((\u_IR_top_level|ir_receiver|idle_count [13]) # (\u_IR_top_level|ir_receiver|idle_count [10])))

	.dataa(\u_IR_top_level|ir_receiver|idle_count [12]),
	.datab(\u_IR_top_level|ir_receiver|idle_count [11]),
	.datac(\u_IR_top_level|ir_receiver|idle_count [13]),
	.datad(\u_IR_top_level|ir_receiver|idle_count [10]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \u_IR_top_level|ir_receiver|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N12
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[15]~48 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[15]~48_combout  = (\u_IR_top_level|ir_receiver|idle_count [15] & (!\u_IR_top_level|ir_receiver|idle_count[14]~47 )) # (!\u_IR_top_level|ir_receiver|idle_count [15] & ((\u_IR_top_level|ir_receiver|idle_count[14]~47 ) 
// # (GND)))
// \u_IR_top_level|ir_receiver|idle_count[15]~49  = CARRY((!\u_IR_top_level|ir_receiver|idle_count[14]~47 ) # (!\u_IR_top_level|ir_receiver|idle_count [15]))

	.dataa(\u_IR_top_level|ir_receiver|idle_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|idle_count[14]~47 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[15]~48_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[15]~49 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[15]~48 .lut_mask = 16'h5A5F;
defparam \u_IR_top_level|ir_receiver|idle_count[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y6_N13
dffeas \u_IR_top_level|ir_receiver|idle_count[15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[15]~48_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[15] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N14
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[16]~50 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[16]~50_combout  = (\u_IR_top_level|ir_receiver|idle_count [16] & (\u_IR_top_level|ir_receiver|idle_count[15]~49  $ (GND))) # (!\u_IR_top_level|ir_receiver|idle_count [16] & 
// (!\u_IR_top_level|ir_receiver|idle_count[15]~49  & VCC))
// \u_IR_top_level|ir_receiver|idle_count[16]~51  = CARRY((\u_IR_top_level|ir_receiver|idle_count [16] & !\u_IR_top_level|ir_receiver|idle_count[15]~49 ))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|idle_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|idle_count[15]~49 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[16]~50_combout ),
	.cout(\u_IR_top_level|ir_receiver|idle_count[16]~51 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[16]~50 .lut_mask = 16'hC30C;
defparam \u_IR_top_level|ir_receiver|idle_count[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y6_N15
dffeas \u_IR_top_level|ir_receiver|idle_count[16] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[16]~50_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[16] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N16
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|idle_count[17]~52 (
// Equation(s):
// \u_IR_top_level|ir_receiver|idle_count[17]~52_combout  = \u_IR_top_level|ir_receiver|idle_count[16]~51  $ (\u_IR_top_level|ir_receiver|idle_count [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_IR_top_level|ir_receiver|idle_count [17]),
	.cin(\u_IR_top_level|ir_receiver|idle_count[16]~51 ),
	.combout(\u_IR_top_level|ir_receiver|idle_count[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[17]~52 .lut_mask = 16'h0FF0;
defparam \u_IR_top_level|ir_receiver|idle_count[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X80_Y6_N17
dffeas \u_IR_top_level|ir_receiver|idle_count[17] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|idle_count[17]~52_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|idle_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|idle_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|idle_count[17] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|idle_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N30
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|LessThan0~0 (
// Equation(s):
// \u_IR_top_level|ir_receiver|LessThan0~0_combout  = (\u_IR_top_level|ir_receiver|idle_count [17] & (\u_IR_top_level|ir_receiver|idle_count [16] & \u_IR_top_level|ir_receiver|idle_count [15]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|idle_count [17]),
	.datac(\u_IR_top_level|ir_receiver|idle_count [16]),
	.datad(\u_IR_top_level|ir_receiver|idle_count [15]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|LessThan0~0 .lut_mask = 16'hC000;
defparam \u_IR_top_level|ir_receiver|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N12
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|LessThan0~1 (
// Equation(s):
// \u_IR_top_level|ir_receiver|LessThan0~1_combout  = (\u_IR_top_level|ir_receiver|idle_count [3]) # ((\u_IR_top_level|ir_receiver|idle_count [2]) # ((\u_IR_top_level|ir_receiver|idle_count [0]) # (\u_IR_top_level|ir_receiver|idle_count [1])))

	.dataa(\u_IR_top_level|ir_receiver|idle_count [3]),
	.datab(\u_IR_top_level|ir_receiver|idle_count [2]),
	.datac(\u_IR_top_level|ir_receiver|idle_count [0]),
	.datad(\u_IR_top_level|ir_receiver|idle_count [1]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \u_IR_top_level|ir_receiver|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N10
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|LessThan0~2 (
// Equation(s):
// \u_IR_top_level|ir_receiver|LessThan0~2_combout  = (\u_IR_top_level|ir_receiver|idle_count [6] & (\u_IR_top_level|ir_receiver|idle_count [5] & (\u_IR_top_level|ir_receiver|idle_count [4] & \u_IR_top_level|ir_receiver|LessThan0~1_combout )))

	.dataa(\u_IR_top_level|ir_receiver|idle_count [6]),
	.datab(\u_IR_top_level|ir_receiver|idle_count [5]),
	.datac(\u_IR_top_level|ir_receiver|idle_count [4]),
	.datad(\u_IR_top_level|ir_receiver|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|LessThan0~2 .lut_mask = 16'h8000;
defparam \u_IR_top_level|ir_receiver|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N8
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|LessThan0~3 (
// Equation(s):
// \u_IR_top_level|ir_receiver|LessThan0~3_combout  = (\u_IR_top_level|ir_receiver|idle_count [9] & ((\u_IR_top_level|ir_receiver|LessThan0~2_combout ) # ((\u_IR_top_level|ir_receiver|idle_count [8]) # (\u_IR_top_level|ir_receiver|idle_count [7]))))

	.dataa(\u_IR_top_level|ir_receiver|LessThan0~2_combout ),
	.datab(\u_IR_top_level|ir_receiver|idle_count [9]),
	.datac(\u_IR_top_level|ir_receiver|idle_count [8]),
	.datad(\u_IR_top_level|ir_receiver|idle_count [7]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|LessThan0~3 .lut_mask = 16'hCCC8;
defparam \u_IR_top_level|ir_receiver|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N22
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|LessThan0~5 (
// Equation(s):
// \u_IR_top_level|ir_receiver|LessThan0~5_combout  = (\u_IR_top_level|ir_receiver|LessThan0~0_combout  & ((\u_IR_top_level|ir_receiver|idle_count [14]) # ((\u_IR_top_level|ir_receiver|LessThan0~4_combout ) # (\u_IR_top_level|ir_receiver|LessThan0~3_combout 
// ))))

	.dataa(\u_IR_top_level|ir_receiver|idle_count [14]),
	.datab(\u_IR_top_level|ir_receiver|LessThan0~4_combout ),
	.datac(\u_IR_top_level|ir_receiver|LessThan0~0_combout ),
	.datad(\u_IR_top_level|ir_receiver|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|LessThan0~5 .lut_mask = 16'hF0E0;
defparam \u_IR_top_level|ir_receiver|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N18
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Selector0~0 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Selector0~0_combout  = (!\u_IR_top_level|ir_receiver|Selector2~10_combout  & ((\u_IR_top_level|ir_receiver|state.IDLE~q ) # (\u_IR_top_level|ir_receiver|LessThan0~5_combout )))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|Selector2~10_combout ),
	.datac(\u_IR_top_level|ir_receiver|state.IDLE~q ),
	.datad(\u_IR_top_level|ir_receiver|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Selector0~0 .lut_mask = 16'h3330;
defparam \u_IR_top_level|ir_receiver|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y6_N19
dffeas \u_IR_top_level|ir_receiver|state.IDLE (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state.IDLE .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N8
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Selector2~4 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Selector2~4_combout  = (!\u_IR_top_level|ir_receiver|Selector2~3_combout  & ((\u_IR_top_level|ir_receiver|state.IDLE~q ) # (!\u_IR_top_level|ir_receiver|LessThan0~5_combout )))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|state.IDLE~q ),
	.datac(\u_IR_top_level|ir_receiver|Selector2~3_combout ),
	.datad(\u_IR_top_level|ir_receiver|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Selector2~4 .lut_mask = 16'h0C0F;
defparam \u_IR_top_level|ir_receiver|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N24
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Selector1~0 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Selector1~0_combout  = (!\u_IR_top_level|ir_receiver|Selector2~10_combout  & ((\u_IR_top_level|ir_receiver|Selector2~4_combout  & ((\u_IR_top_level|ir_receiver|state.GUIDANCE~q ))) # 
// (!\u_IR_top_level|ir_receiver|Selector2~4_combout  & (!\u_IR_top_level|ir_receiver|Selector2~3_combout ))))

	.dataa(\u_IR_top_level|ir_receiver|Selector2~3_combout ),
	.datab(\u_IR_top_level|ir_receiver|Selector2~4_combout ),
	.datac(\u_IR_top_level|ir_receiver|state.GUIDANCE~q ),
	.datad(\u_IR_top_level|ir_receiver|Selector2~10_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Selector1~0 .lut_mask = 16'h00D1;
defparam \u_IR_top_level|ir_receiver|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y6_N25
dffeas \u_IR_top_level|ir_receiver|state.GUIDANCE (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state.GUIDANCE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state.GUIDANCE .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state.GUIDANCE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N26
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|always3~1 (
// Equation(s):
// \u_IR_top_level|ir_receiver|always3~1_combout  = (\u_IR_top_level|ir_receiver|state.GUIDANCE~q  & \IRDA_RXD~input_o )

	.dataa(\u_IR_top_level|ir_receiver|state.GUIDANCE~q ),
	.datab(gnd),
	.datac(\IRDA_RXD~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|always3~1 .lut_mask = 16'hA0A0;
defparam \u_IR_top_level|ir_receiver|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N27
dffeas \u_IR_top_level|ir_receiver|state_count_flag (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|always3~1_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count_flag .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N15
dffeas \u_IR_top_level|ir_receiver|state_count[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[0]~18_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[0] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N16
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[1]~20 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[1]~20_combout  = (\u_IR_top_level|ir_receiver|state_count [1] & (!\u_IR_top_level|ir_receiver|state_count[0]~19 )) # (!\u_IR_top_level|ir_receiver|state_count [1] & ((\u_IR_top_level|ir_receiver|state_count[0]~19 ) 
// # (GND)))
// \u_IR_top_level|ir_receiver|state_count[1]~21  = CARRY((!\u_IR_top_level|ir_receiver|state_count[0]~19 ) # (!\u_IR_top_level|ir_receiver|state_count [1]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|state_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|state_count[0]~19 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[1]~20_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[1]~21 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[1]~20 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|state_count[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y7_N17
dffeas \u_IR_top_level|ir_receiver|state_count[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[1]~20_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[1] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N18
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[2]~22 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[2]~22_combout  = (\u_IR_top_level|ir_receiver|state_count [2] & (\u_IR_top_level|ir_receiver|state_count[1]~21  $ (GND))) # (!\u_IR_top_level|ir_receiver|state_count [2] & 
// (!\u_IR_top_level|ir_receiver|state_count[1]~21  & VCC))
// \u_IR_top_level|ir_receiver|state_count[2]~23  = CARRY((\u_IR_top_level|ir_receiver|state_count [2] & !\u_IR_top_level|ir_receiver|state_count[1]~21 ))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|state_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|state_count[1]~21 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[2]~22_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[2]~23 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[2]~22 .lut_mask = 16'hC30C;
defparam \u_IR_top_level|ir_receiver|state_count[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y7_N19
dffeas \u_IR_top_level|ir_receiver|state_count[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[2]~22_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[2] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N20
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[3]~24 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[3]~24_combout  = (\u_IR_top_level|ir_receiver|state_count [3] & (!\u_IR_top_level|ir_receiver|state_count[2]~23 )) # (!\u_IR_top_level|ir_receiver|state_count [3] & ((\u_IR_top_level|ir_receiver|state_count[2]~23 ) 
// # (GND)))
// \u_IR_top_level|ir_receiver|state_count[3]~25  = CARRY((!\u_IR_top_level|ir_receiver|state_count[2]~23 ) # (!\u_IR_top_level|ir_receiver|state_count [3]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|state_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|state_count[2]~23 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[3]~24_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[3]~25 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[3]~24 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|state_count[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y7_N21
dffeas \u_IR_top_level|ir_receiver|state_count[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[3]~24_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[3] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N22
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[4]~26 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[4]~26_combout  = (\u_IR_top_level|ir_receiver|state_count [4] & (\u_IR_top_level|ir_receiver|state_count[3]~25  $ (GND))) # (!\u_IR_top_level|ir_receiver|state_count [4] & 
// (!\u_IR_top_level|ir_receiver|state_count[3]~25  & VCC))
// \u_IR_top_level|ir_receiver|state_count[4]~27  = CARRY((\u_IR_top_level|ir_receiver|state_count [4] & !\u_IR_top_level|ir_receiver|state_count[3]~25 ))

	.dataa(\u_IR_top_level|ir_receiver|state_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|state_count[3]~25 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[4]~26_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[4]~27 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[4]~26 .lut_mask = 16'hA50A;
defparam \u_IR_top_level|ir_receiver|state_count[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y7_N23
dffeas \u_IR_top_level|ir_receiver|state_count[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[4]~26_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[4] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N24
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[5]~28 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[5]~28_combout  = (\u_IR_top_level|ir_receiver|state_count [5] & (!\u_IR_top_level|ir_receiver|state_count[4]~27 )) # (!\u_IR_top_level|ir_receiver|state_count [5] & ((\u_IR_top_level|ir_receiver|state_count[4]~27 ) 
// # (GND)))
// \u_IR_top_level|ir_receiver|state_count[5]~29  = CARRY((!\u_IR_top_level|ir_receiver|state_count[4]~27 ) # (!\u_IR_top_level|ir_receiver|state_count [5]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|state_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|state_count[4]~27 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[5]~28_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[5]~29 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[5]~28 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|state_count[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y7_N25
dffeas \u_IR_top_level|ir_receiver|state_count[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[5]~28_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[5] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N26
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[6]~30 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[6]~30_combout  = (\u_IR_top_level|ir_receiver|state_count [6] & (\u_IR_top_level|ir_receiver|state_count[5]~29  $ (GND))) # (!\u_IR_top_level|ir_receiver|state_count [6] & 
// (!\u_IR_top_level|ir_receiver|state_count[5]~29  & VCC))
// \u_IR_top_level|ir_receiver|state_count[6]~31  = CARRY((\u_IR_top_level|ir_receiver|state_count [6] & !\u_IR_top_level|ir_receiver|state_count[5]~29 ))

	.dataa(\u_IR_top_level|ir_receiver|state_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|state_count[5]~29 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[6]~30_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[6]~31 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[6]~30 .lut_mask = 16'hA50A;
defparam \u_IR_top_level|ir_receiver|state_count[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y7_N27
dffeas \u_IR_top_level|ir_receiver|state_count[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[6]~30_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[6] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N28
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[7]~32 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[7]~32_combout  = (\u_IR_top_level|ir_receiver|state_count [7] & (!\u_IR_top_level|ir_receiver|state_count[6]~31 )) # (!\u_IR_top_level|ir_receiver|state_count [7] & ((\u_IR_top_level|ir_receiver|state_count[6]~31 ) 
// # (GND)))
// \u_IR_top_level|ir_receiver|state_count[7]~33  = CARRY((!\u_IR_top_level|ir_receiver|state_count[6]~31 ) # (!\u_IR_top_level|ir_receiver|state_count [7]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|state_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|state_count[6]~31 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[7]~32_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[7]~33 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[7]~32 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|state_count[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y7_N29
dffeas \u_IR_top_level|ir_receiver|state_count[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[7]~32_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[7] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N30
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[8]~34 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[8]~34_combout  = (\u_IR_top_level|ir_receiver|state_count [8] & (\u_IR_top_level|ir_receiver|state_count[7]~33  $ (GND))) # (!\u_IR_top_level|ir_receiver|state_count [8] & 
// (!\u_IR_top_level|ir_receiver|state_count[7]~33  & VCC))
// \u_IR_top_level|ir_receiver|state_count[8]~35  = CARRY((\u_IR_top_level|ir_receiver|state_count [8] & !\u_IR_top_level|ir_receiver|state_count[7]~33 ))

	.dataa(\u_IR_top_level|ir_receiver|state_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|state_count[7]~33 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[8]~34_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[8]~35 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[8]~34 .lut_mask = 16'hA50A;
defparam \u_IR_top_level|ir_receiver|state_count[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y7_N31
dffeas \u_IR_top_level|ir_receiver|state_count[8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[8]~34_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[8] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N0
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[9]~36 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[9]~36_combout  = (\u_IR_top_level|ir_receiver|state_count [9] & (!\u_IR_top_level|ir_receiver|state_count[8]~35 )) # (!\u_IR_top_level|ir_receiver|state_count [9] & ((\u_IR_top_level|ir_receiver|state_count[8]~35 ) 
// # (GND)))
// \u_IR_top_level|ir_receiver|state_count[9]~37  = CARRY((!\u_IR_top_level|ir_receiver|state_count[8]~35 ) # (!\u_IR_top_level|ir_receiver|state_count [9]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|state_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|state_count[8]~35 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[9]~36_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[9]~37 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[9]~36 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|state_count[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y6_N1
dffeas \u_IR_top_level|ir_receiver|state_count[9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[9]~36_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[9] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N2
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[10]~38 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[10]~38_combout  = (\u_IR_top_level|ir_receiver|state_count [10] & (\u_IR_top_level|ir_receiver|state_count[9]~37  $ (GND))) # (!\u_IR_top_level|ir_receiver|state_count [10] & 
// (!\u_IR_top_level|ir_receiver|state_count[9]~37  & VCC))
// \u_IR_top_level|ir_receiver|state_count[10]~39  = CARRY((\u_IR_top_level|ir_receiver|state_count [10] & !\u_IR_top_level|ir_receiver|state_count[9]~37 ))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|state_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|state_count[9]~37 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[10]~38_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[10]~39 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[10]~38 .lut_mask = 16'hC30C;
defparam \u_IR_top_level|ir_receiver|state_count[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y6_N3
dffeas \u_IR_top_level|ir_receiver|state_count[10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[10]~38_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[10] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N4
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[11]~40 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[11]~40_combout  = (\u_IR_top_level|ir_receiver|state_count [11] & (!\u_IR_top_level|ir_receiver|state_count[10]~39 )) # (!\u_IR_top_level|ir_receiver|state_count [11] & 
// ((\u_IR_top_level|ir_receiver|state_count[10]~39 ) # (GND)))
// \u_IR_top_level|ir_receiver|state_count[11]~41  = CARRY((!\u_IR_top_level|ir_receiver|state_count[10]~39 ) # (!\u_IR_top_level|ir_receiver|state_count [11]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|state_count [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|state_count[10]~39 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[11]~40_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[11]~41 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[11]~40 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|state_count[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y6_N5
dffeas \u_IR_top_level|ir_receiver|state_count[11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[11]~40_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[11] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N6
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[12]~42 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[12]~42_combout  = (\u_IR_top_level|ir_receiver|state_count [12] & (\u_IR_top_level|ir_receiver|state_count[11]~41  $ (GND))) # (!\u_IR_top_level|ir_receiver|state_count [12] & 
// (!\u_IR_top_level|ir_receiver|state_count[11]~41  & VCC))
// \u_IR_top_level|ir_receiver|state_count[12]~43  = CARRY((\u_IR_top_level|ir_receiver|state_count [12] & !\u_IR_top_level|ir_receiver|state_count[11]~41 ))

	.dataa(\u_IR_top_level|ir_receiver|state_count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|state_count[11]~41 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[12]~42_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[12]~43 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[12]~42 .lut_mask = 16'hA50A;
defparam \u_IR_top_level|ir_receiver|state_count[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y6_N7
dffeas \u_IR_top_level|ir_receiver|state_count[12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[12]~42_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[12] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N8
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[13]~44 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[13]~44_combout  = (\u_IR_top_level|ir_receiver|state_count [13] & (!\u_IR_top_level|ir_receiver|state_count[12]~43 )) # (!\u_IR_top_level|ir_receiver|state_count [13] & 
// ((\u_IR_top_level|ir_receiver|state_count[12]~43 ) # (GND)))
// \u_IR_top_level|ir_receiver|state_count[13]~45  = CARRY((!\u_IR_top_level|ir_receiver|state_count[12]~43 ) # (!\u_IR_top_level|ir_receiver|state_count [13]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|state_count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|state_count[12]~43 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[13]~44_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[13]~45 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[13]~44 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|state_count[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y6_N9
dffeas \u_IR_top_level|ir_receiver|state_count[13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[13]~44_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[13] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N10
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[14]~46 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[14]~46_combout  = (\u_IR_top_level|ir_receiver|state_count [14] & (\u_IR_top_level|ir_receiver|state_count[13]~45  $ (GND))) # (!\u_IR_top_level|ir_receiver|state_count [14] & 
// (!\u_IR_top_level|ir_receiver|state_count[13]~45  & VCC))
// \u_IR_top_level|ir_receiver|state_count[14]~47  = CARRY((\u_IR_top_level|ir_receiver|state_count [14] & !\u_IR_top_level|ir_receiver|state_count[13]~45 ))

	.dataa(\u_IR_top_level|ir_receiver|state_count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|state_count[13]~45 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[14]~46_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[14]~47 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[14]~46 .lut_mask = 16'hA50A;
defparam \u_IR_top_level|ir_receiver|state_count[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y6_N11
dffeas \u_IR_top_level|ir_receiver|state_count[14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[14]~46_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[14] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N12
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[15]~48 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[15]~48_combout  = (\u_IR_top_level|ir_receiver|state_count [15] & (!\u_IR_top_level|ir_receiver|state_count[14]~47 )) # (!\u_IR_top_level|ir_receiver|state_count [15] & 
// ((\u_IR_top_level|ir_receiver|state_count[14]~47 ) # (GND)))
// \u_IR_top_level|ir_receiver|state_count[15]~49  = CARRY((!\u_IR_top_level|ir_receiver|state_count[14]~47 ) # (!\u_IR_top_level|ir_receiver|state_count [15]))

	.dataa(\u_IR_top_level|ir_receiver|state_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|state_count[14]~47 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[15]~48_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[15]~49 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[15]~48 .lut_mask = 16'h5A5F;
defparam \u_IR_top_level|ir_receiver|state_count[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y6_N13
dffeas \u_IR_top_level|ir_receiver|state_count[15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[15]~48_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[15] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N14
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[16]~50 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[16]~50_combout  = (\u_IR_top_level|ir_receiver|state_count [16] & (\u_IR_top_level|ir_receiver|state_count[15]~49  $ (GND))) # (!\u_IR_top_level|ir_receiver|state_count [16] & 
// (!\u_IR_top_level|ir_receiver|state_count[15]~49  & VCC))
// \u_IR_top_level|ir_receiver|state_count[16]~51  = CARRY((\u_IR_top_level|ir_receiver|state_count [16] & !\u_IR_top_level|ir_receiver|state_count[15]~49 ))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|state_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|state_count[15]~49 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[16]~50_combout ),
	.cout(\u_IR_top_level|ir_receiver|state_count[16]~51 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[16]~50 .lut_mask = 16'hC30C;
defparam \u_IR_top_level|ir_receiver|state_count[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y6_N15
dffeas \u_IR_top_level|ir_receiver|state_count[16] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[16]~50_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[16] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N16
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|state_count[17]~52 (
// Equation(s):
// \u_IR_top_level|ir_receiver|state_count[17]~52_combout  = \u_IR_top_level|ir_receiver|state_count[16]~51  $ (\u_IR_top_level|ir_receiver|state_count [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_IR_top_level|ir_receiver|state_count [17]),
	.cin(\u_IR_top_level|ir_receiver|state_count[16]~51 ),
	.combout(\u_IR_top_level|ir_receiver|state_count[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[17]~52 .lut_mask = 16'h0FF0;
defparam \u_IR_top_level|ir_receiver|state_count[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y6_N17
dffeas \u_IR_top_level|ir_receiver|state_count[17] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|state_count[17]~52_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state_count_flag~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state_count[17] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N18
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Selector2~1 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Selector2~1_combout  = (\u_IR_top_level|ir_receiver|state.GUIDANCE~q  & (\u_IR_top_level|ir_receiver|state_count [16] & \u_IR_top_level|ir_receiver|state_count [17]))

	.dataa(\u_IR_top_level|ir_receiver|state.GUIDANCE~q ),
	.datab(gnd),
	.datac(\u_IR_top_level|ir_receiver|state_count [16]),
	.datad(\u_IR_top_level|ir_receiver|state_count [17]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Selector2~1 .lut_mask = 16'hA000;
defparam \u_IR_top_level|ir_receiver|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N12
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|LessThan1~0 (
// Equation(s):
// \u_IR_top_level|ir_receiver|LessThan1~0_combout  = (\u_IR_top_level|ir_receiver|state_count [3]) # ((\u_IR_top_level|ir_receiver|state_count [2]) # ((\u_IR_top_level|ir_receiver|state_count [0]) # (\u_IR_top_level|ir_receiver|state_count [1])))

	.dataa(\u_IR_top_level|ir_receiver|state_count [3]),
	.datab(\u_IR_top_level|ir_receiver|state_count [2]),
	.datac(\u_IR_top_level|ir_receiver|state_count [0]),
	.datad(\u_IR_top_level|ir_receiver|state_count [1]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \u_IR_top_level|ir_receiver|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N10
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|LessThan1~1 (
// Equation(s):
// \u_IR_top_level|ir_receiver|LessThan1~1_combout  = (\u_IR_top_level|ir_receiver|state_count [6] & ((\u_IR_top_level|ir_receiver|state_count [5]) # ((\u_IR_top_level|ir_receiver|state_count [4] & \u_IR_top_level|ir_receiver|LessThan1~0_combout ))))

	.dataa(\u_IR_top_level|ir_receiver|state_count [4]),
	.datab(\u_IR_top_level|ir_receiver|state_count [5]),
	.datac(\u_IR_top_level|ir_receiver|state_count [6]),
	.datad(\u_IR_top_level|ir_receiver|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|LessThan1~1 .lut_mask = 16'hE0C0;
defparam \u_IR_top_level|ir_receiver|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N8
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|LessThan1~2 (
// Equation(s):
// \u_IR_top_level|ir_receiver|LessThan1~2_combout  = (\u_IR_top_level|ir_receiver|state_count [9]) # ((\u_IR_top_level|ir_receiver|state_count [8]) # (\u_IR_top_level|ir_receiver|state_count [7]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|state_count [9]),
	.datac(\u_IR_top_level|ir_receiver|state_count [8]),
	.datad(\u_IR_top_level|ir_receiver|state_count [7]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|LessThan1~2 .lut_mask = 16'hFFFC;
defparam \u_IR_top_level|ir_receiver|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N28
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|LessThan1~3 (
// Equation(s):
// \u_IR_top_level|ir_receiver|LessThan1~3_combout  = (\u_IR_top_level|ir_receiver|state_count [11]) # ((\u_IR_top_level|ir_receiver|state_count [10] & ((\u_IR_top_level|ir_receiver|LessThan1~1_combout ) # (\u_IR_top_level|ir_receiver|LessThan1~2_combout 
// ))))

	.dataa(\u_IR_top_level|ir_receiver|LessThan1~1_combout ),
	.datab(\u_IR_top_level|ir_receiver|state_count [10]),
	.datac(\u_IR_top_level|ir_receiver|state_count [11]),
	.datad(\u_IR_top_level|ir_receiver|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|LessThan1~3 .lut_mask = 16'hFCF8;
defparam \u_IR_top_level|ir_receiver|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N22
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Selector2~2 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Selector2~2_combout  = (\u_IR_top_level|ir_receiver|LessThan1~3_combout  & (\u_IR_top_level|ir_receiver|state_count [13] & \u_IR_top_level|ir_receiver|state_count [12]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|LessThan1~3_combout ),
	.datac(\u_IR_top_level|ir_receiver|state_count [13]),
	.datad(\u_IR_top_level|ir_receiver|state_count [12]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Selector2~2 .lut_mask = 16'hC000;
defparam \u_IR_top_level|ir_receiver|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N24
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Selector2~3 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Selector2~3_combout  = (\u_IR_top_level|ir_receiver|Selector2~1_combout  & ((\u_IR_top_level|ir_receiver|state_count [15]) # ((\u_IR_top_level|ir_receiver|Selector2~2_combout ) # (\u_IR_top_level|ir_receiver|state_count 
// [14]))))

	.dataa(\u_IR_top_level|ir_receiver|state_count [15]),
	.datab(\u_IR_top_level|ir_receiver|Selector2~1_combout ),
	.datac(\u_IR_top_level|ir_receiver|Selector2~2_combout ),
	.datad(\u_IR_top_level|ir_receiver|state_count [14]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Selector2~3 .lut_mask = 16'hCCC8;
defparam \u_IR_top_level|ir_receiver|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N16
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Selector2~11 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Selector2~11_combout  = (!\u_IR_top_level|ir_receiver|Selector2~10_combout  & ((\u_IR_top_level|ir_receiver|Selector2~4_combout  & ((\u_IR_top_level|ir_receiver|state.DATAREAD~q ))) # 
// (!\u_IR_top_level|ir_receiver|Selector2~4_combout  & (\u_IR_top_level|ir_receiver|Selector2~3_combout ))))

	.dataa(\u_IR_top_level|ir_receiver|Selector2~3_combout ),
	.datab(\u_IR_top_level|ir_receiver|Selector2~4_combout ),
	.datac(\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.datad(\u_IR_top_level|ir_receiver|Selector2~10_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Selector2~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Selector2~11 .lut_mask = 16'h00E2;
defparam \u_IR_top_level|ir_receiver|Selector2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y6_N17
dffeas \u_IR_top_level|ir_receiver|state.DATAREAD (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|Selector2~11_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|state.DATAREAD .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|state.DATAREAD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N4
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Equal0~0 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Equal0~0_combout  = (\u_IR_top_level|ir_receiver|data_count [8]) # ((\u_IR_top_level|ir_receiver|data_count [7]) # ((\u_IR_top_level|ir_receiver|data_count [6]) # (\u_IR_top_level|ir_receiver|data_count [2])))

	.dataa(\u_IR_top_level|ir_receiver|data_count [8]),
	.datab(\u_IR_top_level|ir_receiver|data_count [7]),
	.datac(\u_IR_top_level|ir_receiver|data_count [6]),
	.datad(\u_IR_top_level|ir_receiver|data_count [2]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Equal0~0 .lut_mask = 16'hFFFE;
defparam \u_IR_top_level|ir_receiver|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N26
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Equal0~1 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Equal0~1_combout  = (\u_IR_top_level|ir_receiver|data_count [17]) # ((\u_IR_top_level|ir_receiver|data_count [4]) # ((\u_IR_top_level|ir_receiver|data_count [16]) # (\u_IR_top_level|ir_receiver|data_count [3])))

	.dataa(\u_IR_top_level|ir_receiver|data_count [17]),
	.datab(\u_IR_top_level|ir_receiver|data_count [4]),
	.datac(\u_IR_top_level|ir_receiver|data_count [16]),
	.datad(\u_IR_top_level|ir_receiver|data_count [3]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Equal0~1 .lut_mask = 16'hFFFE;
defparam \u_IR_top_level|ir_receiver|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N6
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Equal0~2 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Equal0~2_combout  = (((\u_IR_top_level|ir_receiver|Equal0~0_combout ) # (\u_IR_top_level|ir_receiver|Equal0~1_combout )) # (!\u_IR_top_level|ir_receiver|Selector2~0_combout )) # (!\u_IR_top_level|ir_receiver|data_count [14])

	.dataa(\u_IR_top_level|ir_receiver|data_count [14]),
	.datab(\u_IR_top_level|ir_receiver|Selector2~0_combout ),
	.datac(\u_IR_top_level|ir_receiver|Equal0~0_combout ),
	.datad(\u_IR_top_level|ir_receiver|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Equal0~2 .lut_mask = 16'hFFF7;
defparam \u_IR_top_level|ir_receiver|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N22
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Equal0~3 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Equal0~3_combout  = (\u_IR_top_level|ir_receiver|data_count [15]) # ((\u_IR_top_level|ir_receiver|data_count [0]) # ((\u_IR_top_level|ir_receiver|data_count [13]) # (\u_IR_top_level|ir_receiver|data_count [12])))

	.dataa(\u_IR_top_level|ir_receiver|data_count [15]),
	.datab(\u_IR_top_level|ir_receiver|data_count [0]),
	.datac(\u_IR_top_level|ir_receiver|data_count [13]),
	.datad(\u_IR_top_level|ir_receiver|data_count [12]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Equal0~3 .lut_mask = 16'hFFFE;
defparam \u_IR_top_level|ir_receiver|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N0
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|bitcount[2]~18 (
// Equation(s):
// \u_IR_top_level|ir_receiver|bitcount[2]~18_combout  = ((!\u_IR_top_level|ir_receiver|Equal0~2_combout  & (!\u_IR_top_level|ir_receiver|data_count [1] & !\u_IR_top_level|ir_receiver|Equal0~3_combout ))) # (!\u_IR_top_level|ir_receiver|state.DATAREAD~q )

	.dataa(\u_IR_top_level|ir_receiver|Equal0~2_combout ),
	.datab(\u_IR_top_level|ir_receiver|data_count [1]),
	.datac(\u_IR_top_level|ir_receiver|Equal0~3_combout ),
	.datad(\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|bitcount[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|bitcount[2]~18 .lut_mask = 16'h01FF;
defparam \u_IR_top_level|ir_receiver|bitcount[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y7_N25
dffeas \u_IR_top_level|ir_receiver|bitcount[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|bitcount[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(\u_IR_top_level|ir_receiver|bitcount[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|bitcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|bitcount[4] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|bitcount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N26
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|bitcount[5]~16 (
// Equation(s):
// \u_IR_top_level|ir_receiver|bitcount[5]~16_combout  = \u_IR_top_level|ir_receiver|bitcount [5] $ (\u_IR_top_level|ir_receiver|bitcount[4]~15 )

	.dataa(\u_IR_top_level|ir_receiver|bitcount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_IR_top_level|ir_receiver|bitcount[4]~15 ),
	.combout(\u_IR_top_level|ir_receiver|bitcount[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|bitcount[5]~16 .lut_mask = 16'h5A5A;
defparam \u_IR_top_level|ir_receiver|bitcount[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y7_N27
dffeas \u_IR_top_level|ir_receiver|bitcount[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|bitcount[5]~16_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(\u_IR_top_level|ir_receiver|bitcount[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|bitcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|bitcount[5] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|bitcount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N26
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|LessThan4~0 (
// Equation(s):
// \u_IR_top_level|ir_receiver|LessThan4~0_combout  = (!\u_IR_top_level|ir_receiver|data_count [10] & (!\u_IR_top_level|ir_receiver|data_count [11] & !\u_IR_top_level|ir_receiver|data_count [12]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|data_count [10]),
	.datac(\u_IR_top_level|ir_receiver|data_count [11]),
	.datad(\u_IR_top_level|ir_receiver|data_count [12]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|LessThan4~0 .lut_mask = 16'h0003;
defparam \u_IR_top_level|ir_receiver|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N8
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|LessThan4~1 (
// Equation(s):
// \u_IR_top_level|ir_receiver|LessThan4~1_combout  = (!\u_IR_top_level|ir_receiver|data_count [8] & (!\u_IR_top_level|ir_receiver|data_count [6] & !\u_IR_top_level|ir_receiver|data_count [7]))

	.dataa(\u_IR_top_level|ir_receiver|data_count [8]),
	.datab(gnd),
	.datac(\u_IR_top_level|ir_receiver|data_count [6]),
	.datad(\u_IR_top_level|ir_receiver|data_count [7]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|LessThan4~1 .lut_mask = 16'h0005;
defparam \u_IR_top_level|ir_receiver|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y6_N2
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|LessThan4~2 (
// Equation(s):
// \u_IR_top_level|ir_receiver|LessThan4~2_combout  = (!\u_IR_top_level|ir_receiver|data_count [5] & (((!\u_IR_top_level|ir_receiver|data_count [3]) # (!\u_IR_top_level|ir_receiver|data_count [4])) # (!\u_IR_top_level|ir_receiver|data_count [2])))

	.dataa(\u_IR_top_level|ir_receiver|data_count [5]),
	.datab(\u_IR_top_level|ir_receiver|data_count [2]),
	.datac(\u_IR_top_level|ir_receiver|data_count [4]),
	.datad(\u_IR_top_level|ir_receiver|data_count [3]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|LessThan4~2 .lut_mask = 16'h1555;
defparam \u_IR_top_level|ir_receiver|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N28
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|LessThan4~3 (
// Equation(s):
// \u_IR_top_level|ir_receiver|LessThan4~3_combout  = (\u_IR_top_level|ir_receiver|LessThan4~0_combout  & (((\u_IR_top_level|ir_receiver|LessThan4~1_combout  & \u_IR_top_level|ir_receiver|LessThan4~2_combout )) # (!\u_IR_top_level|ir_receiver|data_count 
// [9])))

	.dataa(\u_IR_top_level|ir_receiver|LessThan4~0_combout ),
	.datab(\u_IR_top_level|ir_receiver|data_count [9]),
	.datac(\u_IR_top_level|ir_receiver|LessThan4~1_combout ),
	.datad(\u_IR_top_level|ir_receiver|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|LessThan4~3 .lut_mask = 16'hA222;
defparam \u_IR_top_level|ir_receiver|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y5_N18
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|LessThan4~4 (
// Equation(s):
// \u_IR_top_level|ir_receiver|LessThan4~4_combout  = ((!\u_IR_top_level|ir_receiver|data_count [14] & ((\u_IR_top_level|ir_receiver|LessThan4~3_combout ) # (!\u_IR_top_level|ir_receiver|data_count [13])))) # (!\u_IR_top_level|ir_receiver|data_count [15])

	.dataa(\u_IR_top_level|ir_receiver|data_count [15]),
	.datab(\u_IR_top_level|ir_receiver|LessThan4~3_combout ),
	.datac(\u_IR_top_level|ir_receiver|data_count [13]),
	.datad(\u_IR_top_level|ir_receiver|data_count [14]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|LessThan4~4 .lut_mask = 16'h55DF;
defparam \u_IR_top_level|ir_receiver|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N20
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|LessThan4~5 (
// Equation(s):
// \u_IR_top_level|ir_receiver|LessThan4~5_combout  = (!\u_IR_top_level|ir_receiver|data_count [17] & !\u_IR_top_level|ir_receiver|data_count [16])

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|data_count [17]),
	.datac(\u_IR_top_level|ir_receiver|data_count [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|LessThan4~5 .lut_mask = 16'h0303;
defparam \u_IR_top_level|ir_receiver|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N6
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Decoder0~1 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Decoder0~1_combout  = (!\u_IR_top_level|ir_receiver|bitcount [5] & (\u_IR_top_level|ir_receiver|bitcount [4] & ((!\u_IR_top_level|ir_receiver|LessThan4~5_combout ) # (!\u_IR_top_level|ir_receiver|LessThan4~4_combout ))))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [5]),
	.datab(\u_IR_top_level|ir_receiver|LessThan4~4_combout ),
	.datac(\u_IR_top_level|ir_receiver|bitcount [4]),
	.datad(\u_IR_top_level|ir_receiver|LessThan4~5_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Decoder0~1 .lut_mask = 16'h1050;
defparam \u_IR_top_level|ir_receiver|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N16
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Decoder0~7 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Decoder0~7_combout  = (\u_IR_top_level|ir_receiver|Decoder0~1_combout  & (!\u_IR_top_level|ir_receiver|bitcount [0] & \u_IR_top_level|ir_receiver|bitcount [1]))

	.dataa(\u_IR_top_level|ir_receiver|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\u_IR_top_level|ir_receiver|bitcount [0]),
	.datad(\u_IR_top_level|ir_receiver|bitcount [1]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Decoder0~7 .lut_mask = 16'h0A00;
defparam \u_IR_top_level|ir_receiver|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N10
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data~10 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data~10_combout  = (\u_IR_top_level|ir_receiver|data [21]) # ((\u_IR_top_level|ir_receiver|bitcount [2] & (!\u_IR_top_level|ir_receiver|bitcount [3] & \u_IR_top_level|ir_receiver|Decoder0~7_combout )))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [2]),
	.datab(\u_IR_top_level|ir_receiver|bitcount [3]),
	.datac(\u_IR_top_level|ir_receiver|data [21]),
	.datad(\u_IR_top_level|ir_receiver|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data~10 .lut_mask = 16'hF2F0;
defparam \u_IR_top_level|ir_receiver|data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N11
dffeas \u_IR_top_level|ir_receiver|data[21] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data~10_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data[21] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N18
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_buf[21]~feeder (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_buf[21]~feeder_combout  = \u_IR_top_level|ir_receiver|data [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_IR_top_level|ir_receiver|data [21]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data_buf[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[21]~feeder .lut_mask = 16'hFF00;
defparam \u_IR_top_level|ir_receiver|data_buf[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N6
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Decoder0~4 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Decoder0~4_combout  = (\u_IR_top_level|ir_receiver|bitcount [1] & (!\u_IR_top_level|ir_receiver|bitcount [2] & (\u_IR_top_level|ir_receiver|Decoder0~1_combout  & !\u_IR_top_level|ir_receiver|bitcount [0])))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [1]),
	.datab(\u_IR_top_level|ir_receiver|bitcount [2]),
	.datac(\u_IR_top_level|ir_receiver|Decoder0~1_combout ),
	.datad(\u_IR_top_level|ir_receiver|bitcount [0]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Decoder0~4 .lut_mask = 16'h0020;
defparam \u_IR_top_level|ir_receiver|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N22
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data~3 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data~3_combout  = (\u_IR_top_level|ir_receiver|data [17]) # ((\u_IR_top_level|ir_receiver|Decoder0~4_combout  & !\u_IR_top_level|ir_receiver|bitcount [3]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|Decoder0~4_combout ),
	.datac(\u_IR_top_level|ir_receiver|data [17]),
	.datad(\u_IR_top_level|ir_receiver|bitcount [3]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data~3 .lut_mask = 16'hF0FC;
defparam \u_IR_top_level|ir_receiver|data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N23
dffeas \u_IR_top_level|ir_receiver|data[17] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data~3_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data[17] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N26
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Decoder0~3 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Decoder0~3_combout  = (\u_IR_top_level|ir_receiver|Decoder0~1_combout  & (\u_IR_top_level|ir_receiver|bitcount [0] & !\u_IR_top_level|ir_receiver|bitcount [2]))

	.dataa(\u_IR_top_level|ir_receiver|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\u_IR_top_level|ir_receiver|bitcount [0]),
	.datad(\u_IR_top_level|ir_receiver|bitcount [2]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Decoder0~3 .lut_mask = 16'h00A0;
defparam \u_IR_top_level|ir_receiver|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N20
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data~2 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data~2_combout  = (\u_IR_top_level|ir_receiver|data [24]) # ((\u_IR_top_level|ir_receiver|Decoder0~3_combout  & (\u_IR_top_level|ir_receiver|bitcount [3] & !\u_IR_top_level|ir_receiver|bitcount [1])))

	.dataa(\u_IR_top_level|ir_receiver|Decoder0~3_combout ),
	.datab(\u_IR_top_level|ir_receiver|bitcount [3]),
	.datac(\u_IR_top_level|ir_receiver|data [24]),
	.datad(\u_IR_top_level|ir_receiver|bitcount [1]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data~2 .lut_mask = 16'hF0F8;
defparam \u_IR_top_level|ir_receiver|data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N21
dffeas \u_IR_top_level|ir_receiver|data[24] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data~2_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data[24] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N4
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data~4 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data~4_combout  = (\u_IR_top_level|ir_receiver|data [25]) # ((\u_IR_top_level|ir_receiver|bitcount [3] & \u_IR_top_level|ir_receiver|Decoder0~4_combout ))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [3]),
	.datab(gnd),
	.datac(\u_IR_top_level|ir_receiver|data [25]),
	.datad(\u_IR_top_level|ir_receiver|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data~4 .lut_mask = 16'hFAF0;
defparam \u_IR_top_level|ir_receiver|data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y7_N5
dffeas \u_IR_top_level|ir_receiver|data[25] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data~4_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data[25] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N6
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data~1 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data~1_combout  = (\u_IR_top_level|ir_receiver|data [16]) # ((\u_IR_top_level|ir_receiver|Decoder0~3_combout  & (!\u_IR_top_level|ir_receiver|bitcount [3] & !\u_IR_top_level|ir_receiver|bitcount [1])))

	.dataa(\u_IR_top_level|ir_receiver|Decoder0~3_combout ),
	.datab(\u_IR_top_level|ir_receiver|bitcount [3]),
	.datac(\u_IR_top_level|ir_receiver|data [16]),
	.datad(\u_IR_top_level|ir_receiver|bitcount [1]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data~1 .lut_mask = 16'hF0F2;
defparam \u_IR_top_level|ir_receiver|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N7
dffeas \u_IR_top_level|ir_receiver|data[16] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data~1_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data[16] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N30
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_buf[23]~0 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_buf[23]~0_combout  = (\u_IR_top_level|ir_receiver|data [17] & (!\u_IR_top_level|ir_receiver|data [25] & (\u_IR_top_level|ir_receiver|data [24] $ (\u_IR_top_level|ir_receiver|data [16])))) # 
// (!\u_IR_top_level|ir_receiver|data [17] & (\u_IR_top_level|ir_receiver|data [25] & (\u_IR_top_level|ir_receiver|data [24] $ (\u_IR_top_level|ir_receiver|data [16]))))

	.dataa(\u_IR_top_level|ir_receiver|data [17]),
	.datab(\u_IR_top_level|ir_receiver|data [24]),
	.datac(\u_IR_top_level|ir_receiver|data [25]),
	.datad(\u_IR_top_level|ir_receiver|data [16]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data_buf[23]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[23]~0 .lut_mask = 16'h1248;
defparam \u_IR_top_level|ir_receiver|data_buf[23]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N14
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_buf[23]~1 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_buf[23]~1_combout  = (\u_IR_top_level|ir_receiver|bitcount [5] & (!\u_IR_top_level|ir_receiver|bitcount [4] & (\u_IR_top_level|ir_receiver|data_buf[23]~0_combout  & \u_IR_top_level|ir_receiver|Decoder0~0_combout )))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [5]),
	.datab(\u_IR_top_level|ir_receiver|bitcount [4]),
	.datac(\u_IR_top_level|ir_receiver|data_buf[23]~0_combout ),
	.datad(\u_IR_top_level|ir_receiver|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data_buf[23]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[23]~1 .lut_mask = 16'h2000;
defparam \u_IR_top_level|ir_receiver|data_buf[23]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N28
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Decoder0~5 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Decoder0~5_combout  = (\u_IR_top_level|ir_receiver|bitcount [1] & (\u_IR_top_level|ir_receiver|Decoder0~1_combout  & \u_IR_top_level|ir_receiver|bitcount [0]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|bitcount [1]),
	.datac(\u_IR_top_level|ir_receiver|Decoder0~1_combout ),
	.datad(\u_IR_top_level|ir_receiver|bitcount [0]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Decoder0~5 .lut_mask = 16'hC000;
defparam \u_IR_top_level|ir_receiver|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N30
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data~12 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data~12_combout  = (\u_IR_top_level|ir_receiver|data [22]) # ((!\u_IR_top_level|ir_receiver|bitcount [3] & (\u_IR_top_level|ir_receiver|Decoder0~5_combout  & \u_IR_top_level|ir_receiver|bitcount [2])))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [3]),
	.datab(\u_IR_top_level|ir_receiver|Decoder0~5_combout ),
	.datac(\u_IR_top_level|ir_receiver|data [22]),
	.datad(\u_IR_top_level|ir_receiver|bitcount [2]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data~12 .lut_mask = 16'hF4F0;
defparam \u_IR_top_level|ir_receiver|data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y7_N31
dffeas \u_IR_top_level|ir_receiver|data[22] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data~12_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data[22] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N18
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Decoder0~8 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Decoder0~8_combout  = (!\u_IR_top_level|ir_receiver|bitcount [2] & (\u_IR_top_level|ir_receiver|bitcount [3] & (!\u_IR_top_level|ir_receiver|bitcount [0] & !\u_IR_top_level|ir_receiver|bitcount [1])))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [2]),
	.datab(\u_IR_top_level|ir_receiver|bitcount [3]),
	.datac(\u_IR_top_level|ir_receiver|bitcount [0]),
	.datad(\u_IR_top_level|ir_receiver|bitcount [1]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Decoder0~8 .lut_mask = 16'h0004;
defparam \u_IR_top_level|ir_receiver|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N28
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data~14 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data~14_combout  = (\u_IR_top_level|ir_receiver|data [23]) # ((\u_IR_top_level|ir_receiver|Decoder0~1_combout  & \u_IR_top_level|ir_receiver|Decoder0~8_combout ))

	.dataa(\u_IR_top_level|ir_receiver|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\u_IR_top_level|ir_receiver|data [23]),
	.datad(\u_IR_top_level|ir_receiver|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data~14 .lut_mask = 16'hFAF0;
defparam \u_IR_top_level|ir_receiver|data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N29
dffeas \u_IR_top_level|ir_receiver|data[23] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data~14_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data[23] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N0
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Decoder0~9 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Decoder0~9_combout  = (\u_IR_top_level|ir_receiver|bitcount [5] & (!\u_IR_top_level|ir_receiver|bitcount [4] & \u_IR_top_level|ir_receiver|Decoder0~0_combout ))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [5]),
	.datab(gnd),
	.datac(\u_IR_top_level|ir_receiver|bitcount [4]),
	.datad(\u_IR_top_level|ir_receiver|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Decoder0~9 .lut_mask = 16'h0A00;
defparam \u_IR_top_level|ir_receiver|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y6_N12
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data~15 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data~15_combout  = (\u_IR_top_level|ir_receiver|data [31]) # ((\u_IR_top_level|ir_receiver|Decoder0~9_combout  & ((!\u_IR_top_level|ir_receiver|LessThan4~5_combout ) # (!\u_IR_top_level|ir_receiver|LessThan4~4_combout ))))

	.dataa(\u_IR_top_level|ir_receiver|LessThan4~4_combout ),
	.datab(\u_IR_top_level|ir_receiver|LessThan4~5_combout ),
	.datac(\u_IR_top_level|ir_receiver|data [31]),
	.datad(\u_IR_top_level|ir_receiver|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data~15 .lut_mask = 16'hF7F0;
defparam \u_IR_top_level|ir_receiver|data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y6_N13
dffeas \u_IR_top_level|ir_receiver|data[31] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data~15_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data[31] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N14
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data~13 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data~13_combout  = (\u_IR_top_level|ir_receiver|data [30]) # ((\u_IR_top_level|ir_receiver|Decoder0~5_combout  & (\u_IR_top_level|ir_receiver|bitcount [2] & \u_IR_top_level|ir_receiver|bitcount [3])))

	.dataa(\u_IR_top_level|ir_receiver|Decoder0~5_combout ),
	.datab(\u_IR_top_level|ir_receiver|bitcount [2]),
	.datac(\u_IR_top_level|ir_receiver|data [30]),
	.datad(\u_IR_top_level|ir_receiver|bitcount [3]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data~13 .lut_mask = 16'hF8F0;
defparam \u_IR_top_level|ir_receiver|data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N15
dffeas \u_IR_top_level|ir_receiver|data[30] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data~13_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data[30] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N26
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_buf[23]~4 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_buf[23]~4_combout  = (\u_IR_top_level|ir_receiver|data [22] & (!\u_IR_top_level|ir_receiver|data [30] & (\u_IR_top_level|ir_receiver|data [23] $ (\u_IR_top_level|ir_receiver|data [31])))) # 
// (!\u_IR_top_level|ir_receiver|data [22] & (\u_IR_top_level|ir_receiver|data [30] & (\u_IR_top_level|ir_receiver|data [23] $ (\u_IR_top_level|ir_receiver|data [31]))))

	.dataa(\u_IR_top_level|ir_receiver|data [22]),
	.datab(\u_IR_top_level|ir_receiver|data [23]),
	.datac(\u_IR_top_level|ir_receiver|data [31]),
	.datad(\u_IR_top_level|ir_receiver|data [30]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data_buf[23]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[23]~4 .lut_mask = 16'h1428;
defparam \u_IR_top_level|ir_receiver|data_buf[23]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N12
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data~6 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data~6_combout  = (\u_IR_top_level|ir_receiver|data [26]) # ((\u_IR_top_level|ir_receiver|bitcount [3] & (\u_IR_top_level|ir_receiver|Decoder0~5_combout  & !\u_IR_top_level|ir_receiver|bitcount [2])))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [3]),
	.datab(\u_IR_top_level|ir_receiver|Decoder0~5_combout ),
	.datac(\u_IR_top_level|ir_receiver|data [26]),
	.datad(\u_IR_top_level|ir_receiver|bitcount [2]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data~6 .lut_mask = 16'hF0F8;
defparam \u_IR_top_level|ir_receiver|data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y7_N13
dffeas \u_IR_top_level|ir_receiver|data[26] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data~6_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data[26] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N14
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Decoder0~6 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Decoder0~6_combout  = (\u_IR_top_level|ir_receiver|bitcount [2] & (\u_IR_top_level|ir_receiver|Decoder0~1_combout  & !\u_IR_top_level|ir_receiver|bitcount [0]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|bitcount [2]),
	.datac(\u_IR_top_level|ir_receiver|Decoder0~1_combout ),
	.datad(\u_IR_top_level|ir_receiver|bitcount [0]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Decoder0~6 .lut_mask = 16'h00C0;
defparam \u_IR_top_level|ir_receiver|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N2
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data~7 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data~7_combout  = (\u_IR_top_level|ir_receiver|data [19]) # ((!\u_IR_top_level|ir_receiver|bitcount [3] & (\u_IR_top_level|ir_receiver|Decoder0~6_combout  & !\u_IR_top_level|ir_receiver|bitcount [1])))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [3]),
	.datab(\u_IR_top_level|ir_receiver|Decoder0~6_combout ),
	.datac(\u_IR_top_level|ir_receiver|data [19]),
	.datad(\u_IR_top_level|ir_receiver|bitcount [1]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data~7 .lut_mask = 16'hF0F4;
defparam \u_IR_top_level|ir_receiver|data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y7_N3
dffeas \u_IR_top_level|ir_receiver|data[19] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data~7_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data[19] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N8
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data~8 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data~8_combout  = (\u_IR_top_level|ir_receiver|data [27]) # ((\u_IR_top_level|ir_receiver|bitcount [3] & (\u_IR_top_level|ir_receiver|Decoder0~6_combout  & !\u_IR_top_level|ir_receiver|bitcount [1])))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [3]),
	.datab(\u_IR_top_level|ir_receiver|Decoder0~6_combout ),
	.datac(\u_IR_top_level|ir_receiver|data [27]),
	.datad(\u_IR_top_level|ir_receiver|bitcount [1]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data~8 .lut_mask = 16'hF0F8;
defparam \u_IR_top_level|ir_receiver|data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y7_N9
dffeas \u_IR_top_level|ir_receiver|data[27] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data~8_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data[27] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N0
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_buf[23]~2 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_buf[23]~2_combout  = (\u_IR_top_level|ir_receiver|data [26] & (!\u_IR_top_level|ir_receiver|data [18] & (\u_IR_top_level|ir_receiver|data [19] $ (\u_IR_top_level|ir_receiver|data [27])))) # 
// (!\u_IR_top_level|ir_receiver|data [26] & (\u_IR_top_level|ir_receiver|data [18] & (\u_IR_top_level|ir_receiver|data [19] $ (\u_IR_top_level|ir_receiver|data [27]))))

	.dataa(\u_IR_top_level|ir_receiver|data [26]),
	.datab(\u_IR_top_level|ir_receiver|data [19]),
	.datac(\u_IR_top_level|ir_receiver|data [27]),
	.datad(\u_IR_top_level|ir_receiver|data [18]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data_buf[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[23]~2 .lut_mask = 16'h1428;
defparam \u_IR_top_level|ir_receiver|data_buf[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N12
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|Decoder0~2 (
// Equation(s):
// \u_IR_top_level|ir_receiver|Decoder0~2_combout  = (\u_IR_top_level|ir_receiver|Decoder0~1_combout  & (\u_IR_top_level|ir_receiver|bitcount [0] & \u_IR_top_level|ir_receiver|bitcount [2]))

	.dataa(\u_IR_top_level|ir_receiver|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\u_IR_top_level|ir_receiver|bitcount [0]),
	.datad(\u_IR_top_level|ir_receiver|bitcount [2]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|Decoder0~2 .lut_mask = 16'hA000;
defparam \u_IR_top_level|ir_receiver|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N4
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data~9 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data~9_combout  = (\u_IR_top_level|ir_receiver|data [28]) # ((\u_IR_top_level|ir_receiver|Decoder0~2_combout  & (!\u_IR_top_level|ir_receiver|bitcount [1] & \u_IR_top_level|ir_receiver|bitcount [3])))

	.dataa(\u_IR_top_level|ir_receiver|Decoder0~2_combout ),
	.datab(\u_IR_top_level|ir_receiver|bitcount [1]),
	.datac(\u_IR_top_level|ir_receiver|data [28]),
	.datad(\u_IR_top_level|ir_receiver|bitcount [3]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data~9 .lut_mask = 16'hF2F0;
defparam \u_IR_top_level|ir_receiver|data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N5
dffeas \u_IR_top_level|ir_receiver|data[28] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data~9_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data[28] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N0
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data~11 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data~11_combout  = (\u_IR_top_level|ir_receiver|data [29]) # ((\u_IR_top_level|ir_receiver|bitcount [2] & (\u_IR_top_level|ir_receiver|bitcount [3] & \u_IR_top_level|ir_receiver|Decoder0~7_combout )))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [2]),
	.datab(\u_IR_top_level|ir_receiver|bitcount [3]),
	.datac(\u_IR_top_level|ir_receiver|data [29]),
	.datad(\u_IR_top_level|ir_receiver|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data~11 .lut_mask = 16'hF8F0;
defparam \u_IR_top_level|ir_receiver|data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N1
dffeas \u_IR_top_level|ir_receiver|data[29] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data~11_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data[29] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N24
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data~0 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data~0_combout  = (\u_IR_top_level|ir_receiver|data [20]) # ((\u_IR_top_level|ir_receiver|Decoder0~2_combout  & (!\u_IR_top_level|ir_receiver|bitcount [1] & !\u_IR_top_level|ir_receiver|bitcount [3])))

	.dataa(\u_IR_top_level|ir_receiver|Decoder0~2_combout ),
	.datab(\u_IR_top_level|ir_receiver|bitcount [1]),
	.datac(\u_IR_top_level|ir_receiver|data [20]),
	.datad(\u_IR_top_level|ir_receiver|bitcount [3]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data~0 .lut_mask = 16'hF0F2;
defparam \u_IR_top_level|ir_receiver|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y7_N25
dffeas \u_IR_top_level|ir_receiver|data[20] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data~0_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data[20] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N4
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_buf[23]~3 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_buf[23]~3_combout  = (\u_IR_top_level|ir_receiver|data [21] & (!\u_IR_top_level|ir_receiver|data [29] & (\u_IR_top_level|ir_receiver|data [28] $ (\u_IR_top_level|ir_receiver|data [20])))) # 
// (!\u_IR_top_level|ir_receiver|data [21] & (\u_IR_top_level|ir_receiver|data [29] & (\u_IR_top_level|ir_receiver|data [28] $ (\u_IR_top_level|ir_receiver|data [20]))))

	.dataa(\u_IR_top_level|ir_receiver|data [21]),
	.datab(\u_IR_top_level|ir_receiver|data [28]),
	.datac(\u_IR_top_level|ir_receiver|data [29]),
	.datad(\u_IR_top_level|ir_receiver|data [20]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data_buf[23]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[23]~3 .lut_mask = 16'h1248;
defparam \u_IR_top_level|ir_receiver|data_buf[23]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y7_N2
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_buf[23]~5 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_buf[23]~5_combout  = (\u_IR_top_level|ir_receiver|data_buf[23]~1_combout  & (\u_IR_top_level|ir_receiver|data_buf[23]~4_combout  & (\u_IR_top_level|ir_receiver|data_buf[23]~2_combout  & 
// \u_IR_top_level|ir_receiver|data_buf[23]~3_combout )))

	.dataa(\u_IR_top_level|ir_receiver|data_buf[23]~1_combout ),
	.datab(\u_IR_top_level|ir_receiver|data_buf[23]~4_combout ),
	.datac(\u_IR_top_level|ir_receiver|data_buf[23]~2_combout ),
	.datad(\u_IR_top_level|ir_receiver|data_buf[23]~3_combout ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data_buf[23]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[23]~5 .lut_mask = 16'h8000;
defparam \u_IR_top_level|ir_receiver|data_buf[23]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N8
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_buf[23]~6 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_buf[23]~6_combout  = (\u_IR_top_level|ir_receiver|data_buf[23]~5_combout  & !\u_FSM|reset~q )

	.dataa(\u_IR_top_level|ir_receiver|data_buf[23]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_FSM|reset~q ),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data_buf[23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[23]~6 .lut_mask = 16'h00AA;
defparam \u_IR_top_level|ir_receiver|data_buf[23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N19
dffeas \u_IR_top_level|ir_receiver|data_buf[21] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_buf[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_IR_top_level|ir_receiver|data_buf[23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_buf [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[21] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_buf[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y7_N3
dffeas \u_IR_top_level|ir_receiver|data_ready (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_buf[23]~5_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_ready .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_ready .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N11
dffeas \u_IR_top_level|ir_receiver|oDATA[21] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_IR_top_level|ir_receiver|data_buf [21]),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_IR_top_level|ir_receiver|data_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|oDATA [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|oDATA[21] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|oDATA[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N21
dffeas \u_IR_top_level|ir_receiver|data_buf[22] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_IR_top_level|ir_receiver|data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_IR_top_level|ir_receiver|data_buf[23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_buf [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[22] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_buf[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N4
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|oDATA[22]~feeder (
// Equation(s):
// \u_IR_top_level|ir_receiver|oDATA[22]~feeder_combout  = \u_IR_top_level|ir_receiver|data_buf [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_IR_top_level|ir_receiver|data_buf [22]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|oDATA[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|oDATA[22]~feeder .lut_mask = 16'hFF00;
defparam \u_IR_top_level|ir_receiver|oDATA[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N5
dffeas \u_IR_top_level|ir_receiver|oDATA[22] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|oDATA[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_IR_top_level|ir_receiver|data_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|oDATA [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|oDATA[22] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|oDATA[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N6
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_buf[23]~feeder (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_buf[23]~feeder_combout  = \u_IR_top_level|ir_receiver|data [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_IR_top_level|ir_receiver|data [23]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data_buf[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[23]~feeder .lut_mask = 16'hFF00;
defparam \u_IR_top_level|ir_receiver|data_buf[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N7
dffeas \u_IR_top_level|ir_receiver|data_buf[23] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_buf[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_IR_top_level|ir_receiver|data_buf[23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_buf [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[23] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_buf[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N13
dffeas \u_IR_top_level|ir_receiver|oDATA[23] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_IR_top_level|ir_receiver|data_buf [23]),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_IR_top_level|ir_receiver|data_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|oDATA [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|oDATA[23] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|oDATA[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N24
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_buf[20]~feeder (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_buf[20]~feeder_combout  = \u_IR_top_level|ir_receiver|data [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_IR_top_level|ir_receiver|data [20]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data_buf[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[20]~feeder .lut_mask = 16'hFF00;
defparam \u_IR_top_level|ir_receiver|data_buf[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N25
dffeas \u_IR_top_level|ir_receiver|data_buf[20] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_buf[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_IR_top_level|ir_receiver|data_buf[23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_buf [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[20] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_buf[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N27
dffeas \u_IR_top_level|ir_receiver|oDATA[20] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_IR_top_level|ir_receiver|data_buf [20]),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_IR_top_level|ir_receiver|data_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|oDATA [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|oDATA[20] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|oDATA[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N12
cycloneive_lcell_comb \u_FSM|Equal1~6 (
// Equation(s):
// \u_FSM|Equal1~6_combout  = (!\u_IR_top_level|ir_receiver|oDATA [21] & (!\u_IR_top_level|ir_receiver|oDATA [22] & (!\u_IR_top_level|ir_receiver|oDATA [23] & \u_IR_top_level|ir_receiver|oDATA [20])))

	.dataa(\u_IR_top_level|ir_receiver|oDATA [21]),
	.datab(\u_IR_top_level|ir_receiver|oDATA [22]),
	.datac(\u_IR_top_level|ir_receiver|oDATA [23]),
	.datad(\u_IR_top_level|ir_receiver|oDATA [20]),
	.cin(gnd),
	.combout(\u_FSM|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Equal1~6 .lut_mask = 16'h0100;
defparam \u_FSM|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N16
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_buf[17]~feeder (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_buf[17]~feeder_combout  = \u_IR_top_level|ir_receiver|data [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_IR_top_level|ir_receiver|data [17]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data_buf[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[17]~feeder .lut_mask = 16'hFF00;
defparam \u_IR_top_level|ir_receiver|data_buf[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N17
dffeas \u_IR_top_level|ir_receiver|data_buf[17] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_buf[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_IR_top_level|ir_receiver|data_buf[23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_buf [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[17] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_buf[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N6
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|oDATA[17]~feeder (
// Equation(s):
// \u_IR_top_level|ir_receiver|oDATA[17]~feeder_combout  = \u_IR_top_level|ir_receiver|data_buf [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_IR_top_level|ir_receiver|data_buf [17]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|oDATA[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|oDATA[17]~feeder .lut_mask = 16'hFF00;
defparam \u_IR_top_level|ir_receiver|oDATA[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N7
dffeas \u_IR_top_level|ir_receiver|oDATA[17] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|oDATA[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_IR_top_level|ir_receiver|data_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|oDATA [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|oDATA[17] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|oDATA[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N11
dffeas \u_IR_top_level|ir_receiver|data_buf[16] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_IR_top_level|ir_receiver|data [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_IR_top_level|ir_receiver|data_buf[23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_buf [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[16] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_buf[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N25
dffeas \u_IR_top_level|ir_receiver|oDATA[16] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_IR_top_level|ir_receiver|data_buf [16]),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_IR_top_level|ir_receiver|data_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|oDATA [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|oDATA[16] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|oDATA[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N4
cycloneive_lcell_comb \u_FSM|Selector3~1 (
// Equation(s):
// \u_FSM|Selector3~1_combout  = ((\u_IR_top_level|ir_receiver|oDATA [17] $ (\u_IR_top_level|ir_receiver|oDATA [16])) # (!\u_FSM|Equal1~6_combout )) # (!\u_FSM|Equal1~7_combout )

	.dataa(\u_FSM|Equal1~7_combout ),
	.datab(\u_FSM|Equal1~6_combout ),
	.datac(\u_IR_top_level|ir_receiver|oDATA [17]),
	.datad(\u_IR_top_level|ir_receiver|oDATA [16]),
	.cin(gnd),
	.combout(\u_FSM|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector3~1 .lut_mask = 16'h7FF7;
defparam \u_FSM|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y3_N1
dffeas \u_FSM|current_state.CAM (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_FSM|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FSM|current_state.CAM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FSM|current_state.CAM .is_wysiwyg = "true";
defparam \u_FSM|current_state.CAM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N26
cycloneive_lcell_comb \u_FSM|Equal1~8 (
// Equation(s):
// \u_FSM|Equal1~8_combout  = (\u_IR_top_level|ir_receiver|oDATA [17] & \u_IR_top_level|ir_receiver|oDATA [16])

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|oDATA [17]),
	.datac(gnd),
	.datad(\u_IR_top_level|ir_receiver|oDATA [16]),
	.cin(gnd),
	.combout(\u_FSM|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Equal1~8 .lut_mask = 16'hCC00;
defparam \u_FSM|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N10
cycloneive_lcell_comb \u_FSM|Equal0~0 (
// Equation(s):
// \u_FSM|Equal0~0_combout  = (!\u_IR_top_level|ir_receiver|oDATA [23] & (!\u_IR_top_level|ir_receiver|oDATA [22] & (!\u_IR_top_level|ir_receiver|oDATA [21] & !\u_IR_top_level|ir_receiver|oDATA [20])))

	.dataa(\u_IR_top_level|ir_receiver|oDATA [23]),
	.datab(\u_IR_top_level|ir_receiver|oDATA [22]),
	.datac(\u_IR_top_level|ir_receiver|oDATA [21]),
	.datad(\u_IR_top_level|ir_receiver|oDATA [20]),
	.cin(gnd),
	.combout(\u_FSM|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Equal0~0 .lut_mask = 16'h0001;
defparam \u_FSM|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N22
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_buf[19]~feeder (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_buf[19]~feeder_combout  = \u_IR_top_level|ir_receiver|data [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_IR_top_level|ir_receiver|data [19]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data_buf[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[19]~feeder .lut_mask = 16'hFF00;
defparam \u_IR_top_level|ir_receiver|data_buf[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N23
dffeas \u_IR_top_level|ir_receiver|data_buf[19] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_buf[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_IR_top_level|ir_receiver|data_buf[23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_buf [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[19] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_buf[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N29
dffeas \u_IR_top_level|ir_receiver|oDATA[19] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_IR_top_level|ir_receiver|data_buf [19]),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_IR_top_level|ir_receiver|data_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|oDATA [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|oDATA[19] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|oDATA[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N28
cycloneive_lcell_comb \u_FSM|Equal0~1 (
// Equation(s):
// \u_FSM|Equal0~1_combout  = (\u_FSM|Equal1~8_combout  & (\u_FSM|Equal0~0_combout  & (\u_IR_top_level|ir_receiver|oDATA [19] & \u_IR_top_level|ir_receiver|oDATA [18])))

	.dataa(\u_FSM|Equal1~8_combout ),
	.datab(\u_FSM|Equal0~0_combout ),
	.datac(\u_IR_top_level|ir_receiver|oDATA [19]),
	.datad(\u_IR_top_level|ir_receiver|oDATA [18]),
	.cin(gnd),
	.combout(\u_FSM|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Equal0~1 .lut_mask = 16'h8000;
defparam \u_FSM|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N0
cycloneive_lcell_comb \u_FSM|Selector1~0 (
// Equation(s):
// \u_FSM|Selector1~0_combout  = (\u_FSM|current_state.CAM~q  & (\u_FSM|Selector3~1_combout )) # (!\u_FSM|current_state.CAM~q  & ((\u_FSM|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\u_FSM|Selector3~1_combout ),
	.datac(\u_FSM|current_state.CAM~q ),
	.datad(\u_FSM|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_FSM|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector1~0 .lut_mask = 16'hCFC0;
defparam \u_FSM|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N8
cycloneive_lcell_comb \u_FSM|current_CAM_state.PAUSE~0 (
// Equation(s):
// \u_FSM|current_CAM_state.PAUSE~0_combout  = !\u_FSM|Selector1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_FSM|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u_FSM|current_CAM_state.PAUSE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|current_CAM_state.PAUSE~0 .lut_mask = 16'h00FF;
defparam \u_FSM|current_CAM_state.PAUSE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y3_N9
dffeas \u_FSM|current_CAM_state.PAUSE (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_FSM|current_CAM_state.PAUSE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FSM|current_CAM_state.PAUSE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FSM|current_CAM_state.PAUSE .is_wysiwyg = "true";
defparam \u_FSM|current_CAM_state.PAUSE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N0
cycloneive_lcell_comb \classifier|row_count[0]~33 (
// Equation(s):
// \classifier|row_count[0]~33_combout  = \classifier|row_count [0] $ (VCC)
// \classifier|row_count[0]~34  = CARRY(\classifier|row_count [0])

	.dataa(gnd),
	.datab(\classifier|row_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\classifier|row_count[0]~33_combout ),
	.cout(\classifier|row_count[0]~34 ));
// synopsys translate_off
defparam \classifier|row_count[0]~33 .lut_mask = 16'h33CC;
defparam \classifier|row_count[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N0
cycloneive_lcell_comb \classifier|pixel_count[0]~32 (
// Equation(s):
// \classifier|pixel_count[0]~32_combout  = \classifier|pixel_count [0] $ (VCC)
// \classifier|pixel_count[0]~33  = CARRY(\classifier|pixel_count [0])

	.dataa(gnd),
	.datab(\classifier|pixel_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\classifier|pixel_count[0]~32_combout ),
	.cout(\classifier|pixel_count[0]~33 ));
// synopsys translate_off
defparam \classifier|pixel_count[0]~32 .lut_mask = 16'h33CC;
defparam \classifier|pixel_count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y41_N1
dffeas \classifier|pixel_count[0] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[0] .is_wysiwyg = "true";
defparam \classifier|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N2
cycloneive_lcell_comb \classifier|pixel_count[1]~34 (
// Equation(s):
// \classifier|pixel_count[1]~34_combout  = (\classifier|pixel_count [1] & (!\classifier|pixel_count[0]~33 )) # (!\classifier|pixel_count [1] & ((\classifier|pixel_count[0]~33 ) # (GND)))
// \classifier|pixel_count[1]~35  = CARRY((!\classifier|pixel_count[0]~33 ) # (!\classifier|pixel_count [1]))

	.dataa(gnd),
	.datab(\classifier|pixel_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[0]~33 ),
	.combout(\classifier|pixel_count[1]~34_combout ),
	.cout(\classifier|pixel_count[1]~35 ));
// synopsys translate_off
defparam \classifier|pixel_count[1]~34 .lut_mask = 16'h3C3F;
defparam \classifier|pixel_count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N3
dffeas \classifier|pixel_count[1] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[1] .is_wysiwyg = "true";
defparam \classifier|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N4
cycloneive_lcell_comb \classifier|pixel_count[2]~36 (
// Equation(s):
// \classifier|pixel_count[2]~36_combout  = (\classifier|pixel_count [2] & (\classifier|pixel_count[1]~35  $ (GND))) # (!\classifier|pixel_count [2] & (!\classifier|pixel_count[1]~35  & VCC))
// \classifier|pixel_count[2]~37  = CARRY((\classifier|pixel_count [2] & !\classifier|pixel_count[1]~35 ))

	.dataa(gnd),
	.datab(\classifier|pixel_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[1]~35 ),
	.combout(\classifier|pixel_count[2]~36_combout ),
	.cout(\classifier|pixel_count[2]~37 ));
// synopsys translate_off
defparam \classifier|pixel_count[2]~36 .lut_mask = 16'hC30C;
defparam \classifier|pixel_count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N5
dffeas \classifier|pixel_count[2] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[2] .is_wysiwyg = "true";
defparam \classifier|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N6
cycloneive_lcell_comb \classifier|pixel_count[3]~38 (
// Equation(s):
// \classifier|pixel_count[3]~38_combout  = (\classifier|pixel_count [3] & (!\classifier|pixel_count[2]~37 )) # (!\classifier|pixel_count [3] & ((\classifier|pixel_count[2]~37 ) # (GND)))
// \classifier|pixel_count[3]~39  = CARRY((!\classifier|pixel_count[2]~37 ) # (!\classifier|pixel_count [3]))

	.dataa(\classifier|pixel_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[2]~37 ),
	.combout(\classifier|pixel_count[3]~38_combout ),
	.cout(\classifier|pixel_count[3]~39 ));
// synopsys translate_off
defparam \classifier|pixel_count[3]~38 .lut_mask = 16'h5A5F;
defparam \classifier|pixel_count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N7
dffeas \classifier|pixel_count[3] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[3] .is_wysiwyg = "true";
defparam \classifier|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N8
cycloneive_lcell_comb \classifier|pixel_count[4]~40 (
// Equation(s):
// \classifier|pixel_count[4]~40_combout  = (\classifier|pixel_count [4] & (\classifier|pixel_count[3]~39  $ (GND))) # (!\classifier|pixel_count [4] & (!\classifier|pixel_count[3]~39  & VCC))
// \classifier|pixel_count[4]~41  = CARRY((\classifier|pixel_count [4] & !\classifier|pixel_count[3]~39 ))

	.dataa(gnd),
	.datab(\classifier|pixel_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[3]~39 ),
	.combout(\classifier|pixel_count[4]~40_combout ),
	.cout(\classifier|pixel_count[4]~41 ));
// synopsys translate_off
defparam \classifier|pixel_count[4]~40 .lut_mask = 16'hC30C;
defparam \classifier|pixel_count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N9
dffeas \classifier|pixel_count[4] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[4] .is_wysiwyg = "true";
defparam \classifier|pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N10
cycloneive_lcell_comb \classifier|pixel_count[5]~42 (
// Equation(s):
// \classifier|pixel_count[5]~42_combout  = (\classifier|pixel_count [5] & (!\classifier|pixel_count[4]~41 )) # (!\classifier|pixel_count [5] & ((\classifier|pixel_count[4]~41 ) # (GND)))
// \classifier|pixel_count[5]~43  = CARRY((!\classifier|pixel_count[4]~41 ) # (!\classifier|pixel_count [5]))

	.dataa(\classifier|pixel_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[4]~41 ),
	.combout(\classifier|pixel_count[5]~42_combout ),
	.cout(\classifier|pixel_count[5]~43 ));
// synopsys translate_off
defparam \classifier|pixel_count[5]~42 .lut_mask = 16'h5A5F;
defparam \classifier|pixel_count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N11
dffeas \classifier|pixel_count[5] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[5] .is_wysiwyg = "true";
defparam \classifier|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N12
cycloneive_lcell_comb \classifier|pixel_count[6]~44 (
// Equation(s):
// \classifier|pixel_count[6]~44_combout  = (\classifier|pixel_count [6] & (\classifier|pixel_count[5]~43  $ (GND))) # (!\classifier|pixel_count [6] & (!\classifier|pixel_count[5]~43  & VCC))
// \classifier|pixel_count[6]~45  = CARRY((\classifier|pixel_count [6] & !\classifier|pixel_count[5]~43 ))

	.dataa(\classifier|pixel_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[5]~43 ),
	.combout(\classifier|pixel_count[6]~44_combout ),
	.cout(\classifier|pixel_count[6]~45 ));
// synopsys translate_off
defparam \classifier|pixel_count[6]~44 .lut_mask = 16'hA50A;
defparam \classifier|pixel_count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N13
dffeas \classifier|pixel_count[6] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[6] .is_wysiwyg = "true";
defparam \classifier|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N14
cycloneive_lcell_comb \classifier|pixel_count[7]~46 (
// Equation(s):
// \classifier|pixel_count[7]~46_combout  = (\classifier|pixel_count [7] & (!\classifier|pixel_count[6]~45 )) # (!\classifier|pixel_count [7] & ((\classifier|pixel_count[6]~45 ) # (GND)))
// \classifier|pixel_count[7]~47  = CARRY((!\classifier|pixel_count[6]~45 ) # (!\classifier|pixel_count [7]))

	.dataa(gnd),
	.datab(\classifier|pixel_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[6]~45 ),
	.combout(\classifier|pixel_count[7]~46_combout ),
	.cout(\classifier|pixel_count[7]~47 ));
// synopsys translate_off
defparam \classifier|pixel_count[7]~46 .lut_mask = 16'h3C3F;
defparam \classifier|pixel_count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N15
dffeas \classifier|pixel_count[7] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[7] .is_wysiwyg = "true";
defparam \classifier|pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N16
cycloneive_lcell_comb \classifier|pixel_count[8]~48 (
// Equation(s):
// \classifier|pixel_count[8]~48_combout  = (\classifier|pixel_count [8] & (\classifier|pixel_count[7]~47  $ (GND))) # (!\classifier|pixel_count [8] & (!\classifier|pixel_count[7]~47  & VCC))
// \classifier|pixel_count[8]~49  = CARRY((\classifier|pixel_count [8] & !\classifier|pixel_count[7]~47 ))

	.dataa(gnd),
	.datab(\classifier|pixel_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[7]~47 ),
	.combout(\classifier|pixel_count[8]~48_combout ),
	.cout(\classifier|pixel_count[8]~49 ));
// synopsys translate_off
defparam \classifier|pixel_count[8]~48 .lut_mask = 16'hC30C;
defparam \classifier|pixel_count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N17
dffeas \classifier|pixel_count[8] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[8] .is_wysiwyg = "true";
defparam \classifier|pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N18
cycloneive_lcell_comb \classifier|pixel_count[9]~50 (
// Equation(s):
// \classifier|pixel_count[9]~50_combout  = (\classifier|pixel_count [9] & (!\classifier|pixel_count[8]~49 )) # (!\classifier|pixel_count [9] & ((\classifier|pixel_count[8]~49 ) # (GND)))
// \classifier|pixel_count[9]~51  = CARRY((!\classifier|pixel_count[8]~49 ) # (!\classifier|pixel_count [9]))

	.dataa(gnd),
	.datab(\classifier|pixel_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[8]~49 ),
	.combout(\classifier|pixel_count[9]~50_combout ),
	.cout(\classifier|pixel_count[9]~51 ));
// synopsys translate_off
defparam \classifier|pixel_count[9]~50 .lut_mask = 16'h3C3F;
defparam \classifier|pixel_count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N19
dffeas \classifier|pixel_count[9] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[9] .is_wysiwyg = "true";
defparam \classifier|pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N20
cycloneive_lcell_comb \classifier|pixel_count[10]~52 (
// Equation(s):
// \classifier|pixel_count[10]~52_combout  = (\classifier|pixel_count [10] & (\classifier|pixel_count[9]~51  $ (GND))) # (!\classifier|pixel_count [10] & (!\classifier|pixel_count[9]~51  & VCC))
// \classifier|pixel_count[10]~53  = CARRY((\classifier|pixel_count [10] & !\classifier|pixel_count[9]~51 ))

	.dataa(gnd),
	.datab(\classifier|pixel_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[9]~51 ),
	.combout(\classifier|pixel_count[10]~52_combout ),
	.cout(\classifier|pixel_count[10]~53 ));
// synopsys translate_off
defparam \classifier|pixel_count[10]~52 .lut_mask = 16'hC30C;
defparam \classifier|pixel_count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N21
dffeas \classifier|pixel_count[10] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[10] .is_wysiwyg = "true";
defparam \classifier|pixel_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N22
cycloneive_lcell_comb \classifier|pixel_count[11]~54 (
// Equation(s):
// \classifier|pixel_count[11]~54_combout  = (\classifier|pixel_count [11] & (!\classifier|pixel_count[10]~53 )) # (!\classifier|pixel_count [11] & ((\classifier|pixel_count[10]~53 ) # (GND)))
// \classifier|pixel_count[11]~55  = CARRY((!\classifier|pixel_count[10]~53 ) # (!\classifier|pixel_count [11]))

	.dataa(\classifier|pixel_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[10]~53 ),
	.combout(\classifier|pixel_count[11]~54_combout ),
	.cout(\classifier|pixel_count[11]~55 ));
// synopsys translate_off
defparam \classifier|pixel_count[11]~54 .lut_mask = 16'h5A5F;
defparam \classifier|pixel_count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N23
dffeas \classifier|pixel_count[11] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[11] .is_wysiwyg = "true";
defparam \classifier|pixel_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N24
cycloneive_lcell_comb \classifier|pixel_count[12]~56 (
// Equation(s):
// \classifier|pixel_count[12]~56_combout  = (\classifier|pixel_count [12] & (\classifier|pixel_count[11]~55  $ (GND))) # (!\classifier|pixel_count [12] & (!\classifier|pixel_count[11]~55  & VCC))
// \classifier|pixel_count[12]~57  = CARRY((\classifier|pixel_count [12] & !\classifier|pixel_count[11]~55 ))

	.dataa(gnd),
	.datab(\classifier|pixel_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[11]~55 ),
	.combout(\classifier|pixel_count[12]~56_combout ),
	.cout(\classifier|pixel_count[12]~57 ));
// synopsys translate_off
defparam \classifier|pixel_count[12]~56 .lut_mask = 16'hC30C;
defparam \classifier|pixel_count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N25
dffeas \classifier|pixel_count[12] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[12] .is_wysiwyg = "true";
defparam \classifier|pixel_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N26
cycloneive_lcell_comb \classifier|pixel_count[13]~58 (
// Equation(s):
// \classifier|pixel_count[13]~58_combout  = (\classifier|pixel_count [13] & (!\classifier|pixel_count[12]~57 )) # (!\classifier|pixel_count [13] & ((\classifier|pixel_count[12]~57 ) # (GND)))
// \classifier|pixel_count[13]~59  = CARRY((!\classifier|pixel_count[12]~57 ) # (!\classifier|pixel_count [13]))

	.dataa(\classifier|pixel_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[12]~57 ),
	.combout(\classifier|pixel_count[13]~58_combout ),
	.cout(\classifier|pixel_count[13]~59 ));
// synopsys translate_off
defparam \classifier|pixel_count[13]~58 .lut_mask = 16'h5A5F;
defparam \classifier|pixel_count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N27
dffeas \classifier|pixel_count[13] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[13] .is_wysiwyg = "true";
defparam \classifier|pixel_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N28
cycloneive_lcell_comb \classifier|pixel_count[14]~60 (
// Equation(s):
// \classifier|pixel_count[14]~60_combout  = (\classifier|pixel_count [14] & (\classifier|pixel_count[13]~59  $ (GND))) # (!\classifier|pixel_count [14] & (!\classifier|pixel_count[13]~59  & VCC))
// \classifier|pixel_count[14]~61  = CARRY((\classifier|pixel_count [14] & !\classifier|pixel_count[13]~59 ))

	.dataa(gnd),
	.datab(\classifier|pixel_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[13]~59 ),
	.combout(\classifier|pixel_count[14]~60_combout ),
	.cout(\classifier|pixel_count[14]~61 ));
// synopsys translate_off
defparam \classifier|pixel_count[14]~60 .lut_mask = 16'hC30C;
defparam \classifier|pixel_count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N29
dffeas \classifier|pixel_count[14] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[14] .is_wysiwyg = "true";
defparam \classifier|pixel_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y41_N30
cycloneive_lcell_comb \classifier|pixel_count[15]~62 (
// Equation(s):
// \classifier|pixel_count[15]~62_combout  = (\classifier|pixel_count [15] & (!\classifier|pixel_count[14]~61 )) # (!\classifier|pixel_count [15] & ((\classifier|pixel_count[14]~61 ) # (GND)))
// \classifier|pixel_count[15]~63  = CARRY((!\classifier|pixel_count[14]~61 ) # (!\classifier|pixel_count [15]))

	.dataa(\classifier|pixel_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[14]~61 ),
	.combout(\classifier|pixel_count[15]~62_combout ),
	.cout(\classifier|pixel_count[15]~63 ));
// synopsys translate_off
defparam \classifier|pixel_count[15]~62 .lut_mask = 16'h5A5F;
defparam \classifier|pixel_count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y41_N31
dffeas \classifier|pixel_count[15] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[15] .is_wysiwyg = "true";
defparam \classifier|pixel_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N0
cycloneive_lcell_comb \classifier|pixel_count[16]~64 (
// Equation(s):
// \classifier|pixel_count[16]~64_combout  = (\classifier|pixel_count [16] & (\classifier|pixel_count[15]~63  $ (GND))) # (!\classifier|pixel_count [16] & (!\classifier|pixel_count[15]~63  & VCC))
// \classifier|pixel_count[16]~65  = CARRY((\classifier|pixel_count [16] & !\classifier|pixel_count[15]~63 ))

	.dataa(gnd),
	.datab(\classifier|pixel_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[15]~63 ),
	.combout(\classifier|pixel_count[16]~64_combout ),
	.cout(\classifier|pixel_count[16]~65 ));
// synopsys translate_off
defparam \classifier|pixel_count[16]~64 .lut_mask = 16'hC30C;
defparam \classifier|pixel_count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N1
dffeas \classifier|pixel_count[16] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[16] .is_wysiwyg = "true";
defparam \classifier|pixel_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N2
cycloneive_lcell_comb \classifier|pixel_count[17]~66 (
// Equation(s):
// \classifier|pixel_count[17]~66_combout  = (\classifier|pixel_count [17] & (!\classifier|pixel_count[16]~65 )) # (!\classifier|pixel_count [17] & ((\classifier|pixel_count[16]~65 ) # (GND)))
// \classifier|pixel_count[17]~67  = CARRY((!\classifier|pixel_count[16]~65 ) # (!\classifier|pixel_count [17]))

	.dataa(gnd),
	.datab(\classifier|pixel_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[16]~65 ),
	.combout(\classifier|pixel_count[17]~66_combout ),
	.cout(\classifier|pixel_count[17]~67 ));
// synopsys translate_off
defparam \classifier|pixel_count[17]~66 .lut_mask = 16'h3C3F;
defparam \classifier|pixel_count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N3
dffeas \classifier|pixel_count[17] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[17] .is_wysiwyg = "true";
defparam \classifier|pixel_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N4
cycloneive_lcell_comb \classifier|pixel_count[18]~68 (
// Equation(s):
// \classifier|pixel_count[18]~68_combout  = (\classifier|pixel_count [18] & (\classifier|pixel_count[17]~67  $ (GND))) # (!\classifier|pixel_count [18] & (!\classifier|pixel_count[17]~67  & VCC))
// \classifier|pixel_count[18]~69  = CARRY((\classifier|pixel_count [18] & !\classifier|pixel_count[17]~67 ))

	.dataa(gnd),
	.datab(\classifier|pixel_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[17]~67 ),
	.combout(\classifier|pixel_count[18]~68_combout ),
	.cout(\classifier|pixel_count[18]~69 ));
// synopsys translate_off
defparam \classifier|pixel_count[18]~68 .lut_mask = 16'hC30C;
defparam \classifier|pixel_count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N5
dffeas \classifier|pixel_count[18] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[18] .is_wysiwyg = "true";
defparam \classifier|pixel_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N6
cycloneive_lcell_comb \classifier|pixel_count[19]~70 (
// Equation(s):
// \classifier|pixel_count[19]~70_combout  = (\classifier|pixel_count [19] & (!\classifier|pixel_count[18]~69 )) # (!\classifier|pixel_count [19] & ((\classifier|pixel_count[18]~69 ) # (GND)))
// \classifier|pixel_count[19]~71  = CARRY((!\classifier|pixel_count[18]~69 ) # (!\classifier|pixel_count [19]))

	.dataa(\classifier|pixel_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[18]~69 ),
	.combout(\classifier|pixel_count[19]~70_combout ),
	.cout(\classifier|pixel_count[19]~71 ));
// synopsys translate_off
defparam \classifier|pixel_count[19]~70 .lut_mask = 16'h5A5F;
defparam \classifier|pixel_count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N7
dffeas \classifier|pixel_count[19] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[19] .is_wysiwyg = "true";
defparam \classifier|pixel_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N8
cycloneive_lcell_comb \classifier|pixel_count[20]~72 (
// Equation(s):
// \classifier|pixel_count[20]~72_combout  = (\classifier|pixel_count [20] & (\classifier|pixel_count[19]~71  $ (GND))) # (!\classifier|pixel_count [20] & (!\classifier|pixel_count[19]~71  & VCC))
// \classifier|pixel_count[20]~73  = CARRY((\classifier|pixel_count [20] & !\classifier|pixel_count[19]~71 ))

	.dataa(gnd),
	.datab(\classifier|pixel_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[19]~71 ),
	.combout(\classifier|pixel_count[20]~72_combout ),
	.cout(\classifier|pixel_count[20]~73 ));
// synopsys translate_off
defparam \classifier|pixel_count[20]~72 .lut_mask = 16'hC30C;
defparam \classifier|pixel_count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N9
dffeas \classifier|pixel_count[20] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[20] .is_wysiwyg = "true";
defparam \classifier|pixel_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N10
cycloneive_lcell_comb \classifier|pixel_count[21]~74 (
// Equation(s):
// \classifier|pixel_count[21]~74_combout  = (\classifier|pixel_count [21] & (!\classifier|pixel_count[20]~73 )) # (!\classifier|pixel_count [21] & ((\classifier|pixel_count[20]~73 ) # (GND)))
// \classifier|pixel_count[21]~75  = CARRY((!\classifier|pixel_count[20]~73 ) # (!\classifier|pixel_count [21]))

	.dataa(\classifier|pixel_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[20]~73 ),
	.combout(\classifier|pixel_count[21]~74_combout ),
	.cout(\classifier|pixel_count[21]~75 ));
// synopsys translate_off
defparam \classifier|pixel_count[21]~74 .lut_mask = 16'h5A5F;
defparam \classifier|pixel_count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N11
dffeas \classifier|pixel_count[21] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[21] .is_wysiwyg = "true";
defparam \classifier|pixel_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N12
cycloneive_lcell_comb \classifier|pixel_count[22]~76 (
// Equation(s):
// \classifier|pixel_count[22]~76_combout  = (\classifier|pixel_count [22] & (\classifier|pixel_count[21]~75  $ (GND))) # (!\classifier|pixel_count [22] & (!\classifier|pixel_count[21]~75  & VCC))
// \classifier|pixel_count[22]~77  = CARRY((\classifier|pixel_count [22] & !\classifier|pixel_count[21]~75 ))

	.dataa(\classifier|pixel_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[21]~75 ),
	.combout(\classifier|pixel_count[22]~76_combout ),
	.cout(\classifier|pixel_count[22]~77 ));
// synopsys translate_off
defparam \classifier|pixel_count[22]~76 .lut_mask = 16'hA50A;
defparam \classifier|pixel_count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N13
dffeas \classifier|pixel_count[22] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[22] .is_wysiwyg = "true";
defparam \classifier|pixel_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N14
cycloneive_lcell_comb \classifier|pixel_count[23]~78 (
// Equation(s):
// \classifier|pixel_count[23]~78_combout  = (\classifier|pixel_count [23] & (!\classifier|pixel_count[22]~77 )) # (!\classifier|pixel_count [23] & ((\classifier|pixel_count[22]~77 ) # (GND)))
// \classifier|pixel_count[23]~79  = CARRY((!\classifier|pixel_count[22]~77 ) # (!\classifier|pixel_count [23]))

	.dataa(gnd),
	.datab(\classifier|pixel_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[22]~77 ),
	.combout(\classifier|pixel_count[23]~78_combout ),
	.cout(\classifier|pixel_count[23]~79 ));
// synopsys translate_off
defparam \classifier|pixel_count[23]~78 .lut_mask = 16'h3C3F;
defparam \classifier|pixel_count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N15
dffeas \classifier|pixel_count[23] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[23] .is_wysiwyg = "true";
defparam \classifier|pixel_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N16
cycloneive_lcell_comb \classifier|pixel_count[24]~80 (
// Equation(s):
// \classifier|pixel_count[24]~80_combout  = (\classifier|pixel_count [24] & (\classifier|pixel_count[23]~79  $ (GND))) # (!\classifier|pixel_count [24] & (!\classifier|pixel_count[23]~79  & VCC))
// \classifier|pixel_count[24]~81  = CARRY((\classifier|pixel_count [24] & !\classifier|pixel_count[23]~79 ))

	.dataa(gnd),
	.datab(\classifier|pixel_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[23]~79 ),
	.combout(\classifier|pixel_count[24]~80_combout ),
	.cout(\classifier|pixel_count[24]~81 ));
// synopsys translate_off
defparam \classifier|pixel_count[24]~80 .lut_mask = 16'hC30C;
defparam \classifier|pixel_count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N17
dffeas \classifier|pixel_count[24] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[24] .is_wysiwyg = "true";
defparam \classifier|pixel_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N18
cycloneive_lcell_comb \classifier|pixel_count[25]~82 (
// Equation(s):
// \classifier|pixel_count[25]~82_combout  = (\classifier|pixel_count [25] & (!\classifier|pixel_count[24]~81 )) # (!\classifier|pixel_count [25] & ((\classifier|pixel_count[24]~81 ) # (GND)))
// \classifier|pixel_count[25]~83  = CARRY((!\classifier|pixel_count[24]~81 ) # (!\classifier|pixel_count [25]))

	.dataa(gnd),
	.datab(\classifier|pixel_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[24]~81 ),
	.combout(\classifier|pixel_count[25]~82_combout ),
	.cout(\classifier|pixel_count[25]~83 ));
// synopsys translate_off
defparam \classifier|pixel_count[25]~82 .lut_mask = 16'h3C3F;
defparam \classifier|pixel_count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N19
dffeas \classifier|pixel_count[25] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[25] .is_wysiwyg = "true";
defparam \classifier|pixel_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N20
cycloneive_lcell_comb \classifier|pixel_count[26]~84 (
// Equation(s):
// \classifier|pixel_count[26]~84_combout  = (\classifier|pixel_count [26] & (\classifier|pixel_count[25]~83  $ (GND))) # (!\classifier|pixel_count [26] & (!\classifier|pixel_count[25]~83  & VCC))
// \classifier|pixel_count[26]~85  = CARRY((\classifier|pixel_count [26] & !\classifier|pixel_count[25]~83 ))

	.dataa(gnd),
	.datab(\classifier|pixel_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[25]~83 ),
	.combout(\classifier|pixel_count[26]~84_combout ),
	.cout(\classifier|pixel_count[26]~85 ));
// synopsys translate_off
defparam \classifier|pixel_count[26]~84 .lut_mask = 16'hC30C;
defparam \classifier|pixel_count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N21
dffeas \classifier|pixel_count[26] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[26] .is_wysiwyg = "true";
defparam \classifier|pixel_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N22
cycloneive_lcell_comb \classifier|pixel_count[27]~86 (
// Equation(s):
// \classifier|pixel_count[27]~86_combout  = (\classifier|pixel_count [27] & (!\classifier|pixel_count[26]~85 )) # (!\classifier|pixel_count [27] & ((\classifier|pixel_count[26]~85 ) # (GND)))
// \classifier|pixel_count[27]~87  = CARRY((!\classifier|pixel_count[26]~85 ) # (!\classifier|pixel_count [27]))

	.dataa(\classifier|pixel_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[26]~85 ),
	.combout(\classifier|pixel_count[27]~86_combout ),
	.cout(\classifier|pixel_count[27]~87 ));
// synopsys translate_off
defparam \classifier|pixel_count[27]~86 .lut_mask = 16'h5A5F;
defparam \classifier|pixel_count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N23
dffeas \classifier|pixel_count[27] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[27] .is_wysiwyg = "true";
defparam \classifier|pixel_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N24
cycloneive_lcell_comb \classifier|pixel_count[28]~88 (
// Equation(s):
// \classifier|pixel_count[28]~88_combout  = (\classifier|pixel_count [28] & (\classifier|pixel_count[27]~87  $ (GND))) # (!\classifier|pixel_count [28] & (!\classifier|pixel_count[27]~87  & VCC))
// \classifier|pixel_count[28]~89  = CARRY((\classifier|pixel_count [28] & !\classifier|pixel_count[27]~87 ))

	.dataa(gnd),
	.datab(\classifier|pixel_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[27]~87 ),
	.combout(\classifier|pixel_count[28]~88_combout ),
	.cout(\classifier|pixel_count[28]~89 ));
// synopsys translate_off
defparam \classifier|pixel_count[28]~88 .lut_mask = 16'hC30C;
defparam \classifier|pixel_count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N25
dffeas \classifier|pixel_count[28] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[28] .is_wysiwyg = "true";
defparam \classifier|pixel_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N12
cycloneive_lcell_comb \classifier|LessThan0~0 (
// Equation(s):
// \classifier|LessThan0~0_combout  = (!\classifier|pixel_count [28] & (!\classifier|pixel_count [27] & (!\classifier|pixel_count [26] & !\classifier|pixel_count [25])))

	.dataa(\classifier|pixel_count [28]),
	.datab(\classifier|pixel_count [27]),
	.datac(\classifier|pixel_count [26]),
	.datad(\classifier|pixel_count [25]),
	.cin(gnd),
	.combout(\classifier|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan0~0 .lut_mask = 16'h0001;
defparam \classifier|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N18
cycloneive_lcell_comb \classifier|LessThan0~4 (
// Equation(s):
// \classifier|LessThan0~4_combout  = (!\classifier|pixel_count [18] & (!\classifier|pixel_count [19] & (!\classifier|pixel_count [20] & !\classifier|pixel_count [17])))

	.dataa(\classifier|pixel_count [18]),
	.datab(\classifier|pixel_count [19]),
	.datac(\classifier|pixel_count [20]),
	.datad(\classifier|pixel_count [17]),
	.cin(gnd),
	.combout(\classifier|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan0~4 .lut_mask = 16'h0001;
defparam \classifier|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N22
cycloneive_lcell_comb \classifier|LessThan0~2 (
// Equation(s):
// \classifier|LessThan0~2_combout  = (!\classifier|pixel_count [16] & (!\classifier|pixel_count [14] & (!\classifier|pixel_count [15] & !\classifier|pixel_count [13])))

	.dataa(\classifier|pixel_count [16]),
	.datab(\classifier|pixel_count [14]),
	.datac(\classifier|pixel_count [15]),
	.datad(\classifier|pixel_count [13]),
	.cin(gnd),
	.combout(\classifier|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan0~2 .lut_mask = 16'h0001;
defparam \classifier|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N16
cycloneive_lcell_comb \classifier|LessThan0~1 (
// Equation(s):
// \classifier|LessThan0~1_combout  = (!\classifier|pixel_count [12] & (!\classifier|pixel_count [11] & (!\classifier|pixel_count [10] & !\classifier|pixel_count [9])))

	.dataa(\classifier|pixel_count [12]),
	.datab(\classifier|pixel_count [11]),
	.datac(\classifier|pixel_count [10]),
	.datad(\classifier|pixel_count [9]),
	.cin(gnd),
	.combout(\classifier|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan0~1 .lut_mask = 16'h0001;
defparam \classifier|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N28
cycloneive_lcell_comb \classifier|LessThan0~3 (
// Equation(s):
// \classifier|LessThan0~3_combout  = (\classifier|LessThan0~2_combout  & \classifier|LessThan0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\classifier|LessThan0~2_combout ),
	.datad(\classifier|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\classifier|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan0~3 .lut_mask = 16'hF000;
defparam \classifier|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N28
cycloneive_lcell_comb \classifier|LessThan0~5 (
// Equation(s):
// \classifier|LessThan0~5_combout  = (!\classifier|pixel_count [23] & (!\classifier|pixel_count [22] & (!\classifier|pixel_count [21] & !\classifier|pixel_count [24])))

	.dataa(\classifier|pixel_count [23]),
	.datab(\classifier|pixel_count [22]),
	.datac(\classifier|pixel_count [21]),
	.datad(\classifier|pixel_count [24]),
	.cin(gnd),
	.combout(\classifier|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan0~5 .lut_mask = 16'h0001;
defparam \classifier|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y40_N6
cycloneive_lcell_comb \classifier|LessThan0~6 (
// Equation(s):
// \classifier|LessThan0~6_combout  = (\classifier|LessThan0~0_combout  & (\classifier|LessThan0~4_combout  & (\classifier|LessThan0~3_combout  & \classifier|LessThan0~5_combout )))

	.dataa(\classifier|LessThan0~0_combout ),
	.datab(\classifier|LessThan0~4_combout ),
	.datac(\classifier|LessThan0~3_combout ),
	.datad(\classifier|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\classifier|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan0~6 .lut_mask = 16'h8000;
defparam \classifier|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N26
cycloneive_lcell_comb \classifier|pixel_count[29]~90 (
// Equation(s):
// \classifier|pixel_count[29]~90_combout  = (\classifier|pixel_count [29] & (!\classifier|pixel_count[28]~89 )) # (!\classifier|pixel_count [29] & ((\classifier|pixel_count[28]~89 ) # (GND)))
// \classifier|pixel_count[29]~91  = CARRY((!\classifier|pixel_count[28]~89 ) # (!\classifier|pixel_count [29]))

	.dataa(\classifier|pixel_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[28]~89 ),
	.combout(\classifier|pixel_count[29]~90_combout ),
	.cout(\classifier|pixel_count[29]~91 ));
// synopsys translate_off
defparam \classifier|pixel_count[29]~90 .lut_mask = 16'h5A5F;
defparam \classifier|pixel_count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N27
dffeas \classifier|pixel_count[29] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[29] .is_wysiwyg = "true";
defparam \classifier|pixel_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N28
cycloneive_lcell_comb \classifier|pixel_count[30]~92 (
// Equation(s):
// \classifier|pixel_count[30]~92_combout  = (\classifier|pixel_count [30] & (\classifier|pixel_count[29]~91  $ (GND))) # (!\classifier|pixel_count [30] & (!\classifier|pixel_count[29]~91  & VCC))
// \classifier|pixel_count[30]~93  = CARRY((\classifier|pixel_count [30] & !\classifier|pixel_count[29]~91 ))

	.dataa(gnd),
	.datab(\classifier|pixel_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|pixel_count[29]~91 ),
	.combout(\classifier|pixel_count[30]~92_combout ),
	.cout(\classifier|pixel_count[30]~93 ));
// synopsys translate_off
defparam \classifier|pixel_count[30]~92 .lut_mask = 16'hC30C;
defparam \classifier|pixel_count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N29
dffeas \classifier|pixel_count[30] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[30] .is_wysiwyg = "true";
defparam \classifier|pixel_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N12
cycloneive_lcell_comb \classifier|LessThan5~1 (
// Equation(s):
// \classifier|LessThan5~1_combout  = (\classifier|pixel_count [5] & \classifier|pixel_count [4])

	.dataa(gnd),
	.datab(\classifier|pixel_count [5]),
	.datac(\classifier|pixel_count [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\classifier|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan5~1 .lut_mask = 16'hC0C0;
defparam \classifier|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N18
cycloneive_lcell_comb \classifier|LessThan5~0 (
// Equation(s):
// \classifier|LessThan5~0_combout  = (((!\classifier|pixel_count [1]) # (!\classifier|pixel_count [0])) # (!\classifier|pixel_count [3])) # (!\classifier|pixel_count [2])

	.dataa(\classifier|pixel_count [2]),
	.datab(\classifier|pixel_count [3]),
	.datac(\classifier|pixel_count [0]),
	.datad(\classifier|pixel_count [1]),
	.cin(gnd),
	.combout(\classifier|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan5~0 .lut_mask = 16'h7FFF;
defparam \classifier|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N16
cycloneive_lcell_comb \classifier|LessThan5~2 (
// Equation(s):
// \classifier|LessThan5~2_combout  = (!\classifier|pixel_count [7] & (!\classifier|pixel_count [6] & ((\classifier|LessThan5~0_combout ) # (!\classifier|LessThan5~1_combout ))))

	.dataa(\classifier|pixel_count [7]),
	.datab(\classifier|LessThan5~1_combout ),
	.datac(\classifier|LessThan5~0_combout ),
	.datad(\classifier|pixel_count [6]),
	.cin(gnd),
	.combout(\classifier|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan5~2 .lut_mask = 16'h0051;
defparam \classifier|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N14
cycloneive_lcell_comb \classifier|LessThan5~3 (
// Equation(s):
// \classifier|LessThan5~3_combout  = (!\classifier|pixel_count [29] & (!\classifier|pixel_count [30] & ((\classifier|LessThan5~2_combout ) # (!\classifier|pixel_count [8]))))

	.dataa(\classifier|pixel_count [29]),
	.datab(\classifier|pixel_count [30]),
	.datac(\classifier|pixel_count [8]),
	.datad(\classifier|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\classifier|LessThan5~3_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan5~3 .lut_mask = 16'h1101;
defparam \classifier|LessThan5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y40_N30
cycloneive_lcell_comb \classifier|pixel_count[31]~94 (
// Equation(s):
// \classifier|pixel_count[31]~94_combout  = \classifier|pixel_count [31] $ (\classifier|pixel_count[30]~93 )

	.dataa(\classifier|pixel_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\classifier|pixel_count[30]~93 ),
	.combout(\classifier|pixel_count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|pixel_count[31]~94 .lut_mask = 16'h5A5A;
defparam \classifier|pixel_count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y40_N31
dffeas \classifier|pixel_count[31] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|pixel_count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Inst_VGA|activeArea~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|pixel_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|pixel_count[31] .is_wysiwyg = "true";
defparam \classifier|pixel_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N0
cycloneive_lcell_comb \classifier|row_count[31]~32 (
// Equation(s):
// \classifier|row_count[31]~32_combout  = (\Inst_VGA|activeArea~q  & (!\classifier|pixel_count [31] & ((!\classifier|LessThan5~3_combout ) # (!\classifier|LessThan0~6_combout ))))

	.dataa(\classifier|LessThan0~6_combout ),
	.datab(\Inst_VGA|activeArea~q ),
	.datac(\classifier|LessThan5~3_combout ),
	.datad(\classifier|pixel_count [31]),
	.cin(gnd),
	.combout(\classifier|row_count[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|row_count[31]~32 .lut_mask = 16'h004C;
defparam \classifier|row_count[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N1
dffeas \classifier|row_count[0] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[0]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[0] .is_wysiwyg = "true";
defparam \classifier|row_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N2
cycloneive_lcell_comb \classifier|row_count[1]~35 (
// Equation(s):
// \classifier|row_count[1]~35_combout  = (\classifier|row_count [1] & (!\classifier|row_count[0]~34 )) # (!\classifier|row_count [1] & ((\classifier|row_count[0]~34 ) # (GND)))
// \classifier|row_count[1]~36  = CARRY((!\classifier|row_count[0]~34 ) # (!\classifier|row_count [1]))

	.dataa(gnd),
	.datab(\classifier|row_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[0]~34 ),
	.combout(\classifier|row_count[1]~35_combout ),
	.cout(\classifier|row_count[1]~36 ));
// synopsys translate_off
defparam \classifier|row_count[1]~35 .lut_mask = 16'h3C3F;
defparam \classifier|row_count[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N3
dffeas \classifier|row_count[1] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[1] .is_wysiwyg = "true";
defparam \classifier|row_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N4
cycloneive_lcell_comb \classifier|row_count[2]~37 (
// Equation(s):
// \classifier|row_count[2]~37_combout  = (\classifier|row_count [2] & (\classifier|row_count[1]~36  $ (GND))) # (!\classifier|row_count [2] & (!\classifier|row_count[1]~36  & VCC))
// \classifier|row_count[2]~38  = CARRY((\classifier|row_count [2] & !\classifier|row_count[1]~36 ))

	.dataa(gnd),
	.datab(\classifier|row_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[1]~36 ),
	.combout(\classifier|row_count[2]~37_combout ),
	.cout(\classifier|row_count[2]~38 ));
// synopsys translate_off
defparam \classifier|row_count[2]~37 .lut_mask = 16'hC30C;
defparam \classifier|row_count[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N5
dffeas \classifier|row_count[2] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[2] .is_wysiwyg = "true";
defparam \classifier|row_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N6
cycloneive_lcell_comb \classifier|row_count[3]~39 (
// Equation(s):
// \classifier|row_count[3]~39_combout  = (\classifier|row_count [3] & (!\classifier|row_count[2]~38 )) # (!\classifier|row_count [3] & ((\classifier|row_count[2]~38 ) # (GND)))
// \classifier|row_count[3]~40  = CARRY((!\classifier|row_count[2]~38 ) # (!\classifier|row_count [3]))

	.dataa(\classifier|row_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[2]~38 ),
	.combout(\classifier|row_count[3]~39_combout ),
	.cout(\classifier|row_count[3]~40 ));
// synopsys translate_off
defparam \classifier|row_count[3]~39 .lut_mask = 16'h5A5F;
defparam \classifier|row_count[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N7
dffeas \classifier|row_count[3] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[3] .is_wysiwyg = "true";
defparam \classifier|row_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N8
cycloneive_lcell_comb \classifier|row_count[4]~41 (
// Equation(s):
// \classifier|row_count[4]~41_combout  = (\classifier|row_count [4] & (\classifier|row_count[3]~40  $ (GND))) # (!\classifier|row_count [4] & (!\classifier|row_count[3]~40  & VCC))
// \classifier|row_count[4]~42  = CARRY((\classifier|row_count [4] & !\classifier|row_count[3]~40 ))

	.dataa(gnd),
	.datab(\classifier|row_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[3]~40 ),
	.combout(\classifier|row_count[4]~41_combout ),
	.cout(\classifier|row_count[4]~42 ));
// synopsys translate_off
defparam \classifier|row_count[4]~41 .lut_mask = 16'hC30C;
defparam \classifier|row_count[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N9
dffeas \classifier|row_count[4] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[4] .is_wysiwyg = "true";
defparam \classifier|row_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N10
cycloneive_lcell_comb \classifier|row_count[5]~43 (
// Equation(s):
// \classifier|row_count[5]~43_combout  = (\classifier|row_count [5] & (!\classifier|row_count[4]~42 )) # (!\classifier|row_count [5] & ((\classifier|row_count[4]~42 ) # (GND)))
// \classifier|row_count[5]~44  = CARRY((!\classifier|row_count[4]~42 ) # (!\classifier|row_count [5]))

	.dataa(\classifier|row_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[4]~42 ),
	.combout(\classifier|row_count[5]~43_combout ),
	.cout(\classifier|row_count[5]~44 ));
// synopsys translate_off
defparam \classifier|row_count[5]~43 .lut_mask = 16'h5A5F;
defparam \classifier|row_count[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N11
dffeas \classifier|row_count[5] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[5] .is_wysiwyg = "true";
defparam \classifier|row_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N12
cycloneive_lcell_comb \classifier|row_count[6]~45 (
// Equation(s):
// \classifier|row_count[6]~45_combout  = (\classifier|row_count [6] & (\classifier|row_count[5]~44  $ (GND))) # (!\classifier|row_count [6] & (!\classifier|row_count[5]~44  & VCC))
// \classifier|row_count[6]~46  = CARRY((\classifier|row_count [6] & !\classifier|row_count[5]~44 ))

	.dataa(\classifier|row_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[5]~44 ),
	.combout(\classifier|row_count[6]~45_combout ),
	.cout(\classifier|row_count[6]~46 ));
// synopsys translate_off
defparam \classifier|row_count[6]~45 .lut_mask = 16'hA50A;
defparam \classifier|row_count[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N13
dffeas \classifier|row_count[6] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[6] .is_wysiwyg = "true";
defparam \classifier|row_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N14
cycloneive_lcell_comb \classifier|row_count[7]~47 (
// Equation(s):
// \classifier|row_count[7]~47_combout  = (\classifier|row_count [7] & (!\classifier|row_count[6]~46 )) # (!\classifier|row_count [7] & ((\classifier|row_count[6]~46 ) # (GND)))
// \classifier|row_count[7]~48  = CARRY((!\classifier|row_count[6]~46 ) # (!\classifier|row_count [7]))

	.dataa(gnd),
	.datab(\classifier|row_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[6]~46 ),
	.combout(\classifier|row_count[7]~47_combout ),
	.cout(\classifier|row_count[7]~48 ));
// synopsys translate_off
defparam \classifier|row_count[7]~47 .lut_mask = 16'h3C3F;
defparam \classifier|row_count[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N15
dffeas \classifier|row_count[7] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[7] .is_wysiwyg = "true";
defparam \classifier|row_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N16
cycloneive_lcell_comb \classifier|row_count[8]~49 (
// Equation(s):
// \classifier|row_count[8]~49_combout  = (\classifier|row_count [8] & (\classifier|row_count[7]~48  $ (GND))) # (!\classifier|row_count [8] & (!\classifier|row_count[7]~48  & VCC))
// \classifier|row_count[8]~50  = CARRY((\classifier|row_count [8] & !\classifier|row_count[7]~48 ))

	.dataa(gnd),
	.datab(\classifier|row_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[7]~48 ),
	.combout(\classifier|row_count[8]~49_combout ),
	.cout(\classifier|row_count[8]~50 ));
// synopsys translate_off
defparam \classifier|row_count[8]~49 .lut_mask = 16'hC30C;
defparam \classifier|row_count[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N17
dffeas \classifier|row_count[8] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[8] .is_wysiwyg = "true";
defparam \classifier|row_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N18
cycloneive_lcell_comb \classifier|row_count[9]~51 (
// Equation(s):
// \classifier|row_count[9]~51_combout  = (\classifier|row_count [9] & (!\classifier|row_count[8]~50 )) # (!\classifier|row_count [9] & ((\classifier|row_count[8]~50 ) # (GND)))
// \classifier|row_count[9]~52  = CARRY((!\classifier|row_count[8]~50 ) # (!\classifier|row_count [9]))

	.dataa(gnd),
	.datab(\classifier|row_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[8]~50 ),
	.combout(\classifier|row_count[9]~51_combout ),
	.cout(\classifier|row_count[9]~52 ));
// synopsys translate_off
defparam \classifier|row_count[9]~51 .lut_mask = 16'h3C3F;
defparam \classifier|row_count[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N19
dffeas \classifier|row_count[9] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[9] .is_wysiwyg = "true";
defparam \classifier|row_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N20
cycloneive_lcell_comb \classifier|row_count[10]~53 (
// Equation(s):
// \classifier|row_count[10]~53_combout  = (\classifier|row_count [10] & (\classifier|row_count[9]~52  $ (GND))) # (!\classifier|row_count [10] & (!\classifier|row_count[9]~52  & VCC))
// \classifier|row_count[10]~54  = CARRY((\classifier|row_count [10] & !\classifier|row_count[9]~52 ))

	.dataa(gnd),
	.datab(\classifier|row_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[9]~52 ),
	.combout(\classifier|row_count[10]~53_combout ),
	.cout(\classifier|row_count[10]~54 ));
// synopsys translate_off
defparam \classifier|row_count[10]~53 .lut_mask = 16'hC30C;
defparam \classifier|row_count[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N21
dffeas \classifier|row_count[10] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[10] .is_wysiwyg = "true";
defparam \classifier|row_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N22
cycloneive_lcell_comb \classifier|row_count[11]~55 (
// Equation(s):
// \classifier|row_count[11]~55_combout  = (\classifier|row_count [11] & (!\classifier|row_count[10]~54 )) # (!\classifier|row_count [11] & ((\classifier|row_count[10]~54 ) # (GND)))
// \classifier|row_count[11]~56  = CARRY((!\classifier|row_count[10]~54 ) # (!\classifier|row_count [11]))

	.dataa(\classifier|row_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[10]~54 ),
	.combout(\classifier|row_count[11]~55_combout ),
	.cout(\classifier|row_count[11]~56 ));
// synopsys translate_off
defparam \classifier|row_count[11]~55 .lut_mask = 16'h5A5F;
defparam \classifier|row_count[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N23
dffeas \classifier|row_count[11] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[11] .is_wysiwyg = "true";
defparam \classifier|row_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N24
cycloneive_lcell_comb \classifier|row_count[12]~57 (
// Equation(s):
// \classifier|row_count[12]~57_combout  = (\classifier|row_count [12] & (\classifier|row_count[11]~56  $ (GND))) # (!\classifier|row_count [12] & (!\classifier|row_count[11]~56  & VCC))
// \classifier|row_count[12]~58  = CARRY((\classifier|row_count [12] & !\classifier|row_count[11]~56 ))

	.dataa(gnd),
	.datab(\classifier|row_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[11]~56 ),
	.combout(\classifier|row_count[12]~57_combout ),
	.cout(\classifier|row_count[12]~58 ));
// synopsys translate_off
defparam \classifier|row_count[12]~57 .lut_mask = 16'hC30C;
defparam \classifier|row_count[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N25
dffeas \classifier|row_count[12] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[12] .is_wysiwyg = "true";
defparam \classifier|row_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N26
cycloneive_lcell_comb \classifier|row_count[13]~59 (
// Equation(s):
// \classifier|row_count[13]~59_combout  = (\classifier|row_count [13] & (!\classifier|row_count[12]~58 )) # (!\classifier|row_count [13] & ((\classifier|row_count[12]~58 ) # (GND)))
// \classifier|row_count[13]~60  = CARRY((!\classifier|row_count[12]~58 ) # (!\classifier|row_count [13]))

	.dataa(\classifier|row_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[12]~58 ),
	.combout(\classifier|row_count[13]~59_combout ),
	.cout(\classifier|row_count[13]~60 ));
// synopsys translate_off
defparam \classifier|row_count[13]~59 .lut_mask = 16'h5A5F;
defparam \classifier|row_count[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N27
dffeas \classifier|row_count[13] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[13] .is_wysiwyg = "true";
defparam \classifier|row_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N28
cycloneive_lcell_comb \classifier|row_count[14]~61 (
// Equation(s):
// \classifier|row_count[14]~61_combout  = (\classifier|row_count [14] & (\classifier|row_count[13]~60  $ (GND))) # (!\classifier|row_count [14] & (!\classifier|row_count[13]~60  & VCC))
// \classifier|row_count[14]~62  = CARRY((\classifier|row_count [14] & !\classifier|row_count[13]~60 ))

	.dataa(gnd),
	.datab(\classifier|row_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[13]~60 ),
	.combout(\classifier|row_count[14]~61_combout ),
	.cout(\classifier|row_count[14]~62 ));
// synopsys translate_off
defparam \classifier|row_count[14]~61 .lut_mask = 16'hC30C;
defparam \classifier|row_count[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N29
dffeas \classifier|row_count[14] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[14] .is_wysiwyg = "true";
defparam \classifier|row_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N30
cycloneive_lcell_comb \classifier|row_count[15]~63 (
// Equation(s):
// \classifier|row_count[15]~63_combout  = (\classifier|row_count [15] & (!\classifier|row_count[14]~62 )) # (!\classifier|row_count [15] & ((\classifier|row_count[14]~62 ) # (GND)))
// \classifier|row_count[15]~64  = CARRY((!\classifier|row_count[14]~62 ) # (!\classifier|row_count [15]))

	.dataa(\classifier|row_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[14]~62 ),
	.combout(\classifier|row_count[15]~63_combout ),
	.cout(\classifier|row_count[15]~64 ));
// synopsys translate_off
defparam \classifier|row_count[15]~63 .lut_mask = 16'h5A5F;
defparam \classifier|row_count[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y42_N31
dffeas \classifier|row_count[15] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[15] .is_wysiwyg = "true";
defparam \classifier|row_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N12
cycloneive_lcell_comb \classifier|LessThan6~5 (
// Equation(s):
// \classifier|LessThan6~5_combout  = (!\classifier|row_count [15] & (!\classifier|row_count [14] & (!\classifier|row_count [13] & !\classifier|row_count [12])))

	.dataa(\classifier|row_count [15]),
	.datab(\classifier|row_count [14]),
	.datac(\classifier|row_count [13]),
	.datad(\classifier|row_count [12]),
	.cin(gnd),
	.combout(\classifier|LessThan6~5_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan6~5 .lut_mask = 16'h0001;
defparam \classifier|LessThan6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N0
cycloneive_lcell_comb \classifier|row_count[16]~65 (
// Equation(s):
// \classifier|row_count[16]~65_combout  = (\classifier|row_count [16] & (\classifier|row_count[15]~64  $ (GND))) # (!\classifier|row_count [16] & (!\classifier|row_count[15]~64  & VCC))
// \classifier|row_count[16]~66  = CARRY((\classifier|row_count [16] & !\classifier|row_count[15]~64 ))

	.dataa(gnd),
	.datab(\classifier|row_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[15]~64 ),
	.combout(\classifier|row_count[16]~65_combout ),
	.cout(\classifier|row_count[16]~66 ));
// synopsys translate_off
defparam \classifier|row_count[16]~65 .lut_mask = 16'hC30C;
defparam \classifier|row_count[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y41_N1
dffeas \classifier|row_count[16] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[16] .is_wysiwyg = "true";
defparam \classifier|row_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N2
cycloneive_lcell_comb \classifier|row_count[17]~67 (
// Equation(s):
// \classifier|row_count[17]~67_combout  = (\classifier|row_count [17] & (!\classifier|row_count[16]~66 )) # (!\classifier|row_count [17] & ((\classifier|row_count[16]~66 ) # (GND)))
// \classifier|row_count[17]~68  = CARRY((!\classifier|row_count[16]~66 ) # (!\classifier|row_count [17]))

	.dataa(gnd),
	.datab(\classifier|row_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[16]~66 ),
	.combout(\classifier|row_count[17]~67_combout ),
	.cout(\classifier|row_count[17]~68 ));
// synopsys translate_off
defparam \classifier|row_count[17]~67 .lut_mask = 16'h3C3F;
defparam \classifier|row_count[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y41_N3
dffeas \classifier|row_count[17] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[17] .is_wysiwyg = "true";
defparam \classifier|row_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N4
cycloneive_lcell_comb \classifier|row_count[18]~69 (
// Equation(s):
// \classifier|row_count[18]~69_combout  = (\classifier|row_count [18] & (\classifier|row_count[17]~68  $ (GND))) # (!\classifier|row_count [18] & (!\classifier|row_count[17]~68  & VCC))
// \classifier|row_count[18]~70  = CARRY((\classifier|row_count [18] & !\classifier|row_count[17]~68 ))

	.dataa(gnd),
	.datab(\classifier|row_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[17]~68 ),
	.combout(\classifier|row_count[18]~69_combout ),
	.cout(\classifier|row_count[18]~70 ));
// synopsys translate_off
defparam \classifier|row_count[18]~69 .lut_mask = 16'hC30C;
defparam \classifier|row_count[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y41_N5
dffeas \classifier|row_count[18] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[18] .is_wysiwyg = "true";
defparam \classifier|row_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N6
cycloneive_lcell_comb \classifier|row_count[19]~71 (
// Equation(s):
// \classifier|row_count[19]~71_combout  = (\classifier|row_count [19] & (!\classifier|row_count[18]~70 )) # (!\classifier|row_count [19] & ((\classifier|row_count[18]~70 ) # (GND)))
// \classifier|row_count[19]~72  = CARRY((!\classifier|row_count[18]~70 ) # (!\classifier|row_count [19]))

	.dataa(\classifier|row_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[18]~70 ),
	.combout(\classifier|row_count[19]~71_combout ),
	.cout(\classifier|row_count[19]~72 ));
// synopsys translate_off
defparam \classifier|row_count[19]~71 .lut_mask = 16'h5A5F;
defparam \classifier|row_count[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y41_N7
dffeas \classifier|row_count[19] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[19] .is_wysiwyg = "true";
defparam \classifier|row_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N8
cycloneive_lcell_comb \classifier|row_count[20]~73 (
// Equation(s):
// \classifier|row_count[20]~73_combout  = (\classifier|row_count [20] & (\classifier|row_count[19]~72  $ (GND))) # (!\classifier|row_count [20] & (!\classifier|row_count[19]~72  & VCC))
// \classifier|row_count[20]~74  = CARRY((\classifier|row_count [20] & !\classifier|row_count[19]~72 ))

	.dataa(gnd),
	.datab(\classifier|row_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[19]~72 ),
	.combout(\classifier|row_count[20]~73_combout ),
	.cout(\classifier|row_count[20]~74 ));
// synopsys translate_off
defparam \classifier|row_count[20]~73 .lut_mask = 16'hC30C;
defparam \classifier|row_count[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y41_N9
dffeas \classifier|row_count[20] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[20] .is_wysiwyg = "true";
defparam \classifier|row_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N10
cycloneive_lcell_comb \classifier|row_count[21]~75 (
// Equation(s):
// \classifier|row_count[21]~75_combout  = (\classifier|row_count [21] & (!\classifier|row_count[20]~74 )) # (!\classifier|row_count [21] & ((\classifier|row_count[20]~74 ) # (GND)))
// \classifier|row_count[21]~76  = CARRY((!\classifier|row_count[20]~74 ) # (!\classifier|row_count [21]))

	.dataa(\classifier|row_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[20]~74 ),
	.combout(\classifier|row_count[21]~75_combout ),
	.cout(\classifier|row_count[21]~76 ));
// synopsys translate_off
defparam \classifier|row_count[21]~75 .lut_mask = 16'h5A5F;
defparam \classifier|row_count[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y41_N11
dffeas \classifier|row_count[21] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[21] .is_wysiwyg = "true";
defparam \classifier|row_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N12
cycloneive_lcell_comb \classifier|row_count[22]~77 (
// Equation(s):
// \classifier|row_count[22]~77_combout  = (\classifier|row_count [22] & (\classifier|row_count[21]~76  $ (GND))) # (!\classifier|row_count [22] & (!\classifier|row_count[21]~76  & VCC))
// \classifier|row_count[22]~78  = CARRY((\classifier|row_count [22] & !\classifier|row_count[21]~76 ))

	.dataa(\classifier|row_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[21]~76 ),
	.combout(\classifier|row_count[22]~77_combout ),
	.cout(\classifier|row_count[22]~78 ));
// synopsys translate_off
defparam \classifier|row_count[22]~77 .lut_mask = 16'hA50A;
defparam \classifier|row_count[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y41_N13
dffeas \classifier|row_count[22] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[22] .is_wysiwyg = "true";
defparam \classifier|row_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N14
cycloneive_lcell_comb \classifier|row_count[23]~79 (
// Equation(s):
// \classifier|row_count[23]~79_combout  = (\classifier|row_count [23] & (!\classifier|row_count[22]~78 )) # (!\classifier|row_count [23] & ((\classifier|row_count[22]~78 ) # (GND)))
// \classifier|row_count[23]~80  = CARRY((!\classifier|row_count[22]~78 ) # (!\classifier|row_count [23]))

	.dataa(gnd),
	.datab(\classifier|row_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[22]~78 ),
	.combout(\classifier|row_count[23]~79_combout ),
	.cout(\classifier|row_count[23]~80 ));
// synopsys translate_off
defparam \classifier|row_count[23]~79 .lut_mask = 16'h3C3F;
defparam \classifier|row_count[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y41_N15
dffeas \classifier|row_count[23] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[23] .is_wysiwyg = "true";
defparam \classifier|row_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N0
cycloneive_lcell_comb \classifier|LessThan6~7 (
// Equation(s):
// \classifier|LessThan6~7_combout  = (!\classifier|row_count [22] & (!\classifier|row_count [21] & (!\classifier|row_count [23] & !\classifier|row_count [20])))

	.dataa(\classifier|row_count [22]),
	.datab(\classifier|row_count [21]),
	.datac(\classifier|row_count [23]),
	.datad(\classifier|row_count [20]),
	.cin(gnd),
	.combout(\classifier|LessThan6~7_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan6~7 .lut_mask = 16'h0001;
defparam \classifier|LessThan6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N26
cycloneive_lcell_comb \classifier|LessThan6~6 (
// Equation(s):
// \classifier|LessThan6~6_combout  = (!\classifier|row_count [16] & (!\classifier|row_count [19] & (!\classifier|row_count [18] & !\classifier|row_count [17])))

	.dataa(\classifier|row_count [16]),
	.datab(\classifier|row_count [19]),
	.datac(\classifier|row_count [18]),
	.datad(\classifier|row_count [17]),
	.cin(gnd),
	.combout(\classifier|LessThan6~6_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan6~6 .lut_mask = 16'h0001;
defparam \classifier|LessThan6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N16
cycloneive_lcell_comb \classifier|row_count[24]~81 (
// Equation(s):
// \classifier|row_count[24]~81_combout  = (\classifier|row_count [24] & (\classifier|row_count[23]~80  $ (GND))) # (!\classifier|row_count [24] & (!\classifier|row_count[23]~80  & VCC))
// \classifier|row_count[24]~82  = CARRY((\classifier|row_count [24] & !\classifier|row_count[23]~80 ))

	.dataa(gnd),
	.datab(\classifier|row_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[23]~80 ),
	.combout(\classifier|row_count[24]~81_combout ),
	.cout(\classifier|row_count[24]~82 ));
// synopsys translate_off
defparam \classifier|row_count[24]~81 .lut_mask = 16'hC30C;
defparam \classifier|row_count[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y41_N17
dffeas \classifier|row_count[24] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[24] .is_wysiwyg = "true";
defparam \classifier|row_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N18
cycloneive_lcell_comb \classifier|row_count[25]~83 (
// Equation(s):
// \classifier|row_count[25]~83_combout  = (\classifier|row_count [25] & (!\classifier|row_count[24]~82 )) # (!\classifier|row_count [25] & ((\classifier|row_count[24]~82 ) # (GND)))
// \classifier|row_count[25]~84  = CARRY((!\classifier|row_count[24]~82 ) # (!\classifier|row_count [25]))

	.dataa(gnd),
	.datab(\classifier|row_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[24]~82 ),
	.combout(\classifier|row_count[25]~83_combout ),
	.cout(\classifier|row_count[25]~84 ));
// synopsys translate_off
defparam \classifier|row_count[25]~83 .lut_mask = 16'h3C3F;
defparam \classifier|row_count[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y41_N19
dffeas \classifier|row_count[25] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[25] .is_wysiwyg = "true";
defparam \classifier|row_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N20
cycloneive_lcell_comb \classifier|row_count[26]~85 (
// Equation(s):
// \classifier|row_count[26]~85_combout  = (\classifier|row_count [26] & (\classifier|row_count[25]~84  $ (GND))) # (!\classifier|row_count [26] & (!\classifier|row_count[25]~84  & VCC))
// \classifier|row_count[26]~86  = CARRY((\classifier|row_count [26] & !\classifier|row_count[25]~84 ))

	.dataa(gnd),
	.datab(\classifier|row_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[25]~84 ),
	.combout(\classifier|row_count[26]~85_combout ),
	.cout(\classifier|row_count[26]~86 ));
// synopsys translate_off
defparam \classifier|row_count[26]~85 .lut_mask = 16'hC30C;
defparam \classifier|row_count[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y41_N21
dffeas \classifier|row_count[26] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[26] .is_wysiwyg = "true";
defparam \classifier|row_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N22
cycloneive_lcell_comb \classifier|row_count[27]~87 (
// Equation(s):
// \classifier|row_count[27]~87_combout  = (\classifier|row_count [27] & (!\classifier|row_count[26]~86 )) # (!\classifier|row_count [27] & ((\classifier|row_count[26]~86 ) # (GND)))
// \classifier|row_count[27]~88  = CARRY((!\classifier|row_count[26]~86 ) # (!\classifier|row_count [27]))

	.dataa(\classifier|row_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[26]~86 ),
	.combout(\classifier|row_count[27]~87_combout ),
	.cout(\classifier|row_count[27]~88 ));
// synopsys translate_off
defparam \classifier|row_count[27]~87 .lut_mask = 16'h5A5F;
defparam \classifier|row_count[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y41_N23
dffeas \classifier|row_count[27] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[27] .is_wysiwyg = "true";
defparam \classifier|row_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N2
cycloneive_lcell_comb \classifier|LessThan6~8 (
// Equation(s):
// \classifier|LessThan6~8_combout  = (!\classifier|row_count [26] & (!\classifier|row_count [27] & (!\classifier|row_count [24] & !\classifier|row_count [25])))

	.dataa(\classifier|row_count [26]),
	.datab(\classifier|row_count [27]),
	.datac(\classifier|row_count [24]),
	.datad(\classifier|row_count [25]),
	.cin(gnd),
	.combout(\classifier|LessThan6~8_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan6~8 .lut_mask = 16'h0001;
defparam \classifier|LessThan6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N6
cycloneive_lcell_comb \classifier|LessThan6~9 (
// Equation(s):
// \classifier|LessThan6~9_combout  = (\classifier|LessThan6~5_combout  & (\classifier|LessThan6~7_combout  & (\classifier|LessThan6~6_combout  & \classifier|LessThan6~8_combout )))

	.dataa(\classifier|LessThan6~5_combout ),
	.datab(\classifier|LessThan6~7_combout ),
	.datac(\classifier|LessThan6~6_combout ),
	.datad(\classifier|LessThan6~8_combout ),
	.cin(gnd),
	.combout(\classifier|LessThan6~9_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan6~9 .lut_mask = 16'h8000;
defparam \classifier|LessThan6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N24
cycloneive_lcell_comb \classifier|row_count[28]~89 (
// Equation(s):
// \classifier|row_count[28]~89_combout  = (\classifier|row_count [28] & (\classifier|row_count[27]~88  $ (GND))) # (!\classifier|row_count [28] & (!\classifier|row_count[27]~88  & VCC))
// \classifier|row_count[28]~90  = CARRY((\classifier|row_count [28] & !\classifier|row_count[27]~88 ))

	.dataa(gnd),
	.datab(\classifier|row_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[27]~88 ),
	.combout(\classifier|row_count[28]~89_combout ),
	.cout(\classifier|row_count[28]~90 ));
// synopsys translate_off
defparam \classifier|row_count[28]~89 .lut_mask = 16'hC30C;
defparam \classifier|row_count[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y41_N25
dffeas \classifier|row_count[28] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[28] .is_wysiwyg = "true";
defparam \classifier|row_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N26
cycloneive_lcell_comb \classifier|row_count[29]~91 (
// Equation(s):
// \classifier|row_count[29]~91_combout  = (\classifier|row_count [29] & (!\classifier|row_count[28]~90 )) # (!\classifier|row_count [29] & ((\classifier|row_count[28]~90 ) # (GND)))
// \classifier|row_count[29]~92  = CARRY((!\classifier|row_count[28]~90 ) # (!\classifier|row_count [29]))

	.dataa(\classifier|row_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[28]~90 ),
	.combout(\classifier|row_count[29]~91_combout ),
	.cout(\classifier|row_count[29]~92 ));
// synopsys translate_off
defparam \classifier|row_count[29]~91 .lut_mask = 16'h5A5F;
defparam \classifier|row_count[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y41_N27
dffeas \classifier|row_count[29] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[29] .is_wysiwyg = "true";
defparam \classifier|row_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N28
cycloneive_lcell_comb \classifier|row_count[30]~93 (
// Equation(s):
// \classifier|row_count[30]~93_combout  = (\classifier|row_count [30] & (\classifier|row_count[29]~92  $ (GND))) # (!\classifier|row_count [30] & (!\classifier|row_count[29]~92  & VCC))
// \classifier|row_count[30]~94  = CARRY((\classifier|row_count [30] & !\classifier|row_count[29]~92 ))

	.dataa(gnd),
	.datab(\classifier|row_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|row_count[29]~92 ),
	.combout(\classifier|row_count[30]~93_combout ),
	.cout(\classifier|row_count[30]~94 ));
// synopsys translate_off
defparam \classifier|row_count[30]~93 .lut_mask = 16'hC30C;
defparam \classifier|row_count[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y41_N29
dffeas \classifier|row_count[30] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[30] .is_wysiwyg = "true";
defparam \classifier|row_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N28
cycloneive_lcell_comb \classifier|LessThan6~4 (
// Equation(s):
// \classifier|LessThan6~4_combout  = (!\classifier|row_count [30] & (!\classifier|row_count [29] & !\classifier|row_count [28]))

	.dataa(gnd),
	.datab(\classifier|row_count [30]),
	.datac(\classifier|row_count [29]),
	.datad(\classifier|row_count [28]),
	.cin(gnd),
	.combout(\classifier|LessThan6~4_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan6~4 .lut_mask = 16'h0003;
defparam \classifier|LessThan6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N18
cycloneive_lcell_comb \classifier|LessThan6~1 (
// Equation(s):
// \classifier|LessThan6~1_combout  = ((!\classifier|row_count [5]) # (!\classifier|row_count [6])) # (!\classifier|row_count [7])

	.dataa(\classifier|row_count [7]),
	.datab(gnd),
	.datac(\classifier|row_count [6]),
	.datad(\classifier|row_count [5]),
	.cin(gnd),
	.combout(\classifier|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan6~1 .lut_mask = 16'h5FFF;
defparam \classifier|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N4
cycloneive_lcell_comb \classifier|LessThan6~2 (
// Equation(s):
// \classifier|LessThan6~2_combout  = (((!\classifier|row_count [1]) # (!\classifier|row_count [2])) # (!\classifier|row_count [3])) # (!\classifier|row_count [0])

	.dataa(\classifier|row_count [0]),
	.datab(\classifier|row_count [3]),
	.datac(\classifier|row_count [2]),
	.datad(\classifier|row_count [1]),
	.cin(gnd),
	.combout(\classifier|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan6~2 .lut_mask = 16'h7FFF;
defparam \classifier|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N28
cycloneive_lcell_comb \classifier|LessThan6~0 (
// Equation(s):
// \classifier|LessThan6~0_combout  = (!\classifier|row_count [11] & (!\classifier|row_count [10] & (!\classifier|row_count [8] & !\classifier|row_count [9])))

	.dataa(\classifier|row_count [11]),
	.datab(\classifier|row_count [10]),
	.datac(\classifier|row_count [8]),
	.datad(\classifier|row_count [9]),
	.cin(gnd),
	.combout(\classifier|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan6~0 .lut_mask = 16'h0001;
defparam \classifier|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N30
cycloneive_lcell_comb \classifier|LessThan6~3 (
// Equation(s):
// \classifier|LessThan6~3_combout  = (\classifier|LessThan6~0_combout  & ((\classifier|LessThan6~1_combout ) # ((!\classifier|row_count [4] & \classifier|LessThan6~2_combout ))))

	.dataa(\classifier|row_count [4]),
	.datab(\classifier|LessThan6~1_combout ),
	.datac(\classifier|LessThan6~2_combout ),
	.datad(\classifier|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\classifier|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan6~3 .lut_mask = 16'hDC00;
defparam \classifier|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y41_N30
cycloneive_lcell_comb \classifier|row_count[31]~95 (
// Equation(s):
// \classifier|row_count[31]~95_combout  = \classifier|row_count [31] $ (\classifier|row_count[30]~94 )

	.dataa(\classifier|row_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\classifier|row_count[30]~94 ),
	.combout(\classifier|row_count[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|row_count[31]~95 .lut_mask = 16'h5A5A;
defparam \classifier|row_count[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y41_N31
dffeas \classifier|row_count[31] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|row_count[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|LessThan6~10_combout ),
	.sload(gnd),
	.ena(\classifier|row_count[31]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|row_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|row_count[31] .is_wysiwyg = "true";
defparam \classifier|row_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y41_N24
cycloneive_lcell_comb \classifier|LessThan6~10 (
// Equation(s):
// \classifier|LessThan6~10_combout  = (!\classifier|row_count [31] & (((!\classifier|LessThan6~3_combout ) # (!\classifier|LessThan6~4_combout )) # (!\classifier|LessThan6~9_combout )))

	.dataa(\classifier|LessThan6~9_combout ),
	.datab(\classifier|LessThan6~4_combout ),
	.datac(\classifier|LessThan6~3_combout ),
	.datad(\classifier|row_count [31]),
	.cin(gnd),
	.combout(\classifier|LessThan6~10_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan6~10 .lut_mask = 16'h007F;
defparam \classifier|LessThan6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N0
cycloneive_lcell_comb \classifier|total_orange_pixels[0]~32 (
// Equation(s):
// \classifier|total_orange_pixels[0]~32_combout  = \classifier|total_orange_pixels [0] $ (VCC)
// \classifier|total_orange_pixels[0]~33  = CARRY(\classifier|total_orange_pixels [0])

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\classifier|total_orange_pixels[0]~32_combout ),
	.cout(\classifier|total_orange_pixels[0]~33 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[0]~32 .lut_mask = 16'h33CC;
defparam \classifier|total_orange_pixels[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N2
cycloneive_lcell_comb \classifier|total_orange_pixels~52 (
// Equation(s):
// \classifier|total_orange_pixels~52_combout  = (!\classifier|pixel_count [31] & (\classifier|LessThan6~10_combout  & ((!\classifier|LessThan5~3_combout ) # (!\classifier|LessThan0~6_combout ))))

	.dataa(\classifier|LessThan0~6_combout ),
	.datab(\classifier|pixel_count [31]),
	.datac(\classifier|LessThan5~3_combout ),
	.datad(\classifier|LessThan6~10_combout ),
	.cin(gnd),
	.combout(\classifier|total_orange_pixels~52_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|total_orange_pixels~52 .lut_mask = 16'h1300;
defparam \classifier|total_orange_pixels~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N20
cycloneive_lcell_comb \classifier|total_orange_pixels[31]~53 (
// Equation(s):
// \classifier|total_orange_pixels[31]~53_combout  = (\Inst_VGA|activeArea~q  & ((\classifier|total_orange_pixels~52_combout ) # ((!\get_orange|is_orange~0_combout  & !\get_orange|is_orange~1_combout ))))

	.dataa(\get_orange|is_orange~0_combout ),
	.datab(\Inst_VGA|activeArea~q ),
	.datac(\get_orange|is_orange~1_combout ),
	.datad(\classifier|total_orange_pixels~52_combout ),
	.cin(gnd),
	.combout(\classifier|total_orange_pixels[31]~53_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|total_orange_pixels[31]~53 .lut_mask = 16'hCC04;
defparam \classifier|total_orange_pixels[31]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y39_N1
dffeas \classifier|total_orange_pixels[0] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [0]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[0] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N2
cycloneive_lcell_comb \classifier|total_orange_pixels[1]~34 (
// Equation(s):
// \classifier|total_orange_pixels[1]~34_combout  = (\classifier|total_orange_pixels [1] & (!\classifier|total_orange_pixels[0]~33 )) # (!\classifier|total_orange_pixels [1] & ((\classifier|total_orange_pixels[0]~33 ) # (GND)))
// \classifier|total_orange_pixels[1]~35  = CARRY((!\classifier|total_orange_pixels[0]~33 ) # (!\classifier|total_orange_pixels [1]))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[0]~33 ),
	.combout(\classifier|total_orange_pixels[1]~34_combout ),
	.cout(\classifier|total_orange_pixels[1]~35 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[1]~34 .lut_mask = 16'h3C3F;
defparam \classifier|total_orange_pixels[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y39_N3
dffeas \classifier|total_orange_pixels[1] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [1]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[1] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N4
cycloneive_lcell_comb \classifier|total_orange_pixels[2]~36 (
// Equation(s):
// \classifier|total_orange_pixels[2]~36_combout  = (\classifier|total_orange_pixels [2] & (\classifier|total_orange_pixels[1]~35  $ (GND))) # (!\classifier|total_orange_pixels [2] & (!\classifier|total_orange_pixels[1]~35  & VCC))
// \classifier|total_orange_pixels[2]~37  = CARRY((\classifier|total_orange_pixels [2] & !\classifier|total_orange_pixels[1]~35 ))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[1]~35 ),
	.combout(\classifier|total_orange_pixels[2]~36_combout ),
	.cout(\classifier|total_orange_pixels[2]~37 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[2]~36 .lut_mask = 16'hC30C;
defparam \classifier|total_orange_pixels[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y39_N5
dffeas \classifier|total_orange_pixels[2] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [2]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[2] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N6
cycloneive_lcell_comb \classifier|total_orange_pixels[3]~38 (
// Equation(s):
// \classifier|total_orange_pixels[3]~38_combout  = (\classifier|total_orange_pixels [3] & (!\classifier|total_orange_pixels[2]~37 )) # (!\classifier|total_orange_pixels [3] & ((\classifier|total_orange_pixels[2]~37 ) # (GND)))
// \classifier|total_orange_pixels[3]~39  = CARRY((!\classifier|total_orange_pixels[2]~37 ) # (!\classifier|total_orange_pixels [3]))

	.dataa(\classifier|total_orange_pixels [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[2]~37 ),
	.combout(\classifier|total_orange_pixels[3]~38_combout ),
	.cout(\classifier|total_orange_pixels[3]~39 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[3]~38 .lut_mask = 16'h5A5F;
defparam \classifier|total_orange_pixels[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y39_N7
dffeas \classifier|total_orange_pixels[3] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [3]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[3] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N8
cycloneive_lcell_comb \classifier|total_orange_pixels[4]~40 (
// Equation(s):
// \classifier|total_orange_pixels[4]~40_combout  = (\classifier|total_orange_pixels [4] & (\classifier|total_orange_pixels[3]~39  $ (GND))) # (!\classifier|total_orange_pixels [4] & (!\classifier|total_orange_pixels[3]~39  & VCC))
// \classifier|total_orange_pixels[4]~41  = CARRY((\classifier|total_orange_pixels [4] & !\classifier|total_orange_pixels[3]~39 ))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[3]~39 ),
	.combout(\classifier|total_orange_pixels[4]~40_combout ),
	.cout(\classifier|total_orange_pixels[4]~41 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[4]~40 .lut_mask = 16'hC30C;
defparam \classifier|total_orange_pixels[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y39_N9
dffeas \classifier|total_orange_pixels[4] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [4]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[4] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N10
cycloneive_lcell_comb \classifier|total_orange_pixels[5]~42 (
// Equation(s):
// \classifier|total_orange_pixels[5]~42_combout  = (\classifier|total_orange_pixels [5] & (!\classifier|total_orange_pixels[4]~41 )) # (!\classifier|total_orange_pixels [5] & ((\classifier|total_orange_pixels[4]~41 ) # (GND)))
// \classifier|total_orange_pixels[5]~43  = CARRY((!\classifier|total_orange_pixels[4]~41 ) # (!\classifier|total_orange_pixels [5]))

	.dataa(\classifier|total_orange_pixels [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[4]~41 ),
	.combout(\classifier|total_orange_pixels[5]~42_combout ),
	.cout(\classifier|total_orange_pixels[5]~43 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[5]~42 .lut_mask = 16'h5A5F;
defparam \classifier|total_orange_pixels[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y39_N11
dffeas \classifier|total_orange_pixels[5] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [5]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[5] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N12
cycloneive_lcell_comb \classifier|total_orange_pixels[6]~44 (
// Equation(s):
// \classifier|total_orange_pixels[6]~44_combout  = (\classifier|total_orange_pixels [6] & (\classifier|total_orange_pixels[5]~43  $ (GND))) # (!\classifier|total_orange_pixels [6] & (!\classifier|total_orange_pixels[5]~43  & VCC))
// \classifier|total_orange_pixels[6]~45  = CARRY((\classifier|total_orange_pixels [6] & !\classifier|total_orange_pixels[5]~43 ))

	.dataa(\classifier|total_orange_pixels [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[5]~43 ),
	.combout(\classifier|total_orange_pixels[6]~44_combout ),
	.cout(\classifier|total_orange_pixels[6]~45 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[6]~44 .lut_mask = 16'hA50A;
defparam \classifier|total_orange_pixels[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y39_N13
dffeas \classifier|total_orange_pixels[6] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [6]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[6] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N14
cycloneive_lcell_comb \classifier|total_orange_pixels[7]~46 (
// Equation(s):
// \classifier|total_orange_pixels[7]~46_combout  = (\classifier|total_orange_pixels [7] & (!\classifier|total_orange_pixels[6]~45 )) # (!\classifier|total_orange_pixels [7] & ((\classifier|total_orange_pixels[6]~45 ) # (GND)))
// \classifier|total_orange_pixels[7]~47  = CARRY((!\classifier|total_orange_pixels[6]~45 ) # (!\classifier|total_orange_pixels [7]))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[6]~45 ),
	.combout(\classifier|total_orange_pixels[7]~46_combout ),
	.cout(\classifier|total_orange_pixels[7]~47 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[7]~46 .lut_mask = 16'h3C3F;
defparam \classifier|total_orange_pixels[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y39_N15
dffeas \classifier|total_orange_pixels[7] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [7]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[7] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N16
cycloneive_lcell_comb \classifier|total_orange_pixels[8]~48 (
// Equation(s):
// \classifier|total_orange_pixels[8]~48_combout  = (\classifier|total_orange_pixels [8] & (\classifier|total_orange_pixels[7]~47  $ (GND))) # (!\classifier|total_orange_pixels [8] & (!\classifier|total_orange_pixels[7]~47  & VCC))
// \classifier|total_orange_pixels[8]~49  = CARRY((\classifier|total_orange_pixels [8] & !\classifier|total_orange_pixels[7]~47 ))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[7]~47 ),
	.combout(\classifier|total_orange_pixels[8]~48_combout ),
	.cout(\classifier|total_orange_pixels[8]~49 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[8]~48 .lut_mask = 16'hC30C;
defparam \classifier|total_orange_pixels[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y39_N17
dffeas \classifier|total_orange_pixels[8] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [8]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[8] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N18
cycloneive_lcell_comb \classifier|total_orange_pixels[9]~50 (
// Equation(s):
// \classifier|total_orange_pixels[9]~50_combout  = (\classifier|total_orange_pixels [9] & (!\classifier|total_orange_pixels[8]~49 )) # (!\classifier|total_orange_pixels [9] & ((\classifier|total_orange_pixels[8]~49 ) # (GND)))
// \classifier|total_orange_pixels[9]~51  = CARRY((!\classifier|total_orange_pixels[8]~49 ) # (!\classifier|total_orange_pixels [9]))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[8]~49 ),
	.combout(\classifier|total_orange_pixels[9]~50_combout ),
	.cout(\classifier|total_orange_pixels[9]~51 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[9]~50 .lut_mask = 16'h3C3F;
defparam \classifier|total_orange_pixels[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y39_N19
dffeas \classifier|total_orange_pixels[9] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [9]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[9] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N20
cycloneive_lcell_comb \classifier|total_orange_pixels[10]~54 (
// Equation(s):
// \classifier|total_orange_pixels[10]~54_combout  = (\classifier|total_orange_pixels [10] & (\classifier|total_orange_pixels[9]~51  $ (GND))) # (!\classifier|total_orange_pixels [10] & (!\classifier|total_orange_pixels[9]~51  & VCC))
// \classifier|total_orange_pixels[10]~55  = CARRY((\classifier|total_orange_pixels [10] & !\classifier|total_orange_pixels[9]~51 ))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[9]~51 ),
	.combout(\classifier|total_orange_pixels[10]~54_combout ),
	.cout(\classifier|total_orange_pixels[10]~55 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[10]~54 .lut_mask = 16'hC30C;
defparam \classifier|total_orange_pixels[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y39_N21
dffeas \classifier|total_orange_pixels[10] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[10]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [10]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[10] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N22
cycloneive_lcell_comb \classifier|total_orange_pixels[11]~56 (
// Equation(s):
// \classifier|total_orange_pixels[11]~56_combout  = (\classifier|total_orange_pixels [11] & (!\classifier|total_orange_pixels[10]~55 )) # (!\classifier|total_orange_pixels [11] & ((\classifier|total_orange_pixels[10]~55 ) # (GND)))
// \classifier|total_orange_pixels[11]~57  = CARRY((!\classifier|total_orange_pixels[10]~55 ) # (!\classifier|total_orange_pixels [11]))

	.dataa(\classifier|total_orange_pixels [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[10]~55 ),
	.combout(\classifier|total_orange_pixels[11]~56_combout ),
	.cout(\classifier|total_orange_pixels[11]~57 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[11]~56 .lut_mask = 16'h5A5F;
defparam \classifier|total_orange_pixels[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y39_N23
dffeas \classifier|total_orange_pixels[11] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[11]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [11]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[11] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N24
cycloneive_lcell_comb \classifier|total_orange_pixels[12]~58 (
// Equation(s):
// \classifier|total_orange_pixels[12]~58_combout  = (\classifier|total_orange_pixels [12] & (\classifier|total_orange_pixels[11]~57  $ (GND))) # (!\classifier|total_orange_pixels [12] & (!\classifier|total_orange_pixels[11]~57  & VCC))
// \classifier|total_orange_pixels[12]~59  = CARRY((\classifier|total_orange_pixels [12] & !\classifier|total_orange_pixels[11]~57 ))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[11]~57 ),
	.combout(\classifier|total_orange_pixels[12]~58_combout ),
	.cout(\classifier|total_orange_pixels[12]~59 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[12]~58 .lut_mask = 16'hC30C;
defparam \classifier|total_orange_pixels[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y39_N25
dffeas \classifier|total_orange_pixels[12] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[12]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [12]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[12] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N26
cycloneive_lcell_comb \classifier|total_orange_pixels[13]~60 (
// Equation(s):
// \classifier|total_orange_pixels[13]~60_combout  = (\classifier|total_orange_pixels [13] & (!\classifier|total_orange_pixels[12]~59 )) # (!\classifier|total_orange_pixels [13] & ((\classifier|total_orange_pixels[12]~59 ) # (GND)))
// \classifier|total_orange_pixels[13]~61  = CARRY((!\classifier|total_orange_pixels[12]~59 ) # (!\classifier|total_orange_pixels [13]))

	.dataa(\classifier|total_orange_pixels [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[12]~59 ),
	.combout(\classifier|total_orange_pixels[13]~60_combout ),
	.cout(\classifier|total_orange_pixels[13]~61 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[13]~60 .lut_mask = 16'h5A5F;
defparam \classifier|total_orange_pixels[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y39_N27
dffeas \classifier|total_orange_pixels[13] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[13]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [13]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[13] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N28
cycloneive_lcell_comb \classifier|total_orange_pixels[14]~62 (
// Equation(s):
// \classifier|total_orange_pixels[14]~62_combout  = (\classifier|total_orange_pixels [14] & (\classifier|total_orange_pixels[13]~61  $ (GND))) # (!\classifier|total_orange_pixels [14] & (!\classifier|total_orange_pixels[13]~61  & VCC))
// \classifier|total_orange_pixels[14]~63  = CARRY((\classifier|total_orange_pixels [14] & !\classifier|total_orange_pixels[13]~61 ))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[13]~61 ),
	.combout(\classifier|total_orange_pixels[14]~62_combout ),
	.cout(\classifier|total_orange_pixels[14]~63 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[14]~62 .lut_mask = 16'hC30C;
defparam \classifier|total_orange_pixels[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y39_N29
dffeas \classifier|total_orange_pixels[14] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[14]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [14]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[14] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y39_N30
cycloneive_lcell_comb \classifier|total_orange_pixels[15]~64 (
// Equation(s):
// \classifier|total_orange_pixels[15]~64_combout  = (\classifier|total_orange_pixels [15] & (!\classifier|total_orange_pixels[14]~63 )) # (!\classifier|total_orange_pixels [15] & ((\classifier|total_orange_pixels[14]~63 ) # (GND)))
// \classifier|total_orange_pixels[15]~65  = CARRY((!\classifier|total_orange_pixels[14]~63 ) # (!\classifier|total_orange_pixels [15]))

	.dataa(\classifier|total_orange_pixels [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[14]~63 ),
	.combout(\classifier|total_orange_pixels[15]~64_combout ),
	.cout(\classifier|total_orange_pixels[15]~65 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[15]~64 .lut_mask = 16'h5A5F;
defparam \classifier|total_orange_pixels[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y39_N31
dffeas \classifier|total_orange_pixels[15] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[15]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [15]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[15] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N0
cycloneive_lcell_comb \classifier|total_orange_pixels[16]~66 (
// Equation(s):
// \classifier|total_orange_pixels[16]~66_combout  = (\classifier|total_orange_pixels [16] & (\classifier|total_orange_pixels[15]~65  $ (GND))) # (!\classifier|total_orange_pixels [16] & (!\classifier|total_orange_pixels[15]~65  & VCC))
// \classifier|total_orange_pixels[16]~67  = CARRY((\classifier|total_orange_pixels [16] & !\classifier|total_orange_pixels[15]~65 ))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[15]~65 ),
	.combout(\classifier|total_orange_pixels[16]~66_combout ),
	.cout(\classifier|total_orange_pixels[16]~67 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[16]~66 .lut_mask = 16'hC30C;
defparam \classifier|total_orange_pixels[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y38_N1
dffeas \classifier|total_orange_pixels[16] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[16]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [16]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[16] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N2
cycloneive_lcell_comb \classifier|total_orange_pixels[17]~68 (
// Equation(s):
// \classifier|total_orange_pixels[17]~68_combout  = (\classifier|total_orange_pixels [17] & (!\classifier|total_orange_pixels[16]~67 )) # (!\classifier|total_orange_pixels [17] & ((\classifier|total_orange_pixels[16]~67 ) # (GND)))
// \classifier|total_orange_pixels[17]~69  = CARRY((!\classifier|total_orange_pixels[16]~67 ) # (!\classifier|total_orange_pixels [17]))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[16]~67 ),
	.combout(\classifier|total_orange_pixels[17]~68_combout ),
	.cout(\classifier|total_orange_pixels[17]~69 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[17]~68 .lut_mask = 16'h3C3F;
defparam \classifier|total_orange_pixels[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y38_N3
dffeas \classifier|total_orange_pixels[17] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[17]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [17]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[17] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N4
cycloneive_lcell_comb \classifier|total_orange_pixels[18]~70 (
// Equation(s):
// \classifier|total_orange_pixels[18]~70_combout  = (\classifier|total_orange_pixels [18] & (\classifier|total_orange_pixels[17]~69  $ (GND))) # (!\classifier|total_orange_pixels [18] & (!\classifier|total_orange_pixels[17]~69  & VCC))
// \classifier|total_orange_pixels[18]~71  = CARRY((\classifier|total_orange_pixels [18] & !\classifier|total_orange_pixels[17]~69 ))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[17]~69 ),
	.combout(\classifier|total_orange_pixels[18]~70_combout ),
	.cout(\classifier|total_orange_pixels[18]~71 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[18]~70 .lut_mask = 16'hC30C;
defparam \classifier|total_orange_pixels[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y38_N5
dffeas \classifier|total_orange_pixels[18] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[18]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [18]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[18] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N6
cycloneive_lcell_comb \classifier|total_orange_pixels[19]~72 (
// Equation(s):
// \classifier|total_orange_pixels[19]~72_combout  = (\classifier|total_orange_pixels [19] & (!\classifier|total_orange_pixels[18]~71 )) # (!\classifier|total_orange_pixels [19] & ((\classifier|total_orange_pixels[18]~71 ) # (GND)))
// \classifier|total_orange_pixels[19]~73  = CARRY((!\classifier|total_orange_pixels[18]~71 ) # (!\classifier|total_orange_pixels [19]))

	.dataa(\classifier|total_orange_pixels [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[18]~71 ),
	.combout(\classifier|total_orange_pixels[19]~72_combout ),
	.cout(\classifier|total_orange_pixels[19]~73 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[19]~72 .lut_mask = 16'h5A5F;
defparam \classifier|total_orange_pixels[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y38_N7
dffeas \classifier|total_orange_pixels[19] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[19]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [19]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[19] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N8
cycloneive_lcell_comb \classifier|total_orange_pixels[20]~74 (
// Equation(s):
// \classifier|total_orange_pixels[20]~74_combout  = (\classifier|total_orange_pixels [20] & (\classifier|total_orange_pixels[19]~73  $ (GND))) # (!\classifier|total_orange_pixels [20] & (!\classifier|total_orange_pixels[19]~73  & VCC))
// \classifier|total_orange_pixels[20]~75  = CARRY((\classifier|total_orange_pixels [20] & !\classifier|total_orange_pixels[19]~73 ))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[19]~73 ),
	.combout(\classifier|total_orange_pixels[20]~74_combout ),
	.cout(\classifier|total_orange_pixels[20]~75 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[20]~74 .lut_mask = 16'hC30C;
defparam \classifier|total_orange_pixels[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y38_N9
dffeas \classifier|total_orange_pixels[20] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[20]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [20]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[20] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N10
cycloneive_lcell_comb \classifier|total_orange_pixels[21]~76 (
// Equation(s):
// \classifier|total_orange_pixels[21]~76_combout  = (\classifier|total_orange_pixels [21] & (!\classifier|total_orange_pixels[20]~75 )) # (!\classifier|total_orange_pixels [21] & ((\classifier|total_orange_pixels[20]~75 ) # (GND)))
// \classifier|total_orange_pixels[21]~77  = CARRY((!\classifier|total_orange_pixels[20]~75 ) # (!\classifier|total_orange_pixels [21]))

	.dataa(\classifier|total_orange_pixels [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[20]~75 ),
	.combout(\classifier|total_orange_pixels[21]~76_combout ),
	.cout(\classifier|total_orange_pixels[21]~77 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[21]~76 .lut_mask = 16'h5A5F;
defparam \classifier|total_orange_pixels[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y38_N11
dffeas \classifier|total_orange_pixels[21] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[21]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [21]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[21] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N12
cycloneive_lcell_comb \classifier|total_orange_pixels[22]~78 (
// Equation(s):
// \classifier|total_orange_pixels[22]~78_combout  = (\classifier|total_orange_pixels [22] & (\classifier|total_orange_pixels[21]~77  $ (GND))) # (!\classifier|total_orange_pixels [22] & (!\classifier|total_orange_pixels[21]~77  & VCC))
// \classifier|total_orange_pixels[22]~79  = CARRY((\classifier|total_orange_pixels [22] & !\classifier|total_orange_pixels[21]~77 ))

	.dataa(\classifier|total_orange_pixels [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[21]~77 ),
	.combout(\classifier|total_orange_pixels[22]~78_combout ),
	.cout(\classifier|total_orange_pixels[22]~79 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[22]~78 .lut_mask = 16'hA50A;
defparam \classifier|total_orange_pixels[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y38_N13
dffeas \classifier|total_orange_pixels[22] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[22]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [22]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[22] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N14
cycloneive_lcell_comb \classifier|total_orange_pixels[23]~80 (
// Equation(s):
// \classifier|total_orange_pixels[23]~80_combout  = (\classifier|total_orange_pixels [23] & (!\classifier|total_orange_pixels[22]~79 )) # (!\classifier|total_orange_pixels [23] & ((\classifier|total_orange_pixels[22]~79 ) # (GND)))
// \classifier|total_orange_pixels[23]~81  = CARRY((!\classifier|total_orange_pixels[22]~79 ) # (!\classifier|total_orange_pixels [23]))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[22]~79 ),
	.combout(\classifier|total_orange_pixels[23]~80_combout ),
	.cout(\classifier|total_orange_pixels[23]~81 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[23]~80 .lut_mask = 16'h3C3F;
defparam \classifier|total_orange_pixels[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y38_N15
dffeas \classifier|total_orange_pixels[23] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[23]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [23]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[23] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N16
cycloneive_lcell_comb \classifier|total_orange_pixels[24]~82 (
// Equation(s):
// \classifier|total_orange_pixels[24]~82_combout  = (\classifier|total_orange_pixels [24] & (\classifier|total_orange_pixels[23]~81  $ (GND))) # (!\classifier|total_orange_pixels [24] & (!\classifier|total_orange_pixels[23]~81  & VCC))
// \classifier|total_orange_pixels[24]~83  = CARRY((\classifier|total_orange_pixels [24] & !\classifier|total_orange_pixels[23]~81 ))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[23]~81 ),
	.combout(\classifier|total_orange_pixels[24]~82_combout ),
	.cout(\classifier|total_orange_pixels[24]~83 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[24]~82 .lut_mask = 16'hC30C;
defparam \classifier|total_orange_pixels[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y38_N17
dffeas \classifier|total_orange_pixels[24] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[24]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [24]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[24] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N18
cycloneive_lcell_comb \classifier|total_orange_pixels[25]~84 (
// Equation(s):
// \classifier|total_orange_pixels[25]~84_combout  = (\classifier|total_orange_pixels [25] & (!\classifier|total_orange_pixels[24]~83 )) # (!\classifier|total_orange_pixels [25] & ((\classifier|total_orange_pixels[24]~83 ) # (GND)))
// \classifier|total_orange_pixels[25]~85  = CARRY((!\classifier|total_orange_pixels[24]~83 ) # (!\classifier|total_orange_pixels [25]))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[24]~83 ),
	.combout(\classifier|total_orange_pixels[25]~84_combout ),
	.cout(\classifier|total_orange_pixels[25]~85 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[25]~84 .lut_mask = 16'h3C3F;
defparam \classifier|total_orange_pixels[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y38_N19
dffeas \classifier|total_orange_pixels[25] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[25]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [25]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[25] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N20
cycloneive_lcell_comb \classifier|total_orange_pixels[26]~86 (
// Equation(s):
// \classifier|total_orange_pixels[26]~86_combout  = (\classifier|total_orange_pixels [26] & (\classifier|total_orange_pixels[25]~85  $ (GND))) # (!\classifier|total_orange_pixels [26] & (!\classifier|total_orange_pixels[25]~85  & VCC))
// \classifier|total_orange_pixels[26]~87  = CARRY((\classifier|total_orange_pixels [26] & !\classifier|total_orange_pixels[25]~85 ))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[25]~85 ),
	.combout(\classifier|total_orange_pixels[26]~86_combout ),
	.cout(\classifier|total_orange_pixels[26]~87 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[26]~86 .lut_mask = 16'hC30C;
defparam \classifier|total_orange_pixels[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y38_N21
dffeas \classifier|total_orange_pixels[26] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[26]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [26]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[26] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N22
cycloneive_lcell_comb \classifier|total_orange_pixels[27]~88 (
// Equation(s):
// \classifier|total_orange_pixels[27]~88_combout  = (\classifier|total_orange_pixels [27] & (!\classifier|total_orange_pixels[26]~87 )) # (!\classifier|total_orange_pixels [27] & ((\classifier|total_orange_pixels[26]~87 ) # (GND)))
// \classifier|total_orange_pixels[27]~89  = CARRY((!\classifier|total_orange_pixels[26]~87 ) # (!\classifier|total_orange_pixels [27]))

	.dataa(\classifier|total_orange_pixels [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[26]~87 ),
	.combout(\classifier|total_orange_pixels[27]~88_combout ),
	.cout(\classifier|total_orange_pixels[27]~89 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[27]~88 .lut_mask = 16'h5A5F;
defparam \classifier|total_orange_pixels[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y38_N23
dffeas \classifier|total_orange_pixels[27] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[27]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [27]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[27] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N24
cycloneive_lcell_comb \classifier|total_orange_pixels[28]~90 (
// Equation(s):
// \classifier|total_orange_pixels[28]~90_combout  = (\classifier|total_orange_pixels [28] & (\classifier|total_orange_pixels[27]~89  $ (GND))) # (!\classifier|total_orange_pixels [28] & (!\classifier|total_orange_pixels[27]~89  & VCC))
// \classifier|total_orange_pixels[28]~91  = CARRY((\classifier|total_orange_pixels [28] & !\classifier|total_orange_pixels[27]~89 ))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[27]~89 ),
	.combout(\classifier|total_orange_pixels[28]~90_combout ),
	.cout(\classifier|total_orange_pixels[28]~91 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[28]~90 .lut_mask = 16'hC30C;
defparam \classifier|total_orange_pixels[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y38_N25
dffeas \classifier|total_orange_pixels[28] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[28]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [28]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[28] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N26
cycloneive_lcell_comb \classifier|total_orange_pixels[29]~92 (
// Equation(s):
// \classifier|total_orange_pixels[29]~92_combout  = (\classifier|total_orange_pixels [29] & (!\classifier|total_orange_pixels[28]~91 )) # (!\classifier|total_orange_pixels [29] & ((\classifier|total_orange_pixels[28]~91 ) # (GND)))
// \classifier|total_orange_pixels[29]~93  = CARRY((!\classifier|total_orange_pixels[28]~91 ) # (!\classifier|total_orange_pixels [29]))

	.dataa(\classifier|total_orange_pixels [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[28]~91 ),
	.combout(\classifier|total_orange_pixels[29]~92_combout ),
	.cout(\classifier|total_orange_pixels[29]~93 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[29]~92 .lut_mask = 16'h5A5F;
defparam \classifier|total_orange_pixels[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y38_N27
dffeas \classifier|total_orange_pixels[29] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[29]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [29]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[29] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N28
cycloneive_lcell_comb \classifier|total_orange_pixels[30]~94 (
// Equation(s):
// \classifier|total_orange_pixels[30]~94_combout  = (\classifier|total_orange_pixels [30] & (\classifier|total_orange_pixels[29]~93  $ (GND))) # (!\classifier|total_orange_pixels [30] & (!\classifier|total_orange_pixels[29]~93  & VCC))
// \classifier|total_orange_pixels[30]~95  = CARRY((\classifier|total_orange_pixels [30] & !\classifier|total_orange_pixels[29]~93 ))

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|total_orange_pixels[29]~93 ),
	.combout(\classifier|total_orange_pixels[30]~94_combout ),
	.cout(\classifier|total_orange_pixels[30]~95 ));
// synopsys translate_off
defparam \classifier|total_orange_pixels[30]~94 .lut_mask = 16'hC30C;
defparam \classifier|total_orange_pixels[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y38_N29
dffeas \classifier|total_orange_pixels[30] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[30]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [30]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[30] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y38_N30
cycloneive_lcell_comb \classifier|total_orange_pixels[31]~96 (
// Equation(s):
// \classifier|total_orange_pixels[31]~96_combout  = \classifier|total_orange_pixels [31] $ (\classifier|total_orange_pixels[30]~95 )

	.dataa(\classifier|total_orange_pixels [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\classifier|total_orange_pixels[30]~95 ),
	.combout(\classifier|total_orange_pixels[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|total_orange_pixels[31]~96 .lut_mask = 16'h5A5A;
defparam \classifier|total_orange_pixels[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y38_N31
dffeas \classifier|total_orange_pixels[31] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|total_orange_pixels[31]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|total_orange_pixels[31]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|total_orange_pixels [31]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|total_orange_pixels[31] .is_wysiwyg = "true";
defparam \classifier|total_orange_pixels[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N28
cycloneive_lcell_comb \classifier|LessThan7~4 (
// Equation(s):
// \classifier|LessThan7~4_combout  = (\classifier|total_orange_pixels [30]) # (\classifier|total_orange_pixels [29])

	.dataa(gnd),
	.datab(\classifier|total_orange_pixels [30]),
	.datac(gnd),
	.datad(\classifier|total_orange_pixels [29]),
	.cin(gnd),
	.combout(\classifier|LessThan7~4_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan7~4 .lut_mask = 16'hFFCC;
defparam \classifier|LessThan7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N12
cycloneive_lcell_comb \classifier|LessThan7~1 (
// Equation(s):
// \classifier|LessThan7~1_combout  = (\classifier|total_orange_pixels [2]) # ((\classifier|total_orange_pixels [1]) # ((\classifier|total_orange_pixels [0]) # (\classifier|total_orange_pixels [3])))

	.dataa(\classifier|total_orange_pixels [2]),
	.datab(\classifier|total_orange_pixels [1]),
	.datac(\classifier|total_orange_pixels [0]),
	.datad(\classifier|total_orange_pixels [3]),
	.cin(gnd),
	.combout(\classifier|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan7~1 .lut_mask = 16'hFFFE;
defparam \classifier|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N18
cycloneive_lcell_comb \classifier|LessThan7~0 (
// Equation(s):
// \classifier|LessThan7~0_combout  = (\classifier|total_orange_pixels [10] & (\classifier|total_orange_pixels [11] & (\classifier|total_orange_pixels [12] & \classifier|total_orange_pixels [9])))

	.dataa(\classifier|total_orange_pixels [10]),
	.datab(\classifier|total_orange_pixels [11]),
	.datac(\classifier|total_orange_pixels [12]),
	.datad(\classifier|total_orange_pixels [9]),
	.cin(gnd),
	.combout(\classifier|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan7~0 .lut_mask = 16'h8000;
defparam \classifier|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N26
cycloneive_lcell_comb \classifier|LessThan7~2 (
// Equation(s):
// \classifier|LessThan7~2_combout  = (\classifier|total_orange_pixels [6]) # ((\classifier|total_orange_pixels [5]) # ((\classifier|total_orange_pixels [4]) # (\classifier|total_orange_pixels [7])))

	.dataa(\classifier|total_orange_pixels [6]),
	.datab(\classifier|total_orange_pixels [5]),
	.datac(\classifier|total_orange_pixels [4]),
	.datad(\classifier|total_orange_pixels [7]),
	.cin(gnd),
	.combout(\classifier|LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan7~2 .lut_mask = 16'hFFFE;
defparam \classifier|LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N24
cycloneive_lcell_comb \classifier|LessThan7~3 (
// Equation(s):
// \classifier|LessThan7~3_combout  = (\classifier|LessThan7~0_combout  & ((\classifier|LessThan7~1_combout ) # ((\classifier|LessThan7~2_combout ) # (\classifier|total_orange_pixels [8]))))

	.dataa(\classifier|LessThan7~1_combout ),
	.datab(\classifier|LessThan7~0_combout ),
	.datac(\classifier|LessThan7~2_combout ),
	.datad(\classifier|total_orange_pixels [8]),
	.cin(gnd),
	.combout(\classifier|LessThan7~3_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan7~3 .lut_mask = 16'hCCC8;
defparam \classifier|LessThan7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N10
cycloneive_lcell_comb \classifier|LessThan7~8 (
// Equation(s):
// \classifier|LessThan7~8_combout  = (\classifier|total_orange_pixels [28]) # ((\classifier|total_orange_pixels [27]) # ((\classifier|total_orange_pixels [26]) # (\classifier|total_orange_pixels [25])))

	.dataa(\classifier|total_orange_pixels [28]),
	.datab(\classifier|total_orange_pixels [27]),
	.datac(\classifier|total_orange_pixels [26]),
	.datad(\classifier|total_orange_pixels [25]),
	.cin(gnd),
	.combout(\classifier|LessThan7~8_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan7~8 .lut_mask = 16'hFFFE;
defparam \classifier|LessThan7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N4
cycloneive_lcell_comb \classifier|LessThan7~7 (
// Equation(s):
// \classifier|LessThan7~7_combout  = (\classifier|total_orange_pixels [23]) # ((\classifier|total_orange_pixels [22]) # ((\classifier|total_orange_pixels [21]) # (\classifier|total_orange_pixels [24])))

	.dataa(\classifier|total_orange_pixels [23]),
	.datab(\classifier|total_orange_pixels [22]),
	.datac(\classifier|total_orange_pixels [21]),
	.datad(\classifier|total_orange_pixels [24]),
	.cin(gnd),
	.combout(\classifier|LessThan7~7_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan7~7 .lut_mask = 16'hFFFE;
defparam \classifier|LessThan7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N30
cycloneive_lcell_comb \classifier|LessThan7~5 (
// Equation(s):
// \classifier|LessThan7~5_combout  = (\classifier|total_orange_pixels [14]) # ((\classifier|total_orange_pixels [16]) # ((\classifier|total_orange_pixels [15]) # (\classifier|total_orange_pixels [13])))

	.dataa(\classifier|total_orange_pixels [14]),
	.datab(\classifier|total_orange_pixels [16]),
	.datac(\classifier|total_orange_pixels [15]),
	.datad(\classifier|total_orange_pixels [13]),
	.cin(gnd),
	.combout(\classifier|LessThan7~5_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan7~5 .lut_mask = 16'hFFFE;
defparam \classifier|LessThan7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N2
cycloneive_lcell_comb \classifier|LessThan7~6 (
// Equation(s):
// \classifier|LessThan7~6_combout  = (\classifier|total_orange_pixels [18]) # ((\classifier|total_orange_pixels [19]) # ((\classifier|total_orange_pixels [20]) # (\classifier|total_orange_pixels [17])))

	.dataa(\classifier|total_orange_pixels [18]),
	.datab(\classifier|total_orange_pixels [19]),
	.datac(\classifier|total_orange_pixels [20]),
	.datad(\classifier|total_orange_pixels [17]),
	.cin(gnd),
	.combout(\classifier|LessThan7~6_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan7~6 .lut_mask = 16'hFFFE;
defparam \classifier|LessThan7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N12
cycloneive_lcell_comb \classifier|LessThan7~9 (
// Equation(s):
// \classifier|LessThan7~9_combout  = (\classifier|LessThan7~8_combout ) # ((\classifier|LessThan7~7_combout ) # ((\classifier|LessThan7~5_combout ) # (\classifier|LessThan7~6_combout )))

	.dataa(\classifier|LessThan7~8_combout ),
	.datab(\classifier|LessThan7~7_combout ),
	.datac(\classifier|LessThan7~5_combout ),
	.datad(\classifier|LessThan7~6_combout ),
	.cin(gnd),
	.combout(\classifier|LessThan7~9_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan7~9 .lut_mask = 16'hFFFE;
defparam \classifier|LessThan7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y38_N18
cycloneive_lcell_comb \classifier|orangeDetected~0 (
// Equation(s):
// \classifier|orangeDetected~0_combout  = (!\classifier|total_orange_pixels [31] & ((\classifier|LessThan7~4_combout ) # ((\classifier|LessThan7~3_combout ) # (\classifier|LessThan7~9_combout ))))

	.dataa(\classifier|total_orange_pixels [31]),
	.datab(\classifier|LessThan7~4_combout ),
	.datac(\classifier|LessThan7~3_combout ),
	.datad(\classifier|LessThan7~9_combout ),
	.cin(gnd),
	.combout(\classifier|orangeDetected~0_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|orangeDetected~0 .lut_mask = 16'h5554;
defparam \classifier|orangeDetected~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N20
cycloneive_lcell_comb \classifier|orangeDetected~1 (
// Equation(s):
// \classifier|orangeDetected~1_combout  = (\classifier|LessThan6~10_combout  & ((\classifier|row_count[31]~32_combout  & (\classifier|orangeDetected~0_combout )) # (!\classifier|row_count[31]~32_combout  & ((\classifier|orangeDetected~q ))))) # 
// (!\classifier|LessThan6~10_combout  & (((\classifier|orangeDetected~q ))))

	.dataa(\classifier|LessThan6~10_combout ),
	.datab(\classifier|orangeDetected~0_combout ),
	.datac(\classifier|orangeDetected~q ),
	.datad(\classifier|row_count[31]~32_combout ),
	.cin(gnd),
	.combout(\classifier|orangeDetected~1_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|orangeDetected~1 .lut_mask = 16'hD8F0;
defparam \classifier|orangeDetected~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y39_N21
dffeas \classifier|orangeDetected (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orangeDetected~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orangeDetected~q ),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orangeDetected .is_wysiwyg = "true";
defparam \classifier|orangeDetected .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N18
cycloneive_lcell_comb \u_FSM|Selector3~0 (
// Equation(s):
// \u_FSM|Selector3~0_combout  = (!\u_FSM|current_CAM_state.PAUSE~q  & \classifier|orangeDetected~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_FSM|current_CAM_state.PAUSE~q ),
	.datad(\classifier|orangeDetected~q ),
	.cin(gnd),
	.combout(\u_FSM|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector3~0 .lut_mask = 16'h0F00;
defparam \u_FSM|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N26
cycloneive_lcell_comb \u_FSM|Selector3~2 (
// Equation(s):
// \u_FSM|Selector3~2_combout  = (\u_FSM|Selector3~0_combout ) # ((\u_FSM|current_state.CAM~q  & (!\u_FSM|Selector3~1_combout )) # (!\u_FSM|current_state.CAM~q  & ((!\u_FSM|Equal0~1_combout ))))

	.dataa(\u_FSM|Selector3~1_combout ),
	.datab(\u_FSM|Selector3~0_combout ),
	.datac(\u_FSM|current_state.CAM~q ),
	.datad(\u_FSM|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_FSM|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector3~2 .lut_mask = 16'hDCDF;
defparam \u_FSM|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N28
cycloneive_lcell_comb \u_FSM|Selector4~0 (
// Equation(s):
// \u_FSM|Selector4~0_combout  = (\u_FSM|Selector3~0_combout  & ((\u_FSM|current_state.CAM~q  & (\u_FSM|Selector3~1_combout )) # (!\u_FSM|current_state.CAM~q  & ((\u_FSM|Equal0~1_combout )))))

	.dataa(\u_FSM|Selector3~1_combout ),
	.datab(\u_FSM|Selector3~0_combout ),
	.datac(\u_FSM|current_state.CAM~q ),
	.datad(\u_FSM|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u_FSM|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector4~0 .lut_mask = 16'h8C80;
defparam \u_FSM|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y3_N7
dffeas \u_FSM|current_CAM_state.FOLLOW (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_FSM|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FSM|current_CAM_state.FOLLOW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FSM|current_CAM_state.FOLLOW .is_wysiwyg = "true";
defparam \u_FSM|current_CAM_state.FOLLOW .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N23
dffeas \u_FSM|current_CAM_state.SEARCH (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_FSM|Selector3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FSM|current_CAM_state.SEARCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FSM|current_CAM_state.SEARCH .is_wysiwyg = "true";
defparam \u_FSM|current_CAM_state.SEARCH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N6
cycloneive_lcell_comb \u_FSM|always1~1 (
// Equation(s):
// \u_FSM|always1~1_combout  = (\u_FSM|Selector3~2_combout  & ((\u_FSM|Selector4~0_combout  $ (\u_FSM|current_CAM_state.FOLLOW~q )) # (!\u_FSM|current_CAM_state.SEARCH~q ))) # (!\u_FSM|Selector3~2_combout  & ((\u_FSM|current_CAM_state.SEARCH~q ) # 
// (\u_FSM|Selector4~0_combout  $ (\u_FSM|current_CAM_state.FOLLOW~q ))))

	.dataa(\u_FSM|Selector3~2_combout ),
	.datab(\u_FSM|Selector4~0_combout ),
	.datac(\u_FSM|current_CAM_state.FOLLOW~q ),
	.datad(\u_FSM|current_CAM_state.SEARCH~q ),
	.cin(gnd),
	.combout(\u_FSM|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|always1~1 .lut_mask = 16'h7DBE;
defparam \u_FSM|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N24
cycloneive_lcell_comb \u_FSM|Equal2~1 (
// Equation(s):
// \u_FSM|Equal2~1_combout  = (\u_FSM|Equal1~7_combout  & (!\u_IR_top_level|ir_receiver|oDATA [17] & (!\u_IR_top_level|ir_receiver|oDATA [16] & \u_FSM|Equal1~6_combout )))

	.dataa(\u_FSM|Equal1~7_combout ),
	.datab(\u_IR_top_level|ir_receiver|oDATA [17]),
	.datac(\u_IR_top_level|ir_receiver|oDATA [16]),
	.datad(\u_FSM|Equal1~6_combout ),
	.cin(gnd),
	.combout(\u_FSM|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Equal2~1 .lut_mask = 16'h0200;
defparam \u_FSM|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N24
cycloneive_lcell_comb \u_FSM|Selector0~0 (
// Equation(s):
// \u_FSM|Selector0~0_combout  = (\u_FSM|current_state.IDLE~q  & (((!\u_FSM|Equal2~1_combout )))) # (!\u_FSM|current_state.IDLE~q  & ((\u_FSM|Equal1~10_combout ) # ((\u_FSM|Equal0~1_combout ))))

	.dataa(\u_FSM|Equal1~10_combout ),
	.datab(\u_FSM|Equal0~1_combout ),
	.datac(\u_FSM|current_state.IDLE~q ),
	.datad(\u_FSM|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u_FSM|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector0~0 .lut_mask = 16'h0EFE;
defparam \u_FSM|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y3_N25
dffeas \u_FSM|current_state.IDLE (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_FSM|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FSM|current_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FSM|current_state.IDLE .is_wysiwyg = "true";
defparam \u_FSM|current_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N16
cycloneive_lcell_comb \u_FSM|always1~2 (
// Equation(s):
// \u_FSM|always1~2_combout  = (\u_FSM|current_state.IDLE~q  & (((!\u_FSM|Equal2~1_combout )))) # (!\u_FSM|current_state.IDLE~q  & (!\u_FSM|Equal0~1_combout  & (!\u_FSM|Equal1~10_combout )))

	.dataa(\u_FSM|current_state.IDLE~q ),
	.datab(\u_FSM|Equal0~1_combout ),
	.datac(\u_FSM|Equal1~10_combout ),
	.datad(\u_FSM|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u_FSM|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|always1~2 .lut_mask = 16'h01AB;
defparam \u_FSM|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N30
cycloneive_lcell_comb \u_FSM|always1~3 (
// Equation(s):
// \u_FSM|always1~3_combout  = ((\u_FSM|current_state.CAM~q  & ((\u_FSM|current_CAM_state.PAUSE~q ) # (!\u_FSM|Selector1~0_combout ))) # (!\u_FSM|current_state.CAM~q  & ((\u_FSM|Selector1~0_combout ) # (!\u_FSM|current_CAM_state.PAUSE~q )))) # 
// (!\u_FSM|always1~2_combout )

	.dataa(\u_FSM|current_state.CAM~q ),
	.datab(\u_FSM|Selector1~0_combout ),
	.datac(\u_FSM|current_CAM_state.PAUSE~q ),
	.datad(\u_FSM|always1~2_combout ),
	.cin(gnd),
	.combout(\u_FSM|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|always1~3 .lut_mask = 16'hE7FF;
defparam \u_FSM|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N20
cycloneive_lcell_comb \u_FSM|always1~4 (
// Equation(s):
// \u_FSM|always1~4_combout  = (\u_FSM|always1~1_combout ) # ((\u_FSM|always1~3_combout ) # (\u_FSM|current_state.IR~q  $ (\u_FSM|Selector2~0_combout )))

	.dataa(\u_FSM|current_state.IR~q ),
	.datab(\u_FSM|always1~1_combout ),
	.datac(\u_FSM|always1~3_combout ),
	.datad(\u_FSM|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_FSM|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|always1~4 .lut_mask = 16'hFDFE;
defparam \u_FSM|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y3_N21
dffeas \u_FSM|reset (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_FSM|always1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FSM|reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FSM|reset .is_wysiwyg = "true";
defparam \u_FSM|reset .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N17
dffeas \u_IR_top_level|ir_receiver|bitcount[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|bitcount[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(\u_IR_top_level|ir_receiver|bitcount[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|bitcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|bitcount[0] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|bitcount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N18
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|bitcount[1]~8 (
// Equation(s):
// \u_IR_top_level|ir_receiver|bitcount[1]~8_combout  = (\u_IR_top_level|ir_receiver|bitcount [1] & (!\u_IR_top_level|ir_receiver|bitcount[0]~7 )) # (!\u_IR_top_level|ir_receiver|bitcount [1] & ((\u_IR_top_level|ir_receiver|bitcount[0]~7 ) # (GND)))
// \u_IR_top_level|ir_receiver|bitcount[1]~9  = CARRY((!\u_IR_top_level|ir_receiver|bitcount[0]~7 ) # (!\u_IR_top_level|ir_receiver|bitcount [1]))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|bitcount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|bitcount[0]~7 ),
	.combout(\u_IR_top_level|ir_receiver|bitcount[1]~8_combout ),
	.cout(\u_IR_top_level|ir_receiver|bitcount[1]~9 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|bitcount[1]~8 .lut_mask = 16'h3C3F;
defparam \u_IR_top_level|ir_receiver|bitcount[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y7_N19
dffeas \u_IR_top_level|ir_receiver|bitcount[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|bitcount[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(\u_IR_top_level|ir_receiver|bitcount[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|bitcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|bitcount[1] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|bitcount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N20
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|bitcount[2]~10 (
// Equation(s):
// \u_IR_top_level|ir_receiver|bitcount[2]~10_combout  = (\u_IR_top_level|ir_receiver|bitcount [2] & (\u_IR_top_level|ir_receiver|bitcount[1]~9  $ (GND))) # (!\u_IR_top_level|ir_receiver|bitcount [2] & (!\u_IR_top_level|ir_receiver|bitcount[1]~9  & VCC))
// \u_IR_top_level|ir_receiver|bitcount[2]~11  = CARRY((\u_IR_top_level|ir_receiver|bitcount [2] & !\u_IR_top_level|ir_receiver|bitcount[1]~9 ))

	.dataa(gnd),
	.datab(\u_IR_top_level|ir_receiver|bitcount [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_IR_top_level|ir_receiver|bitcount[1]~9 ),
	.combout(\u_IR_top_level|ir_receiver|bitcount[2]~10_combout ),
	.cout(\u_IR_top_level|ir_receiver|bitcount[2]~11 ));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|bitcount[2]~10 .lut_mask = 16'hC30C;
defparam \u_IR_top_level|ir_receiver|bitcount[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y7_N21
dffeas \u_IR_top_level|ir_receiver|bitcount[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|bitcount[2]~10_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(\u_IR_top_level|ir_receiver|bitcount[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|bitcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|bitcount[2] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|bitcount[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N23
dffeas \u_IR_top_level|ir_receiver|bitcount[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|bitcount[3]~12_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(\u_IR_top_level|ir_receiver|bitcount[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|bitcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|bitcount[3] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|bitcount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y7_N10
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data~5 (
// Equation(s):
// \u_IR_top_level|ir_receiver|data~5_combout  = (\u_IR_top_level|ir_receiver|data [18]) # ((!\u_IR_top_level|ir_receiver|bitcount [3] & (\u_IR_top_level|ir_receiver|Decoder0~5_combout  & !\u_IR_top_level|ir_receiver|bitcount [2])))

	.dataa(\u_IR_top_level|ir_receiver|bitcount [3]),
	.datab(\u_IR_top_level|ir_receiver|Decoder0~5_combout ),
	.datac(\u_IR_top_level|ir_receiver|data [18]),
	.datad(\u_IR_top_level|ir_receiver|bitcount [2]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data~5 .lut_mask = 16'hF0F4;
defparam \u_IR_top_level|ir_receiver|data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y7_N11
dffeas \u_IR_top_level|ir_receiver|data[18] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data~5_combout ),
	.asdata(vcc),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(!\u_IR_top_level|ir_receiver|state.DATAREAD~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data[18] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y7_N12
cycloneive_lcell_comb \u_IR_top_level|ir_receiver|data_buf[18]~feeder (
// Equation(s):
// \u_IR_top_level|ir_receiver|data_buf[18]~feeder_combout  = \u_IR_top_level|ir_receiver|data [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_IR_top_level|ir_receiver|data [18]),
	.cin(gnd),
	.combout(\u_IR_top_level|ir_receiver|data_buf[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[18]~feeder .lut_mask = 16'hFF00;
defparam \u_IR_top_level|ir_receiver|data_buf[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y7_N13
dffeas \u_IR_top_level|ir_receiver|data_buf[18] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_IR_top_level|ir_receiver|data_buf[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_IR_top_level|ir_receiver|data_buf[23]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|data_buf [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|data_buf[18] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|data_buf[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N19
dffeas \u_IR_top_level|ir_receiver|oDATA[18] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_IR_top_level|ir_receiver|data_buf [18]),
	.clrn(!\u_FSM|reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_IR_top_level|ir_receiver|data_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_IR_top_level|ir_receiver|oDATA [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_IR_top_level|ir_receiver|oDATA[18] .is_wysiwyg = "true";
defparam \u_IR_top_level|ir_receiver|oDATA[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N18
cycloneive_lcell_comb \u_FSM|Equal1~7 (
// Equation(s):
// \u_FSM|Equal1~7_combout  = (!\u_IR_top_level|ir_receiver|oDATA [18] & !\u_IR_top_level|ir_receiver|oDATA [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_IR_top_level|ir_receiver|oDATA [18]),
	.datad(\u_IR_top_level|ir_receiver|oDATA [19]),
	.cin(gnd),
	.combout(\u_FSM|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Equal1~7 .lut_mask = 16'h000F;
defparam \u_FSM|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N14
cycloneive_lcell_comb \u_FSM|Equal1~10 (
// Equation(s):
// \u_FSM|Equal1~10_combout  = (\u_FSM|Equal1~7_combout  & (\u_IR_top_level|ir_receiver|oDATA [16] & (\u_IR_top_level|ir_receiver|oDATA [17] & \u_FSM|Equal1~6_combout )))

	.dataa(\u_FSM|Equal1~7_combout ),
	.datab(\u_IR_top_level|ir_receiver|oDATA [16]),
	.datac(\u_IR_top_level|ir_receiver|oDATA [17]),
	.datad(\u_FSM|Equal1~6_combout ),
	.cin(gnd),
	.combout(\u_FSM|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Equal1~10 .lut_mask = 16'h8000;
defparam \u_FSM|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N10
cycloneive_lcell_comb \u_FSM|Selector2~0 (
// Equation(s):
// \u_FSM|Selector2~0_combout  = (\u_FSM|current_state.IR~q  & (((!\u_FSM|Equal0~1_combout  & !\u_FSM|Equal2~1_combout )))) # (!\u_FSM|current_state.IR~q  & (\u_FSM|Equal1~10_combout ))

	.dataa(\u_FSM|Equal1~10_combout ),
	.datab(\u_FSM|Equal0~1_combout ),
	.datac(\u_FSM|current_state.IR~q ),
	.datad(\u_FSM|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u_FSM|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector2~0 .lut_mask = 16'h0A3A;
defparam \u_FSM|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y3_N11
dffeas \u_FSM|current_state.IR (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_FSM|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FSM|current_state.IR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FSM|current_state.IR .is_wysiwyg = "true";
defparam \u_FSM|current_state.IR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N0
cycloneive_lcell_comb \u_FSM|Equal2~0 (
// Equation(s):
// \u_FSM|Equal2~0_combout  = (!\u_IR_top_level|ir_receiver|oDATA [17] & (\u_FSM|Equal1~6_combout  & !\u_IR_top_level|ir_receiver|oDATA [16]))

	.dataa(\u_IR_top_level|ir_receiver|oDATA [17]),
	.datab(\u_FSM|Equal1~6_combout ),
	.datac(gnd),
	.datad(\u_IR_top_level|ir_receiver|oDATA [16]),
	.cin(gnd),
	.combout(\u_FSM|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Equal2~0 .lut_mask = 16'h0044;
defparam \u_FSM|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N8
cycloneive_lcell_comb \u_FSM|Equal1~9 (
// Equation(s):
// \u_FSM|Equal1~9_combout  = (\u_FSM|Equal1~6_combout  & (\u_IR_top_level|ir_receiver|oDATA [16] & \u_IR_top_level|ir_receiver|oDATA [17]))

	.dataa(\u_FSM|Equal1~6_combout ),
	.datab(\u_IR_top_level|ir_receiver|oDATA [16]),
	.datac(\u_IR_top_level|ir_receiver|oDATA [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_FSM|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Equal1~9 .lut_mask = 16'h8080;
defparam \u_FSM|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N22
cycloneive_lcell_comb \u_FSM|Selector5~0 (
// Equation(s):
// \u_FSM|Selector5~0_combout  = (\u_IR_top_level|ir_receiver|oDATA [19] & (!\u_FSM|Equal1~9_combout  & ((\u_IR_top_level|ir_receiver|oDATA [18]) # (!\u_FSM|Equal2~0_combout )))) # (!\u_IR_top_level|ir_receiver|oDATA [19] & (((!\u_FSM|Equal2~0_combout )) # 
// (!\u_IR_top_level|ir_receiver|oDATA [18])))

	.dataa(\u_IR_top_level|ir_receiver|oDATA [18]),
	.datab(\u_FSM|Equal2~0_combout ),
	.datac(\u_FSM|Equal1~9_combout ),
	.datad(\u_IR_top_level|ir_receiver|oDATA [19]),
	.cin(gnd),
	.combout(\u_FSM|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector5~0 .lut_mask = 16'h0B77;
defparam \u_FSM|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N0
cycloneive_lcell_comb \classifier|orange_count_left[0]~34 (
// Equation(s):
// \classifier|orange_count_left[0]~34_combout  = \classifier|orange_count_left [0] $ (VCC)
// \classifier|orange_count_left[0]~35  = CARRY(\classifier|orange_count_left [0])

	.dataa(gnd),
	.datab(\classifier|orange_count_left [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\classifier|orange_count_left[0]~34_combout ),
	.cout(\classifier|orange_count_left[0]~35 ));
// synopsys translate_off
defparam \classifier|orange_count_left[0]~34 .lut_mask = 16'h33CC;
defparam \classifier|orange_count_left[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N26
cycloneive_lcell_comb \classifier|LessThan0~7 (
// Equation(s):
// \classifier|LessThan0~7_combout  = ((!\classifier|pixel_count [2] & (!\classifier|pixel_count [3] & !\classifier|pixel_count [1]))) # (!\classifier|LessThan5~1_combout )

	.dataa(\classifier|pixel_count [2]),
	.datab(\classifier|pixel_count [3]),
	.datac(\classifier|LessThan5~1_combout ),
	.datad(\classifier|pixel_count [1]),
	.cin(gnd),
	.combout(\classifier|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan0~7 .lut_mask = 16'h0F1F;
defparam \classifier|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N24
cycloneive_lcell_comb \classifier|LessThan5~5 (
// Equation(s):
// \classifier|LessThan5~5_combout  = (!\classifier|pixel_count [7] & !\classifier|pixel_count [6])

	.dataa(\classifier|pixel_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\classifier|pixel_count [6]),
	.cin(gnd),
	.combout(\classifier|LessThan5~5_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan5~5 .lut_mask = 16'h0055;
defparam \classifier|LessThan5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N6
cycloneive_lcell_comb \classifier|LessThan0~8 (
// Equation(s):
// \classifier|LessThan0~8_combout  = (\classifier|LessThan0~6_combout  & (\classifier|LessThan0~7_combout  & (!\classifier|pixel_count [8] & \classifier|LessThan5~5_combout )))

	.dataa(\classifier|LessThan0~6_combout ),
	.datab(\classifier|LessThan0~7_combout ),
	.datac(\classifier|pixel_count [8]),
	.datad(\classifier|LessThan5~5_combout ),
	.cin(gnd),
	.combout(\classifier|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan0~8 .lut_mask = 16'h0800;
defparam \classifier|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N18
cycloneive_lcell_comb \classifier|orange_count_left[31]~99 (
// Equation(s):
// \classifier|orange_count_left[31]~99_combout  = (\classifier|pixel_count [31]) # ((\classifier|LessThan0~8_combout  & (!\classifier|pixel_count [29] & !\classifier|pixel_count [30])))

	.dataa(\classifier|LessThan0~8_combout ),
	.datab(\classifier|pixel_count [31]),
	.datac(\classifier|pixel_count [29]),
	.datad(\classifier|pixel_count [30]),
	.cin(gnd),
	.combout(\classifier|orange_count_left[31]~99_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|orange_count_left[31]~99 .lut_mask = 16'hCCCE;
defparam \classifier|orange_count_left[31]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N14
cycloneive_lcell_comb \classifier|orange_count_left[31]~98 (
// Equation(s):
// \classifier|orange_count_left[31]~98_combout  = (\Inst_VGA|activeArea~q  & ((\classifier|total_orange_pixels~52_combout ) # ((!\get_orange|is_orange~2_combout  & \classifier|orange_count_left[31]~99_combout ))))

	.dataa(\get_orange|is_orange~2_combout ),
	.datab(\Inst_VGA|activeArea~q ),
	.datac(\classifier|orange_count_left[31]~99_combout ),
	.datad(\classifier|total_orange_pixels~52_combout ),
	.cin(gnd),
	.combout(\classifier|orange_count_left[31]~98_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|orange_count_left[31]~98 .lut_mask = 16'hCC40;
defparam \classifier|orange_count_left[31]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N1
dffeas \classifier|orange_count_left[0] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[0]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [0]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[0] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N2
cycloneive_lcell_comb \classifier|orange_count_left[1]~36 (
// Equation(s):
// \classifier|orange_count_left[1]~36_combout  = (\classifier|orange_count_left [1] & (!\classifier|orange_count_left[0]~35 )) # (!\classifier|orange_count_left [1] & ((\classifier|orange_count_left[0]~35 ) # (GND)))
// \classifier|orange_count_left[1]~37  = CARRY((!\classifier|orange_count_left[0]~35 ) # (!\classifier|orange_count_left [1]))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[0]~35 ),
	.combout(\classifier|orange_count_left[1]~36_combout ),
	.cout(\classifier|orange_count_left[1]~37 ));
// synopsys translate_off
defparam \classifier|orange_count_left[1]~36 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_left[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y44_N3
dffeas \classifier|orange_count_left[1] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[1]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [1]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[1] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N4
cycloneive_lcell_comb \classifier|orange_count_left[2]~38 (
// Equation(s):
// \classifier|orange_count_left[2]~38_combout  = (\classifier|orange_count_left [2] & (\classifier|orange_count_left[1]~37  $ (GND))) # (!\classifier|orange_count_left [2] & (!\classifier|orange_count_left[1]~37  & VCC))
// \classifier|orange_count_left[2]~39  = CARRY((\classifier|orange_count_left [2] & !\classifier|orange_count_left[1]~37 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[1]~37 ),
	.combout(\classifier|orange_count_left[2]~38_combout ),
	.cout(\classifier|orange_count_left[2]~39 ));
// synopsys translate_off
defparam \classifier|orange_count_left[2]~38 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_left[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y44_N5
dffeas \classifier|orange_count_left[2] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[2]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [2]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[2] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N6
cycloneive_lcell_comb \classifier|orange_count_left[3]~40 (
// Equation(s):
// \classifier|orange_count_left[3]~40_combout  = (\classifier|orange_count_left [3] & (!\classifier|orange_count_left[2]~39 )) # (!\classifier|orange_count_left [3] & ((\classifier|orange_count_left[2]~39 ) # (GND)))
// \classifier|orange_count_left[3]~41  = CARRY((!\classifier|orange_count_left[2]~39 ) # (!\classifier|orange_count_left [3]))

	.dataa(\classifier|orange_count_left [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[2]~39 ),
	.combout(\classifier|orange_count_left[3]~40_combout ),
	.cout(\classifier|orange_count_left[3]~41 ));
// synopsys translate_off
defparam \classifier|orange_count_left[3]~40 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_left[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y44_N7
dffeas \classifier|orange_count_left[3] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[3]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [3]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[3] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N8
cycloneive_lcell_comb \classifier|orange_count_left[4]~42 (
// Equation(s):
// \classifier|orange_count_left[4]~42_combout  = (\classifier|orange_count_left [4] & (\classifier|orange_count_left[3]~41  $ (GND))) # (!\classifier|orange_count_left [4] & (!\classifier|orange_count_left[3]~41  & VCC))
// \classifier|orange_count_left[4]~43  = CARRY((\classifier|orange_count_left [4] & !\classifier|orange_count_left[3]~41 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[3]~41 ),
	.combout(\classifier|orange_count_left[4]~42_combout ),
	.cout(\classifier|orange_count_left[4]~43 ));
// synopsys translate_off
defparam \classifier|orange_count_left[4]~42 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_left[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y44_N9
dffeas \classifier|orange_count_left[4] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[4]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [4]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[4] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N10
cycloneive_lcell_comb \classifier|orange_count_left[5]~44 (
// Equation(s):
// \classifier|orange_count_left[5]~44_combout  = (\classifier|orange_count_left [5] & (!\classifier|orange_count_left[4]~43 )) # (!\classifier|orange_count_left [5] & ((\classifier|orange_count_left[4]~43 ) # (GND)))
// \classifier|orange_count_left[5]~45  = CARRY((!\classifier|orange_count_left[4]~43 ) # (!\classifier|orange_count_left [5]))

	.dataa(\classifier|orange_count_left [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[4]~43 ),
	.combout(\classifier|orange_count_left[5]~44_combout ),
	.cout(\classifier|orange_count_left[5]~45 ));
// synopsys translate_off
defparam \classifier|orange_count_left[5]~44 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_left[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y44_N11
dffeas \classifier|orange_count_left[5] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [5]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[5] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N12
cycloneive_lcell_comb \classifier|orange_count_left[6]~46 (
// Equation(s):
// \classifier|orange_count_left[6]~46_combout  = (\classifier|orange_count_left [6] & (\classifier|orange_count_left[5]~45  $ (GND))) # (!\classifier|orange_count_left [6] & (!\classifier|orange_count_left[5]~45  & VCC))
// \classifier|orange_count_left[6]~47  = CARRY((\classifier|orange_count_left [6] & !\classifier|orange_count_left[5]~45 ))

	.dataa(\classifier|orange_count_left [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[5]~45 ),
	.combout(\classifier|orange_count_left[6]~46_combout ),
	.cout(\classifier|orange_count_left[6]~47 ));
// synopsys translate_off
defparam \classifier|orange_count_left[6]~46 .lut_mask = 16'hA50A;
defparam \classifier|orange_count_left[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y44_N13
dffeas \classifier|orange_count_left[6] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[6]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [6]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[6] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N14
cycloneive_lcell_comb \classifier|orange_count_left[7]~48 (
// Equation(s):
// \classifier|orange_count_left[7]~48_combout  = (\classifier|orange_count_left [7] & (!\classifier|orange_count_left[6]~47 )) # (!\classifier|orange_count_left [7] & ((\classifier|orange_count_left[6]~47 ) # (GND)))
// \classifier|orange_count_left[7]~49  = CARRY((!\classifier|orange_count_left[6]~47 ) # (!\classifier|orange_count_left [7]))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[6]~47 ),
	.combout(\classifier|orange_count_left[7]~48_combout ),
	.cout(\classifier|orange_count_left[7]~49 ));
// synopsys translate_off
defparam \classifier|orange_count_left[7]~48 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_left[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y44_N15
dffeas \classifier|orange_count_left[7] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[7]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [7]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[7] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N16
cycloneive_lcell_comb \classifier|orange_count_left[8]~50 (
// Equation(s):
// \classifier|orange_count_left[8]~50_combout  = (\classifier|orange_count_left [8] & (\classifier|orange_count_left[7]~49  $ (GND))) # (!\classifier|orange_count_left [8] & (!\classifier|orange_count_left[7]~49  & VCC))
// \classifier|orange_count_left[8]~51  = CARRY((\classifier|orange_count_left [8] & !\classifier|orange_count_left[7]~49 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[7]~49 ),
	.combout(\classifier|orange_count_left[8]~50_combout ),
	.cout(\classifier|orange_count_left[8]~51 ));
// synopsys translate_off
defparam \classifier|orange_count_left[8]~50 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_left[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y44_N17
dffeas \classifier|orange_count_left[8] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[8]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [8]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[8] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N18
cycloneive_lcell_comb \classifier|orange_count_left[9]~52 (
// Equation(s):
// \classifier|orange_count_left[9]~52_combout  = (\classifier|orange_count_left [9] & (!\classifier|orange_count_left[8]~51 )) # (!\classifier|orange_count_left [9] & ((\classifier|orange_count_left[8]~51 ) # (GND)))
// \classifier|orange_count_left[9]~53  = CARRY((!\classifier|orange_count_left[8]~51 ) # (!\classifier|orange_count_left [9]))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[8]~51 ),
	.combout(\classifier|orange_count_left[9]~52_combout ),
	.cout(\classifier|orange_count_left[9]~53 ));
// synopsys translate_off
defparam \classifier|orange_count_left[9]~52 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_left[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y44_N19
dffeas \classifier|orange_count_left[9] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[9]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [9]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[9] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N20
cycloneive_lcell_comb \classifier|orange_count_left[10]~54 (
// Equation(s):
// \classifier|orange_count_left[10]~54_combout  = (\classifier|orange_count_left [10] & (\classifier|orange_count_left[9]~53  $ (GND))) # (!\classifier|orange_count_left [10] & (!\classifier|orange_count_left[9]~53  & VCC))
// \classifier|orange_count_left[10]~55  = CARRY((\classifier|orange_count_left [10] & !\classifier|orange_count_left[9]~53 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[9]~53 ),
	.combout(\classifier|orange_count_left[10]~54_combout ),
	.cout(\classifier|orange_count_left[10]~55 ));
// synopsys translate_off
defparam \classifier|orange_count_left[10]~54 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_left[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y44_N21
dffeas \classifier|orange_count_left[10] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[10]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [10]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[10] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N22
cycloneive_lcell_comb \classifier|orange_count_left[11]~56 (
// Equation(s):
// \classifier|orange_count_left[11]~56_combout  = (\classifier|orange_count_left [11] & (!\classifier|orange_count_left[10]~55 )) # (!\classifier|orange_count_left [11] & ((\classifier|orange_count_left[10]~55 ) # (GND)))
// \classifier|orange_count_left[11]~57  = CARRY((!\classifier|orange_count_left[10]~55 ) # (!\classifier|orange_count_left [11]))

	.dataa(\classifier|orange_count_left [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[10]~55 ),
	.combout(\classifier|orange_count_left[11]~56_combout ),
	.cout(\classifier|orange_count_left[11]~57 ));
// synopsys translate_off
defparam \classifier|orange_count_left[11]~56 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_left[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y44_N23
dffeas \classifier|orange_count_left[11] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[11]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [11]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[11] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N24
cycloneive_lcell_comb \classifier|orange_count_left[12]~58 (
// Equation(s):
// \classifier|orange_count_left[12]~58_combout  = (\classifier|orange_count_left [12] & (\classifier|orange_count_left[11]~57  $ (GND))) # (!\classifier|orange_count_left [12] & (!\classifier|orange_count_left[11]~57  & VCC))
// \classifier|orange_count_left[12]~59  = CARRY((\classifier|orange_count_left [12] & !\classifier|orange_count_left[11]~57 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[11]~57 ),
	.combout(\classifier|orange_count_left[12]~58_combout ),
	.cout(\classifier|orange_count_left[12]~59 ));
// synopsys translate_off
defparam \classifier|orange_count_left[12]~58 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_left[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y44_N25
dffeas \classifier|orange_count_left[12] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[12]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [12]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[12] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N26
cycloneive_lcell_comb \classifier|orange_count_left[13]~60 (
// Equation(s):
// \classifier|orange_count_left[13]~60_combout  = (\classifier|orange_count_left [13] & (!\classifier|orange_count_left[12]~59 )) # (!\classifier|orange_count_left [13] & ((\classifier|orange_count_left[12]~59 ) # (GND)))
// \classifier|orange_count_left[13]~61  = CARRY((!\classifier|orange_count_left[12]~59 ) # (!\classifier|orange_count_left [13]))

	.dataa(\classifier|orange_count_left [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[12]~59 ),
	.combout(\classifier|orange_count_left[13]~60_combout ),
	.cout(\classifier|orange_count_left[13]~61 ));
// synopsys translate_off
defparam \classifier|orange_count_left[13]~60 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_left[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y44_N27
dffeas \classifier|orange_count_left[13] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[13]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [13]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[13] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N28
cycloneive_lcell_comb \classifier|orange_count_left[14]~62 (
// Equation(s):
// \classifier|orange_count_left[14]~62_combout  = (\classifier|orange_count_left [14] & (\classifier|orange_count_left[13]~61  $ (GND))) # (!\classifier|orange_count_left [14] & (!\classifier|orange_count_left[13]~61  & VCC))
// \classifier|orange_count_left[14]~63  = CARRY((\classifier|orange_count_left [14] & !\classifier|orange_count_left[13]~61 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[13]~61 ),
	.combout(\classifier|orange_count_left[14]~62_combout ),
	.cout(\classifier|orange_count_left[14]~63 ));
// synopsys translate_off
defparam \classifier|orange_count_left[14]~62 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_left[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y44_N29
dffeas \classifier|orange_count_left[14] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[14]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [14]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[14] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N30
cycloneive_lcell_comb \classifier|orange_count_left[15]~64 (
// Equation(s):
// \classifier|orange_count_left[15]~64_combout  = (\classifier|orange_count_left [15] & (!\classifier|orange_count_left[14]~63 )) # (!\classifier|orange_count_left [15] & ((\classifier|orange_count_left[14]~63 ) # (GND)))
// \classifier|orange_count_left[15]~65  = CARRY((!\classifier|orange_count_left[14]~63 ) # (!\classifier|orange_count_left [15]))

	.dataa(\classifier|orange_count_left [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[14]~63 ),
	.combout(\classifier|orange_count_left[15]~64_combout ),
	.cout(\classifier|orange_count_left[15]~65 ));
// synopsys translate_off
defparam \classifier|orange_count_left[15]~64 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_left[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y44_N31
dffeas \classifier|orange_count_left[15] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[15]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [15]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[15] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N0
cycloneive_lcell_comb \classifier|orange_count_left[16]~66 (
// Equation(s):
// \classifier|orange_count_left[16]~66_combout  = (\classifier|orange_count_left [16] & (\classifier|orange_count_left[15]~65  $ (GND))) # (!\classifier|orange_count_left [16] & (!\classifier|orange_count_left[15]~65  & VCC))
// \classifier|orange_count_left[16]~67  = CARRY((\classifier|orange_count_left [16] & !\classifier|orange_count_left[15]~65 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[15]~65 ),
	.combout(\classifier|orange_count_left[16]~66_combout ),
	.cout(\classifier|orange_count_left[16]~67 ));
// synopsys translate_off
defparam \classifier|orange_count_left[16]~66 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_left[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y43_N1
dffeas \classifier|orange_count_left[16] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[16]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [16]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[16] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N2
cycloneive_lcell_comb \classifier|orange_count_left[17]~68 (
// Equation(s):
// \classifier|orange_count_left[17]~68_combout  = (\classifier|orange_count_left [17] & (!\classifier|orange_count_left[16]~67 )) # (!\classifier|orange_count_left [17] & ((\classifier|orange_count_left[16]~67 ) # (GND)))
// \classifier|orange_count_left[17]~69  = CARRY((!\classifier|orange_count_left[16]~67 ) # (!\classifier|orange_count_left [17]))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[16]~67 ),
	.combout(\classifier|orange_count_left[17]~68_combout ),
	.cout(\classifier|orange_count_left[17]~69 ));
// synopsys translate_off
defparam \classifier|orange_count_left[17]~68 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_left[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y43_N3
dffeas \classifier|orange_count_left[17] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[17]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [17]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[17] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N4
cycloneive_lcell_comb \classifier|orange_count_left[18]~70 (
// Equation(s):
// \classifier|orange_count_left[18]~70_combout  = (\classifier|orange_count_left [18] & (\classifier|orange_count_left[17]~69  $ (GND))) # (!\classifier|orange_count_left [18] & (!\classifier|orange_count_left[17]~69  & VCC))
// \classifier|orange_count_left[18]~71  = CARRY((\classifier|orange_count_left [18] & !\classifier|orange_count_left[17]~69 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[17]~69 ),
	.combout(\classifier|orange_count_left[18]~70_combout ),
	.cout(\classifier|orange_count_left[18]~71 ));
// synopsys translate_off
defparam \classifier|orange_count_left[18]~70 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_left[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y43_N5
dffeas \classifier|orange_count_left[18] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[18]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [18]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[18] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N6
cycloneive_lcell_comb \classifier|orange_count_left[19]~72 (
// Equation(s):
// \classifier|orange_count_left[19]~72_combout  = (\classifier|orange_count_left [19] & (!\classifier|orange_count_left[18]~71 )) # (!\classifier|orange_count_left [19] & ((\classifier|orange_count_left[18]~71 ) # (GND)))
// \classifier|orange_count_left[19]~73  = CARRY((!\classifier|orange_count_left[18]~71 ) # (!\classifier|orange_count_left [19]))

	.dataa(\classifier|orange_count_left [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[18]~71 ),
	.combout(\classifier|orange_count_left[19]~72_combout ),
	.cout(\classifier|orange_count_left[19]~73 ));
// synopsys translate_off
defparam \classifier|orange_count_left[19]~72 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_left[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y43_N7
dffeas \classifier|orange_count_left[19] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[19]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [19]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[19] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N8
cycloneive_lcell_comb \classifier|orange_count_left[20]~74 (
// Equation(s):
// \classifier|orange_count_left[20]~74_combout  = (\classifier|orange_count_left [20] & (\classifier|orange_count_left[19]~73  $ (GND))) # (!\classifier|orange_count_left [20] & (!\classifier|orange_count_left[19]~73  & VCC))
// \classifier|orange_count_left[20]~75  = CARRY((\classifier|orange_count_left [20] & !\classifier|orange_count_left[19]~73 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[19]~73 ),
	.combout(\classifier|orange_count_left[20]~74_combout ),
	.cout(\classifier|orange_count_left[20]~75 ));
// synopsys translate_off
defparam \classifier|orange_count_left[20]~74 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_left[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y43_N9
dffeas \classifier|orange_count_left[20] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[20]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [20]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[20] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N10
cycloneive_lcell_comb \classifier|orange_count_left[21]~76 (
// Equation(s):
// \classifier|orange_count_left[21]~76_combout  = (\classifier|orange_count_left [21] & (!\classifier|orange_count_left[20]~75 )) # (!\classifier|orange_count_left [21] & ((\classifier|orange_count_left[20]~75 ) # (GND)))
// \classifier|orange_count_left[21]~77  = CARRY((!\classifier|orange_count_left[20]~75 ) # (!\classifier|orange_count_left [21]))

	.dataa(\classifier|orange_count_left [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[20]~75 ),
	.combout(\classifier|orange_count_left[21]~76_combout ),
	.cout(\classifier|orange_count_left[21]~77 ));
// synopsys translate_off
defparam \classifier|orange_count_left[21]~76 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_left[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y43_N11
dffeas \classifier|orange_count_left[21] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[21]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [21]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[21] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N12
cycloneive_lcell_comb \classifier|orange_count_left[22]~78 (
// Equation(s):
// \classifier|orange_count_left[22]~78_combout  = (\classifier|orange_count_left [22] & (\classifier|orange_count_left[21]~77  $ (GND))) # (!\classifier|orange_count_left [22] & (!\classifier|orange_count_left[21]~77  & VCC))
// \classifier|orange_count_left[22]~79  = CARRY((\classifier|orange_count_left [22] & !\classifier|orange_count_left[21]~77 ))

	.dataa(\classifier|orange_count_left [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[21]~77 ),
	.combout(\classifier|orange_count_left[22]~78_combout ),
	.cout(\classifier|orange_count_left[22]~79 ));
// synopsys translate_off
defparam \classifier|orange_count_left[22]~78 .lut_mask = 16'hA50A;
defparam \classifier|orange_count_left[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y43_N13
dffeas \classifier|orange_count_left[22] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[22]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [22]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[22] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N14
cycloneive_lcell_comb \classifier|orange_count_left[23]~80 (
// Equation(s):
// \classifier|orange_count_left[23]~80_combout  = (\classifier|orange_count_left [23] & (!\classifier|orange_count_left[22]~79 )) # (!\classifier|orange_count_left [23] & ((\classifier|orange_count_left[22]~79 ) # (GND)))
// \classifier|orange_count_left[23]~81  = CARRY((!\classifier|orange_count_left[22]~79 ) # (!\classifier|orange_count_left [23]))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[22]~79 ),
	.combout(\classifier|orange_count_left[23]~80_combout ),
	.cout(\classifier|orange_count_left[23]~81 ));
// synopsys translate_off
defparam \classifier|orange_count_left[23]~80 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_left[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y43_N15
dffeas \classifier|orange_count_left[23] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[23]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [23]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[23] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N16
cycloneive_lcell_comb \classifier|orange_count_left[24]~82 (
// Equation(s):
// \classifier|orange_count_left[24]~82_combout  = (\classifier|orange_count_left [24] & (\classifier|orange_count_left[23]~81  $ (GND))) # (!\classifier|orange_count_left [24] & (!\classifier|orange_count_left[23]~81  & VCC))
// \classifier|orange_count_left[24]~83  = CARRY((\classifier|orange_count_left [24] & !\classifier|orange_count_left[23]~81 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[23]~81 ),
	.combout(\classifier|orange_count_left[24]~82_combout ),
	.cout(\classifier|orange_count_left[24]~83 ));
// synopsys translate_off
defparam \classifier|orange_count_left[24]~82 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_left[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y43_N17
dffeas \classifier|orange_count_left[24] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[24]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [24]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[24] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N18
cycloneive_lcell_comb \classifier|orange_count_left[25]~84 (
// Equation(s):
// \classifier|orange_count_left[25]~84_combout  = (\classifier|orange_count_left [25] & (!\classifier|orange_count_left[24]~83 )) # (!\classifier|orange_count_left [25] & ((\classifier|orange_count_left[24]~83 ) # (GND)))
// \classifier|orange_count_left[25]~85  = CARRY((!\classifier|orange_count_left[24]~83 ) # (!\classifier|orange_count_left [25]))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[24]~83 ),
	.combout(\classifier|orange_count_left[25]~84_combout ),
	.cout(\classifier|orange_count_left[25]~85 ));
// synopsys translate_off
defparam \classifier|orange_count_left[25]~84 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_left[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y43_N19
dffeas \classifier|orange_count_left[25] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[25]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [25]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[25] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N20
cycloneive_lcell_comb \classifier|orange_count_left[26]~86 (
// Equation(s):
// \classifier|orange_count_left[26]~86_combout  = (\classifier|orange_count_left [26] & (\classifier|orange_count_left[25]~85  $ (GND))) # (!\classifier|orange_count_left [26] & (!\classifier|orange_count_left[25]~85  & VCC))
// \classifier|orange_count_left[26]~87  = CARRY((\classifier|orange_count_left [26] & !\classifier|orange_count_left[25]~85 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[25]~85 ),
	.combout(\classifier|orange_count_left[26]~86_combout ),
	.cout(\classifier|orange_count_left[26]~87 ));
// synopsys translate_off
defparam \classifier|orange_count_left[26]~86 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_left[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y43_N21
dffeas \classifier|orange_count_left[26] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[26]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [26]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[26] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N22
cycloneive_lcell_comb \classifier|orange_count_left[27]~88 (
// Equation(s):
// \classifier|orange_count_left[27]~88_combout  = (\classifier|orange_count_left [27] & (!\classifier|orange_count_left[26]~87 )) # (!\classifier|orange_count_left [27] & ((\classifier|orange_count_left[26]~87 ) # (GND)))
// \classifier|orange_count_left[27]~89  = CARRY((!\classifier|orange_count_left[26]~87 ) # (!\classifier|orange_count_left [27]))

	.dataa(\classifier|orange_count_left [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[26]~87 ),
	.combout(\classifier|orange_count_left[27]~88_combout ),
	.cout(\classifier|orange_count_left[27]~89 ));
// synopsys translate_off
defparam \classifier|orange_count_left[27]~88 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_left[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y43_N23
dffeas \classifier|orange_count_left[27] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[27]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [27]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[27] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N24
cycloneive_lcell_comb \classifier|orange_count_left[28]~90 (
// Equation(s):
// \classifier|orange_count_left[28]~90_combout  = (\classifier|orange_count_left [28] & (\classifier|orange_count_left[27]~89  $ (GND))) # (!\classifier|orange_count_left [28] & (!\classifier|orange_count_left[27]~89  & VCC))
// \classifier|orange_count_left[28]~91  = CARRY((\classifier|orange_count_left [28] & !\classifier|orange_count_left[27]~89 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[27]~89 ),
	.combout(\classifier|orange_count_left[28]~90_combout ),
	.cout(\classifier|orange_count_left[28]~91 ));
// synopsys translate_off
defparam \classifier|orange_count_left[28]~90 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_left[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y43_N25
dffeas \classifier|orange_count_left[28] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[28]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [28]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[28] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N26
cycloneive_lcell_comb \classifier|orange_count_left[29]~92 (
// Equation(s):
// \classifier|orange_count_left[29]~92_combout  = (\classifier|orange_count_left [29] & (!\classifier|orange_count_left[28]~91 )) # (!\classifier|orange_count_left [29] & ((\classifier|orange_count_left[28]~91 ) # (GND)))
// \classifier|orange_count_left[29]~93  = CARRY((!\classifier|orange_count_left[28]~91 ) # (!\classifier|orange_count_left [29]))

	.dataa(\classifier|orange_count_left [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[28]~91 ),
	.combout(\classifier|orange_count_left[29]~92_combout ),
	.cout(\classifier|orange_count_left[29]~93 ));
// synopsys translate_off
defparam \classifier|orange_count_left[29]~92 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_left[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y43_N27
dffeas \classifier|orange_count_left[29] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[29]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [29]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[29] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N28
cycloneive_lcell_comb \classifier|orange_count_left[30]~94 (
// Equation(s):
// \classifier|orange_count_left[30]~94_combout  = (\classifier|orange_count_left [30] & (\classifier|orange_count_left[29]~93  $ (GND))) # (!\classifier|orange_count_left [30] & (!\classifier|orange_count_left[29]~93  & VCC))
// \classifier|orange_count_left[30]~95  = CARRY((\classifier|orange_count_left [30] & !\classifier|orange_count_left[29]~93 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_left[29]~93 ),
	.combout(\classifier|orange_count_left[30]~94_combout ),
	.cout(\classifier|orange_count_left[30]~95 ));
// synopsys translate_off
defparam \classifier|orange_count_left[30]~94 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_left[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y43_N29
dffeas \classifier|orange_count_left[30] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[30]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [30]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[30] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N30
cycloneive_lcell_comb \classifier|orange_count_left[31]~96 (
// Equation(s):
// \classifier|orange_count_left[31]~96_combout  = \classifier|orange_count_left [31] $ (\classifier|orange_count_left[30]~95 )

	.dataa(\classifier|orange_count_left [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\classifier|orange_count_left[30]~95 ),
	.combout(\classifier|orange_count_left[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|orange_count_left[31]~96 .lut_mask = 16'h5A5A;
defparam \classifier|orange_count_left[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y43_N31
dffeas \classifier|orange_count_left[31] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_left[31]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_left[31]~98_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_left [31]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_left[31] .is_wysiwyg = "true";
defparam \classifier|orange_count_left[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N0
cycloneive_lcell_comb \classifier|orange_count_right[0]~34 (
// Equation(s):
// \classifier|orange_count_right[0]~34_combout  = \classifier|orange_count_right [0] $ (VCC)
// \classifier|orange_count_right[0]~35  = CARRY(\classifier|orange_count_right [0])

	.dataa(gnd),
	.datab(\classifier|orange_count_right [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\classifier|orange_count_right[0]~34_combout ),
	.cout(\classifier|orange_count_right[0]~35 ));
// synopsys translate_off
defparam \classifier|orange_count_right[0]~34 .lut_mask = 16'h33CC;
defparam \classifier|orange_count_right[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N12
cycloneive_lcell_comb \classifier|orange_count_right[31]~101 (
// Equation(s):
// \classifier|orange_count_right[31]~101_combout  = (\classifier|LessThan0~6_combout  & ((\classifier|pixel_count [29]) # ((\classifier|pixel_count [30]) # (!\classifier|LessThan0~8_combout ))))

	.dataa(\classifier|pixel_count [29]),
	.datab(\classifier|pixel_count [30]),
	.datac(\classifier|LessThan0~6_combout ),
	.datad(\classifier|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\classifier|orange_count_right[31]~101_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|orange_count_right[31]~101 .lut_mask = 16'hE0F0;
defparam \classifier|orange_count_right[31]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N0
cycloneive_lcell_comb \classifier|LessThan2~0 (
// Equation(s):
// \classifier|LessThan2~0_combout  = (!\classifier|pixel_count [4] & (((!\classifier|pixel_count [1]) # (!\classifier|pixel_count [3])) # (!\classifier|pixel_count [2])))

	.dataa(\classifier|pixel_count [2]),
	.datab(\classifier|pixel_count [3]),
	.datac(\classifier|pixel_count [4]),
	.datad(\classifier|pixel_count [1]),
	.cin(gnd),
	.combout(\classifier|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan2~0 .lut_mask = 16'h070F;
defparam \classifier|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N10
cycloneive_lcell_comb \classifier|LessThan2~1 (
// Equation(s):
// \classifier|LessThan2~1_combout  = (!\classifier|pixel_count [7] & (!\classifier|pixel_count [5] & !\classifier|pixel_count [6]))

	.dataa(\classifier|pixel_count [7]),
	.datab(gnd),
	.datac(\classifier|pixel_count [5]),
	.datad(\classifier|pixel_count [6]),
	.cin(gnd),
	.combout(\classifier|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan2~1 .lut_mask = 16'h0005;
defparam \classifier|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N4
cycloneive_lcell_comb \classifier|LessThan2~2 (
// Equation(s):
// \classifier|LessThan2~2_combout  = (\classifier|LessThan0~6_combout  & (((\classifier|LessThan2~0_combout  & \classifier|LessThan2~1_combout )) # (!\classifier|pixel_count [8])))

	.dataa(\classifier|LessThan0~6_combout ),
	.datab(\classifier|LessThan2~0_combout ),
	.datac(\classifier|pixel_count [8]),
	.datad(\classifier|LessThan2~1_combout ),
	.cin(gnd),
	.combout(\classifier|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan2~2 .lut_mask = 16'h8A0A;
defparam \classifier|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N22
cycloneive_lcell_comb \classifier|LessThan5~4 (
// Equation(s):
// \classifier|LessThan5~4_combout  = (!\classifier|pixel_count [29] & !\classifier|pixel_count [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\classifier|pixel_count [29]),
	.datad(\classifier|pixel_count [30]),
	.cin(gnd),
	.combout(\classifier|LessThan5~4_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan5~4 .lut_mask = 16'h000F;
defparam \classifier|LessThan5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N28
cycloneive_lcell_comb \classifier|orange_count_right[31]~98 (
// Equation(s):
// \classifier|orange_count_right[31]~98_combout  = (!\get_orange|is_orange~0_combout  & (!\get_orange|is_orange~1_combout  & (\classifier|LessThan5~4_combout  & !\classifier|pixel_count [31])))

	.dataa(\get_orange|is_orange~0_combout ),
	.datab(\get_orange|is_orange~1_combout ),
	.datac(\classifier|LessThan5~4_combout ),
	.datad(\classifier|pixel_count [31]),
	.cin(gnd),
	.combout(\classifier|orange_count_right[31]~98_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|orange_count_right[31]~98 .lut_mask = 16'h0010;
defparam \classifier|orange_count_right[31]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N26
cycloneive_lcell_comb \classifier|orange_count_right[31]~99 (
// Equation(s):
// \classifier|orange_count_right[31]~99_combout  = (!\classifier|LessThan2~2_combout  & (\classifier|orange_count_right[31]~98_combout  & ((\classifier|LessThan5~5_combout ) # (!\classifier|pixel_count [8]))))

	.dataa(\classifier|pixel_count [8]),
	.datab(\classifier|LessThan5~5_combout ),
	.datac(\classifier|LessThan2~2_combout ),
	.datad(\classifier|orange_count_right[31]~98_combout ),
	.cin(gnd),
	.combout(\classifier|orange_count_right[31]~99_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|orange_count_right[31]~99 .lut_mask = 16'h0D00;
defparam \classifier|orange_count_right[31]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N8
cycloneive_lcell_comb \classifier|orange_count_right[31]~100 (
// Equation(s):
// \classifier|orange_count_right[31]~100_combout  = (\Inst_VGA|activeArea~q  & ((\classifier|total_orange_pixels~52_combout ) # ((\classifier|orange_count_right[31]~101_combout  & \classifier|orange_count_right[31]~99_combout ))))

	.dataa(\classifier|orange_count_right[31]~101_combout ),
	.datab(\Inst_VGA|activeArea~q ),
	.datac(\classifier|orange_count_right[31]~99_combout ),
	.datad(\classifier|total_orange_pixels~52_combout ),
	.cin(gnd),
	.combout(\classifier|orange_count_right[31]~100_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|orange_count_right[31]~100 .lut_mask = 16'hCC80;
defparam \classifier|orange_count_right[31]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N1
dffeas \classifier|orange_count_right[0] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[0]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [0]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[0] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N2
cycloneive_lcell_comb \classifier|orange_count_right[1]~36 (
// Equation(s):
// \classifier|orange_count_right[1]~36_combout  = (\classifier|orange_count_right [1] & (!\classifier|orange_count_right[0]~35 )) # (!\classifier|orange_count_right [1] & ((\classifier|orange_count_right[0]~35 ) # (GND)))
// \classifier|orange_count_right[1]~37  = CARRY((!\classifier|orange_count_right[0]~35 ) # (!\classifier|orange_count_right [1]))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[0]~35 ),
	.combout(\classifier|orange_count_right[1]~36_combout ),
	.cout(\classifier|orange_count_right[1]~37 ));
// synopsys translate_off
defparam \classifier|orange_count_right[1]~36 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_right[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y44_N3
dffeas \classifier|orange_count_right[1] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[1]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [1]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[1] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N4
cycloneive_lcell_comb \classifier|orange_count_right[2]~38 (
// Equation(s):
// \classifier|orange_count_right[2]~38_combout  = (\classifier|orange_count_right [2] & (\classifier|orange_count_right[1]~37  $ (GND))) # (!\classifier|orange_count_right [2] & (!\classifier|orange_count_right[1]~37  & VCC))
// \classifier|orange_count_right[2]~39  = CARRY((\classifier|orange_count_right [2] & !\classifier|orange_count_right[1]~37 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[1]~37 ),
	.combout(\classifier|orange_count_right[2]~38_combout ),
	.cout(\classifier|orange_count_right[2]~39 ));
// synopsys translate_off
defparam \classifier|orange_count_right[2]~38 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_right[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y44_N5
dffeas \classifier|orange_count_right[2] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[2]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [2]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[2] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N6
cycloneive_lcell_comb \classifier|orange_count_right[3]~40 (
// Equation(s):
// \classifier|orange_count_right[3]~40_combout  = (\classifier|orange_count_right [3] & (!\classifier|orange_count_right[2]~39 )) # (!\classifier|orange_count_right [3] & ((\classifier|orange_count_right[2]~39 ) # (GND)))
// \classifier|orange_count_right[3]~41  = CARRY((!\classifier|orange_count_right[2]~39 ) # (!\classifier|orange_count_right [3]))

	.dataa(\classifier|orange_count_right [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[2]~39 ),
	.combout(\classifier|orange_count_right[3]~40_combout ),
	.cout(\classifier|orange_count_right[3]~41 ));
// synopsys translate_off
defparam \classifier|orange_count_right[3]~40 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_right[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y44_N7
dffeas \classifier|orange_count_right[3] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[3]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [3]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[3] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N8
cycloneive_lcell_comb \classifier|orange_count_right[4]~42 (
// Equation(s):
// \classifier|orange_count_right[4]~42_combout  = (\classifier|orange_count_right [4] & (\classifier|orange_count_right[3]~41  $ (GND))) # (!\classifier|orange_count_right [4] & (!\classifier|orange_count_right[3]~41  & VCC))
// \classifier|orange_count_right[4]~43  = CARRY((\classifier|orange_count_right [4] & !\classifier|orange_count_right[3]~41 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[3]~41 ),
	.combout(\classifier|orange_count_right[4]~42_combout ),
	.cout(\classifier|orange_count_right[4]~43 ));
// synopsys translate_off
defparam \classifier|orange_count_right[4]~42 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_right[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y44_N9
dffeas \classifier|orange_count_right[4] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[4]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [4]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[4] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N10
cycloneive_lcell_comb \classifier|orange_count_right[5]~44 (
// Equation(s):
// \classifier|orange_count_right[5]~44_combout  = (\classifier|orange_count_right [5] & (!\classifier|orange_count_right[4]~43 )) # (!\classifier|orange_count_right [5] & ((\classifier|orange_count_right[4]~43 ) # (GND)))
// \classifier|orange_count_right[5]~45  = CARRY((!\classifier|orange_count_right[4]~43 ) # (!\classifier|orange_count_right [5]))

	.dataa(\classifier|orange_count_right [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[4]~43 ),
	.combout(\classifier|orange_count_right[5]~44_combout ),
	.cout(\classifier|orange_count_right[5]~45 ));
// synopsys translate_off
defparam \classifier|orange_count_right[5]~44 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_right[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y44_N11
dffeas \classifier|orange_count_right[5] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [5]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[5] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N12
cycloneive_lcell_comb \classifier|orange_count_right[6]~46 (
// Equation(s):
// \classifier|orange_count_right[6]~46_combout  = (\classifier|orange_count_right [6] & (\classifier|orange_count_right[5]~45  $ (GND))) # (!\classifier|orange_count_right [6] & (!\classifier|orange_count_right[5]~45  & VCC))
// \classifier|orange_count_right[6]~47  = CARRY((\classifier|orange_count_right [6] & !\classifier|orange_count_right[5]~45 ))

	.dataa(\classifier|orange_count_right [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[5]~45 ),
	.combout(\classifier|orange_count_right[6]~46_combout ),
	.cout(\classifier|orange_count_right[6]~47 ));
// synopsys translate_off
defparam \classifier|orange_count_right[6]~46 .lut_mask = 16'hA50A;
defparam \classifier|orange_count_right[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y44_N13
dffeas \classifier|orange_count_right[6] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[6]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [6]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[6] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N14
cycloneive_lcell_comb \classifier|orange_count_right[7]~48 (
// Equation(s):
// \classifier|orange_count_right[7]~48_combout  = (\classifier|orange_count_right [7] & (!\classifier|orange_count_right[6]~47 )) # (!\classifier|orange_count_right [7] & ((\classifier|orange_count_right[6]~47 ) # (GND)))
// \classifier|orange_count_right[7]~49  = CARRY((!\classifier|orange_count_right[6]~47 ) # (!\classifier|orange_count_right [7]))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[6]~47 ),
	.combout(\classifier|orange_count_right[7]~48_combout ),
	.cout(\classifier|orange_count_right[7]~49 ));
// synopsys translate_off
defparam \classifier|orange_count_right[7]~48 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_right[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y44_N15
dffeas \classifier|orange_count_right[7] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[7]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [7]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[7] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N16
cycloneive_lcell_comb \classifier|orange_count_right[8]~50 (
// Equation(s):
// \classifier|orange_count_right[8]~50_combout  = (\classifier|orange_count_right [8] & (\classifier|orange_count_right[7]~49  $ (GND))) # (!\classifier|orange_count_right [8] & (!\classifier|orange_count_right[7]~49  & VCC))
// \classifier|orange_count_right[8]~51  = CARRY((\classifier|orange_count_right [8] & !\classifier|orange_count_right[7]~49 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[7]~49 ),
	.combout(\classifier|orange_count_right[8]~50_combout ),
	.cout(\classifier|orange_count_right[8]~51 ));
// synopsys translate_off
defparam \classifier|orange_count_right[8]~50 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_right[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y44_N17
dffeas \classifier|orange_count_right[8] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[8]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [8]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[8] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N18
cycloneive_lcell_comb \classifier|orange_count_right[9]~52 (
// Equation(s):
// \classifier|orange_count_right[9]~52_combout  = (\classifier|orange_count_right [9] & (!\classifier|orange_count_right[8]~51 )) # (!\classifier|orange_count_right [9] & ((\classifier|orange_count_right[8]~51 ) # (GND)))
// \classifier|orange_count_right[9]~53  = CARRY((!\classifier|orange_count_right[8]~51 ) # (!\classifier|orange_count_right [9]))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[8]~51 ),
	.combout(\classifier|orange_count_right[9]~52_combout ),
	.cout(\classifier|orange_count_right[9]~53 ));
// synopsys translate_off
defparam \classifier|orange_count_right[9]~52 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_right[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y44_N19
dffeas \classifier|orange_count_right[9] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[9]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [9]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[9] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N20
cycloneive_lcell_comb \classifier|orange_count_right[10]~54 (
// Equation(s):
// \classifier|orange_count_right[10]~54_combout  = (\classifier|orange_count_right [10] & (\classifier|orange_count_right[9]~53  $ (GND))) # (!\classifier|orange_count_right [10] & (!\classifier|orange_count_right[9]~53  & VCC))
// \classifier|orange_count_right[10]~55  = CARRY((\classifier|orange_count_right [10] & !\classifier|orange_count_right[9]~53 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[9]~53 ),
	.combout(\classifier|orange_count_right[10]~54_combout ),
	.cout(\classifier|orange_count_right[10]~55 ));
// synopsys translate_off
defparam \classifier|orange_count_right[10]~54 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_right[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y44_N21
dffeas \classifier|orange_count_right[10] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[10]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [10]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[10] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N22
cycloneive_lcell_comb \classifier|orange_count_right[11]~56 (
// Equation(s):
// \classifier|orange_count_right[11]~56_combout  = (\classifier|orange_count_right [11] & (!\classifier|orange_count_right[10]~55 )) # (!\classifier|orange_count_right [11] & ((\classifier|orange_count_right[10]~55 ) # (GND)))
// \classifier|orange_count_right[11]~57  = CARRY((!\classifier|orange_count_right[10]~55 ) # (!\classifier|orange_count_right [11]))

	.dataa(\classifier|orange_count_right [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[10]~55 ),
	.combout(\classifier|orange_count_right[11]~56_combout ),
	.cout(\classifier|orange_count_right[11]~57 ));
// synopsys translate_off
defparam \classifier|orange_count_right[11]~56 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_right[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y44_N23
dffeas \classifier|orange_count_right[11] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[11]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [11]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[11] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N24
cycloneive_lcell_comb \classifier|orange_count_right[12]~58 (
// Equation(s):
// \classifier|orange_count_right[12]~58_combout  = (\classifier|orange_count_right [12] & (\classifier|orange_count_right[11]~57  $ (GND))) # (!\classifier|orange_count_right [12] & (!\classifier|orange_count_right[11]~57  & VCC))
// \classifier|orange_count_right[12]~59  = CARRY((\classifier|orange_count_right [12] & !\classifier|orange_count_right[11]~57 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[11]~57 ),
	.combout(\classifier|orange_count_right[12]~58_combout ),
	.cout(\classifier|orange_count_right[12]~59 ));
// synopsys translate_off
defparam \classifier|orange_count_right[12]~58 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_right[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y44_N25
dffeas \classifier|orange_count_right[12] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[12]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [12]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[12] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N26
cycloneive_lcell_comb \classifier|orange_count_right[13]~60 (
// Equation(s):
// \classifier|orange_count_right[13]~60_combout  = (\classifier|orange_count_right [13] & (!\classifier|orange_count_right[12]~59 )) # (!\classifier|orange_count_right [13] & ((\classifier|orange_count_right[12]~59 ) # (GND)))
// \classifier|orange_count_right[13]~61  = CARRY((!\classifier|orange_count_right[12]~59 ) # (!\classifier|orange_count_right [13]))

	.dataa(\classifier|orange_count_right [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[12]~59 ),
	.combout(\classifier|orange_count_right[13]~60_combout ),
	.cout(\classifier|orange_count_right[13]~61 ));
// synopsys translate_off
defparam \classifier|orange_count_right[13]~60 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_right[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y44_N27
dffeas \classifier|orange_count_right[13] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[13]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [13]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[13] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N28
cycloneive_lcell_comb \classifier|orange_count_right[14]~62 (
// Equation(s):
// \classifier|orange_count_right[14]~62_combout  = (\classifier|orange_count_right [14] & (\classifier|orange_count_right[13]~61  $ (GND))) # (!\classifier|orange_count_right [14] & (!\classifier|orange_count_right[13]~61  & VCC))
// \classifier|orange_count_right[14]~63  = CARRY((\classifier|orange_count_right [14] & !\classifier|orange_count_right[13]~61 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[13]~61 ),
	.combout(\classifier|orange_count_right[14]~62_combout ),
	.cout(\classifier|orange_count_right[14]~63 ));
// synopsys translate_off
defparam \classifier|orange_count_right[14]~62 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_right[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y44_N29
dffeas \classifier|orange_count_right[14] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[14]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [14]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[14] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N30
cycloneive_lcell_comb \classifier|orange_count_right[15]~64 (
// Equation(s):
// \classifier|orange_count_right[15]~64_combout  = (\classifier|orange_count_right [15] & (!\classifier|orange_count_right[14]~63 )) # (!\classifier|orange_count_right [15] & ((\classifier|orange_count_right[14]~63 ) # (GND)))
// \classifier|orange_count_right[15]~65  = CARRY((!\classifier|orange_count_right[14]~63 ) # (!\classifier|orange_count_right [15]))

	.dataa(\classifier|orange_count_right [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[14]~63 ),
	.combout(\classifier|orange_count_right[15]~64_combout ),
	.cout(\classifier|orange_count_right[15]~65 ));
// synopsys translate_off
defparam \classifier|orange_count_right[15]~64 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_right[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y44_N31
dffeas \classifier|orange_count_right[15] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[15]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [15]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[15] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N0
cycloneive_lcell_comb \classifier|orange_count_right[16]~66 (
// Equation(s):
// \classifier|orange_count_right[16]~66_combout  = (\classifier|orange_count_right [16] & (\classifier|orange_count_right[15]~65  $ (GND))) # (!\classifier|orange_count_right [16] & (!\classifier|orange_count_right[15]~65  & VCC))
// \classifier|orange_count_right[16]~67  = CARRY((\classifier|orange_count_right [16] & !\classifier|orange_count_right[15]~65 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[15]~65 ),
	.combout(\classifier|orange_count_right[16]~66_combout ),
	.cout(\classifier|orange_count_right[16]~67 ));
// synopsys translate_off
defparam \classifier|orange_count_right[16]~66 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_right[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y43_N1
dffeas \classifier|orange_count_right[16] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[16]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [16]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[16] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N2
cycloneive_lcell_comb \classifier|orange_count_right[17]~68 (
// Equation(s):
// \classifier|orange_count_right[17]~68_combout  = (\classifier|orange_count_right [17] & (!\classifier|orange_count_right[16]~67 )) # (!\classifier|orange_count_right [17] & ((\classifier|orange_count_right[16]~67 ) # (GND)))
// \classifier|orange_count_right[17]~69  = CARRY((!\classifier|orange_count_right[16]~67 ) # (!\classifier|orange_count_right [17]))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[16]~67 ),
	.combout(\classifier|orange_count_right[17]~68_combout ),
	.cout(\classifier|orange_count_right[17]~69 ));
// synopsys translate_off
defparam \classifier|orange_count_right[17]~68 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_right[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y43_N3
dffeas \classifier|orange_count_right[17] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[17]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [17]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[17] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N4
cycloneive_lcell_comb \classifier|orange_count_right[18]~70 (
// Equation(s):
// \classifier|orange_count_right[18]~70_combout  = (\classifier|orange_count_right [18] & (\classifier|orange_count_right[17]~69  $ (GND))) # (!\classifier|orange_count_right [18] & (!\classifier|orange_count_right[17]~69  & VCC))
// \classifier|orange_count_right[18]~71  = CARRY((\classifier|orange_count_right [18] & !\classifier|orange_count_right[17]~69 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[17]~69 ),
	.combout(\classifier|orange_count_right[18]~70_combout ),
	.cout(\classifier|orange_count_right[18]~71 ));
// synopsys translate_off
defparam \classifier|orange_count_right[18]~70 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_right[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y43_N5
dffeas \classifier|orange_count_right[18] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[18]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [18]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[18] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N6
cycloneive_lcell_comb \classifier|orange_count_right[19]~72 (
// Equation(s):
// \classifier|orange_count_right[19]~72_combout  = (\classifier|orange_count_right [19] & (!\classifier|orange_count_right[18]~71 )) # (!\classifier|orange_count_right [19] & ((\classifier|orange_count_right[18]~71 ) # (GND)))
// \classifier|orange_count_right[19]~73  = CARRY((!\classifier|orange_count_right[18]~71 ) # (!\classifier|orange_count_right [19]))

	.dataa(\classifier|orange_count_right [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[18]~71 ),
	.combout(\classifier|orange_count_right[19]~72_combout ),
	.cout(\classifier|orange_count_right[19]~73 ));
// synopsys translate_off
defparam \classifier|orange_count_right[19]~72 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_right[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y43_N7
dffeas \classifier|orange_count_right[19] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[19]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [19]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[19] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N8
cycloneive_lcell_comb \classifier|orange_count_right[20]~74 (
// Equation(s):
// \classifier|orange_count_right[20]~74_combout  = (\classifier|orange_count_right [20] & (\classifier|orange_count_right[19]~73  $ (GND))) # (!\classifier|orange_count_right [20] & (!\classifier|orange_count_right[19]~73  & VCC))
// \classifier|orange_count_right[20]~75  = CARRY((\classifier|orange_count_right [20] & !\classifier|orange_count_right[19]~73 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[19]~73 ),
	.combout(\classifier|orange_count_right[20]~74_combout ),
	.cout(\classifier|orange_count_right[20]~75 ));
// synopsys translate_off
defparam \classifier|orange_count_right[20]~74 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_right[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y43_N9
dffeas \classifier|orange_count_right[20] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[20]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [20]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[20] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N10
cycloneive_lcell_comb \classifier|orange_count_right[21]~76 (
// Equation(s):
// \classifier|orange_count_right[21]~76_combout  = (\classifier|orange_count_right [21] & (!\classifier|orange_count_right[20]~75 )) # (!\classifier|orange_count_right [21] & ((\classifier|orange_count_right[20]~75 ) # (GND)))
// \classifier|orange_count_right[21]~77  = CARRY((!\classifier|orange_count_right[20]~75 ) # (!\classifier|orange_count_right [21]))

	.dataa(\classifier|orange_count_right [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[20]~75 ),
	.combout(\classifier|orange_count_right[21]~76_combout ),
	.cout(\classifier|orange_count_right[21]~77 ));
// synopsys translate_off
defparam \classifier|orange_count_right[21]~76 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_right[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y43_N11
dffeas \classifier|orange_count_right[21] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[21]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [21]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[21] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N12
cycloneive_lcell_comb \classifier|orange_count_right[22]~78 (
// Equation(s):
// \classifier|orange_count_right[22]~78_combout  = (\classifier|orange_count_right [22] & (\classifier|orange_count_right[21]~77  $ (GND))) # (!\classifier|orange_count_right [22] & (!\classifier|orange_count_right[21]~77  & VCC))
// \classifier|orange_count_right[22]~79  = CARRY((\classifier|orange_count_right [22] & !\classifier|orange_count_right[21]~77 ))

	.dataa(\classifier|orange_count_right [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[21]~77 ),
	.combout(\classifier|orange_count_right[22]~78_combout ),
	.cout(\classifier|orange_count_right[22]~79 ));
// synopsys translate_off
defparam \classifier|orange_count_right[22]~78 .lut_mask = 16'hA50A;
defparam \classifier|orange_count_right[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y43_N13
dffeas \classifier|orange_count_right[22] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[22]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [22]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[22] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N14
cycloneive_lcell_comb \classifier|orange_count_right[23]~80 (
// Equation(s):
// \classifier|orange_count_right[23]~80_combout  = (\classifier|orange_count_right [23] & (!\classifier|orange_count_right[22]~79 )) # (!\classifier|orange_count_right [23] & ((\classifier|orange_count_right[22]~79 ) # (GND)))
// \classifier|orange_count_right[23]~81  = CARRY((!\classifier|orange_count_right[22]~79 ) # (!\classifier|orange_count_right [23]))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[22]~79 ),
	.combout(\classifier|orange_count_right[23]~80_combout ),
	.cout(\classifier|orange_count_right[23]~81 ));
// synopsys translate_off
defparam \classifier|orange_count_right[23]~80 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_right[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y43_N15
dffeas \classifier|orange_count_right[23] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[23]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [23]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[23] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N16
cycloneive_lcell_comb \classifier|orange_count_right[24]~82 (
// Equation(s):
// \classifier|orange_count_right[24]~82_combout  = (\classifier|orange_count_right [24] & (\classifier|orange_count_right[23]~81  $ (GND))) # (!\classifier|orange_count_right [24] & (!\classifier|orange_count_right[23]~81  & VCC))
// \classifier|orange_count_right[24]~83  = CARRY((\classifier|orange_count_right [24] & !\classifier|orange_count_right[23]~81 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[23]~81 ),
	.combout(\classifier|orange_count_right[24]~82_combout ),
	.cout(\classifier|orange_count_right[24]~83 ));
// synopsys translate_off
defparam \classifier|orange_count_right[24]~82 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_right[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y43_N17
dffeas \classifier|orange_count_right[24] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[24]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [24]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[24] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N18
cycloneive_lcell_comb \classifier|orange_count_right[25]~84 (
// Equation(s):
// \classifier|orange_count_right[25]~84_combout  = (\classifier|orange_count_right [25] & (!\classifier|orange_count_right[24]~83 )) # (!\classifier|orange_count_right [25] & ((\classifier|orange_count_right[24]~83 ) # (GND)))
// \classifier|orange_count_right[25]~85  = CARRY((!\classifier|orange_count_right[24]~83 ) # (!\classifier|orange_count_right [25]))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[24]~83 ),
	.combout(\classifier|orange_count_right[25]~84_combout ),
	.cout(\classifier|orange_count_right[25]~85 ));
// synopsys translate_off
defparam \classifier|orange_count_right[25]~84 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_right[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y43_N19
dffeas \classifier|orange_count_right[25] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[25]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [25]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[25] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N20
cycloneive_lcell_comb \classifier|orange_count_right[26]~86 (
// Equation(s):
// \classifier|orange_count_right[26]~86_combout  = (\classifier|orange_count_right [26] & (\classifier|orange_count_right[25]~85  $ (GND))) # (!\classifier|orange_count_right [26] & (!\classifier|orange_count_right[25]~85  & VCC))
// \classifier|orange_count_right[26]~87  = CARRY((\classifier|orange_count_right [26] & !\classifier|orange_count_right[25]~85 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[25]~85 ),
	.combout(\classifier|orange_count_right[26]~86_combout ),
	.cout(\classifier|orange_count_right[26]~87 ));
// synopsys translate_off
defparam \classifier|orange_count_right[26]~86 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_right[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y43_N21
dffeas \classifier|orange_count_right[26] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[26]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [26]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[26] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N22
cycloneive_lcell_comb \classifier|orange_count_right[27]~88 (
// Equation(s):
// \classifier|orange_count_right[27]~88_combout  = (\classifier|orange_count_right [27] & (!\classifier|orange_count_right[26]~87 )) # (!\classifier|orange_count_right [27] & ((\classifier|orange_count_right[26]~87 ) # (GND)))
// \classifier|orange_count_right[27]~89  = CARRY((!\classifier|orange_count_right[26]~87 ) # (!\classifier|orange_count_right [27]))

	.dataa(\classifier|orange_count_right [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[26]~87 ),
	.combout(\classifier|orange_count_right[27]~88_combout ),
	.cout(\classifier|orange_count_right[27]~89 ));
// synopsys translate_off
defparam \classifier|orange_count_right[27]~88 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_right[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y43_N23
dffeas \classifier|orange_count_right[27] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[27]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [27]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[27] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N24
cycloneive_lcell_comb \classifier|orange_count_right[28]~90 (
// Equation(s):
// \classifier|orange_count_right[28]~90_combout  = (\classifier|orange_count_right [28] & (\classifier|orange_count_right[27]~89  $ (GND))) # (!\classifier|orange_count_right [28] & (!\classifier|orange_count_right[27]~89  & VCC))
// \classifier|orange_count_right[28]~91  = CARRY((\classifier|orange_count_right [28] & !\classifier|orange_count_right[27]~89 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[27]~89 ),
	.combout(\classifier|orange_count_right[28]~90_combout ),
	.cout(\classifier|orange_count_right[28]~91 ));
// synopsys translate_off
defparam \classifier|orange_count_right[28]~90 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_right[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y43_N25
dffeas \classifier|orange_count_right[28] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[28]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [28]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[28] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N26
cycloneive_lcell_comb \classifier|orange_count_right[29]~92 (
// Equation(s):
// \classifier|orange_count_right[29]~92_combout  = (\classifier|orange_count_right [29] & (!\classifier|orange_count_right[28]~91 )) # (!\classifier|orange_count_right [29] & ((\classifier|orange_count_right[28]~91 ) # (GND)))
// \classifier|orange_count_right[29]~93  = CARRY((!\classifier|orange_count_right[28]~91 ) # (!\classifier|orange_count_right [29]))

	.dataa(\classifier|orange_count_right [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[28]~91 ),
	.combout(\classifier|orange_count_right[29]~92_combout ),
	.cout(\classifier|orange_count_right[29]~93 ));
// synopsys translate_off
defparam \classifier|orange_count_right[29]~92 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_right[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y43_N27
dffeas \classifier|orange_count_right[29] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[29]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [29]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[29] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N28
cycloneive_lcell_comb \classifier|orange_count_right[30]~94 (
// Equation(s):
// \classifier|orange_count_right[30]~94_combout  = (\classifier|orange_count_right [30] & (\classifier|orange_count_right[29]~93  $ (GND))) # (!\classifier|orange_count_right [30] & (!\classifier|orange_count_right[29]~93  & VCC))
// \classifier|orange_count_right[30]~95  = CARRY((\classifier|orange_count_right [30] & !\classifier|orange_count_right[29]~93 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_right [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_right[29]~93 ),
	.combout(\classifier|orange_count_right[30]~94_combout ),
	.cout(\classifier|orange_count_right[30]~95 ));
// synopsys translate_off
defparam \classifier|orange_count_right[30]~94 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_right[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y43_N29
dffeas \classifier|orange_count_right[30] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[30]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [30]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[30] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N30
cycloneive_lcell_comb \classifier|orange_count_right[31]~96 (
// Equation(s):
// \classifier|orange_count_right[31]~96_combout  = \classifier|orange_count_right [31] $ (\classifier|orange_count_right[30]~95 )

	.dataa(\classifier|orange_count_right [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\classifier|orange_count_right[30]~95 ),
	.combout(\classifier|orange_count_right[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|orange_count_right[31]~96 .lut_mask = 16'h5A5A;
defparam \classifier|orange_count_right[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y43_N31
dffeas \classifier|orange_count_right[31] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_right[31]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_right[31]~100_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_right [31]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_right[31] .is_wysiwyg = "true";
defparam \classifier|orange_count_right[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N0
cycloneive_lcell_comb \classifier|LessThan8~1 (
// Equation(s):
// \classifier|LessThan8~1_cout  = CARRY((\classifier|orange_count_right [0] & !\classifier|orange_count_left [0]))

	.dataa(\classifier|orange_count_right [0]),
	.datab(\classifier|orange_count_left [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\classifier|LessThan8~1_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~1 .lut_mask = 16'h0022;
defparam \classifier|LessThan8~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N2
cycloneive_lcell_comb \classifier|LessThan8~3 (
// Equation(s):
// \classifier|LessThan8~3_cout  = CARRY((\classifier|orange_count_right [1] & (\classifier|orange_count_left [1] & !\classifier|LessThan8~1_cout )) # (!\classifier|orange_count_right [1] & ((\classifier|orange_count_left [1]) # 
// (!\classifier|LessThan8~1_cout ))))

	.dataa(\classifier|orange_count_right [1]),
	.datab(\classifier|orange_count_left [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~1_cout ),
	.combout(),
	.cout(\classifier|LessThan8~3_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~3 .lut_mask = 16'h004D;
defparam \classifier|LessThan8~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N4
cycloneive_lcell_comb \classifier|LessThan8~5 (
// Equation(s):
// \classifier|LessThan8~5_cout  = CARRY((\classifier|orange_count_left [2] & (\classifier|orange_count_right [2] & !\classifier|LessThan8~3_cout )) # (!\classifier|orange_count_left [2] & ((\classifier|orange_count_right [2]) # 
// (!\classifier|LessThan8~3_cout ))))

	.dataa(\classifier|orange_count_left [2]),
	.datab(\classifier|orange_count_right [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~3_cout ),
	.combout(),
	.cout(\classifier|LessThan8~5_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~5 .lut_mask = 16'h004D;
defparam \classifier|LessThan8~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N6
cycloneive_lcell_comb \classifier|LessThan8~7 (
// Equation(s):
// \classifier|LessThan8~7_cout  = CARRY((\classifier|orange_count_right [3] & (\classifier|orange_count_left [3] & !\classifier|LessThan8~5_cout )) # (!\classifier|orange_count_right [3] & ((\classifier|orange_count_left [3]) # 
// (!\classifier|LessThan8~5_cout ))))

	.dataa(\classifier|orange_count_right [3]),
	.datab(\classifier|orange_count_left [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~5_cout ),
	.combout(),
	.cout(\classifier|LessThan8~7_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~7 .lut_mask = 16'h004D;
defparam \classifier|LessThan8~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N8
cycloneive_lcell_comb \classifier|LessThan8~9 (
// Equation(s):
// \classifier|LessThan8~9_cout  = CARRY((\classifier|orange_count_left [4] & (\classifier|orange_count_right [4] & !\classifier|LessThan8~7_cout )) # (!\classifier|orange_count_left [4] & ((\classifier|orange_count_right [4]) # 
// (!\classifier|LessThan8~7_cout ))))

	.dataa(\classifier|orange_count_left [4]),
	.datab(\classifier|orange_count_right [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~7_cout ),
	.combout(),
	.cout(\classifier|LessThan8~9_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~9 .lut_mask = 16'h004D;
defparam \classifier|LessThan8~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N10
cycloneive_lcell_comb \classifier|LessThan8~11 (
// Equation(s):
// \classifier|LessThan8~11_cout  = CARRY((\classifier|orange_count_right [5] & (\classifier|orange_count_left [5] & !\classifier|LessThan8~9_cout )) # (!\classifier|orange_count_right [5] & ((\classifier|orange_count_left [5]) # 
// (!\classifier|LessThan8~9_cout ))))

	.dataa(\classifier|orange_count_right [5]),
	.datab(\classifier|orange_count_left [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~9_cout ),
	.combout(),
	.cout(\classifier|LessThan8~11_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~11 .lut_mask = 16'h004D;
defparam \classifier|LessThan8~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N12
cycloneive_lcell_comb \classifier|LessThan8~13 (
// Equation(s):
// \classifier|LessThan8~13_cout  = CARRY((\classifier|orange_count_right [6] & ((!\classifier|LessThan8~11_cout ) # (!\classifier|orange_count_left [6]))) # (!\classifier|orange_count_right [6] & (!\classifier|orange_count_left [6] & 
// !\classifier|LessThan8~11_cout )))

	.dataa(\classifier|orange_count_right [6]),
	.datab(\classifier|orange_count_left [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~11_cout ),
	.combout(),
	.cout(\classifier|LessThan8~13_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~13 .lut_mask = 16'h002B;
defparam \classifier|LessThan8~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N14
cycloneive_lcell_comb \classifier|LessThan8~15 (
// Equation(s):
// \classifier|LessThan8~15_cout  = CARRY((\classifier|orange_count_right [7] & (\classifier|orange_count_left [7] & !\classifier|LessThan8~13_cout )) # (!\classifier|orange_count_right [7] & ((\classifier|orange_count_left [7]) # 
// (!\classifier|LessThan8~13_cout ))))

	.dataa(\classifier|orange_count_right [7]),
	.datab(\classifier|orange_count_left [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~13_cout ),
	.combout(),
	.cout(\classifier|LessThan8~15_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~15 .lut_mask = 16'h004D;
defparam \classifier|LessThan8~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N16
cycloneive_lcell_comb \classifier|LessThan8~17 (
// Equation(s):
// \classifier|LessThan8~17_cout  = CARRY((\classifier|orange_count_right [8] & ((!\classifier|LessThan8~15_cout ) # (!\classifier|orange_count_left [8]))) # (!\classifier|orange_count_right [8] & (!\classifier|orange_count_left [8] & 
// !\classifier|LessThan8~15_cout )))

	.dataa(\classifier|orange_count_right [8]),
	.datab(\classifier|orange_count_left [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~15_cout ),
	.combout(),
	.cout(\classifier|LessThan8~17_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~17 .lut_mask = 16'h002B;
defparam \classifier|LessThan8~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N18
cycloneive_lcell_comb \classifier|LessThan8~19 (
// Equation(s):
// \classifier|LessThan8~19_cout  = CARRY((\classifier|orange_count_left [9] & ((!\classifier|LessThan8~17_cout ) # (!\classifier|orange_count_right [9]))) # (!\classifier|orange_count_left [9] & (!\classifier|orange_count_right [9] & 
// !\classifier|LessThan8~17_cout )))

	.dataa(\classifier|orange_count_left [9]),
	.datab(\classifier|orange_count_right [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~17_cout ),
	.combout(),
	.cout(\classifier|LessThan8~19_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~19 .lut_mask = 16'h002B;
defparam \classifier|LessThan8~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N20
cycloneive_lcell_comb \classifier|LessThan8~21 (
// Equation(s):
// \classifier|LessThan8~21_cout  = CARRY((\classifier|orange_count_right [10] & ((!\classifier|LessThan8~19_cout ) # (!\classifier|orange_count_left [10]))) # (!\classifier|orange_count_right [10] & (!\classifier|orange_count_left [10] & 
// !\classifier|LessThan8~19_cout )))

	.dataa(\classifier|orange_count_right [10]),
	.datab(\classifier|orange_count_left [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~19_cout ),
	.combout(),
	.cout(\classifier|LessThan8~21_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~21 .lut_mask = 16'h002B;
defparam \classifier|LessThan8~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N22
cycloneive_lcell_comb \classifier|LessThan8~23 (
// Equation(s):
// \classifier|LessThan8~23_cout  = CARRY((\classifier|orange_count_right [11] & (\classifier|orange_count_left [11] & !\classifier|LessThan8~21_cout )) # (!\classifier|orange_count_right [11] & ((\classifier|orange_count_left [11]) # 
// (!\classifier|LessThan8~21_cout ))))

	.dataa(\classifier|orange_count_right [11]),
	.datab(\classifier|orange_count_left [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~21_cout ),
	.combout(),
	.cout(\classifier|LessThan8~23_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~23 .lut_mask = 16'h004D;
defparam \classifier|LessThan8~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N24
cycloneive_lcell_comb \classifier|LessThan8~25 (
// Equation(s):
// \classifier|LessThan8~25_cout  = CARRY((\classifier|orange_count_right [12] & ((!\classifier|LessThan8~23_cout ) # (!\classifier|orange_count_left [12]))) # (!\classifier|orange_count_right [12] & (!\classifier|orange_count_left [12] & 
// !\classifier|LessThan8~23_cout )))

	.dataa(\classifier|orange_count_right [12]),
	.datab(\classifier|orange_count_left [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~23_cout ),
	.combout(),
	.cout(\classifier|LessThan8~25_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~25 .lut_mask = 16'h002B;
defparam \classifier|LessThan8~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N26
cycloneive_lcell_comb \classifier|LessThan8~27 (
// Equation(s):
// \classifier|LessThan8~27_cout  = CARRY((\classifier|orange_count_right [13] & (\classifier|orange_count_left [13] & !\classifier|LessThan8~25_cout )) # (!\classifier|orange_count_right [13] & ((\classifier|orange_count_left [13]) # 
// (!\classifier|LessThan8~25_cout ))))

	.dataa(\classifier|orange_count_right [13]),
	.datab(\classifier|orange_count_left [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~25_cout ),
	.combout(),
	.cout(\classifier|LessThan8~27_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~27 .lut_mask = 16'h004D;
defparam \classifier|LessThan8~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N28
cycloneive_lcell_comb \classifier|LessThan8~29 (
// Equation(s):
// \classifier|LessThan8~29_cout  = CARRY((\classifier|orange_count_right [14] & ((!\classifier|LessThan8~27_cout ) # (!\classifier|orange_count_left [14]))) # (!\classifier|orange_count_right [14] & (!\classifier|orange_count_left [14] & 
// !\classifier|LessThan8~27_cout )))

	.dataa(\classifier|orange_count_right [14]),
	.datab(\classifier|orange_count_left [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~27_cout ),
	.combout(),
	.cout(\classifier|LessThan8~29_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~29 .lut_mask = 16'h002B;
defparam \classifier|LessThan8~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N30
cycloneive_lcell_comb \classifier|LessThan8~31 (
// Equation(s):
// \classifier|LessThan8~31_cout  = CARRY((\classifier|orange_count_left [15] & ((!\classifier|LessThan8~29_cout ) # (!\classifier|orange_count_right [15]))) # (!\classifier|orange_count_left [15] & (!\classifier|orange_count_right [15] & 
// !\classifier|LessThan8~29_cout )))

	.dataa(\classifier|orange_count_left [15]),
	.datab(\classifier|orange_count_right [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~29_cout ),
	.combout(),
	.cout(\classifier|LessThan8~31_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~31 .lut_mask = 16'h002B;
defparam \classifier|LessThan8~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N0
cycloneive_lcell_comb \classifier|LessThan8~33 (
// Equation(s):
// \classifier|LessThan8~33_cout  = CARRY((\classifier|orange_count_right [16] & ((!\classifier|LessThan8~31_cout ) # (!\classifier|orange_count_left [16]))) # (!\classifier|orange_count_right [16] & (!\classifier|orange_count_left [16] & 
// !\classifier|LessThan8~31_cout )))

	.dataa(\classifier|orange_count_right [16]),
	.datab(\classifier|orange_count_left [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~31_cout ),
	.combout(),
	.cout(\classifier|LessThan8~33_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~33 .lut_mask = 16'h002B;
defparam \classifier|LessThan8~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N2
cycloneive_lcell_comb \classifier|LessThan8~35 (
// Equation(s):
// \classifier|LessThan8~35_cout  = CARRY((\classifier|orange_count_left [17] & ((!\classifier|LessThan8~33_cout ) # (!\classifier|orange_count_right [17]))) # (!\classifier|orange_count_left [17] & (!\classifier|orange_count_right [17] & 
// !\classifier|LessThan8~33_cout )))

	.dataa(\classifier|orange_count_left [17]),
	.datab(\classifier|orange_count_right [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~33_cout ),
	.combout(),
	.cout(\classifier|LessThan8~35_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~35 .lut_mask = 16'h002B;
defparam \classifier|LessThan8~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N4
cycloneive_lcell_comb \classifier|LessThan8~37 (
// Equation(s):
// \classifier|LessThan8~37_cout  = CARRY((\classifier|orange_count_left [18] & (\classifier|orange_count_right [18] & !\classifier|LessThan8~35_cout )) # (!\classifier|orange_count_left [18] & ((\classifier|orange_count_right [18]) # 
// (!\classifier|LessThan8~35_cout ))))

	.dataa(\classifier|orange_count_left [18]),
	.datab(\classifier|orange_count_right [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~35_cout ),
	.combout(),
	.cout(\classifier|LessThan8~37_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~37 .lut_mask = 16'h004D;
defparam \classifier|LessThan8~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N6
cycloneive_lcell_comb \classifier|LessThan8~39 (
// Equation(s):
// \classifier|LessThan8~39_cout  = CARRY((\classifier|orange_count_right [19] & (\classifier|orange_count_left [19] & !\classifier|LessThan8~37_cout )) # (!\classifier|orange_count_right [19] & ((\classifier|orange_count_left [19]) # 
// (!\classifier|LessThan8~37_cout ))))

	.dataa(\classifier|orange_count_right [19]),
	.datab(\classifier|orange_count_left [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~37_cout ),
	.combout(),
	.cout(\classifier|LessThan8~39_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~39 .lut_mask = 16'h004D;
defparam \classifier|LessThan8~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N8
cycloneive_lcell_comb \classifier|LessThan8~41 (
// Equation(s):
// \classifier|LessThan8~41_cout  = CARRY((\classifier|orange_count_left [20] & (\classifier|orange_count_right [20] & !\classifier|LessThan8~39_cout )) # (!\classifier|orange_count_left [20] & ((\classifier|orange_count_right [20]) # 
// (!\classifier|LessThan8~39_cout ))))

	.dataa(\classifier|orange_count_left [20]),
	.datab(\classifier|orange_count_right [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~39_cout ),
	.combout(),
	.cout(\classifier|LessThan8~41_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~41 .lut_mask = 16'h004D;
defparam \classifier|LessThan8~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N10
cycloneive_lcell_comb \classifier|LessThan8~43 (
// Equation(s):
// \classifier|LessThan8~43_cout  = CARRY((\classifier|orange_count_left [21] & ((!\classifier|LessThan8~41_cout ) # (!\classifier|orange_count_right [21]))) # (!\classifier|orange_count_left [21] & (!\classifier|orange_count_right [21] & 
// !\classifier|LessThan8~41_cout )))

	.dataa(\classifier|orange_count_left [21]),
	.datab(\classifier|orange_count_right [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~41_cout ),
	.combout(),
	.cout(\classifier|LessThan8~43_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~43 .lut_mask = 16'h002B;
defparam \classifier|LessThan8~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N12
cycloneive_lcell_comb \classifier|LessThan8~45 (
// Equation(s):
// \classifier|LessThan8~45_cout  = CARRY((\classifier|orange_count_right [22] & ((!\classifier|LessThan8~43_cout ) # (!\classifier|orange_count_left [22]))) # (!\classifier|orange_count_right [22] & (!\classifier|orange_count_left [22] & 
// !\classifier|LessThan8~43_cout )))

	.dataa(\classifier|orange_count_right [22]),
	.datab(\classifier|orange_count_left [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~43_cout ),
	.combout(),
	.cout(\classifier|LessThan8~45_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~45 .lut_mask = 16'h002B;
defparam \classifier|LessThan8~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N14
cycloneive_lcell_comb \classifier|LessThan8~47 (
// Equation(s):
// \classifier|LessThan8~47_cout  = CARRY((\classifier|orange_count_right [23] & (\classifier|orange_count_left [23] & !\classifier|LessThan8~45_cout )) # (!\classifier|orange_count_right [23] & ((\classifier|orange_count_left [23]) # 
// (!\classifier|LessThan8~45_cout ))))

	.dataa(\classifier|orange_count_right [23]),
	.datab(\classifier|orange_count_left [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~45_cout ),
	.combout(),
	.cout(\classifier|LessThan8~47_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~47 .lut_mask = 16'h004D;
defparam \classifier|LessThan8~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N16
cycloneive_lcell_comb \classifier|LessThan8~49 (
// Equation(s):
// \classifier|LessThan8~49_cout  = CARRY((\classifier|orange_count_right [24] & ((!\classifier|LessThan8~47_cout ) # (!\classifier|orange_count_left [24]))) # (!\classifier|orange_count_right [24] & (!\classifier|orange_count_left [24] & 
// !\classifier|LessThan8~47_cout )))

	.dataa(\classifier|orange_count_right [24]),
	.datab(\classifier|orange_count_left [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~47_cout ),
	.combout(),
	.cout(\classifier|LessThan8~49_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~49 .lut_mask = 16'h002B;
defparam \classifier|LessThan8~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N18
cycloneive_lcell_comb \classifier|LessThan8~51 (
// Equation(s):
// \classifier|LessThan8~51_cout  = CARRY((\classifier|orange_count_right [25] & (\classifier|orange_count_left [25] & !\classifier|LessThan8~49_cout )) # (!\classifier|orange_count_right [25] & ((\classifier|orange_count_left [25]) # 
// (!\classifier|LessThan8~49_cout ))))

	.dataa(\classifier|orange_count_right [25]),
	.datab(\classifier|orange_count_left [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~49_cout ),
	.combout(),
	.cout(\classifier|LessThan8~51_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~51 .lut_mask = 16'h004D;
defparam \classifier|LessThan8~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N20
cycloneive_lcell_comb \classifier|LessThan8~53 (
// Equation(s):
// \classifier|LessThan8~53_cout  = CARRY((\classifier|orange_count_right [26] & ((!\classifier|LessThan8~51_cout ) # (!\classifier|orange_count_left [26]))) # (!\classifier|orange_count_right [26] & (!\classifier|orange_count_left [26] & 
// !\classifier|LessThan8~51_cout )))

	.dataa(\classifier|orange_count_right [26]),
	.datab(\classifier|orange_count_left [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~51_cout ),
	.combout(),
	.cout(\classifier|LessThan8~53_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~53 .lut_mask = 16'h002B;
defparam \classifier|LessThan8~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N22
cycloneive_lcell_comb \classifier|LessThan8~55 (
// Equation(s):
// \classifier|LessThan8~55_cout  = CARRY((\classifier|orange_count_right [27] & (\classifier|orange_count_left [27] & !\classifier|LessThan8~53_cout )) # (!\classifier|orange_count_right [27] & ((\classifier|orange_count_left [27]) # 
// (!\classifier|LessThan8~53_cout ))))

	.dataa(\classifier|orange_count_right [27]),
	.datab(\classifier|orange_count_left [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~53_cout ),
	.combout(),
	.cout(\classifier|LessThan8~55_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~55 .lut_mask = 16'h004D;
defparam \classifier|LessThan8~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N24
cycloneive_lcell_comb \classifier|LessThan8~57 (
// Equation(s):
// \classifier|LessThan8~57_cout  = CARRY((\classifier|orange_count_right [28] & ((!\classifier|LessThan8~55_cout ) # (!\classifier|orange_count_left [28]))) # (!\classifier|orange_count_right [28] & (!\classifier|orange_count_left [28] & 
// !\classifier|LessThan8~55_cout )))

	.dataa(\classifier|orange_count_right [28]),
	.datab(\classifier|orange_count_left [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~55_cout ),
	.combout(),
	.cout(\classifier|LessThan8~57_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~57 .lut_mask = 16'h002B;
defparam \classifier|LessThan8~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N26
cycloneive_lcell_comb \classifier|LessThan8~59 (
// Equation(s):
// \classifier|LessThan8~59_cout  = CARRY((\classifier|orange_count_right [29] & (\classifier|orange_count_left [29] & !\classifier|LessThan8~57_cout )) # (!\classifier|orange_count_right [29] & ((\classifier|orange_count_left [29]) # 
// (!\classifier|LessThan8~57_cout ))))

	.dataa(\classifier|orange_count_right [29]),
	.datab(\classifier|orange_count_left [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~57_cout ),
	.combout(),
	.cout(\classifier|LessThan8~59_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~59 .lut_mask = 16'h004D;
defparam \classifier|LessThan8~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N28
cycloneive_lcell_comb \classifier|LessThan8~61 (
// Equation(s):
// \classifier|LessThan8~61_cout  = CARRY((\classifier|orange_count_left [30] & (\classifier|orange_count_right [30] & !\classifier|LessThan8~59_cout )) # (!\classifier|orange_count_left [30] & ((\classifier|orange_count_right [30]) # 
// (!\classifier|LessThan8~59_cout ))))

	.dataa(\classifier|orange_count_left [30]),
	.datab(\classifier|orange_count_right [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan8~59_cout ),
	.combout(),
	.cout(\classifier|LessThan8~61_cout ));
// synopsys translate_off
defparam \classifier|LessThan8~61 .lut_mask = 16'h004D;
defparam \classifier|LessThan8~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N30
cycloneive_lcell_comb \classifier|LessThan8~62 (
// Equation(s):
// \classifier|LessThan8~62_combout  = (\classifier|orange_count_left [31] & ((\classifier|LessThan8~61_cout ) # (!\classifier|orange_count_right [31]))) # (!\classifier|orange_count_left [31] & (\classifier|LessThan8~61_cout  & 
// !\classifier|orange_count_right [31]))

	.dataa(gnd),
	.datab(\classifier|orange_count_left [31]),
	.datac(gnd),
	.datad(\classifier|orange_count_right [31]),
	.cin(\classifier|LessThan8~61_cout ),
	.combout(\classifier|LessThan8~62_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan8~62 .lut_mask = 16'hC0FC;
defparam \classifier|LessThan8~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N10
cycloneive_lcell_comb \classifier|direction~0 (
// Equation(s):
// \classifier|direction~0_combout  = (\classifier|orangeDetected~0_combout  & !\classifier|LessThan8~62_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\classifier|orangeDetected~0_combout ),
	.datad(\classifier|LessThan8~62_combout ),
	.cin(gnd),
	.combout(\classifier|direction~0_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|direction~0 .lut_mask = 16'h00F0;
defparam \classifier|direction~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N0
cycloneive_lcell_comb \classifier|orange_count_center[0]~32 (
// Equation(s):
// \classifier|orange_count_center[0]~32_combout  = \classifier|orange_count_center [0] $ (VCC)
// \classifier|orange_count_center[0]~33  = CARRY(\classifier|orange_count_center [0])

	.dataa(gnd),
	.datab(\classifier|orange_count_center [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\classifier|orange_count_center[0]~32_combout ),
	.cout(\classifier|orange_count_center[0]~33 ));
// synopsys translate_off
defparam \classifier|orange_count_center[0]~32 .lut_mask = 16'h33CC;
defparam \classifier|orange_count_center[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y41_N30
cycloneive_lcell_comb \classifier|orange_count_center[31]~96 (
// Equation(s):
// \classifier|orange_count_center[31]~96_combout  = (\classifier|total_orange_pixels~52_combout ) # ((!\classifier|LessThan0~8_combout  & (\classifier|orange_count_right[31]~98_combout  & \classifier|LessThan2~2_combout )))

	.dataa(\classifier|LessThan0~8_combout ),
	.datab(\classifier|orange_count_right[31]~98_combout ),
	.datac(\classifier|LessThan2~2_combout ),
	.datad(\classifier|total_orange_pixels~52_combout ),
	.cin(gnd),
	.combout(\classifier|orange_count_center[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|orange_count_center[31]~96 .lut_mask = 16'hFF40;
defparam \classifier|orange_count_center[31]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y40_N20
cycloneive_lcell_comb \classifier|orange_count_center[31]~97 (
// Equation(s):
// \classifier|orange_count_center[31]~97_combout  = (\classifier|orange_count_center[31]~96_combout  & \Inst_VGA|activeArea~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\classifier|orange_count_center[31]~96_combout ),
	.datad(\Inst_VGA|activeArea~q ),
	.cin(gnd),
	.combout(\classifier|orange_count_center[31]~97_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|orange_count_center[31]~97 .lut_mask = 16'hF000;
defparam \classifier|orange_count_center[31]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N1
dffeas \classifier|orange_count_center[0] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [0]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[0] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N2
cycloneive_lcell_comb \classifier|orange_count_center[1]~34 (
// Equation(s):
// \classifier|orange_count_center[1]~34_combout  = (\classifier|orange_count_center [1] & (!\classifier|orange_count_center[0]~33 )) # (!\classifier|orange_count_center [1] & ((\classifier|orange_count_center[0]~33 ) # (GND)))
// \classifier|orange_count_center[1]~35  = CARRY((!\classifier|orange_count_center[0]~33 ) # (!\classifier|orange_count_center [1]))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[0]~33 ),
	.combout(\classifier|orange_count_center[1]~34_combout ),
	.cout(\classifier|orange_count_center[1]~35 ));
// synopsys translate_off
defparam \classifier|orange_count_center[1]~34 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_center[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y44_N3
dffeas \classifier|orange_count_center[1] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [1]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[1] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N4
cycloneive_lcell_comb \classifier|orange_count_center[2]~36 (
// Equation(s):
// \classifier|orange_count_center[2]~36_combout  = (\classifier|orange_count_center [2] & (\classifier|orange_count_center[1]~35  $ (GND))) # (!\classifier|orange_count_center [2] & (!\classifier|orange_count_center[1]~35  & VCC))
// \classifier|orange_count_center[2]~37  = CARRY((\classifier|orange_count_center [2] & !\classifier|orange_count_center[1]~35 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[1]~35 ),
	.combout(\classifier|orange_count_center[2]~36_combout ),
	.cout(\classifier|orange_count_center[2]~37 ));
// synopsys translate_off
defparam \classifier|orange_count_center[2]~36 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_center[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y44_N5
dffeas \classifier|orange_count_center[2] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [2]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[2] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N6
cycloneive_lcell_comb \classifier|orange_count_center[3]~38 (
// Equation(s):
// \classifier|orange_count_center[3]~38_combout  = (\classifier|orange_count_center [3] & (!\classifier|orange_count_center[2]~37 )) # (!\classifier|orange_count_center [3] & ((\classifier|orange_count_center[2]~37 ) # (GND)))
// \classifier|orange_count_center[3]~39  = CARRY((!\classifier|orange_count_center[2]~37 ) # (!\classifier|orange_count_center [3]))

	.dataa(\classifier|orange_count_center [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[2]~37 ),
	.combout(\classifier|orange_count_center[3]~38_combout ),
	.cout(\classifier|orange_count_center[3]~39 ));
// synopsys translate_off
defparam \classifier|orange_count_center[3]~38 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_center[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y44_N7
dffeas \classifier|orange_count_center[3] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [3]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[3] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N8
cycloneive_lcell_comb \classifier|orange_count_center[4]~40 (
// Equation(s):
// \classifier|orange_count_center[4]~40_combout  = (\classifier|orange_count_center [4] & (\classifier|orange_count_center[3]~39  $ (GND))) # (!\classifier|orange_count_center [4] & (!\classifier|orange_count_center[3]~39  & VCC))
// \classifier|orange_count_center[4]~41  = CARRY((\classifier|orange_count_center [4] & !\classifier|orange_count_center[3]~39 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[3]~39 ),
	.combout(\classifier|orange_count_center[4]~40_combout ),
	.cout(\classifier|orange_count_center[4]~41 ));
// synopsys translate_off
defparam \classifier|orange_count_center[4]~40 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_center[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y44_N9
dffeas \classifier|orange_count_center[4] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [4]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[4] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N10
cycloneive_lcell_comb \classifier|orange_count_center[5]~42 (
// Equation(s):
// \classifier|orange_count_center[5]~42_combout  = (\classifier|orange_count_center [5] & (!\classifier|orange_count_center[4]~41 )) # (!\classifier|orange_count_center [5] & ((\classifier|orange_count_center[4]~41 ) # (GND)))
// \classifier|orange_count_center[5]~43  = CARRY((!\classifier|orange_count_center[4]~41 ) # (!\classifier|orange_count_center [5]))

	.dataa(\classifier|orange_count_center [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[4]~41 ),
	.combout(\classifier|orange_count_center[5]~42_combout ),
	.cout(\classifier|orange_count_center[5]~43 ));
// synopsys translate_off
defparam \classifier|orange_count_center[5]~42 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_center[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y44_N11
dffeas \classifier|orange_count_center[5] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [5]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[5] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N12
cycloneive_lcell_comb \classifier|orange_count_center[6]~44 (
// Equation(s):
// \classifier|orange_count_center[6]~44_combout  = (\classifier|orange_count_center [6] & (\classifier|orange_count_center[5]~43  $ (GND))) # (!\classifier|orange_count_center [6] & (!\classifier|orange_count_center[5]~43  & VCC))
// \classifier|orange_count_center[6]~45  = CARRY((\classifier|orange_count_center [6] & !\classifier|orange_count_center[5]~43 ))

	.dataa(\classifier|orange_count_center [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[5]~43 ),
	.combout(\classifier|orange_count_center[6]~44_combout ),
	.cout(\classifier|orange_count_center[6]~45 ));
// synopsys translate_off
defparam \classifier|orange_count_center[6]~44 .lut_mask = 16'hA50A;
defparam \classifier|orange_count_center[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y44_N13
dffeas \classifier|orange_count_center[6] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [6]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[6] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N14
cycloneive_lcell_comb \classifier|orange_count_center[7]~46 (
// Equation(s):
// \classifier|orange_count_center[7]~46_combout  = (\classifier|orange_count_center [7] & (!\classifier|orange_count_center[6]~45 )) # (!\classifier|orange_count_center [7] & ((\classifier|orange_count_center[6]~45 ) # (GND)))
// \classifier|orange_count_center[7]~47  = CARRY((!\classifier|orange_count_center[6]~45 ) # (!\classifier|orange_count_center [7]))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[6]~45 ),
	.combout(\classifier|orange_count_center[7]~46_combout ),
	.cout(\classifier|orange_count_center[7]~47 ));
// synopsys translate_off
defparam \classifier|orange_count_center[7]~46 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_center[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y44_N15
dffeas \classifier|orange_count_center[7] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [7]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[7] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N16
cycloneive_lcell_comb \classifier|orange_count_center[8]~48 (
// Equation(s):
// \classifier|orange_count_center[8]~48_combout  = (\classifier|orange_count_center [8] & (\classifier|orange_count_center[7]~47  $ (GND))) # (!\classifier|orange_count_center [8] & (!\classifier|orange_count_center[7]~47  & VCC))
// \classifier|orange_count_center[8]~49  = CARRY((\classifier|orange_count_center [8] & !\classifier|orange_count_center[7]~47 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[7]~47 ),
	.combout(\classifier|orange_count_center[8]~48_combout ),
	.cout(\classifier|orange_count_center[8]~49 ));
// synopsys translate_off
defparam \classifier|orange_count_center[8]~48 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_center[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y44_N17
dffeas \classifier|orange_count_center[8] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [8]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[8] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N18
cycloneive_lcell_comb \classifier|orange_count_center[9]~50 (
// Equation(s):
// \classifier|orange_count_center[9]~50_combout  = (\classifier|orange_count_center [9] & (!\classifier|orange_count_center[8]~49 )) # (!\classifier|orange_count_center [9] & ((\classifier|orange_count_center[8]~49 ) # (GND)))
// \classifier|orange_count_center[9]~51  = CARRY((!\classifier|orange_count_center[8]~49 ) # (!\classifier|orange_count_center [9]))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[8]~49 ),
	.combout(\classifier|orange_count_center[9]~50_combout ),
	.cout(\classifier|orange_count_center[9]~51 ));
// synopsys translate_off
defparam \classifier|orange_count_center[9]~50 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_center[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y44_N19
dffeas \classifier|orange_count_center[9] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [9]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[9] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N20
cycloneive_lcell_comb \classifier|orange_count_center[10]~52 (
// Equation(s):
// \classifier|orange_count_center[10]~52_combout  = (\classifier|orange_count_center [10] & (\classifier|orange_count_center[9]~51  $ (GND))) # (!\classifier|orange_count_center [10] & (!\classifier|orange_count_center[9]~51  & VCC))
// \classifier|orange_count_center[10]~53  = CARRY((\classifier|orange_count_center [10] & !\classifier|orange_count_center[9]~51 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[9]~51 ),
	.combout(\classifier|orange_count_center[10]~52_combout ),
	.cout(\classifier|orange_count_center[10]~53 ));
// synopsys translate_off
defparam \classifier|orange_count_center[10]~52 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_center[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y44_N21
dffeas \classifier|orange_count_center[10] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [10]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[10] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N22
cycloneive_lcell_comb \classifier|orange_count_center[11]~54 (
// Equation(s):
// \classifier|orange_count_center[11]~54_combout  = (\classifier|orange_count_center [11] & (!\classifier|orange_count_center[10]~53 )) # (!\classifier|orange_count_center [11] & ((\classifier|orange_count_center[10]~53 ) # (GND)))
// \classifier|orange_count_center[11]~55  = CARRY((!\classifier|orange_count_center[10]~53 ) # (!\classifier|orange_count_center [11]))

	.dataa(\classifier|orange_count_center [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[10]~53 ),
	.combout(\classifier|orange_count_center[11]~54_combout ),
	.cout(\classifier|orange_count_center[11]~55 ));
// synopsys translate_off
defparam \classifier|orange_count_center[11]~54 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_center[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y44_N23
dffeas \classifier|orange_count_center[11] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [11]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[11] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N24
cycloneive_lcell_comb \classifier|orange_count_center[12]~56 (
// Equation(s):
// \classifier|orange_count_center[12]~56_combout  = (\classifier|orange_count_center [12] & (\classifier|orange_count_center[11]~55  $ (GND))) # (!\classifier|orange_count_center [12] & (!\classifier|orange_count_center[11]~55  & VCC))
// \classifier|orange_count_center[12]~57  = CARRY((\classifier|orange_count_center [12] & !\classifier|orange_count_center[11]~55 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[11]~55 ),
	.combout(\classifier|orange_count_center[12]~56_combout ),
	.cout(\classifier|orange_count_center[12]~57 ));
// synopsys translate_off
defparam \classifier|orange_count_center[12]~56 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_center[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y44_N25
dffeas \classifier|orange_count_center[12] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [12]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[12] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N26
cycloneive_lcell_comb \classifier|orange_count_center[13]~58 (
// Equation(s):
// \classifier|orange_count_center[13]~58_combout  = (\classifier|orange_count_center [13] & (!\classifier|orange_count_center[12]~57 )) # (!\classifier|orange_count_center [13] & ((\classifier|orange_count_center[12]~57 ) # (GND)))
// \classifier|orange_count_center[13]~59  = CARRY((!\classifier|orange_count_center[12]~57 ) # (!\classifier|orange_count_center [13]))

	.dataa(\classifier|orange_count_center [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[12]~57 ),
	.combout(\classifier|orange_count_center[13]~58_combout ),
	.cout(\classifier|orange_count_center[13]~59 ));
// synopsys translate_off
defparam \classifier|orange_count_center[13]~58 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_center[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y44_N27
dffeas \classifier|orange_count_center[13] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [13]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[13] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N28
cycloneive_lcell_comb \classifier|orange_count_center[14]~60 (
// Equation(s):
// \classifier|orange_count_center[14]~60_combout  = (\classifier|orange_count_center [14] & (\classifier|orange_count_center[13]~59  $ (GND))) # (!\classifier|orange_count_center [14] & (!\classifier|orange_count_center[13]~59  & VCC))
// \classifier|orange_count_center[14]~61  = CARRY((\classifier|orange_count_center [14] & !\classifier|orange_count_center[13]~59 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[13]~59 ),
	.combout(\classifier|orange_count_center[14]~60_combout ),
	.cout(\classifier|orange_count_center[14]~61 ));
// synopsys translate_off
defparam \classifier|orange_count_center[14]~60 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_center[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y44_N29
dffeas \classifier|orange_count_center[14] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [14]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[14] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N30
cycloneive_lcell_comb \classifier|orange_count_center[15]~62 (
// Equation(s):
// \classifier|orange_count_center[15]~62_combout  = (\classifier|orange_count_center [15] & (!\classifier|orange_count_center[14]~61 )) # (!\classifier|orange_count_center [15] & ((\classifier|orange_count_center[14]~61 ) # (GND)))
// \classifier|orange_count_center[15]~63  = CARRY((!\classifier|orange_count_center[14]~61 ) # (!\classifier|orange_count_center [15]))

	.dataa(\classifier|orange_count_center [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[14]~61 ),
	.combout(\classifier|orange_count_center[15]~62_combout ),
	.cout(\classifier|orange_count_center[15]~63 ));
// synopsys translate_off
defparam \classifier|orange_count_center[15]~62 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_center[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y44_N31
dffeas \classifier|orange_count_center[15] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [15]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[15] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N0
cycloneive_lcell_comb \classifier|orange_count_center[16]~64 (
// Equation(s):
// \classifier|orange_count_center[16]~64_combout  = (\classifier|orange_count_center [16] & (\classifier|orange_count_center[15]~63  $ (GND))) # (!\classifier|orange_count_center [16] & (!\classifier|orange_count_center[15]~63  & VCC))
// \classifier|orange_count_center[16]~65  = CARRY((\classifier|orange_count_center [16] & !\classifier|orange_count_center[15]~63 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[15]~63 ),
	.combout(\classifier|orange_count_center[16]~64_combout ),
	.cout(\classifier|orange_count_center[16]~65 ));
// synopsys translate_off
defparam \classifier|orange_count_center[16]~64 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_center[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y43_N1
dffeas \classifier|orange_count_center[16] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [16]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[16] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N2
cycloneive_lcell_comb \classifier|orange_count_center[17]~66 (
// Equation(s):
// \classifier|orange_count_center[17]~66_combout  = (\classifier|orange_count_center [17] & (!\classifier|orange_count_center[16]~65 )) # (!\classifier|orange_count_center [17] & ((\classifier|orange_count_center[16]~65 ) # (GND)))
// \classifier|orange_count_center[17]~67  = CARRY((!\classifier|orange_count_center[16]~65 ) # (!\classifier|orange_count_center [17]))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[16]~65 ),
	.combout(\classifier|orange_count_center[17]~66_combout ),
	.cout(\classifier|orange_count_center[17]~67 ));
// synopsys translate_off
defparam \classifier|orange_count_center[17]~66 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_center[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y43_N3
dffeas \classifier|orange_count_center[17] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [17]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[17] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N4
cycloneive_lcell_comb \classifier|orange_count_center[18]~68 (
// Equation(s):
// \classifier|orange_count_center[18]~68_combout  = (\classifier|orange_count_center [18] & (\classifier|orange_count_center[17]~67  $ (GND))) # (!\classifier|orange_count_center [18] & (!\classifier|orange_count_center[17]~67  & VCC))
// \classifier|orange_count_center[18]~69  = CARRY((\classifier|orange_count_center [18] & !\classifier|orange_count_center[17]~67 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[17]~67 ),
	.combout(\classifier|orange_count_center[18]~68_combout ),
	.cout(\classifier|orange_count_center[18]~69 ));
// synopsys translate_off
defparam \classifier|orange_count_center[18]~68 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_center[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y43_N5
dffeas \classifier|orange_count_center[18] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [18]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[18] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N6
cycloneive_lcell_comb \classifier|orange_count_center[19]~70 (
// Equation(s):
// \classifier|orange_count_center[19]~70_combout  = (\classifier|orange_count_center [19] & (!\classifier|orange_count_center[18]~69 )) # (!\classifier|orange_count_center [19] & ((\classifier|orange_count_center[18]~69 ) # (GND)))
// \classifier|orange_count_center[19]~71  = CARRY((!\classifier|orange_count_center[18]~69 ) # (!\classifier|orange_count_center [19]))

	.dataa(\classifier|orange_count_center [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[18]~69 ),
	.combout(\classifier|orange_count_center[19]~70_combout ),
	.cout(\classifier|orange_count_center[19]~71 ));
// synopsys translate_off
defparam \classifier|orange_count_center[19]~70 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_center[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y43_N7
dffeas \classifier|orange_count_center[19] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [19]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[19] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N8
cycloneive_lcell_comb \classifier|orange_count_center[20]~72 (
// Equation(s):
// \classifier|orange_count_center[20]~72_combout  = (\classifier|orange_count_center [20] & (\classifier|orange_count_center[19]~71  $ (GND))) # (!\classifier|orange_count_center [20] & (!\classifier|orange_count_center[19]~71  & VCC))
// \classifier|orange_count_center[20]~73  = CARRY((\classifier|orange_count_center [20] & !\classifier|orange_count_center[19]~71 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[19]~71 ),
	.combout(\classifier|orange_count_center[20]~72_combout ),
	.cout(\classifier|orange_count_center[20]~73 ));
// synopsys translate_off
defparam \classifier|orange_count_center[20]~72 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_center[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y43_N9
dffeas \classifier|orange_count_center[20] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [20]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[20] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N10
cycloneive_lcell_comb \classifier|orange_count_center[21]~74 (
// Equation(s):
// \classifier|orange_count_center[21]~74_combout  = (\classifier|orange_count_center [21] & (!\classifier|orange_count_center[20]~73 )) # (!\classifier|orange_count_center [21] & ((\classifier|orange_count_center[20]~73 ) # (GND)))
// \classifier|orange_count_center[21]~75  = CARRY((!\classifier|orange_count_center[20]~73 ) # (!\classifier|orange_count_center [21]))

	.dataa(\classifier|orange_count_center [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[20]~73 ),
	.combout(\classifier|orange_count_center[21]~74_combout ),
	.cout(\classifier|orange_count_center[21]~75 ));
// synopsys translate_off
defparam \classifier|orange_count_center[21]~74 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_center[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y43_N11
dffeas \classifier|orange_count_center[21] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [21]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[21] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N12
cycloneive_lcell_comb \classifier|orange_count_center[22]~76 (
// Equation(s):
// \classifier|orange_count_center[22]~76_combout  = (\classifier|orange_count_center [22] & (\classifier|orange_count_center[21]~75  $ (GND))) # (!\classifier|orange_count_center [22] & (!\classifier|orange_count_center[21]~75  & VCC))
// \classifier|orange_count_center[22]~77  = CARRY((\classifier|orange_count_center [22] & !\classifier|orange_count_center[21]~75 ))

	.dataa(\classifier|orange_count_center [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[21]~75 ),
	.combout(\classifier|orange_count_center[22]~76_combout ),
	.cout(\classifier|orange_count_center[22]~77 ));
// synopsys translate_off
defparam \classifier|orange_count_center[22]~76 .lut_mask = 16'hA50A;
defparam \classifier|orange_count_center[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y43_N13
dffeas \classifier|orange_count_center[22] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [22]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[22] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N14
cycloneive_lcell_comb \classifier|orange_count_center[23]~78 (
// Equation(s):
// \classifier|orange_count_center[23]~78_combout  = (\classifier|orange_count_center [23] & (!\classifier|orange_count_center[22]~77 )) # (!\classifier|orange_count_center [23] & ((\classifier|orange_count_center[22]~77 ) # (GND)))
// \classifier|orange_count_center[23]~79  = CARRY((!\classifier|orange_count_center[22]~77 ) # (!\classifier|orange_count_center [23]))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[22]~77 ),
	.combout(\classifier|orange_count_center[23]~78_combout ),
	.cout(\classifier|orange_count_center[23]~79 ));
// synopsys translate_off
defparam \classifier|orange_count_center[23]~78 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_center[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y43_N15
dffeas \classifier|orange_count_center[23] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [23]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[23] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N16
cycloneive_lcell_comb \classifier|orange_count_center[24]~80 (
// Equation(s):
// \classifier|orange_count_center[24]~80_combout  = (\classifier|orange_count_center [24] & (\classifier|orange_count_center[23]~79  $ (GND))) # (!\classifier|orange_count_center [24] & (!\classifier|orange_count_center[23]~79  & VCC))
// \classifier|orange_count_center[24]~81  = CARRY((\classifier|orange_count_center [24] & !\classifier|orange_count_center[23]~79 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[23]~79 ),
	.combout(\classifier|orange_count_center[24]~80_combout ),
	.cout(\classifier|orange_count_center[24]~81 ));
// synopsys translate_off
defparam \classifier|orange_count_center[24]~80 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_center[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y43_N17
dffeas \classifier|orange_count_center[24] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [24]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[24] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N18
cycloneive_lcell_comb \classifier|orange_count_center[25]~82 (
// Equation(s):
// \classifier|orange_count_center[25]~82_combout  = (\classifier|orange_count_center [25] & (!\classifier|orange_count_center[24]~81 )) # (!\classifier|orange_count_center [25] & ((\classifier|orange_count_center[24]~81 ) # (GND)))
// \classifier|orange_count_center[25]~83  = CARRY((!\classifier|orange_count_center[24]~81 ) # (!\classifier|orange_count_center [25]))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[24]~81 ),
	.combout(\classifier|orange_count_center[25]~82_combout ),
	.cout(\classifier|orange_count_center[25]~83 ));
// synopsys translate_off
defparam \classifier|orange_count_center[25]~82 .lut_mask = 16'h3C3F;
defparam \classifier|orange_count_center[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y43_N19
dffeas \classifier|orange_count_center[25] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [25]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[25] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N20
cycloneive_lcell_comb \classifier|orange_count_center[26]~84 (
// Equation(s):
// \classifier|orange_count_center[26]~84_combout  = (\classifier|orange_count_center [26] & (\classifier|orange_count_center[25]~83  $ (GND))) # (!\classifier|orange_count_center [26] & (!\classifier|orange_count_center[25]~83  & VCC))
// \classifier|orange_count_center[26]~85  = CARRY((\classifier|orange_count_center [26] & !\classifier|orange_count_center[25]~83 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[25]~83 ),
	.combout(\classifier|orange_count_center[26]~84_combout ),
	.cout(\classifier|orange_count_center[26]~85 ));
// synopsys translate_off
defparam \classifier|orange_count_center[26]~84 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_center[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y43_N21
dffeas \classifier|orange_count_center[26] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [26]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[26] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N22
cycloneive_lcell_comb \classifier|orange_count_center[27]~86 (
// Equation(s):
// \classifier|orange_count_center[27]~86_combout  = (\classifier|orange_count_center [27] & (!\classifier|orange_count_center[26]~85 )) # (!\classifier|orange_count_center [27] & ((\classifier|orange_count_center[26]~85 ) # (GND)))
// \classifier|orange_count_center[27]~87  = CARRY((!\classifier|orange_count_center[26]~85 ) # (!\classifier|orange_count_center [27]))

	.dataa(\classifier|orange_count_center [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[26]~85 ),
	.combout(\classifier|orange_count_center[27]~86_combout ),
	.cout(\classifier|orange_count_center[27]~87 ));
// synopsys translate_off
defparam \classifier|orange_count_center[27]~86 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_center[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y43_N23
dffeas \classifier|orange_count_center[27] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [27]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[27] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N24
cycloneive_lcell_comb \classifier|orange_count_center[28]~88 (
// Equation(s):
// \classifier|orange_count_center[28]~88_combout  = (\classifier|orange_count_center [28] & (\classifier|orange_count_center[27]~87  $ (GND))) # (!\classifier|orange_count_center [28] & (!\classifier|orange_count_center[27]~87  & VCC))
// \classifier|orange_count_center[28]~89  = CARRY((\classifier|orange_count_center [28] & !\classifier|orange_count_center[27]~87 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[27]~87 ),
	.combout(\classifier|orange_count_center[28]~88_combout ),
	.cout(\classifier|orange_count_center[28]~89 ));
// synopsys translate_off
defparam \classifier|orange_count_center[28]~88 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_center[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y43_N25
dffeas \classifier|orange_count_center[28] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [28]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[28] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N26
cycloneive_lcell_comb \classifier|orange_count_center[29]~90 (
// Equation(s):
// \classifier|orange_count_center[29]~90_combout  = (\classifier|orange_count_center [29] & (!\classifier|orange_count_center[28]~89 )) # (!\classifier|orange_count_center [29] & ((\classifier|orange_count_center[28]~89 ) # (GND)))
// \classifier|orange_count_center[29]~91  = CARRY((!\classifier|orange_count_center[28]~89 ) # (!\classifier|orange_count_center [29]))

	.dataa(\classifier|orange_count_center [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[28]~89 ),
	.combout(\classifier|orange_count_center[29]~90_combout ),
	.cout(\classifier|orange_count_center[29]~91 ));
// synopsys translate_off
defparam \classifier|orange_count_center[29]~90 .lut_mask = 16'h5A5F;
defparam \classifier|orange_count_center[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y43_N27
dffeas \classifier|orange_count_center[29] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [29]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[29] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N28
cycloneive_lcell_comb \classifier|orange_count_center[30]~92 (
// Equation(s):
// \classifier|orange_count_center[30]~92_combout  = (\classifier|orange_count_center [30] & (\classifier|orange_count_center[29]~91  $ (GND))) # (!\classifier|orange_count_center [30] & (!\classifier|orange_count_center[29]~91  & VCC))
// \classifier|orange_count_center[30]~93  = CARRY((\classifier|orange_count_center [30] & !\classifier|orange_count_center[29]~91 ))

	.dataa(gnd),
	.datab(\classifier|orange_count_center [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|orange_count_center[29]~91 ),
	.combout(\classifier|orange_count_center[30]~92_combout ),
	.cout(\classifier|orange_count_center[30]~93 ));
// synopsys translate_off
defparam \classifier|orange_count_center[30]~92 .lut_mask = 16'hC30C;
defparam \classifier|orange_count_center[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y43_N29
dffeas \classifier|orange_count_center[30] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [30]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[30] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N30
cycloneive_lcell_comb \classifier|orange_count_center[31]~94 (
// Equation(s):
// \classifier|orange_count_center[31]~94_combout  = \classifier|orange_count_center [31] $ (\classifier|orange_count_center[30]~93 )

	.dataa(\classifier|orange_count_center [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\classifier|orange_count_center[30]~93 ),
	.combout(\classifier|orange_count_center[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|orange_count_center[31]~94 .lut_mask = 16'h5A5A;
defparam \classifier|orange_count_center[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X83_Y43_N31
dffeas \classifier|orange_count_center[31] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|orange_count_center[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\classifier|total_orange_pixels~52_combout ),
	.sload(gnd),
	.ena(\classifier|orange_count_center[31]~97_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|orange_count_center [31]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|orange_count_center[31] .is_wysiwyg = "true";
defparam \classifier|orange_count_center[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N0
cycloneive_lcell_comb \classifier|LessThan10~1 (
// Equation(s):
// \classifier|LessThan10~1_cout  = CARRY((!\classifier|orange_count_left [0] & \classifier|orange_count_center [0]))

	.dataa(\classifier|orange_count_left [0]),
	.datab(\classifier|orange_count_center [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\classifier|LessThan10~1_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~1 .lut_mask = 16'h0044;
defparam \classifier|LessThan10~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N2
cycloneive_lcell_comb \classifier|LessThan10~3 (
// Equation(s):
// \classifier|LessThan10~3_cout  = CARRY((\classifier|orange_count_center [1] & (\classifier|orange_count_left [1] & !\classifier|LessThan10~1_cout )) # (!\classifier|orange_count_center [1] & ((\classifier|orange_count_left [1]) # 
// (!\classifier|LessThan10~1_cout ))))

	.dataa(\classifier|orange_count_center [1]),
	.datab(\classifier|orange_count_left [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~1_cout ),
	.combout(),
	.cout(\classifier|LessThan10~3_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~3 .lut_mask = 16'h004D;
defparam \classifier|LessThan10~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N4
cycloneive_lcell_comb \classifier|LessThan10~5 (
// Equation(s):
// \classifier|LessThan10~5_cout  = CARRY((\classifier|orange_count_center [2] & ((!\classifier|LessThan10~3_cout ) # (!\classifier|orange_count_left [2]))) # (!\classifier|orange_count_center [2] & (!\classifier|orange_count_left [2] & 
// !\classifier|LessThan10~3_cout )))

	.dataa(\classifier|orange_count_center [2]),
	.datab(\classifier|orange_count_left [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~3_cout ),
	.combout(),
	.cout(\classifier|LessThan10~5_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~5 .lut_mask = 16'h002B;
defparam \classifier|LessThan10~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N6
cycloneive_lcell_comb \classifier|LessThan10~7 (
// Equation(s):
// \classifier|LessThan10~7_cout  = CARRY((\classifier|orange_count_center [3] & (\classifier|orange_count_left [3] & !\classifier|LessThan10~5_cout )) # (!\classifier|orange_count_center [3] & ((\classifier|orange_count_left [3]) # 
// (!\classifier|LessThan10~5_cout ))))

	.dataa(\classifier|orange_count_center [3]),
	.datab(\classifier|orange_count_left [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~5_cout ),
	.combout(),
	.cout(\classifier|LessThan10~7_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~7 .lut_mask = 16'h004D;
defparam \classifier|LessThan10~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N8
cycloneive_lcell_comb \classifier|LessThan10~9 (
// Equation(s):
// \classifier|LessThan10~9_cout  = CARRY((\classifier|orange_count_left [4] & (\classifier|orange_count_center [4] & !\classifier|LessThan10~7_cout )) # (!\classifier|orange_count_left [4] & ((\classifier|orange_count_center [4]) # 
// (!\classifier|LessThan10~7_cout ))))

	.dataa(\classifier|orange_count_left [4]),
	.datab(\classifier|orange_count_center [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~7_cout ),
	.combout(),
	.cout(\classifier|LessThan10~9_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~9 .lut_mask = 16'h004D;
defparam \classifier|LessThan10~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N10
cycloneive_lcell_comb \classifier|LessThan10~11 (
// Equation(s):
// \classifier|LessThan10~11_cout  = CARRY((\classifier|orange_count_left [5] & ((!\classifier|LessThan10~9_cout ) # (!\classifier|orange_count_center [5]))) # (!\classifier|orange_count_left [5] & (!\classifier|orange_count_center [5] & 
// !\classifier|LessThan10~9_cout )))

	.dataa(\classifier|orange_count_left [5]),
	.datab(\classifier|orange_count_center [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~9_cout ),
	.combout(),
	.cout(\classifier|LessThan10~11_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~11 .lut_mask = 16'h002B;
defparam \classifier|LessThan10~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N12
cycloneive_lcell_comb \classifier|LessThan10~13 (
// Equation(s):
// \classifier|LessThan10~13_cout  = CARRY((\classifier|orange_count_left [6] & (\classifier|orange_count_center [6] & !\classifier|LessThan10~11_cout )) # (!\classifier|orange_count_left [6] & ((\classifier|orange_count_center [6]) # 
// (!\classifier|LessThan10~11_cout ))))

	.dataa(\classifier|orange_count_left [6]),
	.datab(\classifier|orange_count_center [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~11_cout ),
	.combout(),
	.cout(\classifier|LessThan10~13_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~13 .lut_mask = 16'h004D;
defparam \classifier|LessThan10~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N14
cycloneive_lcell_comb \classifier|LessThan10~15 (
// Equation(s):
// \classifier|LessThan10~15_cout  = CARRY((\classifier|orange_count_left [7] & ((!\classifier|LessThan10~13_cout ) # (!\classifier|orange_count_center [7]))) # (!\classifier|orange_count_left [7] & (!\classifier|orange_count_center [7] & 
// !\classifier|LessThan10~13_cout )))

	.dataa(\classifier|orange_count_left [7]),
	.datab(\classifier|orange_count_center [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~13_cout ),
	.combout(),
	.cout(\classifier|LessThan10~15_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~15 .lut_mask = 16'h002B;
defparam \classifier|LessThan10~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N16
cycloneive_lcell_comb \classifier|LessThan10~17 (
// Equation(s):
// \classifier|LessThan10~17_cout  = CARRY((\classifier|orange_count_left [8] & (\classifier|orange_count_center [8] & !\classifier|LessThan10~15_cout )) # (!\classifier|orange_count_left [8] & ((\classifier|orange_count_center [8]) # 
// (!\classifier|LessThan10~15_cout ))))

	.dataa(\classifier|orange_count_left [8]),
	.datab(\classifier|orange_count_center [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~15_cout ),
	.combout(),
	.cout(\classifier|LessThan10~17_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~17 .lut_mask = 16'h004D;
defparam \classifier|LessThan10~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N18
cycloneive_lcell_comb \classifier|LessThan10~19 (
// Equation(s):
// \classifier|LessThan10~19_cout  = CARRY((\classifier|orange_count_left [9] & ((!\classifier|LessThan10~17_cout ) # (!\classifier|orange_count_center [9]))) # (!\classifier|orange_count_left [9] & (!\classifier|orange_count_center [9] & 
// !\classifier|LessThan10~17_cout )))

	.dataa(\classifier|orange_count_left [9]),
	.datab(\classifier|orange_count_center [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~17_cout ),
	.combout(),
	.cout(\classifier|LessThan10~19_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~19 .lut_mask = 16'h002B;
defparam \classifier|LessThan10~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N20
cycloneive_lcell_comb \classifier|LessThan10~21 (
// Equation(s):
// \classifier|LessThan10~21_cout  = CARRY((\classifier|orange_count_center [10] & ((!\classifier|LessThan10~19_cout ) # (!\classifier|orange_count_left [10]))) # (!\classifier|orange_count_center [10] & (!\classifier|orange_count_left [10] & 
// !\classifier|LessThan10~19_cout )))

	.dataa(\classifier|orange_count_center [10]),
	.datab(\classifier|orange_count_left [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~19_cout ),
	.combout(),
	.cout(\classifier|LessThan10~21_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~21 .lut_mask = 16'h002B;
defparam \classifier|LessThan10~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N22
cycloneive_lcell_comb \classifier|LessThan10~23 (
// Equation(s):
// \classifier|LessThan10~23_cout  = CARRY((\classifier|orange_count_center [11] & (\classifier|orange_count_left [11] & !\classifier|LessThan10~21_cout )) # (!\classifier|orange_count_center [11] & ((\classifier|orange_count_left [11]) # 
// (!\classifier|LessThan10~21_cout ))))

	.dataa(\classifier|orange_count_center [11]),
	.datab(\classifier|orange_count_left [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~21_cout ),
	.combout(),
	.cout(\classifier|LessThan10~23_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~23 .lut_mask = 16'h004D;
defparam \classifier|LessThan10~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N24
cycloneive_lcell_comb \classifier|LessThan10~25 (
// Equation(s):
// \classifier|LessThan10~25_cout  = CARRY((\classifier|orange_count_center [12] & ((!\classifier|LessThan10~23_cout ) # (!\classifier|orange_count_left [12]))) # (!\classifier|orange_count_center [12] & (!\classifier|orange_count_left [12] & 
// !\classifier|LessThan10~23_cout )))

	.dataa(\classifier|orange_count_center [12]),
	.datab(\classifier|orange_count_left [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~23_cout ),
	.combout(),
	.cout(\classifier|LessThan10~25_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~25 .lut_mask = 16'h002B;
defparam \classifier|LessThan10~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N26
cycloneive_lcell_comb \classifier|LessThan10~27 (
// Equation(s):
// \classifier|LessThan10~27_cout  = CARRY((\classifier|orange_count_left [13] & ((!\classifier|LessThan10~25_cout ) # (!\classifier|orange_count_center [13]))) # (!\classifier|orange_count_left [13] & (!\classifier|orange_count_center [13] & 
// !\classifier|LessThan10~25_cout )))

	.dataa(\classifier|orange_count_left [13]),
	.datab(\classifier|orange_count_center [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~25_cout ),
	.combout(),
	.cout(\classifier|LessThan10~27_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~27 .lut_mask = 16'h002B;
defparam \classifier|LessThan10~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N28
cycloneive_lcell_comb \classifier|LessThan10~29 (
// Equation(s):
// \classifier|LessThan10~29_cout  = CARRY((\classifier|orange_count_left [14] & (\classifier|orange_count_center [14] & !\classifier|LessThan10~27_cout )) # (!\classifier|orange_count_left [14] & ((\classifier|orange_count_center [14]) # 
// (!\classifier|LessThan10~27_cout ))))

	.dataa(\classifier|orange_count_left [14]),
	.datab(\classifier|orange_count_center [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~27_cout ),
	.combout(),
	.cout(\classifier|LessThan10~29_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~29 .lut_mask = 16'h004D;
defparam \classifier|LessThan10~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N30
cycloneive_lcell_comb \classifier|LessThan10~31 (
// Equation(s):
// \classifier|LessThan10~31_cout  = CARRY((\classifier|orange_count_center [15] & (\classifier|orange_count_left [15] & !\classifier|LessThan10~29_cout )) # (!\classifier|orange_count_center [15] & ((\classifier|orange_count_left [15]) # 
// (!\classifier|LessThan10~29_cout ))))

	.dataa(\classifier|orange_count_center [15]),
	.datab(\classifier|orange_count_left [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~29_cout ),
	.combout(),
	.cout(\classifier|LessThan10~31_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~31 .lut_mask = 16'h004D;
defparam \classifier|LessThan10~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N0
cycloneive_lcell_comb \classifier|LessThan10~33 (
// Equation(s):
// \classifier|LessThan10~33_cout  = CARRY((\classifier|orange_count_left [16] & (\classifier|orange_count_center [16] & !\classifier|LessThan10~31_cout )) # (!\classifier|orange_count_left [16] & ((\classifier|orange_count_center [16]) # 
// (!\classifier|LessThan10~31_cout ))))

	.dataa(\classifier|orange_count_left [16]),
	.datab(\classifier|orange_count_center [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~31_cout ),
	.combout(),
	.cout(\classifier|LessThan10~33_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~33 .lut_mask = 16'h004D;
defparam \classifier|LessThan10~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N2
cycloneive_lcell_comb \classifier|LessThan10~35 (
// Equation(s):
// \classifier|LessThan10~35_cout  = CARRY((\classifier|orange_count_center [17] & (\classifier|orange_count_left [17] & !\classifier|LessThan10~33_cout )) # (!\classifier|orange_count_center [17] & ((\classifier|orange_count_left [17]) # 
// (!\classifier|LessThan10~33_cout ))))

	.dataa(\classifier|orange_count_center [17]),
	.datab(\classifier|orange_count_left [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~33_cout ),
	.combout(),
	.cout(\classifier|LessThan10~35_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~35 .lut_mask = 16'h004D;
defparam \classifier|LessThan10~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N4
cycloneive_lcell_comb \classifier|LessThan10~37 (
// Equation(s):
// \classifier|LessThan10~37_cout  = CARRY((\classifier|orange_count_center [18] & ((!\classifier|LessThan10~35_cout ) # (!\classifier|orange_count_left [18]))) # (!\classifier|orange_count_center [18] & (!\classifier|orange_count_left [18] & 
// !\classifier|LessThan10~35_cout )))

	.dataa(\classifier|orange_count_center [18]),
	.datab(\classifier|orange_count_left [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~35_cout ),
	.combout(),
	.cout(\classifier|LessThan10~37_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~37 .lut_mask = 16'h002B;
defparam \classifier|LessThan10~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N6
cycloneive_lcell_comb \classifier|LessThan10~39 (
// Equation(s):
// \classifier|LessThan10~39_cout  = CARRY((\classifier|orange_count_center [19] & (\classifier|orange_count_left [19] & !\classifier|LessThan10~37_cout )) # (!\classifier|orange_count_center [19] & ((\classifier|orange_count_left [19]) # 
// (!\classifier|LessThan10~37_cout ))))

	.dataa(\classifier|orange_count_center [19]),
	.datab(\classifier|orange_count_left [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~37_cout ),
	.combout(),
	.cout(\classifier|LessThan10~39_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~39 .lut_mask = 16'h004D;
defparam \classifier|LessThan10~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N8
cycloneive_lcell_comb \classifier|LessThan10~41 (
// Equation(s):
// \classifier|LessThan10~41_cout  = CARRY((\classifier|orange_count_left [20] & (\classifier|orange_count_center [20] & !\classifier|LessThan10~39_cout )) # (!\classifier|orange_count_left [20] & ((\classifier|orange_count_center [20]) # 
// (!\classifier|LessThan10~39_cout ))))

	.dataa(\classifier|orange_count_left [20]),
	.datab(\classifier|orange_count_center [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~39_cout ),
	.combout(),
	.cout(\classifier|LessThan10~41_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~41 .lut_mask = 16'h004D;
defparam \classifier|LessThan10~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N10
cycloneive_lcell_comb \classifier|LessThan10~43 (
// Equation(s):
// \classifier|LessThan10~43_cout  = CARRY((\classifier|orange_count_left [21] & ((!\classifier|LessThan10~41_cout ) # (!\classifier|orange_count_center [21]))) # (!\classifier|orange_count_left [21] & (!\classifier|orange_count_center [21] & 
// !\classifier|LessThan10~41_cout )))

	.dataa(\classifier|orange_count_left [21]),
	.datab(\classifier|orange_count_center [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~41_cout ),
	.combout(),
	.cout(\classifier|LessThan10~43_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~43 .lut_mask = 16'h002B;
defparam \classifier|LessThan10~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N12
cycloneive_lcell_comb \classifier|LessThan10~45 (
// Equation(s):
// \classifier|LessThan10~45_cout  = CARRY((\classifier|orange_count_left [22] & (\classifier|orange_count_center [22] & !\classifier|LessThan10~43_cout )) # (!\classifier|orange_count_left [22] & ((\classifier|orange_count_center [22]) # 
// (!\classifier|LessThan10~43_cout ))))

	.dataa(\classifier|orange_count_left [22]),
	.datab(\classifier|orange_count_center [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~43_cout ),
	.combout(),
	.cout(\classifier|LessThan10~45_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~45 .lut_mask = 16'h004D;
defparam \classifier|LessThan10~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N14
cycloneive_lcell_comb \classifier|LessThan10~47 (
// Equation(s):
// \classifier|LessThan10~47_cout  = CARRY((\classifier|orange_count_left [23] & ((!\classifier|LessThan10~45_cout ) # (!\classifier|orange_count_center [23]))) # (!\classifier|orange_count_left [23] & (!\classifier|orange_count_center [23] & 
// !\classifier|LessThan10~45_cout )))

	.dataa(\classifier|orange_count_left [23]),
	.datab(\classifier|orange_count_center [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~45_cout ),
	.combout(),
	.cout(\classifier|LessThan10~47_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~47 .lut_mask = 16'h002B;
defparam \classifier|LessThan10~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N16
cycloneive_lcell_comb \classifier|LessThan10~49 (
// Equation(s):
// \classifier|LessThan10~49_cout  = CARRY((\classifier|orange_count_left [24] & (\classifier|orange_count_center [24] & !\classifier|LessThan10~47_cout )) # (!\classifier|orange_count_left [24] & ((\classifier|orange_count_center [24]) # 
// (!\classifier|LessThan10~47_cout ))))

	.dataa(\classifier|orange_count_left [24]),
	.datab(\classifier|orange_count_center [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~47_cout ),
	.combout(),
	.cout(\classifier|LessThan10~49_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~49 .lut_mask = 16'h004D;
defparam \classifier|LessThan10~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N18
cycloneive_lcell_comb \classifier|LessThan10~51 (
// Equation(s):
// \classifier|LessThan10~51_cout  = CARRY((\classifier|orange_count_left [25] & ((!\classifier|LessThan10~49_cout ) # (!\classifier|orange_count_center [25]))) # (!\classifier|orange_count_left [25] & (!\classifier|orange_count_center [25] & 
// !\classifier|LessThan10~49_cout )))

	.dataa(\classifier|orange_count_left [25]),
	.datab(\classifier|orange_count_center [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~49_cout ),
	.combout(),
	.cout(\classifier|LessThan10~51_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~51 .lut_mask = 16'h002B;
defparam \classifier|LessThan10~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N20
cycloneive_lcell_comb \classifier|LessThan10~53 (
// Equation(s):
// \classifier|LessThan10~53_cout  = CARRY((\classifier|orange_count_center [26] & ((!\classifier|LessThan10~51_cout ) # (!\classifier|orange_count_left [26]))) # (!\classifier|orange_count_center [26] & (!\classifier|orange_count_left [26] & 
// !\classifier|LessThan10~51_cout )))

	.dataa(\classifier|orange_count_center [26]),
	.datab(\classifier|orange_count_left [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~51_cout ),
	.combout(),
	.cout(\classifier|LessThan10~53_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~53 .lut_mask = 16'h002B;
defparam \classifier|LessThan10~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N22
cycloneive_lcell_comb \classifier|LessThan10~55 (
// Equation(s):
// \classifier|LessThan10~55_cout  = CARRY((\classifier|orange_count_left [27] & ((!\classifier|LessThan10~53_cout ) # (!\classifier|orange_count_center [27]))) # (!\classifier|orange_count_left [27] & (!\classifier|orange_count_center [27] & 
// !\classifier|LessThan10~53_cout )))

	.dataa(\classifier|orange_count_left [27]),
	.datab(\classifier|orange_count_center [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~53_cout ),
	.combout(),
	.cout(\classifier|LessThan10~55_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~55 .lut_mask = 16'h002B;
defparam \classifier|LessThan10~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N24
cycloneive_lcell_comb \classifier|LessThan10~57 (
// Equation(s):
// \classifier|LessThan10~57_cout  = CARRY((\classifier|orange_count_center [28] & ((!\classifier|LessThan10~55_cout ) # (!\classifier|orange_count_left [28]))) # (!\classifier|orange_count_center [28] & (!\classifier|orange_count_left [28] & 
// !\classifier|LessThan10~55_cout )))

	.dataa(\classifier|orange_count_center [28]),
	.datab(\classifier|orange_count_left [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~55_cout ),
	.combout(),
	.cout(\classifier|LessThan10~57_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~57 .lut_mask = 16'h002B;
defparam \classifier|LessThan10~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N26
cycloneive_lcell_comb \classifier|LessThan10~59 (
// Equation(s):
// \classifier|LessThan10~59_cout  = CARRY((\classifier|orange_count_left [29] & ((!\classifier|LessThan10~57_cout ) # (!\classifier|orange_count_center [29]))) # (!\classifier|orange_count_left [29] & (!\classifier|orange_count_center [29] & 
// !\classifier|LessThan10~57_cout )))

	.dataa(\classifier|orange_count_left [29]),
	.datab(\classifier|orange_count_center [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~57_cout ),
	.combout(),
	.cout(\classifier|LessThan10~59_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~59 .lut_mask = 16'h002B;
defparam \classifier|LessThan10~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N28
cycloneive_lcell_comb \classifier|LessThan10~61 (
// Equation(s):
// \classifier|LessThan10~61_cout  = CARRY((\classifier|orange_count_center [30] & ((!\classifier|LessThan10~59_cout ) # (!\classifier|orange_count_left [30]))) # (!\classifier|orange_count_center [30] & (!\classifier|orange_count_left [30] & 
// !\classifier|LessThan10~59_cout )))

	.dataa(\classifier|orange_count_center [30]),
	.datab(\classifier|orange_count_left [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan10~59_cout ),
	.combout(),
	.cout(\classifier|LessThan10~61_cout ));
// synopsys translate_off
defparam \classifier|LessThan10~61 .lut_mask = 16'h002B;
defparam \classifier|LessThan10~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N30
cycloneive_lcell_comb \classifier|LessThan10~62 (
// Equation(s):
// \classifier|LessThan10~62_combout  = (\classifier|orange_count_center [31] & (\classifier|orange_count_left [31] & \classifier|LessThan10~61_cout )) # (!\classifier|orange_count_center [31] & ((\classifier|orange_count_left [31]) # 
// (\classifier|LessThan10~61_cout )))

	.dataa(\classifier|orange_count_center [31]),
	.datab(\classifier|orange_count_left [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\classifier|LessThan10~61_cout ),
	.combout(\classifier|LessThan10~62_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan10~62 .lut_mask = 16'hD4D4;
defparam \classifier|LessThan10~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N0
cycloneive_lcell_comb \classifier|LessThan11~1 (
// Equation(s):
// \classifier|LessThan11~1_cout  = CARRY((\classifier|orange_count_left [0] & !\classifier|orange_count_right [0]))

	.dataa(\classifier|orange_count_left [0]),
	.datab(\classifier|orange_count_right [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\classifier|LessThan11~1_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~1 .lut_mask = 16'h0022;
defparam \classifier|LessThan11~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N2
cycloneive_lcell_comb \classifier|LessThan11~3 (
// Equation(s):
// \classifier|LessThan11~3_cout  = CARRY((\classifier|orange_count_right [1] & ((!\classifier|LessThan11~1_cout ) # (!\classifier|orange_count_left [1]))) # (!\classifier|orange_count_right [1] & (!\classifier|orange_count_left [1] & 
// !\classifier|LessThan11~1_cout )))

	.dataa(\classifier|orange_count_right [1]),
	.datab(\classifier|orange_count_left [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~1_cout ),
	.combout(),
	.cout(\classifier|LessThan11~3_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~3 .lut_mask = 16'h002B;
defparam \classifier|LessThan11~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N4
cycloneive_lcell_comb \classifier|LessThan11~5 (
// Equation(s):
// \classifier|LessThan11~5_cout  = CARRY((\classifier|orange_count_left [2] & ((!\classifier|LessThan11~3_cout ) # (!\classifier|orange_count_right [2]))) # (!\classifier|orange_count_left [2] & (!\classifier|orange_count_right [2] & 
// !\classifier|LessThan11~3_cout )))

	.dataa(\classifier|orange_count_left [2]),
	.datab(\classifier|orange_count_right [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~3_cout ),
	.combout(),
	.cout(\classifier|LessThan11~5_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~5 .lut_mask = 16'h002B;
defparam \classifier|LessThan11~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N6
cycloneive_lcell_comb \classifier|LessThan11~7 (
// Equation(s):
// \classifier|LessThan11~7_cout  = CARRY((\classifier|orange_count_right [3] & ((!\classifier|LessThan11~5_cout ) # (!\classifier|orange_count_left [3]))) # (!\classifier|orange_count_right [3] & (!\classifier|orange_count_left [3] & 
// !\classifier|LessThan11~5_cout )))

	.dataa(\classifier|orange_count_right [3]),
	.datab(\classifier|orange_count_left [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~5_cout ),
	.combout(),
	.cout(\classifier|LessThan11~7_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~7 .lut_mask = 16'h002B;
defparam \classifier|LessThan11~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N8
cycloneive_lcell_comb \classifier|LessThan11~9 (
// Equation(s):
// \classifier|LessThan11~9_cout  = CARRY((\classifier|orange_count_right [4] & (\classifier|orange_count_left [4] & !\classifier|LessThan11~7_cout )) # (!\classifier|orange_count_right [4] & ((\classifier|orange_count_left [4]) # 
// (!\classifier|LessThan11~7_cout ))))

	.dataa(\classifier|orange_count_right [4]),
	.datab(\classifier|orange_count_left [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~7_cout ),
	.combout(),
	.cout(\classifier|LessThan11~9_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~9 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N10
cycloneive_lcell_comb \classifier|LessThan11~11 (
// Equation(s):
// \classifier|LessThan11~11_cout  = CARRY((\classifier|orange_count_left [5] & (\classifier|orange_count_right [5] & !\classifier|LessThan11~9_cout )) # (!\classifier|orange_count_left [5] & ((\classifier|orange_count_right [5]) # 
// (!\classifier|LessThan11~9_cout ))))

	.dataa(\classifier|orange_count_left [5]),
	.datab(\classifier|orange_count_right [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~9_cout ),
	.combout(),
	.cout(\classifier|LessThan11~11_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~11 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N12
cycloneive_lcell_comb \classifier|LessThan11~13 (
// Equation(s):
// \classifier|LessThan11~13_cout  = CARRY((\classifier|orange_count_right [6] & (\classifier|orange_count_left [6] & !\classifier|LessThan11~11_cout )) # (!\classifier|orange_count_right [6] & ((\classifier|orange_count_left [6]) # 
// (!\classifier|LessThan11~11_cout ))))

	.dataa(\classifier|orange_count_right [6]),
	.datab(\classifier|orange_count_left [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~11_cout ),
	.combout(),
	.cout(\classifier|LessThan11~13_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~13 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N14
cycloneive_lcell_comb \classifier|LessThan11~15 (
// Equation(s):
// \classifier|LessThan11~15_cout  = CARRY((\classifier|orange_count_right [7] & ((!\classifier|LessThan11~13_cout ) # (!\classifier|orange_count_left [7]))) # (!\classifier|orange_count_right [7] & (!\classifier|orange_count_left [7] & 
// !\classifier|LessThan11~13_cout )))

	.dataa(\classifier|orange_count_right [7]),
	.datab(\classifier|orange_count_left [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~13_cout ),
	.combout(),
	.cout(\classifier|LessThan11~15_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~15 .lut_mask = 16'h002B;
defparam \classifier|LessThan11~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N16
cycloneive_lcell_comb \classifier|LessThan11~17 (
// Equation(s):
// \classifier|LessThan11~17_cout  = CARRY((\classifier|orange_count_right [8] & (\classifier|orange_count_left [8] & !\classifier|LessThan11~15_cout )) # (!\classifier|orange_count_right [8] & ((\classifier|orange_count_left [8]) # 
// (!\classifier|LessThan11~15_cout ))))

	.dataa(\classifier|orange_count_right [8]),
	.datab(\classifier|orange_count_left [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~15_cout ),
	.combout(),
	.cout(\classifier|LessThan11~17_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~17 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N18
cycloneive_lcell_comb \classifier|LessThan11~19 (
// Equation(s):
// \classifier|LessThan11~19_cout  = CARRY((\classifier|orange_count_left [9] & (\classifier|orange_count_right [9] & !\classifier|LessThan11~17_cout )) # (!\classifier|orange_count_left [9] & ((\classifier|orange_count_right [9]) # 
// (!\classifier|LessThan11~17_cout ))))

	.dataa(\classifier|orange_count_left [9]),
	.datab(\classifier|orange_count_right [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~17_cout ),
	.combout(),
	.cout(\classifier|LessThan11~19_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~19 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N20
cycloneive_lcell_comb \classifier|LessThan11~21 (
// Equation(s):
// \classifier|LessThan11~21_cout  = CARRY((\classifier|orange_count_left [10] & ((!\classifier|LessThan11~19_cout ) # (!\classifier|orange_count_right [10]))) # (!\classifier|orange_count_left [10] & (!\classifier|orange_count_right [10] & 
// !\classifier|LessThan11~19_cout )))

	.dataa(\classifier|orange_count_left [10]),
	.datab(\classifier|orange_count_right [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~19_cout ),
	.combout(),
	.cout(\classifier|LessThan11~21_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~21 .lut_mask = 16'h002B;
defparam \classifier|LessThan11~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N22
cycloneive_lcell_comb \classifier|LessThan11~23 (
// Equation(s):
// \classifier|LessThan11~23_cout  = CARRY((\classifier|orange_count_right [11] & ((!\classifier|LessThan11~21_cout ) # (!\classifier|orange_count_left [11]))) # (!\classifier|orange_count_right [11] & (!\classifier|orange_count_left [11] & 
// !\classifier|LessThan11~21_cout )))

	.dataa(\classifier|orange_count_right [11]),
	.datab(\classifier|orange_count_left [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~21_cout ),
	.combout(),
	.cout(\classifier|LessThan11~23_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~23 .lut_mask = 16'h002B;
defparam \classifier|LessThan11~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N24
cycloneive_lcell_comb \classifier|LessThan11~25 (
// Equation(s):
// \classifier|LessThan11~25_cout  = CARRY((\classifier|orange_count_right [12] & (\classifier|orange_count_left [12] & !\classifier|LessThan11~23_cout )) # (!\classifier|orange_count_right [12] & ((\classifier|orange_count_left [12]) # 
// (!\classifier|LessThan11~23_cout ))))

	.dataa(\classifier|orange_count_right [12]),
	.datab(\classifier|orange_count_left [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~23_cout ),
	.combout(),
	.cout(\classifier|LessThan11~25_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~25 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N26
cycloneive_lcell_comb \classifier|LessThan11~27 (
// Equation(s):
// \classifier|LessThan11~27_cout  = CARRY((\classifier|orange_count_left [13] & (\classifier|orange_count_right [13] & !\classifier|LessThan11~25_cout )) # (!\classifier|orange_count_left [13] & ((\classifier|orange_count_right [13]) # 
// (!\classifier|LessThan11~25_cout ))))

	.dataa(\classifier|orange_count_left [13]),
	.datab(\classifier|orange_count_right [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~25_cout ),
	.combout(),
	.cout(\classifier|LessThan11~27_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~27 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N28
cycloneive_lcell_comb \classifier|LessThan11~29 (
// Equation(s):
// \classifier|LessThan11~29_cout  = CARRY((\classifier|orange_count_left [14] & ((!\classifier|LessThan11~27_cout ) # (!\classifier|orange_count_right [14]))) # (!\classifier|orange_count_left [14] & (!\classifier|orange_count_right [14] & 
// !\classifier|LessThan11~27_cout )))

	.dataa(\classifier|orange_count_left [14]),
	.datab(\classifier|orange_count_right [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~27_cout ),
	.combout(),
	.cout(\classifier|LessThan11~29_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~29 .lut_mask = 16'h002B;
defparam \classifier|LessThan11~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N30
cycloneive_lcell_comb \classifier|LessThan11~31 (
// Equation(s):
// \classifier|LessThan11~31_cout  = CARRY((\classifier|orange_count_left [15] & (\classifier|orange_count_right [15] & !\classifier|LessThan11~29_cout )) # (!\classifier|orange_count_left [15] & ((\classifier|orange_count_right [15]) # 
// (!\classifier|LessThan11~29_cout ))))

	.dataa(\classifier|orange_count_left [15]),
	.datab(\classifier|orange_count_right [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~29_cout ),
	.combout(),
	.cout(\classifier|LessThan11~31_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~31 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N0
cycloneive_lcell_comb \classifier|LessThan11~33 (
// Equation(s):
// \classifier|LessThan11~33_cout  = CARRY((\classifier|orange_count_left [16] & ((!\classifier|LessThan11~31_cout ) # (!\classifier|orange_count_right [16]))) # (!\classifier|orange_count_left [16] & (!\classifier|orange_count_right [16] & 
// !\classifier|LessThan11~31_cout )))

	.dataa(\classifier|orange_count_left [16]),
	.datab(\classifier|orange_count_right [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~31_cout ),
	.combout(),
	.cout(\classifier|LessThan11~33_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~33 .lut_mask = 16'h002B;
defparam \classifier|LessThan11~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N2
cycloneive_lcell_comb \classifier|LessThan11~35 (
// Equation(s):
// \classifier|LessThan11~35_cout  = CARRY((\classifier|orange_count_right [17] & ((!\classifier|LessThan11~33_cout ) # (!\classifier|orange_count_left [17]))) # (!\classifier|orange_count_right [17] & (!\classifier|orange_count_left [17] & 
// !\classifier|LessThan11~33_cout )))

	.dataa(\classifier|orange_count_right [17]),
	.datab(\classifier|orange_count_left [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~33_cout ),
	.combout(),
	.cout(\classifier|LessThan11~35_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~35 .lut_mask = 16'h002B;
defparam \classifier|LessThan11~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N4
cycloneive_lcell_comb \classifier|LessThan11~37 (
// Equation(s):
// \classifier|LessThan11~37_cout  = CARRY((\classifier|orange_count_right [18] & (\classifier|orange_count_left [18] & !\classifier|LessThan11~35_cout )) # (!\classifier|orange_count_right [18] & ((\classifier|orange_count_left [18]) # 
// (!\classifier|LessThan11~35_cout ))))

	.dataa(\classifier|orange_count_right [18]),
	.datab(\classifier|orange_count_left [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~35_cout ),
	.combout(),
	.cout(\classifier|LessThan11~37_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~37 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N6
cycloneive_lcell_comb \classifier|LessThan11~39 (
// Equation(s):
// \classifier|LessThan11~39_cout  = CARRY((\classifier|orange_count_right [19] & ((!\classifier|LessThan11~37_cout ) # (!\classifier|orange_count_left [19]))) # (!\classifier|orange_count_right [19] & (!\classifier|orange_count_left [19] & 
// !\classifier|LessThan11~37_cout )))

	.dataa(\classifier|orange_count_right [19]),
	.datab(\classifier|orange_count_left [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~37_cout ),
	.combout(),
	.cout(\classifier|LessThan11~39_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~39 .lut_mask = 16'h002B;
defparam \classifier|LessThan11~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N8
cycloneive_lcell_comb \classifier|LessThan11~41 (
// Equation(s):
// \classifier|LessThan11~41_cout  = CARRY((\classifier|orange_count_left [20] & ((!\classifier|LessThan11~39_cout ) # (!\classifier|orange_count_right [20]))) # (!\classifier|orange_count_left [20] & (!\classifier|orange_count_right [20] & 
// !\classifier|LessThan11~39_cout )))

	.dataa(\classifier|orange_count_left [20]),
	.datab(\classifier|orange_count_right [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~39_cout ),
	.combout(),
	.cout(\classifier|LessThan11~41_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~41 .lut_mask = 16'h002B;
defparam \classifier|LessThan11~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N10
cycloneive_lcell_comb \classifier|LessThan11~43 (
// Equation(s):
// \classifier|LessThan11~43_cout  = CARRY((\classifier|orange_count_right [21] & ((!\classifier|LessThan11~41_cout ) # (!\classifier|orange_count_left [21]))) # (!\classifier|orange_count_right [21] & (!\classifier|orange_count_left [21] & 
// !\classifier|LessThan11~41_cout )))

	.dataa(\classifier|orange_count_right [21]),
	.datab(\classifier|orange_count_left [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~41_cout ),
	.combout(),
	.cout(\classifier|LessThan11~43_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~43 .lut_mask = 16'h002B;
defparam \classifier|LessThan11~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N12
cycloneive_lcell_comb \classifier|LessThan11~45 (
// Equation(s):
// \classifier|LessThan11~45_cout  = CARRY((\classifier|orange_count_right [22] & (\classifier|orange_count_left [22] & !\classifier|LessThan11~43_cout )) # (!\classifier|orange_count_right [22] & ((\classifier|orange_count_left [22]) # 
// (!\classifier|LessThan11~43_cout ))))

	.dataa(\classifier|orange_count_right [22]),
	.datab(\classifier|orange_count_left [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~43_cout ),
	.combout(),
	.cout(\classifier|LessThan11~45_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~45 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N14
cycloneive_lcell_comb \classifier|LessThan11~47 (
// Equation(s):
// \classifier|LessThan11~47_cout  = CARRY((\classifier|orange_count_left [23] & (\classifier|orange_count_right [23] & !\classifier|LessThan11~45_cout )) # (!\classifier|orange_count_left [23] & ((\classifier|orange_count_right [23]) # 
// (!\classifier|LessThan11~45_cout ))))

	.dataa(\classifier|orange_count_left [23]),
	.datab(\classifier|orange_count_right [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~45_cout ),
	.combout(),
	.cout(\classifier|LessThan11~47_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~47 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N16
cycloneive_lcell_comb \classifier|LessThan11~49 (
// Equation(s):
// \classifier|LessThan11~49_cout  = CARRY((\classifier|orange_count_left [24] & ((!\classifier|LessThan11~47_cout ) # (!\classifier|orange_count_right [24]))) # (!\classifier|orange_count_left [24] & (!\classifier|orange_count_right [24] & 
// !\classifier|LessThan11~47_cout )))

	.dataa(\classifier|orange_count_left [24]),
	.datab(\classifier|orange_count_right [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~47_cout ),
	.combout(),
	.cout(\classifier|LessThan11~49_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~49 .lut_mask = 16'h002B;
defparam \classifier|LessThan11~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N18
cycloneive_lcell_comb \classifier|LessThan11~51 (
// Equation(s):
// \classifier|LessThan11~51_cout  = CARRY((\classifier|orange_count_left [25] & (\classifier|orange_count_right [25] & !\classifier|LessThan11~49_cout )) # (!\classifier|orange_count_left [25] & ((\classifier|orange_count_right [25]) # 
// (!\classifier|LessThan11~49_cout ))))

	.dataa(\classifier|orange_count_left [25]),
	.datab(\classifier|orange_count_right [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~49_cout ),
	.combout(),
	.cout(\classifier|LessThan11~51_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~51 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N20
cycloneive_lcell_comb \classifier|LessThan11~53 (
// Equation(s):
// \classifier|LessThan11~53_cout  = CARRY((\classifier|orange_count_right [26] & (\classifier|orange_count_left [26] & !\classifier|LessThan11~51_cout )) # (!\classifier|orange_count_right [26] & ((\classifier|orange_count_left [26]) # 
// (!\classifier|LessThan11~51_cout ))))

	.dataa(\classifier|orange_count_right [26]),
	.datab(\classifier|orange_count_left [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~51_cout ),
	.combout(),
	.cout(\classifier|LessThan11~53_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~53 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N22
cycloneive_lcell_comb \classifier|LessThan11~55 (
// Equation(s):
// \classifier|LessThan11~55_cout  = CARRY((\classifier|orange_count_left [27] & (\classifier|orange_count_right [27] & !\classifier|LessThan11~53_cout )) # (!\classifier|orange_count_left [27] & ((\classifier|orange_count_right [27]) # 
// (!\classifier|LessThan11~53_cout ))))

	.dataa(\classifier|orange_count_left [27]),
	.datab(\classifier|orange_count_right [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~53_cout ),
	.combout(),
	.cout(\classifier|LessThan11~55_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~55 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N24
cycloneive_lcell_comb \classifier|LessThan11~57 (
// Equation(s):
// \classifier|LessThan11~57_cout  = CARRY((\classifier|orange_count_right [28] & (\classifier|orange_count_left [28] & !\classifier|LessThan11~55_cout )) # (!\classifier|orange_count_right [28] & ((\classifier|orange_count_left [28]) # 
// (!\classifier|LessThan11~55_cout ))))

	.dataa(\classifier|orange_count_right [28]),
	.datab(\classifier|orange_count_left [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~55_cout ),
	.combout(),
	.cout(\classifier|LessThan11~57_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~57 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N26
cycloneive_lcell_comb \classifier|LessThan11~59 (
// Equation(s):
// \classifier|LessThan11~59_cout  = CARRY((\classifier|orange_count_left [29] & (\classifier|orange_count_right [29] & !\classifier|LessThan11~57_cout )) # (!\classifier|orange_count_left [29] & ((\classifier|orange_count_right [29]) # 
// (!\classifier|LessThan11~57_cout ))))

	.dataa(\classifier|orange_count_left [29]),
	.datab(\classifier|orange_count_right [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~57_cout ),
	.combout(),
	.cout(\classifier|LessThan11~59_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~59 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N28
cycloneive_lcell_comb \classifier|LessThan11~61 (
// Equation(s):
// \classifier|LessThan11~61_cout  = CARRY((\classifier|orange_count_right [30] & (\classifier|orange_count_left [30] & !\classifier|LessThan11~59_cout )) # (!\classifier|orange_count_right [30] & ((\classifier|orange_count_left [30]) # 
// (!\classifier|LessThan11~59_cout ))))

	.dataa(\classifier|orange_count_right [30]),
	.datab(\classifier|orange_count_left [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan11~59_cout ),
	.combout(),
	.cout(\classifier|LessThan11~61_cout ));
// synopsys translate_off
defparam \classifier|LessThan11~61 .lut_mask = 16'h004D;
defparam \classifier|LessThan11~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N30
cycloneive_lcell_comb \classifier|LessThan11~62 (
// Equation(s):
// \classifier|LessThan11~62_combout  = (\classifier|orange_count_left [31] & (\classifier|LessThan11~61_cout  & \classifier|orange_count_right [31])) # (!\classifier|orange_count_left [31] & ((\classifier|LessThan11~61_cout ) # 
// (\classifier|orange_count_right [31])))

	.dataa(\classifier|orange_count_left [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\classifier|orange_count_right [31]),
	.cin(\classifier|LessThan11~61_cout ),
	.combout(\classifier|LessThan11~62_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan11~62 .lut_mask = 16'hF550;
defparam \classifier|LessThan11~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N0
cycloneive_lcell_comb \classifier|LessThan9~1 (
// Equation(s):
// \classifier|LessThan9~1_cout  = CARRY((\classifier|orange_count_center [0] & !\classifier|orange_count_right [0]))

	.dataa(\classifier|orange_count_center [0]),
	.datab(\classifier|orange_count_right [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\classifier|LessThan9~1_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~1 .lut_mask = 16'h0022;
defparam \classifier|LessThan9~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N2
cycloneive_lcell_comb \classifier|LessThan9~3 (
// Equation(s):
// \classifier|LessThan9~3_cout  = CARRY((\classifier|orange_count_right [1] & ((!\classifier|LessThan9~1_cout ) # (!\classifier|orange_count_center [1]))) # (!\classifier|orange_count_right [1] & (!\classifier|orange_count_center [1] & 
// !\classifier|LessThan9~1_cout )))

	.dataa(\classifier|orange_count_right [1]),
	.datab(\classifier|orange_count_center [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~1_cout ),
	.combout(),
	.cout(\classifier|LessThan9~3_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~3 .lut_mask = 16'h002B;
defparam \classifier|LessThan9~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N4
cycloneive_lcell_comb \classifier|LessThan9~5 (
// Equation(s):
// \classifier|LessThan9~5_cout  = CARRY((\classifier|orange_count_center [2] & ((!\classifier|LessThan9~3_cout ) # (!\classifier|orange_count_right [2]))) # (!\classifier|orange_count_center [2] & (!\classifier|orange_count_right [2] & 
// !\classifier|LessThan9~3_cout )))

	.dataa(\classifier|orange_count_center [2]),
	.datab(\classifier|orange_count_right [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~3_cout ),
	.combout(),
	.cout(\classifier|LessThan9~5_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~5 .lut_mask = 16'h002B;
defparam \classifier|LessThan9~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N6
cycloneive_lcell_comb \classifier|LessThan9~7 (
// Equation(s):
// \classifier|LessThan9~7_cout  = CARRY((\classifier|orange_count_right [3] & ((!\classifier|LessThan9~5_cout ) # (!\classifier|orange_count_center [3]))) # (!\classifier|orange_count_right [3] & (!\classifier|orange_count_center [3] & 
// !\classifier|LessThan9~5_cout )))

	.dataa(\classifier|orange_count_right [3]),
	.datab(\classifier|orange_count_center [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~5_cout ),
	.combout(),
	.cout(\classifier|LessThan9~7_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~7 .lut_mask = 16'h002B;
defparam \classifier|LessThan9~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N8
cycloneive_lcell_comb \classifier|LessThan9~9 (
// Equation(s):
// \classifier|LessThan9~9_cout  = CARRY((\classifier|orange_count_center [4] & ((!\classifier|LessThan9~7_cout ) # (!\classifier|orange_count_right [4]))) # (!\classifier|orange_count_center [4] & (!\classifier|orange_count_right [4] & 
// !\classifier|LessThan9~7_cout )))

	.dataa(\classifier|orange_count_center [4]),
	.datab(\classifier|orange_count_right [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~7_cout ),
	.combout(),
	.cout(\classifier|LessThan9~9_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~9 .lut_mask = 16'h002B;
defparam \classifier|LessThan9~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N10
cycloneive_lcell_comb \classifier|LessThan9~11 (
// Equation(s):
// \classifier|LessThan9~11_cout  = CARRY((\classifier|orange_count_center [5] & (\classifier|orange_count_right [5] & !\classifier|LessThan9~9_cout )) # (!\classifier|orange_count_center [5] & ((\classifier|orange_count_right [5]) # 
// (!\classifier|LessThan9~9_cout ))))

	.dataa(\classifier|orange_count_center [5]),
	.datab(\classifier|orange_count_right [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~9_cout ),
	.combout(),
	.cout(\classifier|LessThan9~11_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~11 .lut_mask = 16'h004D;
defparam \classifier|LessThan9~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N12
cycloneive_lcell_comb \classifier|LessThan9~13 (
// Equation(s):
// \classifier|LessThan9~13_cout  = CARRY((\classifier|orange_count_center [6] & ((!\classifier|LessThan9~11_cout ) # (!\classifier|orange_count_right [6]))) # (!\classifier|orange_count_center [6] & (!\classifier|orange_count_right [6] & 
// !\classifier|LessThan9~11_cout )))

	.dataa(\classifier|orange_count_center [6]),
	.datab(\classifier|orange_count_right [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~11_cout ),
	.combout(),
	.cout(\classifier|LessThan9~13_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~13 .lut_mask = 16'h002B;
defparam \classifier|LessThan9~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N14
cycloneive_lcell_comb \classifier|LessThan9~15 (
// Equation(s):
// \classifier|LessThan9~15_cout  = CARRY((\classifier|orange_count_center [7] & (\classifier|orange_count_right [7] & !\classifier|LessThan9~13_cout )) # (!\classifier|orange_count_center [7] & ((\classifier|orange_count_right [7]) # 
// (!\classifier|LessThan9~13_cout ))))

	.dataa(\classifier|orange_count_center [7]),
	.datab(\classifier|orange_count_right [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~13_cout ),
	.combout(),
	.cout(\classifier|LessThan9~15_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~15 .lut_mask = 16'h004D;
defparam \classifier|LessThan9~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N16
cycloneive_lcell_comb \classifier|LessThan9~17 (
// Equation(s):
// \classifier|LessThan9~17_cout  = CARRY((\classifier|orange_count_right [8] & (\classifier|orange_count_center [8] & !\classifier|LessThan9~15_cout )) # (!\classifier|orange_count_right [8] & ((\classifier|orange_count_center [8]) # 
// (!\classifier|LessThan9~15_cout ))))

	.dataa(\classifier|orange_count_right [8]),
	.datab(\classifier|orange_count_center [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~15_cout ),
	.combout(),
	.cout(\classifier|LessThan9~17_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~17 .lut_mask = 16'h004D;
defparam \classifier|LessThan9~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N18
cycloneive_lcell_comb \classifier|LessThan9~19 (
// Equation(s):
// \classifier|LessThan9~19_cout  = CARRY((\classifier|orange_count_center [9] & (\classifier|orange_count_right [9] & !\classifier|LessThan9~17_cout )) # (!\classifier|orange_count_center [9] & ((\classifier|orange_count_right [9]) # 
// (!\classifier|LessThan9~17_cout ))))

	.dataa(\classifier|orange_count_center [9]),
	.datab(\classifier|orange_count_right [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~17_cout ),
	.combout(),
	.cout(\classifier|LessThan9~19_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~19 .lut_mask = 16'h004D;
defparam \classifier|LessThan9~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N20
cycloneive_lcell_comb \classifier|LessThan9~21 (
// Equation(s):
// \classifier|LessThan9~21_cout  = CARRY((\classifier|orange_count_center [10] & ((!\classifier|LessThan9~19_cout ) # (!\classifier|orange_count_right [10]))) # (!\classifier|orange_count_center [10] & (!\classifier|orange_count_right [10] & 
// !\classifier|LessThan9~19_cout )))

	.dataa(\classifier|orange_count_center [10]),
	.datab(\classifier|orange_count_right [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~19_cout ),
	.combout(),
	.cout(\classifier|LessThan9~21_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~21 .lut_mask = 16'h002B;
defparam \classifier|LessThan9~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N22
cycloneive_lcell_comb \classifier|LessThan9~23 (
// Equation(s):
// \classifier|LessThan9~23_cout  = CARRY((\classifier|orange_count_center [11] & (\classifier|orange_count_right [11] & !\classifier|LessThan9~21_cout )) # (!\classifier|orange_count_center [11] & ((\classifier|orange_count_right [11]) # 
// (!\classifier|LessThan9~21_cout ))))

	.dataa(\classifier|orange_count_center [11]),
	.datab(\classifier|orange_count_right [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~21_cout ),
	.combout(),
	.cout(\classifier|LessThan9~23_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~23 .lut_mask = 16'h004D;
defparam \classifier|LessThan9~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N24
cycloneive_lcell_comb \classifier|LessThan9~25 (
// Equation(s):
// \classifier|LessThan9~25_cout  = CARRY((\classifier|orange_count_center [12] & ((!\classifier|LessThan9~23_cout ) # (!\classifier|orange_count_right [12]))) # (!\classifier|orange_count_center [12] & (!\classifier|orange_count_right [12] & 
// !\classifier|LessThan9~23_cout )))

	.dataa(\classifier|orange_count_center [12]),
	.datab(\classifier|orange_count_right [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~23_cout ),
	.combout(),
	.cout(\classifier|LessThan9~25_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~25 .lut_mask = 16'h002B;
defparam \classifier|LessThan9~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N26
cycloneive_lcell_comb \classifier|LessThan9~27 (
// Equation(s):
// \classifier|LessThan9~27_cout  = CARRY((\classifier|orange_count_center [13] & (\classifier|orange_count_right [13] & !\classifier|LessThan9~25_cout )) # (!\classifier|orange_count_center [13] & ((\classifier|orange_count_right [13]) # 
// (!\classifier|LessThan9~25_cout ))))

	.dataa(\classifier|orange_count_center [13]),
	.datab(\classifier|orange_count_right [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~25_cout ),
	.combout(),
	.cout(\classifier|LessThan9~27_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~27 .lut_mask = 16'h004D;
defparam \classifier|LessThan9~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N28
cycloneive_lcell_comb \classifier|LessThan9~29 (
// Equation(s):
// \classifier|LessThan9~29_cout  = CARRY((\classifier|orange_count_center [14] & ((!\classifier|LessThan9~27_cout ) # (!\classifier|orange_count_right [14]))) # (!\classifier|orange_count_center [14] & (!\classifier|orange_count_right [14] & 
// !\classifier|LessThan9~27_cout )))

	.dataa(\classifier|orange_count_center [14]),
	.datab(\classifier|orange_count_right [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~27_cout ),
	.combout(),
	.cout(\classifier|LessThan9~29_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~29 .lut_mask = 16'h002B;
defparam \classifier|LessThan9~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N30
cycloneive_lcell_comb \classifier|LessThan9~31 (
// Equation(s):
// \classifier|LessThan9~31_cout  = CARRY((\classifier|orange_count_center [15] & (\classifier|orange_count_right [15] & !\classifier|LessThan9~29_cout )) # (!\classifier|orange_count_center [15] & ((\classifier|orange_count_right [15]) # 
// (!\classifier|LessThan9~29_cout ))))

	.dataa(\classifier|orange_count_center [15]),
	.datab(\classifier|orange_count_right [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~29_cout ),
	.combout(),
	.cout(\classifier|LessThan9~31_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~31 .lut_mask = 16'h004D;
defparam \classifier|LessThan9~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N0
cycloneive_lcell_comb \classifier|LessThan9~33 (
// Equation(s):
// \classifier|LessThan9~33_cout  = CARRY((\classifier|orange_count_center [16] & ((!\classifier|LessThan9~31_cout ) # (!\classifier|orange_count_right [16]))) # (!\classifier|orange_count_center [16] & (!\classifier|orange_count_right [16] & 
// !\classifier|LessThan9~31_cout )))

	.dataa(\classifier|orange_count_center [16]),
	.datab(\classifier|orange_count_right [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~31_cout ),
	.combout(),
	.cout(\classifier|LessThan9~33_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~33 .lut_mask = 16'h002B;
defparam \classifier|LessThan9~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N2
cycloneive_lcell_comb \classifier|LessThan9~35 (
// Equation(s):
// \classifier|LessThan9~35_cout  = CARRY((\classifier|orange_count_right [17] & ((!\classifier|LessThan9~33_cout ) # (!\classifier|orange_count_center [17]))) # (!\classifier|orange_count_right [17] & (!\classifier|orange_count_center [17] & 
// !\classifier|LessThan9~33_cout )))

	.dataa(\classifier|orange_count_right [17]),
	.datab(\classifier|orange_count_center [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~33_cout ),
	.combout(),
	.cout(\classifier|LessThan9~35_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~35 .lut_mask = 16'h002B;
defparam \classifier|LessThan9~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N4
cycloneive_lcell_comb \classifier|LessThan9~37 (
// Equation(s):
// \classifier|LessThan9~37_cout  = CARRY((\classifier|orange_count_center [18] & ((!\classifier|LessThan9~35_cout ) # (!\classifier|orange_count_right [18]))) # (!\classifier|orange_count_center [18] & (!\classifier|orange_count_right [18] & 
// !\classifier|LessThan9~35_cout )))

	.dataa(\classifier|orange_count_center [18]),
	.datab(\classifier|orange_count_right [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~35_cout ),
	.combout(),
	.cout(\classifier|LessThan9~37_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~37 .lut_mask = 16'h002B;
defparam \classifier|LessThan9~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N6
cycloneive_lcell_comb \classifier|LessThan9~39 (
// Equation(s):
// \classifier|LessThan9~39_cout  = CARRY((\classifier|orange_count_right [19] & ((!\classifier|LessThan9~37_cout ) # (!\classifier|orange_count_center [19]))) # (!\classifier|orange_count_right [19] & (!\classifier|orange_count_center [19] & 
// !\classifier|LessThan9~37_cout )))

	.dataa(\classifier|orange_count_right [19]),
	.datab(\classifier|orange_count_center [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~37_cout ),
	.combout(),
	.cout(\classifier|LessThan9~39_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~39 .lut_mask = 16'h002B;
defparam \classifier|LessThan9~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N8
cycloneive_lcell_comb \classifier|LessThan9~41 (
// Equation(s):
// \classifier|LessThan9~41_cout  = CARRY((\classifier|orange_count_center [20] & ((!\classifier|LessThan9~39_cout ) # (!\classifier|orange_count_right [20]))) # (!\classifier|orange_count_center [20] & (!\classifier|orange_count_right [20] & 
// !\classifier|LessThan9~39_cout )))

	.dataa(\classifier|orange_count_center [20]),
	.datab(\classifier|orange_count_right [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~39_cout ),
	.combout(),
	.cout(\classifier|LessThan9~41_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~41 .lut_mask = 16'h002B;
defparam \classifier|LessThan9~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N10
cycloneive_lcell_comb \classifier|LessThan9~43 (
// Equation(s):
// \classifier|LessThan9~43_cout  = CARRY((\classifier|orange_count_center [21] & (\classifier|orange_count_right [21] & !\classifier|LessThan9~41_cout )) # (!\classifier|orange_count_center [21] & ((\classifier|orange_count_right [21]) # 
// (!\classifier|LessThan9~41_cout ))))

	.dataa(\classifier|orange_count_center [21]),
	.datab(\classifier|orange_count_right [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~41_cout ),
	.combout(),
	.cout(\classifier|LessThan9~43_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~43 .lut_mask = 16'h004D;
defparam \classifier|LessThan9~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N12
cycloneive_lcell_comb \classifier|LessThan9~45 (
// Equation(s):
// \classifier|LessThan9~45_cout  = CARRY((\classifier|orange_count_right [22] & (\classifier|orange_count_center [22] & !\classifier|LessThan9~43_cout )) # (!\classifier|orange_count_right [22] & ((\classifier|orange_count_center [22]) # 
// (!\classifier|LessThan9~43_cout ))))

	.dataa(\classifier|orange_count_right [22]),
	.datab(\classifier|orange_count_center [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~43_cout ),
	.combout(),
	.cout(\classifier|LessThan9~45_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~45 .lut_mask = 16'h004D;
defparam \classifier|LessThan9~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N14
cycloneive_lcell_comb \classifier|LessThan9~47 (
// Equation(s):
// \classifier|LessThan9~47_cout  = CARRY((\classifier|orange_count_center [23] & (\classifier|orange_count_right [23] & !\classifier|LessThan9~45_cout )) # (!\classifier|orange_count_center [23] & ((\classifier|orange_count_right [23]) # 
// (!\classifier|LessThan9~45_cout ))))

	.dataa(\classifier|orange_count_center [23]),
	.datab(\classifier|orange_count_right [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~45_cout ),
	.combout(),
	.cout(\classifier|LessThan9~47_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~47 .lut_mask = 16'h004D;
defparam \classifier|LessThan9~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N16
cycloneive_lcell_comb \classifier|LessThan9~49 (
// Equation(s):
// \classifier|LessThan9~49_cout  = CARRY((\classifier|orange_count_right [24] & (\classifier|orange_count_center [24] & !\classifier|LessThan9~47_cout )) # (!\classifier|orange_count_right [24] & ((\classifier|orange_count_center [24]) # 
// (!\classifier|LessThan9~47_cout ))))

	.dataa(\classifier|orange_count_right [24]),
	.datab(\classifier|orange_count_center [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~47_cout ),
	.combout(),
	.cout(\classifier|LessThan9~49_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~49 .lut_mask = 16'h004D;
defparam \classifier|LessThan9~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N18
cycloneive_lcell_comb \classifier|LessThan9~51 (
// Equation(s):
// \classifier|LessThan9~51_cout  = CARRY((\classifier|orange_count_center [25] & (\classifier|orange_count_right [25] & !\classifier|LessThan9~49_cout )) # (!\classifier|orange_count_center [25] & ((\classifier|orange_count_right [25]) # 
// (!\classifier|LessThan9~49_cout ))))

	.dataa(\classifier|orange_count_center [25]),
	.datab(\classifier|orange_count_right [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~49_cout ),
	.combout(),
	.cout(\classifier|LessThan9~51_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~51 .lut_mask = 16'h004D;
defparam \classifier|LessThan9~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N20
cycloneive_lcell_comb \classifier|LessThan9~53 (
// Equation(s):
// \classifier|LessThan9~53_cout  = CARRY((\classifier|orange_count_right [26] & (\classifier|orange_count_center [26] & !\classifier|LessThan9~51_cout )) # (!\classifier|orange_count_right [26] & ((\classifier|orange_count_center [26]) # 
// (!\classifier|LessThan9~51_cout ))))

	.dataa(\classifier|orange_count_right [26]),
	.datab(\classifier|orange_count_center [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~51_cout ),
	.combout(),
	.cout(\classifier|LessThan9~53_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~53 .lut_mask = 16'h004D;
defparam \classifier|LessThan9~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N22
cycloneive_lcell_comb \classifier|LessThan9~55 (
// Equation(s):
// \classifier|LessThan9~55_cout  = CARRY((\classifier|orange_count_center [27] & (\classifier|orange_count_right [27] & !\classifier|LessThan9~53_cout )) # (!\classifier|orange_count_center [27] & ((\classifier|orange_count_right [27]) # 
// (!\classifier|LessThan9~53_cout ))))

	.dataa(\classifier|orange_count_center [27]),
	.datab(\classifier|orange_count_right [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~53_cout ),
	.combout(),
	.cout(\classifier|LessThan9~55_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~55 .lut_mask = 16'h004D;
defparam \classifier|LessThan9~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N24
cycloneive_lcell_comb \classifier|LessThan9~57 (
// Equation(s):
// \classifier|LessThan9~57_cout  = CARRY((\classifier|orange_count_center [28] & ((!\classifier|LessThan9~55_cout ) # (!\classifier|orange_count_right [28]))) # (!\classifier|orange_count_center [28] & (!\classifier|orange_count_right [28] & 
// !\classifier|LessThan9~55_cout )))

	.dataa(\classifier|orange_count_center [28]),
	.datab(\classifier|orange_count_right [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~55_cout ),
	.combout(),
	.cout(\classifier|LessThan9~57_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~57 .lut_mask = 16'h002B;
defparam \classifier|LessThan9~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N26
cycloneive_lcell_comb \classifier|LessThan9~59 (
// Equation(s):
// \classifier|LessThan9~59_cout  = CARRY((\classifier|orange_count_right [29] & ((!\classifier|LessThan9~57_cout ) # (!\classifier|orange_count_center [29]))) # (!\classifier|orange_count_right [29] & (!\classifier|orange_count_center [29] & 
// !\classifier|LessThan9~57_cout )))

	.dataa(\classifier|orange_count_right [29]),
	.datab(\classifier|orange_count_center [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~57_cout ),
	.combout(),
	.cout(\classifier|LessThan9~59_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~59 .lut_mask = 16'h002B;
defparam \classifier|LessThan9~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N28
cycloneive_lcell_comb \classifier|LessThan9~61 (
// Equation(s):
// \classifier|LessThan9~61_cout  = CARRY((\classifier|orange_count_center [30] & ((!\classifier|LessThan9~59_cout ) # (!\classifier|orange_count_right [30]))) # (!\classifier|orange_count_center [30] & (!\classifier|orange_count_right [30] & 
// !\classifier|LessThan9~59_cout )))

	.dataa(\classifier|orange_count_center [30]),
	.datab(\classifier|orange_count_right [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\classifier|LessThan9~59_cout ),
	.combout(),
	.cout(\classifier|LessThan9~61_cout ));
// synopsys translate_off
defparam \classifier|LessThan9~61 .lut_mask = 16'h002B;
defparam \classifier|LessThan9~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N30
cycloneive_lcell_comb \classifier|LessThan9~62 (
// Equation(s):
// \classifier|LessThan9~62_combout  = (\classifier|orange_count_center [31] & (\classifier|LessThan9~61_cout  & \classifier|orange_count_right [31])) # (!\classifier|orange_count_center [31] & ((\classifier|LessThan9~61_cout ) # 
// (\classifier|orange_count_right [31])))

	.dataa(\classifier|orange_count_center [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\classifier|orange_count_right [31]),
	.cin(\classifier|LessThan9~61_cout ),
	.combout(\classifier|LessThan9~62_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|LessThan9~62 .lut_mask = 16'hF550;
defparam \classifier|LessThan9~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N16
cycloneive_lcell_comb \classifier|direction[0]~1 (
// Equation(s):
// \classifier|direction[0]~1_combout  = (\classifier|LessThan11~62_combout ) # ((\classifier|LessThan10~62_combout  & \classifier|LessThan9~62_combout ))

	.dataa(gnd),
	.datab(\classifier|LessThan10~62_combout ),
	.datac(\classifier|LessThan11~62_combout ),
	.datad(\classifier|LessThan9~62_combout ),
	.cin(gnd),
	.combout(\classifier|direction[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|direction[0]~1 .lut_mask = 16'hFCF0;
defparam \classifier|direction[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N14
cycloneive_lcell_comb \classifier|direction[0]~2 (
// Equation(s):
// \classifier|direction[0]~2_combout  = (\classifier|LessThan6~10_combout  & (\classifier|row_count[31]~32_combout  & ((\classifier|direction[0]~1_combout ) # (!\classifier|direction~0_combout ))))

	.dataa(\classifier|direction~0_combout ),
	.datab(\classifier|direction[0]~1_combout ),
	.datac(\classifier|LessThan6~10_combout ),
	.datad(\classifier|row_count[31]~32_combout ),
	.cin(gnd),
	.combout(\classifier|direction[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|direction[0]~2 .lut_mask = 16'hD000;
defparam \classifier|direction[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y39_N11
dffeas \classifier|direction[0] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|direction~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\classifier|direction[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|direction [0]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|direction[0] .is_wysiwyg = "true";
defparam \classifier|direction[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y39_N28
cycloneive_lcell_comb \classifier|direction~3 (
// Equation(s):
// \classifier|direction~3_combout  = (\classifier|orangeDetected~0_combout  & ((\classifier|LessThan8~62_combout ) # ((\classifier|LessThan10~62_combout  & \classifier|LessThan9~62_combout ))))

	.dataa(\classifier|LessThan10~62_combout ),
	.datab(\classifier|LessThan8~62_combout ),
	.datac(\classifier|orangeDetected~0_combout ),
	.datad(\classifier|LessThan9~62_combout ),
	.cin(gnd),
	.combout(\classifier|direction~3_combout ),
	.cout());
// synopsys translate_off
defparam \classifier|direction~3 .lut_mask = 16'hE0C0;
defparam \classifier|direction~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y39_N29
dffeas \classifier|direction[1] (
	.clk(\Inst_vga_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\classifier|direction~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\classifier|direction[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\classifier|direction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \classifier|direction[1] .is_wysiwyg = "true";
defparam \classifier|direction[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N2
cycloneive_lcell_comb \u_FSM|next_drive_state~0 (
// Equation(s):
// \u_FSM|next_drive_state~0_combout  = ((\u_FSM|Selector4~0_combout  & ((\classifier|direction [0]) # (\classifier|direction [1])))) # (!\u_FSM|Selector3~2_combout )

	.dataa(\u_FSM|Selector4~0_combout ),
	.datab(\classifier|direction [0]),
	.datac(\classifier|direction [1]),
	.datad(\u_FSM|Selector3~2_combout ),
	.cin(gnd),
	.combout(\u_FSM|next_drive_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|next_drive_state~0 .lut_mask = 16'hA8FF;
defparam \u_FSM|next_drive_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N26
cycloneive_lcell_comb \u_FSM|Selector5~1 (
// Equation(s):
// \u_FSM|Selector5~1_combout  = (\u_FSM|current_state.IR~q  & (((\u_FSM|current_state.CAM~q  & \u_FSM|next_drive_state~0_combout )) # (!\u_FSM|Selector5~0_combout ))) # (!\u_FSM|current_state.IR~q  & (\u_FSM|current_state.CAM~q  & 
// ((\u_FSM|next_drive_state~0_combout ))))

	.dataa(\u_FSM|current_state.IR~q ),
	.datab(\u_FSM|current_state.CAM~q ),
	.datac(\u_FSM|Selector5~0_combout ),
	.datad(\u_FSM|next_drive_state~0_combout ),
	.cin(gnd),
	.combout(\u_FSM|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector5~1 .lut_mask = 16'hCE0A;
defparam \u_FSM|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y3_N27
dffeas \u_FSM|current_drive_state.STOP (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_FSM|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FSM|current_drive_state.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FSM|current_drive_state.STOP .is_wysiwyg = "true";
defparam \u_FSM|current_drive_state.STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N20
cycloneive_lcell_comb \u_FSM|Selector9~0 (
// Equation(s):
// \u_FSM|Selector9~0_combout  = (\u_FSM|current_state.IR~q  & (\u_FSM|Equal1~9_combout  & (\u_IR_top_level|ir_receiver|oDATA [19] & !\u_IR_top_level|ir_receiver|oDATA [18])))

	.dataa(\u_FSM|current_state.IR~q ),
	.datab(\u_FSM|Equal1~9_combout ),
	.datac(\u_IR_top_level|ir_receiver|oDATA [19]),
	.datad(\u_IR_top_level|ir_receiver|oDATA [18]),
	.cin(gnd),
	.combout(\u_FSM|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector9~0 .lut_mask = 16'h0080;
defparam \u_FSM|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y3_N21
dffeas \u_FSM|current_drive_state.FAST (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_FSM|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FSM|current_drive_state.FAST~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FSM|current_drive_state.FAST .is_wysiwyg = "true";
defparam \u_FSM|current_drive_state.FAST .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N14
cycloneive_lcell_comb \u_FSM|Selector7~1 (
// Equation(s):
// \u_FSM|Selector7~1_combout  = (\u_FSM|Selector3~1_combout  & (((!\classifier|direction [0] & \classifier|direction [1])) # (!\u_FSM|Selector3~0_combout )))

	.dataa(\u_FSM|Selector3~1_combout ),
	.datab(\classifier|direction [0]),
	.datac(\classifier|direction [1]),
	.datad(\u_FSM|Selector3~0_combout ),
	.cin(gnd),
	.combout(\u_FSM|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector7~1 .lut_mask = 16'h20AA;
defparam \u_FSM|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N20
cycloneive_lcell_comb \u_FSM|Selector7~0 (
// Equation(s):
// \u_FSM|Selector7~0_combout  = (!\u_IR_top_level|ir_receiver|oDATA [18] & (\u_FSM|Equal2~0_combout  & (\u_FSM|current_state.IR~q  & \u_IR_top_level|ir_receiver|oDATA [19])))

	.dataa(\u_IR_top_level|ir_receiver|oDATA [18]),
	.datab(\u_FSM|Equal2~0_combout ),
	.datac(\u_FSM|current_state.IR~q ),
	.datad(\u_IR_top_level|ir_receiver|oDATA [19]),
	.cin(gnd),
	.combout(\u_FSM|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector7~0 .lut_mask = 16'h4000;
defparam \u_FSM|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N4
cycloneive_lcell_comb \u_FSM|Selector7~2 (
// Equation(s):
// \u_FSM|Selector7~2_combout  = (\u_FSM|Selector7~0_combout ) # ((\u_FSM|Selector7~1_combout  & \u_FSM|current_state.CAM~q ))

	.dataa(\u_FSM|Selector7~1_combout ),
	.datab(gnd),
	.datac(\u_FSM|current_state.CAM~q ),
	.datad(\u_FSM|Selector7~0_combout ),
	.cin(gnd),
	.combout(\u_FSM|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector7~2 .lut_mask = 16'hFFA0;
defparam \u_FSM|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y3_N1
dffeas \u_FSM|current_drive_state.RIGHT (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_FSM|Selector7~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FSM|current_drive_state.RIGHT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FSM|current_drive_state.RIGHT .is_wysiwyg = "true";
defparam \u_FSM|current_drive_state.RIGHT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N12
cycloneive_lcell_comb \u_FSM|Selector8~0 (
// Equation(s):
// \u_FSM|Selector8~0_combout  = (\u_FSM|current_state.CAM~q  & (\classifier|direction [0] & (\u_FSM|Selector3~1_combout  & \u_FSM|Selector3~0_combout )))

	.dataa(\u_FSM|current_state.CAM~q ),
	.datab(\classifier|direction [0]),
	.datac(\u_FSM|Selector3~1_combout ),
	.datad(\u_FSM|Selector3~0_combout ),
	.cin(gnd),
	.combout(\u_FSM|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector8~0 .lut_mask = 16'h8000;
defparam \u_FSM|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N2
cycloneive_lcell_comb \u_FSM|Selector6~0 (
// Equation(s):
// \u_FSM|Selector6~0_combout  = (\u_IR_top_level|ir_receiver|oDATA [18] & (\u_FSM|Equal2~0_combout  & (\u_FSM|current_state.IR~q  & !\u_IR_top_level|ir_receiver|oDATA [19])))

	.dataa(\u_IR_top_level|ir_receiver|oDATA [18]),
	.datab(\u_FSM|Equal2~0_combout ),
	.datac(\u_FSM|current_state.IR~q ),
	.datad(\u_IR_top_level|ir_receiver|oDATA [19]),
	.cin(gnd),
	.combout(\u_FSM|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector6~0 .lut_mask = 16'h0080;
defparam \u_FSM|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N6
cycloneive_lcell_comb \u_FSM|Selector6~1 (
// Equation(s):
// \u_FSM|Selector6~1_combout  = (\u_FSM|Selector6~0_combout ) # ((\u_FSM|Selector8~0_combout  & !\classifier|direction [1]))

	.dataa(\u_FSM|Selector8~0_combout ),
	.datab(\u_FSM|Selector6~0_combout ),
	.datac(gnd),
	.datad(\classifier|direction [1]),
	.cin(gnd),
	.combout(\u_FSM|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector6~1 .lut_mask = 16'hCCEE;
defparam \u_FSM|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y7_N1
dffeas \u_FSM|current_drive_state.LEFT (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_FSM|Selector6~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FSM|current_drive_state.LEFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FSM|current_drive_state.LEFT .is_wysiwyg = "true";
defparam \u_FSM|current_drive_state.LEFT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N0
cycloneive_lcell_comb \u_FSM|HEX0[0]~0 (
// Equation(s):
// \u_FSM|HEX0[0]~0_combout  = (\u_FSM|current_drive_state.RIGHT~q ) # ((\u_FSM|current_drive_state.LEFT~q ) # ((\u_FSM|current_drive_state.STOP~q  & !\u_FSM|current_drive_state.FAST~q )))

	.dataa(\u_FSM|current_drive_state.STOP~q ),
	.datab(\u_FSM|current_drive_state.FAST~q ),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.LEFT~q ),
	.cin(gnd),
	.combout(\u_FSM|HEX0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|HEX0[0]~0 .lut_mask = 16'hFFF2;
defparam \u_FSM|HEX0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N16
cycloneive_lcell_comb \u_FSM|Equal13~0 (
// Equation(s):
// \u_FSM|Equal13~0_combout  = (\u_FSM|Equal1~6_combout  & (\u_IR_top_level|ir_receiver|oDATA [19] & (\u_FSM|Equal1~8_combout  & \u_IR_top_level|ir_receiver|oDATA [18])))

	.dataa(\u_FSM|Equal1~6_combout ),
	.datab(\u_IR_top_level|ir_receiver|oDATA [19]),
	.datac(\u_FSM|Equal1~8_combout ),
	.datad(\u_IR_top_level|ir_receiver|oDATA [18]),
	.cin(gnd),
	.combout(\u_FSM|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Equal13~0 .lut_mask = 16'h8000;
defparam \u_FSM|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N30
cycloneive_lcell_comb \u_FSM|Selector8~1 (
// Equation(s):
// \u_FSM|Selector8~1_combout  = (\u_FSM|Selector8~0_combout  & ((\classifier|direction [1]) # ((\u_FSM|Equal13~0_combout  & \u_FSM|current_state.IR~q )))) # (!\u_FSM|Selector8~0_combout  & (\u_FSM|Equal13~0_combout  & (\u_FSM|current_state.IR~q )))

	.dataa(\u_FSM|Selector8~0_combout ),
	.datab(\u_FSM|Equal13~0_combout ),
	.datac(\u_FSM|current_state.IR~q ),
	.datad(\classifier|direction [1]),
	.cin(gnd),
	.combout(\u_FSM|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|Selector8~1 .lut_mask = 16'hEAC0;
defparam \u_FSM|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y3_N19
dffeas \u_FSM|current_drive_state.SLOW (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_FSM|Selector8~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_FSM|current_drive_state.SLOW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_FSM|current_drive_state.SLOW .is_wysiwyg = "true";
defparam \u_FSM|current_drive_state.SLOW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N18
cycloneive_lcell_comb \u_FSM|HEX0~1 (
// Equation(s):
// \u_FSM|HEX0~1_combout  = (\u_FSM|current_drive_state.SLOW~q ) # ((\u_FSM|current_drive_state.FAST~q ) # (!\u_FSM|current_drive_state.STOP~q ))

	.dataa(\u_FSM|current_drive_state.SLOW~q ),
	.datab(gnd),
	.datac(\u_FSM|current_drive_state.FAST~q ),
	.datad(\u_FSM|current_drive_state.STOP~q ),
	.cin(gnd),
	.combout(\u_FSM|HEX0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|HEX0~1 .lut_mask = 16'hFAFF;
defparam \u_FSM|HEX0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N12
cycloneive_lcell_comb \u_FSM|HEX0[2]~2 (
// Equation(s):
// \u_FSM|HEX0[2]~2_combout  = (\u_FSM|current_drive_state.RIGHT~q ) # ((\u_FSM|current_drive_state.LEFT~q ) # ((!\u_FSM|current_drive_state.SLOW~q  & !\u_FSM|current_drive_state.FAST~q )))

	.dataa(\u_FSM|current_drive_state.SLOW~q ),
	.datab(\u_FSM|current_drive_state.FAST~q ),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.LEFT~q ),
	.cin(gnd),
	.combout(\u_FSM|HEX0[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|HEX0[2]~2 .lut_mask = 16'hFFF1;
defparam \u_FSM|HEX0[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N10
cycloneive_lcell_comb \u_FSM|HEX0[4]~3 (
// Equation(s):
// \u_FSM|HEX0[4]~3_combout  = ((\u_FSM|current_drive_state.RIGHT~q ) # (\u_FSM|current_drive_state.LEFT~q )) # (!\u_FSM|current_drive_state.STOP~q )

	.dataa(\u_FSM|current_drive_state.STOP~q ),
	.datab(gnd),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.LEFT~q ),
	.cin(gnd),
	.combout(\u_FSM|HEX0[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|HEX0[4]~3 .lut_mask = 16'hFFF5;
defparam \u_FSM|HEX0[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N24
cycloneive_lcell_comb \u_FSM|HEX0[6]~4 (
// Equation(s):
// \u_FSM|HEX0[6]~4_combout  = ((\u_FSM|current_drive_state.FAST~q ) # ((\u_FSM|current_drive_state.RIGHT~q ) # (\u_FSM|current_drive_state.LEFT~q ))) # (!\u_FSM|current_drive_state.STOP~q )

	.dataa(\u_FSM|current_drive_state.STOP~q ),
	.datab(\u_FSM|current_drive_state.FAST~q ),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.LEFT~q ),
	.cin(gnd),
	.combout(\u_FSM|HEX0[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|HEX0[6]~4 .lut_mask = 16'hFFFD;
defparam \u_FSM|HEX0[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N30
cycloneive_lcell_comb \u_FSM|HEX1[0]~0 (
// Equation(s):
// \u_FSM|HEX1[0]~0_combout  = (\u_FSM|current_drive_state.LEFT~q ) # (!\u_FSM|current_drive_state.STOP~q )

	.dataa(\u_FSM|current_drive_state.STOP~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_FSM|current_drive_state.LEFT~q ),
	.cin(gnd),
	.combout(\u_FSM|HEX1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|HEX1[0]~0 .lut_mask = 16'hFF55;
defparam \u_FSM|HEX1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N12
cycloneive_lcell_comb \u_FSM|HEX0~5 (
// Equation(s):
// \u_FSM|HEX0~5_combout  = (\u_FSM|current_drive_state.RIGHT~q ) # (!\u_FSM|current_drive_state.STOP~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_FSM|current_drive_state.STOP~q ),
	.datad(\u_FSM|current_drive_state.RIGHT~q ),
	.cin(gnd),
	.combout(\u_FSM|HEX0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|HEX0~5 .lut_mask = 16'hFF0F;
defparam \u_FSM|HEX0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N16
cycloneive_lcell_comb \u_FSM|HEX0[0]~6 (
// Equation(s):
// \u_FSM|HEX0[0]~6_combout  = (\u_FSM|current_drive_state.RIGHT~q ) # (\u_FSM|current_drive_state.LEFT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.LEFT~q ),
	.cin(gnd),
	.combout(\u_FSM|HEX0[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|HEX0[0]~6 .lut_mask = 16'hFFF0;
defparam \u_FSM|HEX0[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N2
cycloneive_lcell_comb \u_FSM|HEX2[0]~0 (
// Equation(s):
// \u_FSM|HEX2[0]~0_combout  = (\u_FSM|current_drive_state.SLOW~q ) # ((\u_FSM|current_drive_state.FAST~q ) # ((\u_FSM|current_drive_state.RIGHT~q ) # (\u_FSM|current_drive_state.LEFT~q )))

	.dataa(\u_FSM|current_drive_state.SLOW~q ),
	.datab(\u_FSM|current_drive_state.FAST~q ),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.LEFT~q ),
	.cin(gnd),
	.combout(\u_FSM|HEX2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|HEX2[0]~0 .lut_mask = 16'hFFFE;
defparam \u_FSM|HEX2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N4
cycloneive_lcell_comb \u_FSM|HEX2[4]~1 (
// Equation(s):
// \u_FSM|HEX2[4]~1_combout  = (\u_FSM|HEX0~1_combout ) # ((\u_FSM|current_drive_state.RIGHT~q ) # (\u_FSM|current_drive_state.LEFT~q ))

	.dataa(gnd),
	.datab(\u_FSM|HEX0~1_combout ),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.LEFT~q ),
	.cin(gnd),
	.combout(\u_FSM|HEX2[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|HEX2[4]~1 .lut_mask = 16'hFFFC;
defparam \u_FSM|HEX2[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N6
cycloneive_lcell_comb \u_FSM|HEX3[3]~1 (
// Equation(s):
// \u_FSM|HEX3[3]~1_combout  = (\u_FSM|current_drive_state.SLOW~q ) # ((\u_FSM|current_drive_state.LEFT~q ) # ((\u_FSM|current_drive_state.FAST~q ) # (!\u_FSM|current_drive_state.STOP~q )))

	.dataa(\u_FSM|current_drive_state.SLOW~q ),
	.datab(\u_FSM|current_drive_state.LEFT~q ),
	.datac(\u_FSM|current_drive_state.FAST~q ),
	.datad(\u_FSM|current_drive_state.STOP~q ),
	.cin(gnd),
	.combout(\u_FSM|HEX3[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|HEX3[3]~1 .lut_mask = 16'hFEFF;
defparam \u_FSM|HEX3[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N20
cycloneive_lcell_comb \u_FSM|HEX2~2 (
// Equation(s):
// \u_FSM|HEX2~2_combout  = (\u_FSM|current_drive_state.SLOW~q ) # ((\u_FSM|current_drive_state.FAST~q ) # ((\u_FSM|current_drive_state.RIGHT~q ) # (!\u_FSM|current_drive_state.STOP~q )))

	.dataa(\u_FSM|current_drive_state.SLOW~q ),
	.datab(\u_FSM|current_drive_state.FAST~q ),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.STOP~q ),
	.cin(gnd),
	.combout(\u_FSM|HEX2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|HEX2~2 .lut_mask = 16'hFEFF;
defparam \u_FSM|HEX2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y3_N22
cycloneive_lcell_comb \u_FSM|HEX7[0]~0 (
// Equation(s):
// \u_FSM|HEX7[0]~0_combout  = \u_FSM|current_state.IR~q  $ (\u_FSM|current_state.IDLE~q )

	.dataa(\u_FSM|current_state.IR~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_FSM|current_state.IDLE~q ),
	.cin(gnd),
	.combout(\u_FSM|HEX7[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_FSM|HEX7[0]~0 .lut_mask = 16'h55AA;
defparam \u_FSM|HEX7[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N2
cycloneive_lcell_comb \u_json_to_uart_top|json_len_test[0]~0 (
// Equation(s):
// \u_json_to_uart_top|json_len_test[0]~0_combout  = (\u_FSM|current_drive_state.FAST~q ) # ((!\u_FSM|current_drive_state.RIGHT~q  & (\u_FSM|current_drive_state.SLOW~q  $ (!\u_FSM|current_drive_state.STOP~q ))))

	.dataa(\u_FSM|current_drive_state.FAST~q ),
	.datab(\u_FSM|current_drive_state.SLOW~q ),
	.datac(\u_FSM|current_drive_state.STOP~q ),
	.datad(\u_FSM|current_drive_state.RIGHT~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|json_len_test[0]~0 .lut_mask = 16'hAAEB;
defparam \u_json_to_uart_top|json_len_test[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N8
cycloneive_lcell_comb \u_json_to_uart_top|WideOr3~0 (
// Equation(s):
// \u_json_to_uart_top|WideOr3~0_combout  = (\u_FSM|current_drive_state.RIGHT~q ) # ((\u_FSM|current_drive_state.SLOW~q ) # ((!\u_FSM|current_drive_state.FAST~q  & \u_FSM|current_drive_state.STOP~q )))

	.dataa(\u_FSM|current_drive_state.FAST~q ),
	.datab(\u_FSM|current_drive_state.RIGHT~q ),
	.datac(\u_FSM|current_drive_state.STOP~q ),
	.datad(\u_FSM|current_drive_state.SLOW~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|WideOr3~0 .lut_mask = 16'hFFDC;
defparam \u_json_to_uart_top|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N16
cycloneive_lcell_comb \u_json_to_uart_top|WideOr2~0 (
// Equation(s):
// \u_json_to_uart_top|WideOr2~0_combout  = (\u_FSM|current_drive_state.SLOW~q ) # ((\u_FSM|current_drive_state.RIGHT~q ) # (\u_FSM|current_drive_state.STOP~q ))

	.dataa(gnd),
	.datab(\u_FSM|current_drive_state.SLOW~q ),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.STOP~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|WideOr2~0 .lut_mask = 16'hFFFC;
defparam \u_json_to_uart_top|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N18
cycloneive_lcell_comb \u_json_to_uart_top|WideOr2~1 (
// Equation(s):
// \u_json_to_uart_top|WideOr2~1_combout  = (!\u_FSM|current_drive_state.SLOW~q  & !\u_FSM|current_drive_state.RIGHT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_FSM|current_drive_state.SLOW~q ),
	.datad(\u_FSM|current_drive_state.RIGHT~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|WideOr2~1 .lut_mask = 16'h000F;
defparam \u_json_to_uart_top|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N24
cycloneive_lcell_comb \u_json_to_uart_top|byte_index~25 (
// Equation(s):
// \u_json_to_uart_top|byte_index~25_combout  = (\u_json_to_uart_top|WideOr2~1_combout  & (\u_FSM|current_drive_state.STOP~q  & ((\u_json_to_uart_top|WideOr3~0_combout ) # (!\u_json_to_uart_top|json_len_test[0]~0_combout )))) # 
// (!\u_json_to_uart_top|WideOr2~1_combout  & (((\u_json_to_uart_top|WideOr3~0_combout ) # (!\u_json_to_uart_top|json_len_test[0]~0_combout ))))

	.dataa(\u_json_to_uart_top|WideOr2~1_combout ),
	.datab(\u_FSM|current_drive_state.STOP~q ),
	.datac(\u_json_to_uart_top|WideOr3~0_combout ),
	.datad(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|byte_index~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index~25 .lut_mask = 16'hD0DD;
defparam \u_json_to_uart_top|byte_index~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N10
cycloneive_lcell_comb \u_json_to_uart_top|Add0~1 (
// Equation(s):
// \u_json_to_uart_top|Add0~1_combout  = (\u_json_to_uart_top|WideOr2~1_combout  & (\u_FSM|current_drive_state.STOP~q  $ (((\u_json_to_uart_top|WideOr3~0_combout ) # (!\u_json_to_uart_top|json_len_test[0]~0_combout ))))) # 
// (!\u_json_to_uart_top|WideOr2~1_combout  & (((!\u_json_to_uart_top|WideOr3~0_combout  & \u_json_to_uart_top|json_len_test[0]~0_combout ))))

	.dataa(\u_json_to_uart_top|WideOr2~1_combout ),
	.datab(\u_FSM|current_drive_state.STOP~q ),
	.datac(\u_json_to_uart_top|WideOr3~0_combout ),
	.datad(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Add0~1 .lut_mask = 16'h2D22;
defparam \u_json_to_uart_top|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \btn_resend~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\btn_resend~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\btn_resend~inputclkctrl_outclk ));
// synopsys translate_off
defparam \btn_resend~inputclkctrl .clock_type = "global clock";
defparam \btn_resend~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N16
cycloneive_lcell_comb \u_json_to_uart_top|byte_index[2]~1 (
// Equation(s):
// \u_json_to_uart_top|byte_index[2]~1_combout  = (GLOBAL(\btn_resend~inputclkctrl_outclk ) & (\u_json_to_uart_top|byte_index[2]~1_combout )) # (!GLOBAL(\btn_resend~inputclkctrl_outclk ) & ((\u_json_to_uart_top|Add0~1_combout )))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|byte_index[2]~1_combout ),
	.datac(\btn_resend~inputclkctrl_outclk ),
	.datad(\u_json_to_uart_top|Add0~1_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|byte_index[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[2]~1 .lut_mask = 16'hCFC0;
defparam \u_json_to_uart_top|byte_index[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N12
cycloneive_lcell_comb \u_json_to_uart_top|Add0~0 (
// Equation(s):
// \u_json_to_uart_top|Add0~0_combout  = \u_json_to_uart_top|WideOr3~0_combout  $ (\u_json_to_uart_top|json_len_test[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_json_to_uart_top|WideOr3~0_combout ),
	.datad(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Add0~0 .lut_mask = 16'h0FF0;
defparam \u_json_to_uart_top|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N6
cycloneive_lcell_comb \u_json_to_uart_top|byte_index[1]~5 (
// Equation(s):
// \u_json_to_uart_top|byte_index[1]~5_combout  = (GLOBAL(\btn_resend~inputclkctrl_outclk ) & (\u_json_to_uart_top|byte_index[1]~5_combout )) # (!GLOBAL(\btn_resend~inputclkctrl_outclk ) & ((\u_json_to_uart_top|Add0~0_combout )))

	.dataa(\u_json_to_uart_top|byte_index[1]~5_combout ),
	.datab(gnd),
	.datac(\btn_resend~inputclkctrl_outclk ),
	.datad(\u_json_to_uart_top|Add0~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|byte_index[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[1]~5 .lut_mask = 16'hAFA0;
defparam \u_json_to_uart_top|byte_index[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N30
cycloneive_lcell_comb \u_json_to_uart_top|byte_index[0]~9 (
// Equation(s):
// \u_json_to_uart_top|byte_index[0]~9_combout  = (GLOBAL(\btn_resend~inputclkctrl_outclk ) & ((\u_json_to_uart_top|byte_index[0]~9_combout ))) # (!GLOBAL(\btn_resend~inputclkctrl_outclk ) & (\u_json_to_uart_top|json_len_test[0]~0_combout ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.datac(\u_json_to_uart_top|byte_index[0]~9_combout ),
	.datad(\btn_resend~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|byte_index[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[0]~9 .lut_mask = 16'hF0CC;
defparam \u_json_to_uart_top|byte_index[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N2
cycloneive_lcell_comb \u_json_to_uart_top|Add2~0 (
// Equation(s):
// \u_json_to_uart_top|Add2~0_combout  = \u_json_to_uart_top|byte_index[0]~10_combout  $ (VCC)
// \u_json_to_uart_top|Add2~1  = CARRY(\u_json_to_uart_top|byte_index[0]~10_combout )

	.dataa(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Add2~0_combout ),
	.cout(\u_json_to_uart_top|Add2~1 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add2~0 .lut_mask = 16'h55AA;
defparam \u_json_to_uart_top|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N26
cycloneive_lcell_comb \u_json_to_uart_top|byte_index[0]~11 (
// Equation(s):
// \u_json_to_uart_top|byte_index[0]~11_combout  = \u_json_to_uart_top|byte_index[0]~9_combout  $ (((\u_json_to_uart_top|transmitting~q  & (\u_json_to_uart_top|Add2~0_combout )) # (!\u_json_to_uart_top|transmitting~q  & 
// ((\u_json_to_uart_top|json_len_test[0]~0_combout )))))

	.dataa(\u_json_to_uart_top|byte_index[0]~9_combout ),
	.datab(\u_json_to_uart_top|Add2~0_combout ),
	.datac(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|byte_index[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[0]~11 .lut_mask = 16'h665A;
defparam \u_json_to_uart_top|byte_index[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N18
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[4]~0 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[4]~0_combout  = (!\u_json_to_uart_top|uart_tx_inst|current_state [0] & (!\u_json_to_uart_top|uart_tx_inst|current_state [2] & (!\u_json_to_uart_top|uart_tx_inst|current_state [1] & !\u_json_to_uart_top|data_valid~q )))

	.dataa(\u_json_to_uart_top|uart_tx_inst|current_state [0]),
	.datab(\u_json_to_uart_top|uart_tx_inst|current_state [2]),
	.datac(\u_json_to_uart_top|uart_tx_inst|current_state [1]),
	.datad(\u_json_to_uart_top|data_valid~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[4]~0 .lut_mask = 16'h0001;
defparam \u_json_to_uart_top|delay_counter[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N28
cycloneive_lcell_comb \u_json_to_uart_top|byte_index[4]~21 (
// Equation(s):
// \u_json_to_uart_top|byte_index[4]~21_combout  = ((\u_json_to_uart_top|delay_counter[4]~0_combout  & !\u_json_to_uart_top|LessThan0~10_combout )) # (!\u_json_to_uart_top|transmitting~q )

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter[4]~0_combout ),
	.datac(\u_json_to_uart_top|LessThan0~10_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|byte_index[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[4]~21 .lut_mask = 16'h0CFF;
defparam \u_json_to_uart_top|byte_index[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N27
dffeas \u_json_to_uart_top|byte_index[0]~_emulated (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|byte_index[0]~11_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|byte_index[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|byte_index[0]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[0]~_emulated .is_wysiwyg = "true";
defparam \u_json_to_uart_top|byte_index[0]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N14
cycloneive_lcell_comb \u_json_to_uart_top|byte_index[0]~10 (
// Equation(s):
// \u_json_to_uart_top|byte_index[0]~10_combout  = (\btn_resend~input_o  & (\u_json_to_uart_top|byte_index[0]~9_combout  $ ((\u_json_to_uart_top|byte_index[0]~_emulated_q )))) # (!\btn_resend~input_o  & (((\u_json_to_uart_top|json_len_test[0]~0_combout ))))

	.dataa(\u_json_to_uart_top|byte_index[0]~9_combout ),
	.datab(\u_json_to_uart_top|byte_index[0]~_emulated_q ),
	.datac(\btn_resend~input_o ),
	.datad(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[0]~10 .lut_mask = 16'h6F60;
defparam \u_json_to_uart_top|byte_index[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N4
cycloneive_lcell_comb \u_json_to_uart_top|Add2~2 (
// Equation(s):
// \u_json_to_uart_top|Add2~2_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & (\u_json_to_uart_top|Add2~1  & VCC)) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & (!\u_json_to_uart_top|Add2~1 ))
// \u_json_to_uart_top|Add2~3  = CARRY((!\u_json_to_uart_top|byte_index[1]~6_combout  & !\u_json_to_uart_top|Add2~1 ))

	.dataa(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add2~1 ),
	.combout(\u_json_to_uart_top|Add2~2_combout ),
	.cout(\u_json_to_uart_top|Add2~3 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add2~2 .lut_mask = 16'hA505;
defparam \u_json_to_uart_top|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N22
cycloneive_lcell_comb \u_json_to_uart_top|byte_index[1]~7 (
// Equation(s):
// \u_json_to_uart_top|byte_index[1]~7_combout  = \u_json_to_uart_top|byte_index[1]~5_combout  $ (((\u_json_to_uart_top|transmitting~q  & ((\u_json_to_uart_top|Add2~2_combout ))) # (!\u_json_to_uart_top|transmitting~q  & (\u_json_to_uart_top|Add0~0_combout 
// ))))

	.dataa(\u_json_to_uart_top|byte_index[1]~5_combout ),
	.datab(\u_json_to_uart_top|transmitting~q ),
	.datac(\u_json_to_uart_top|Add0~0_combout ),
	.datad(\u_json_to_uart_top|Add2~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|byte_index[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[1]~7 .lut_mask = 16'h569A;
defparam \u_json_to_uart_top|byte_index[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N23
dffeas \u_json_to_uart_top|byte_index[1]~_emulated (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|byte_index[1]~7_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|byte_index[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|byte_index[1]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[1]~_emulated .is_wysiwyg = "true";
defparam \u_json_to_uart_top|byte_index[1]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N26
cycloneive_lcell_comb \u_json_to_uart_top|byte_index[1]~6 (
// Equation(s):
// \u_json_to_uart_top|byte_index[1]~6_combout  = (\btn_resend~input_o  & (\u_json_to_uart_top|byte_index[1]~_emulated_q  $ (((\u_json_to_uart_top|byte_index[1]~5_combout ))))) # (!\btn_resend~input_o  & (((\u_json_to_uart_top|Add0~0_combout ))))

	.dataa(\u_json_to_uart_top|byte_index[1]~_emulated_q ),
	.datab(\btn_resend~input_o ),
	.datac(\u_json_to_uart_top|Add0~0_combout ),
	.datad(\u_json_to_uart_top|byte_index[1]~5_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[1]~6 .lut_mask = 16'h74B8;
defparam \u_json_to_uart_top|byte_index[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N6
cycloneive_lcell_comb \u_json_to_uart_top|Add2~4 (
// Equation(s):
// \u_json_to_uart_top|Add2~4_combout  = (\u_json_to_uart_top|byte_index[2]~2_combout  & ((GND) # (!\u_json_to_uart_top|Add2~3 ))) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & (\u_json_to_uart_top|Add2~3  $ (GND)))
// \u_json_to_uart_top|Add2~5  = CARRY((\u_json_to_uart_top|byte_index[2]~2_combout ) # (!\u_json_to_uart_top|Add2~3 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add2~3 ),
	.combout(\u_json_to_uart_top|Add2~4_combout ),
	.cout(\u_json_to_uart_top|Add2~5 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add2~4 .lut_mask = 16'h3CCF;
defparam \u_json_to_uart_top|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N28
cycloneive_lcell_comb \u_json_to_uart_top|byte_index[2]~3 (
// Equation(s):
// \u_json_to_uart_top|byte_index[2]~3_combout  = \u_json_to_uart_top|byte_index[2]~1_combout  $ (((\u_json_to_uart_top|transmitting~q  & ((\u_json_to_uart_top|Add2~4_combout ))) # (!\u_json_to_uart_top|transmitting~q  & (\u_json_to_uart_top|Add0~1_combout 
// ))))

	.dataa(\u_json_to_uart_top|byte_index[2]~1_combout ),
	.datab(\u_json_to_uart_top|Add0~1_combout ),
	.datac(\u_json_to_uart_top|Add2~4_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|byte_index[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[2]~3 .lut_mask = 16'h5A66;
defparam \u_json_to_uart_top|byte_index[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N29
dffeas \u_json_to_uart_top|byte_index[2]~_emulated (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|byte_index[2]~3_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|byte_index[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|byte_index[2]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[2]~_emulated .is_wysiwyg = "true";
defparam \u_json_to_uart_top|byte_index[2]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N4
cycloneive_lcell_comb \u_json_to_uart_top|byte_index[2]~2 (
// Equation(s):
// \u_json_to_uart_top|byte_index[2]~2_combout  = (\btn_resend~input_o  & ((\u_json_to_uart_top|byte_index[2]~_emulated_q  $ (\u_json_to_uart_top|byte_index[2]~1_combout )))) # (!\btn_resend~input_o  & (\u_json_to_uart_top|Add0~1_combout ))

	.dataa(\u_json_to_uart_top|Add0~1_combout ),
	.datab(\u_json_to_uart_top|byte_index[2]~_emulated_q ),
	.datac(\btn_resend~input_o ),
	.datad(\u_json_to_uart_top|byte_index[2]~1_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[2]~2 .lut_mask = 16'h3ACA;
defparam \u_json_to_uart_top|byte_index[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N8
cycloneive_lcell_comb \u_json_to_uart_top|Add2~6 (
// Equation(s):
// \u_json_to_uart_top|Add2~6_combout  = (\u_json_to_uart_top|byte_index[3]~14_combout  & (\u_json_to_uart_top|Add2~5  & VCC)) # (!\u_json_to_uart_top|byte_index[3]~14_combout  & (!\u_json_to_uart_top|Add2~5 ))
// \u_json_to_uart_top|Add2~7  = CARRY((!\u_json_to_uart_top|byte_index[3]~14_combout  & !\u_json_to_uart_top|Add2~5 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|byte_index[3]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add2~5 ),
	.combout(\u_json_to_uart_top|Add2~6_combout ),
	.cout(\u_json_to_uart_top|Add2~7 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add2~6 .lut_mask = 16'hC303;
defparam \u_json_to_uart_top|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N0
cycloneive_lcell_comb \u_json_to_uart_top|byte_index[3]~13 (
// Equation(s):
// \u_json_to_uart_top|byte_index[3]~13_combout  = (GLOBAL(\btn_resend~inputclkctrl_outclk ) & (\u_json_to_uart_top|byte_index[3]~13_combout )) # (!GLOBAL(\btn_resend~inputclkctrl_outclk ) & ((\u_json_to_uart_top|byte_index~25_combout )))

	.dataa(\u_json_to_uart_top|byte_index[3]~13_combout ),
	.datab(\btn_resend~inputclkctrl_outclk ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|byte_index~25_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|byte_index[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[3]~13 .lut_mask = 16'hBB88;
defparam \u_json_to_uart_top|byte_index[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N18
cycloneive_lcell_comb \u_json_to_uart_top|byte_index[3]~15 (
// Equation(s):
// \u_json_to_uart_top|byte_index[3]~15_combout  = \u_json_to_uart_top|byte_index[3]~13_combout  $ (((\u_json_to_uart_top|transmitting~q  & (\u_json_to_uart_top|Add2~6_combout )) # (!\u_json_to_uart_top|transmitting~q  & 
// ((\u_json_to_uart_top|byte_index~25_combout )))))

	.dataa(\u_json_to_uart_top|Add2~6_combout ),
	.datab(\u_json_to_uart_top|byte_index~25_combout ),
	.datac(\u_json_to_uart_top|byte_index[3]~13_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|byte_index[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[3]~15 .lut_mask = 16'h5A3C;
defparam \u_json_to_uart_top|byte_index[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N19
dffeas \u_json_to_uart_top|byte_index[3]~_emulated (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|byte_index[3]~15_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|byte_index[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|byte_index[3]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[3]~_emulated .is_wysiwyg = "true";
defparam \u_json_to_uart_top|byte_index[3]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N24
cycloneive_lcell_comb \u_json_to_uart_top|byte_index[3]~14 (
// Equation(s):
// \u_json_to_uart_top|byte_index[3]~14_combout  = (\btn_resend~input_o  & ((\u_json_to_uart_top|byte_index[3]~_emulated_q  $ (\u_json_to_uart_top|byte_index[3]~13_combout )))) # (!\btn_resend~input_o  & (\u_json_to_uart_top|byte_index~25_combout ))

	.dataa(\u_json_to_uart_top|byte_index~25_combout ),
	.datab(\u_json_to_uart_top|byte_index[3]~_emulated_q ),
	.datac(\btn_resend~input_o ),
	.datad(\u_json_to_uart_top|byte_index[3]~13_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|byte_index[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[3]~14 .lut_mask = 16'h3ACA;
defparam \u_json_to_uart_top|byte_index[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N10
cycloneive_lcell_comb \u_json_to_uart_top|Add2~8 (
// Equation(s):
// \u_json_to_uart_top|Add2~8_combout  = (\u_json_to_uart_top|byte_index [4] & (\u_json_to_uart_top|Add2~7  $ (GND))) # (!\u_json_to_uart_top|byte_index [4] & ((GND) # (!\u_json_to_uart_top|Add2~7 )))
// \u_json_to_uart_top|Add2~9  = CARRY((!\u_json_to_uart_top|Add2~7 ) # (!\u_json_to_uart_top|byte_index [4]))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|byte_index [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add2~7 ),
	.combout(\u_json_to_uart_top|Add2~8_combout ),
	.cout(\u_json_to_uart_top|Add2~9 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add2~8 .lut_mask = 16'hC33F;
defparam \u_json_to_uart_top|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N0
cycloneive_lcell_comb \u_json_to_uart_top|Add2~13 (
// Equation(s):
// \u_json_to_uart_top|Add2~13_combout  = (!\u_json_to_uart_top|Add2~8_combout  & \u_json_to_uart_top|transmitting~q )

	.dataa(gnd),
	.datab(\u_json_to_uart_top|Add2~8_combout ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Add2~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Add2~13 .lut_mask = 16'h3300;
defparam \u_json_to_uart_top|Add2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N1
dffeas \u_json_to_uart_top|byte_index[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|Add2~13_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|byte_index[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|byte_index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[4] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|byte_index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N12
cycloneive_lcell_comb \u_json_to_uart_top|Add2~10 (
// Equation(s):
// \u_json_to_uart_top|Add2~10_combout  = (\u_json_to_uart_top|byte_index [5] & (\u_json_to_uart_top|Add2~9  & VCC)) # (!\u_json_to_uart_top|byte_index [5] & (!\u_json_to_uart_top|Add2~9 ))
// \u_json_to_uart_top|Add2~11  = CARRY((!\u_json_to_uart_top|byte_index [5] & !\u_json_to_uart_top|Add2~9 ))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add2~9 ),
	.combout(\u_json_to_uart_top|Add2~10_combout ),
	.cout(\u_json_to_uart_top|Add2~11 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add2~10 .lut_mask = 16'hA505;
defparam \u_json_to_uart_top|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N30
cycloneive_lcell_comb \u_json_to_uart_top|Add2~12 (
// Equation(s):
// \u_json_to_uart_top|Add2~12_combout  = (\u_json_to_uart_top|Add2~10_combout  & \u_json_to_uart_top|transmitting~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_json_to_uart_top|Add2~10_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Add2~12 .lut_mask = 16'hF000;
defparam \u_json_to_uart_top|Add2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N31
dffeas \u_json_to_uart_top|byte_index[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|Add2~12_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|byte_index[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|byte_index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[5] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|byte_index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N16
cycloneive_lcell_comb \u_json_to_uart_top|always1~2 (
// Equation(s):
// \u_json_to_uart_top|always1~2_combout  = (\u_json_to_uart_top|byte_index [5] & (!\u_json_to_uart_top|byte_index [4] & (\u_json_to_uart_top|byte_index[2]~2_combout  & !\u_json_to_uart_top|data_valid~q )))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|byte_index [4]),
	.datac(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datad(\u_json_to_uart_top|data_valid~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|always1~2 .lut_mask = 16'h0020;
defparam \u_json_to_uart_top|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N14
cycloneive_lcell_comb \u_json_to_uart_top|Add2~14 (
// Equation(s):
// \u_json_to_uart_top|Add2~14_combout  = (\u_json_to_uart_top|byte_index [6] & ((GND) # (!\u_json_to_uart_top|Add2~11 ))) # (!\u_json_to_uart_top|byte_index [6] & (\u_json_to_uart_top|Add2~11  $ (GND)))
// \u_json_to_uart_top|Add2~15  = CARRY((\u_json_to_uart_top|byte_index [6]) # (!\u_json_to_uart_top|Add2~11 ))

	.dataa(\u_json_to_uart_top|byte_index [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add2~11 ),
	.combout(\u_json_to_uart_top|Add2~14_combout ),
	.cout(\u_json_to_uart_top|Add2~15 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add2~14 .lut_mask = 16'h5AAF;
defparam \u_json_to_uart_top|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N26
cycloneive_lcell_comb \u_json_to_uart_top|Add2~19 (
// Equation(s):
// \u_json_to_uart_top|Add2~19_combout  = (\u_json_to_uart_top|Add2~14_combout  & \u_json_to_uart_top|transmitting~q )

	.dataa(\u_json_to_uart_top|Add2~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Add2~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Add2~19 .lut_mask = 16'hAA00;
defparam \u_json_to_uart_top|Add2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N27
dffeas \u_json_to_uart_top|byte_index[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|Add2~19_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|byte_index[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|byte_index [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[6] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|byte_index[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N16
cycloneive_lcell_comb \u_json_to_uart_top|Add2~16 (
// Equation(s):
// \u_json_to_uart_top|Add2~16_combout  = \u_json_to_uart_top|Add2~15  $ (!\u_json_to_uart_top|byte_index [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_json_to_uart_top|byte_index [7]),
	.cin(\u_json_to_uart_top|Add2~15 ),
	.combout(\u_json_to_uart_top|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Add2~16 .lut_mask = 16'hF00F;
defparam \u_json_to_uart_top|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N20
cycloneive_lcell_comb \u_json_to_uart_top|Add2~18 (
// Equation(s):
// \u_json_to_uart_top|Add2~18_combout  = (\u_json_to_uart_top|transmitting~q  & \u_json_to_uart_top|Add2~16_combout )

	.dataa(gnd),
	.datab(\u_json_to_uart_top|transmitting~q ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|Add2~16_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Add2~18 .lut_mask = 16'hCC00;
defparam \u_json_to_uart_top|Add2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N21
dffeas \u_json_to_uart_top|byte_index[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|Add2~18_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|byte_index[4]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|byte_index [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|byte_index[7] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|byte_index[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N22
cycloneive_lcell_comb \u_json_to_uart_top|always1~1 (
// Equation(s):
// \u_json_to_uart_top|always1~1_combout  = (\u_json_to_uart_top|byte_index [7] & (\u_json_to_uart_top|byte_index[0]~10_combout  & (\u_json_to_uart_top|byte_index [6] & \u_json_to_uart_top|byte_index[1]~6_combout )))

	.dataa(\u_json_to_uart_top|byte_index [7]),
	.datab(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datac(\u_json_to_uart_top|byte_index [6]),
	.datad(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|always1~1 .lut_mask = 16'h8000;
defparam \u_json_to_uart_top|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y3_N24
cycloneive_lcell_comb \u_json_to_uart_top|transmitting~0 (
// Equation(s):
// \u_json_to_uart_top|transmitting~0_combout  = (\u_json_to_uart_top|transmitting~q  & (((!\u_json_to_uart_top|always1~1_combout ) # (!\u_json_to_uart_top|always1~2_combout )) # (!\u_json_to_uart_top|byte_index[3]~14_combout )))

	.dataa(\u_json_to_uart_top|byte_index[3]~14_combout ),
	.datab(\u_json_to_uart_top|always1~2_combout ),
	.datac(\u_json_to_uart_top|transmitting~q ),
	.datad(\u_json_to_uart_top|always1~1_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|transmitting~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|transmitting~0 .lut_mask = 16'h70F0;
defparam \u_json_to_uart_top|transmitting~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y3_N25
dffeas \u_json_to_uart_top|transmitting (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|transmitting~0_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u_json_to_uart_top|transmitting~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|transmitting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|transmitting .is_wysiwyg = "true";
defparam \u_json_to_uart_top|transmitting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N0
cycloneive_lcell_comb \u_json_to_uart_top|Add1~0 (
// Equation(s):
// \u_json_to_uart_top|Add1~0_combout  = \u_json_to_uart_top|delay_counter [0] $ (VCC)
// \u_json_to_uart_top|Add1~1  = CARRY(\u_json_to_uart_top|delay_counter [0])

	.dataa(\u_json_to_uart_top|delay_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Add1~0_combout ),
	.cout(\u_json_to_uart_top|Add1~1 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~0 .lut_mask = 16'h55AA;
defparam \u_json_to_uart_top|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N16
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[0]~32 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[0]~32_combout  = (\u_json_to_uart_top|Add1~0_combout  & (\u_json_to_uart_top|transmitting~q  & \u_json_to_uart_top|LessThan0~10_combout ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|Add1~0_combout ),
	.datac(\u_json_to_uart_top|transmitting~q ),
	.datad(\u_json_to_uart_top|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[0]~32 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y3_N17
dffeas \u_json_to_uart_top|delay_counter[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[0]~32_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[0] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N2
cycloneive_lcell_comb \u_json_to_uart_top|Add1~2 (
// Equation(s):
// \u_json_to_uart_top|Add1~2_combout  = (\u_json_to_uart_top|delay_counter [1] & (\u_json_to_uart_top|Add1~1  & VCC)) # (!\u_json_to_uart_top|delay_counter [1] & (!\u_json_to_uart_top|Add1~1 ))
// \u_json_to_uart_top|Add1~3  = CARRY((!\u_json_to_uart_top|delay_counter [1] & !\u_json_to_uart_top|Add1~1 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~1 ),
	.combout(\u_json_to_uart_top|Add1~2_combout ),
	.cout(\u_json_to_uart_top|Add1~3 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~2 .lut_mask = 16'hC303;
defparam \u_json_to_uart_top|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N6
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[1]~31 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[1]~31_combout  = (\u_json_to_uart_top|LessThan0~10_combout  & (\u_json_to_uart_top|transmitting~q  & \u_json_to_uart_top|Add1~2_combout ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|LessThan0~10_combout ),
	.datac(\u_json_to_uart_top|transmitting~q ),
	.datad(\u_json_to_uart_top|Add1~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[1]~31 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y3_N7
dffeas \u_json_to_uart_top|delay_counter[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[1]~31_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[1] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N4
cycloneive_lcell_comb \u_json_to_uart_top|Add1~4 (
// Equation(s):
// \u_json_to_uart_top|Add1~4_combout  = (\u_json_to_uart_top|delay_counter [2] & ((GND) # (!\u_json_to_uart_top|Add1~3 ))) # (!\u_json_to_uart_top|delay_counter [2] & (\u_json_to_uart_top|Add1~3  $ (GND)))
// \u_json_to_uart_top|Add1~5  = CARRY((\u_json_to_uart_top|delay_counter [2]) # (!\u_json_to_uart_top|Add1~3 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~3 ),
	.combout(\u_json_to_uart_top|Add1~4_combout ),
	.cout(\u_json_to_uart_top|Add1~5 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~4 .lut_mask = 16'h3CCF;
defparam \u_json_to_uart_top|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N28
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[2]~30 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[2]~30_combout  = (\u_json_to_uart_top|LessThan0~10_combout  & (\u_json_to_uart_top|transmitting~q  & \u_json_to_uart_top|Add1~4_combout ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|LessThan0~10_combout ),
	.datac(\u_json_to_uart_top|transmitting~q ),
	.datad(\u_json_to_uart_top|Add1~4_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[2]~30 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y3_N29
dffeas \u_json_to_uart_top|delay_counter[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[2]~30_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[2] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N6
cycloneive_lcell_comb \u_json_to_uart_top|Add1~6 (
// Equation(s):
// \u_json_to_uart_top|Add1~6_combout  = (\u_json_to_uart_top|delay_counter [3] & (\u_json_to_uart_top|Add1~5  & VCC)) # (!\u_json_to_uart_top|delay_counter [3] & (!\u_json_to_uart_top|Add1~5 ))
// \u_json_to_uart_top|Add1~7  = CARRY((!\u_json_to_uart_top|delay_counter [3] & !\u_json_to_uart_top|Add1~5 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~5 ),
	.combout(\u_json_to_uart_top|Add1~6_combout ),
	.cout(\u_json_to_uart_top|Add1~7 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~6 .lut_mask = 16'hC303;
defparam \u_json_to_uart_top|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N22
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[3]~29 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[3]~29_combout  = (\u_json_to_uart_top|LessThan0~10_combout  & (\u_json_to_uart_top|transmitting~q  & \u_json_to_uart_top|Add1~6_combout ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|LessThan0~10_combout ),
	.datac(\u_json_to_uart_top|transmitting~q ),
	.datad(\u_json_to_uart_top|Add1~6_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[3]~29 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y3_N23
dffeas \u_json_to_uart_top|delay_counter[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[3]~29_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[3] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N8
cycloneive_lcell_comb \u_json_to_uart_top|Add1~8 (
// Equation(s):
// \u_json_to_uart_top|Add1~8_combout  = (\u_json_to_uart_top|delay_counter [4] & ((GND) # (!\u_json_to_uart_top|Add1~7 ))) # (!\u_json_to_uart_top|delay_counter [4] & (\u_json_to_uart_top|Add1~7  $ (GND)))
// \u_json_to_uart_top|Add1~9  = CARRY((\u_json_to_uart_top|delay_counter [4]) # (!\u_json_to_uart_top|Add1~7 ))

	.dataa(\u_json_to_uart_top|delay_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~7 ),
	.combout(\u_json_to_uart_top|Add1~8_combout ),
	.cout(\u_json_to_uart_top|Add1~9 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~8 .lut_mask = 16'h5AAF;
defparam \u_json_to_uart_top|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N26
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[4]~28 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[4]~28_combout  = (\u_json_to_uart_top|Add1~8_combout  & (\u_json_to_uart_top|transmitting~q  & \u_json_to_uart_top|LessThan0~10_combout ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|Add1~8_combout ),
	.datac(\u_json_to_uart_top|transmitting~q ),
	.datad(\u_json_to_uart_top|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[4]~28 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y3_N27
dffeas \u_json_to_uart_top|delay_counter[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[4]~28_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[4] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N10
cycloneive_lcell_comb \u_json_to_uart_top|Add1~10 (
// Equation(s):
// \u_json_to_uart_top|Add1~10_combout  = (\u_json_to_uart_top|delay_counter [5] & (\u_json_to_uart_top|Add1~9  & VCC)) # (!\u_json_to_uart_top|delay_counter [5] & (!\u_json_to_uart_top|Add1~9 ))
// \u_json_to_uart_top|Add1~11  = CARRY((!\u_json_to_uart_top|delay_counter [5] & !\u_json_to_uart_top|Add1~9 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~9 ),
	.combout(\u_json_to_uart_top|Add1~10_combout ),
	.cout(\u_json_to_uart_top|Add1~11 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~10 .lut_mask = 16'hC303;
defparam \u_json_to_uart_top|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N24
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[5]~27 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[5]~27_combout  = (\u_json_to_uart_top|Add1~10_combout  & (\u_json_to_uart_top|transmitting~q  & \u_json_to_uart_top|LessThan0~10_combout ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|Add1~10_combout ),
	.datac(\u_json_to_uart_top|transmitting~q ),
	.datad(\u_json_to_uart_top|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[5]~27 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y3_N25
dffeas \u_json_to_uart_top|delay_counter[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[5]~27_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[5] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N12
cycloneive_lcell_comb \u_json_to_uart_top|Add1~12 (
// Equation(s):
// \u_json_to_uart_top|Add1~12_combout  = (\u_json_to_uart_top|delay_counter [6] & ((GND) # (!\u_json_to_uart_top|Add1~11 ))) # (!\u_json_to_uart_top|delay_counter [6] & (\u_json_to_uart_top|Add1~11  $ (GND)))
// \u_json_to_uart_top|Add1~13  = CARRY((\u_json_to_uart_top|delay_counter [6]) # (!\u_json_to_uart_top|Add1~11 ))

	.dataa(\u_json_to_uart_top|delay_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~11 ),
	.combout(\u_json_to_uart_top|Add1~12_combout ),
	.cout(\u_json_to_uart_top|Add1~13 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~12 .lut_mask = 16'h5AAF;
defparam \u_json_to_uart_top|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N10
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[6]~26 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[6]~26_combout  = (\u_json_to_uart_top|Add1~12_combout  & (\u_json_to_uart_top|transmitting~q  & \u_json_to_uart_top|LessThan0~10_combout ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|Add1~12_combout ),
	.datac(\u_json_to_uart_top|transmitting~q ),
	.datad(\u_json_to_uart_top|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[6]~26 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y3_N11
dffeas \u_json_to_uart_top|delay_counter[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[6]~26_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[6] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N14
cycloneive_lcell_comb \u_json_to_uart_top|Add1~14 (
// Equation(s):
// \u_json_to_uart_top|Add1~14_combout  = (\u_json_to_uart_top|delay_counter [7] & (\u_json_to_uart_top|Add1~13  & VCC)) # (!\u_json_to_uart_top|delay_counter [7] & (!\u_json_to_uart_top|Add1~13 ))
// \u_json_to_uart_top|Add1~15  = CARRY((!\u_json_to_uart_top|delay_counter [7] & !\u_json_to_uart_top|Add1~13 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~13 ),
	.combout(\u_json_to_uart_top|Add1~14_combout ),
	.cout(\u_json_to_uart_top|Add1~15 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~14 .lut_mask = 16'hC303;
defparam \u_json_to_uart_top|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N4
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[7]~25 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[7]~25_combout  = (\u_json_to_uart_top|Add1~14_combout  & (\u_json_to_uart_top|transmitting~q  & \u_json_to_uart_top|LessThan0~10_combout ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|Add1~14_combout ),
	.datac(\u_json_to_uart_top|transmitting~q ),
	.datad(\u_json_to_uart_top|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[7]~25 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y3_N5
dffeas \u_json_to_uart_top|delay_counter[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[7]~25_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[7] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N12
cycloneive_lcell_comb \u_json_to_uart_top|LessThan0~8 (
// Equation(s):
// \u_json_to_uart_top|LessThan0~8_combout  = (\u_json_to_uart_top|delay_counter [6]) # ((\u_json_to_uart_top|delay_counter [5]) # ((\u_json_to_uart_top|delay_counter [7]) # (\u_json_to_uart_top|delay_counter [4])))

	.dataa(\u_json_to_uart_top|delay_counter [6]),
	.datab(\u_json_to_uart_top|delay_counter [5]),
	.datac(\u_json_to_uart_top|delay_counter [7]),
	.datad(\u_json_to_uart_top|delay_counter [4]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|LessThan0~8 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N18
cycloneive_lcell_comb \u_json_to_uart_top|LessThan0~9 (
// Equation(s):
// \u_json_to_uart_top|LessThan0~9_combout  = (\u_json_to_uart_top|delay_counter [1]) # ((\u_json_to_uart_top|delay_counter [2]) # ((\u_json_to_uart_top|delay_counter [3]) # (\u_json_to_uart_top|delay_counter [0])))

	.dataa(\u_json_to_uart_top|delay_counter [1]),
	.datab(\u_json_to_uart_top|delay_counter [2]),
	.datac(\u_json_to_uart_top|delay_counter [3]),
	.datad(\u_json_to_uart_top|delay_counter [0]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|LessThan0~9 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N16
cycloneive_lcell_comb \u_json_to_uart_top|Add1~16 (
// Equation(s):
// \u_json_to_uart_top|Add1~16_combout  = (\u_json_to_uart_top|delay_counter [8] & ((GND) # (!\u_json_to_uart_top|Add1~15 ))) # (!\u_json_to_uart_top|delay_counter [8] & (\u_json_to_uart_top|Add1~15  $ (GND)))
// \u_json_to_uart_top|Add1~17  = CARRY((\u_json_to_uart_top|delay_counter [8]) # (!\u_json_to_uart_top|Add1~15 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~15 ),
	.combout(\u_json_to_uart_top|Add1~16_combout ),
	.cout(\u_json_to_uart_top|Add1~17 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~16 .lut_mask = 16'h3CCF;
defparam \u_json_to_uart_top|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N0
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[8]~24 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[8]~24_combout  = (\u_json_to_uart_top|LessThan0~10_combout  & (\u_json_to_uart_top|Add1~16_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(\u_json_to_uart_top|LessThan0~10_combout ),
	.datab(gnd),
	.datac(\u_json_to_uart_top|Add1~16_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[8]~24 .lut_mask = 16'hA000;
defparam \u_json_to_uart_top|delay_counter[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N1
dffeas \u_json_to_uart_top|delay_counter[8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[8]~24_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[8] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N18
cycloneive_lcell_comb \u_json_to_uart_top|Add1~18 (
// Equation(s):
// \u_json_to_uart_top|Add1~18_combout  = (\u_json_to_uart_top|delay_counter [9] & (\u_json_to_uart_top|Add1~17  & VCC)) # (!\u_json_to_uart_top|delay_counter [9] & (!\u_json_to_uart_top|Add1~17 ))
// \u_json_to_uart_top|Add1~19  = CARRY((!\u_json_to_uart_top|delay_counter [9] & !\u_json_to_uart_top|Add1~17 ))

	.dataa(\u_json_to_uart_top|delay_counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~17 ),
	.combout(\u_json_to_uart_top|Add1~18_combout ),
	.cout(\u_json_to_uart_top|Add1~19 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~18 .lut_mask = 16'hA505;
defparam \u_json_to_uart_top|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N2
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[9]~23 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[9]~23_combout  = (\u_json_to_uart_top|Add1~18_combout  & (\u_json_to_uart_top|LessThan0~10_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|Add1~18_combout ),
	.datac(\u_json_to_uart_top|LessThan0~10_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[9]~23 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N3
dffeas \u_json_to_uart_top|delay_counter[9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[9]~23_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[9] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N20
cycloneive_lcell_comb \u_json_to_uart_top|Add1~20 (
// Equation(s):
// \u_json_to_uart_top|Add1~20_combout  = (\u_json_to_uart_top|delay_counter [10] & ((GND) # (!\u_json_to_uart_top|Add1~19 ))) # (!\u_json_to_uart_top|delay_counter [10] & (\u_json_to_uart_top|Add1~19  $ (GND)))
// \u_json_to_uart_top|Add1~21  = CARRY((\u_json_to_uart_top|delay_counter [10]) # (!\u_json_to_uart_top|Add1~19 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~19 ),
	.combout(\u_json_to_uart_top|Add1~20_combout ),
	.cout(\u_json_to_uart_top|Add1~21 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~20 .lut_mask = 16'h3CCF;
defparam \u_json_to_uart_top|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N28
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[10]~22 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[10]~22_combout  = (\u_json_to_uart_top|Add1~20_combout  & (\u_json_to_uart_top|LessThan0~10_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|Add1~20_combout ),
	.datac(\u_json_to_uart_top|LessThan0~10_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[10]~22 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N29
dffeas \u_json_to_uart_top|delay_counter[10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[10]~22_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[10] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N22
cycloneive_lcell_comb \u_json_to_uart_top|Add1~22 (
// Equation(s):
// \u_json_to_uart_top|Add1~22_combout  = (\u_json_to_uart_top|delay_counter [11] & (\u_json_to_uart_top|Add1~21  & VCC)) # (!\u_json_to_uart_top|delay_counter [11] & (!\u_json_to_uart_top|Add1~21 ))
// \u_json_to_uart_top|Add1~23  = CARRY((!\u_json_to_uart_top|delay_counter [11] & !\u_json_to_uart_top|Add1~21 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~21 ),
	.combout(\u_json_to_uart_top|Add1~22_combout ),
	.cout(\u_json_to_uart_top|Add1~23 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~22 .lut_mask = 16'hC303;
defparam \u_json_to_uart_top|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N22
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[11]~21 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[11]~21_combout  = (\u_json_to_uart_top|Add1~22_combout  & (\u_json_to_uart_top|LessThan0~10_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(\u_json_to_uart_top|Add1~22_combout ),
	.datab(gnd),
	.datac(\u_json_to_uart_top|LessThan0~10_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[11]~21 .lut_mask = 16'hA000;
defparam \u_json_to_uart_top|delay_counter[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N23
dffeas \u_json_to_uart_top|delay_counter[11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[11]~21_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[11] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N24
cycloneive_lcell_comb \u_json_to_uart_top|Add1~24 (
// Equation(s):
// \u_json_to_uart_top|Add1~24_combout  = (\u_json_to_uart_top|delay_counter [12] & ((GND) # (!\u_json_to_uart_top|Add1~23 ))) # (!\u_json_to_uart_top|delay_counter [12] & (\u_json_to_uart_top|Add1~23  $ (GND)))
// \u_json_to_uart_top|Add1~25  = CARRY((\u_json_to_uart_top|delay_counter [12]) # (!\u_json_to_uart_top|Add1~23 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~23 ),
	.combout(\u_json_to_uart_top|Add1~24_combout ),
	.cout(\u_json_to_uart_top|Add1~25 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~24 .lut_mask = 16'h3CCF;
defparam \u_json_to_uart_top|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N24
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[12]~20 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[12]~20_combout  = (\u_json_to_uart_top|Add1~24_combout  & (\u_json_to_uart_top|LessThan0~10_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|Add1~24_combout ),
	.datac(\u_json_to_uart_top|LessThan0~10_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[12]~20 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N25
dffeas \u_json_to_uart_top|delay_counter[12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[12]~20_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[12] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N26
cycloneive_lcell_comb \u_json_to_uart_top|Add1~26 (
// Equation(s):
// \u_json_to_uart_top|Add1~26_combout  = (\u_json_to_uart_top|delay_counter [13] & (\u_json_to_uart_top|Add1~25  & VCC)) # (!\u_json_to_uart_top|delay_counter [13] & (!\u_json_to_uart_top|Add1~25 ))
// \u_json_to_uart_top|Add1~27  = CARRY((!\u_json_to_uart_top|delay_counter [13] & !\u_json_to_uart_top|Add1~25 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~25 ),
	.combout(\u_json_to_uart_top|Add1~26_combout ),
	.cout(\u_json_to_uart_top|Add1~27 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~26 .lut_mask = 16'hC303;
defparam \u_json_to_uart_top|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N18
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[13]~19 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[13]~19_combout  = (\u_json_to_uart_top|LessThan0~10_combout  & (\u_json_to_uart_top|Add1~26_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(\u_json_to_uart_top|LessThan0~10_combout ),
	.datab(gnd),
	.datac(\u_json_to_uart_top|Add1~26_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[13]~19 .lut_mask = 16'hA000;
defparam \u_json_to_uart_top|delay_counter[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N19
dffeas \u_json_to_uart_top|delay_counter[13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[13]~19_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[13] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N28
cycloneive_lcell_comb \u_json_to_uart_top|Add1~28 (
// Equation(s):
// \u_json_to_uart_top|Add1~28_combout  = (\u_json_to_uart_top|delay_counter [14] & ((GND) # (!\u_json_to_uart_top|Add1~27 ))) # (!\u_json_to_uart_top|delay_counter [14] & (\u_json_to_uart_top|Add1~27  $ (GND)))
// \u_json_to_uart_top|Add1~29  = CARRY((\u_json_to_uart_top|delay_counter [14]) # (!\u_json_to_uart_top|Add1~27 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~27 ),
	.combout(\u_json_to_uart_top|Add1~28_combout ),
	.cout(\u_json_to_uart_top|Add1~29 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~28 .lut_mask = 16'h3CCF;
defparam \u_json_to_uart_top|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N10
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[14]~18 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[14]~18_combout  = (\u_json_to_uart_top|Add1~28_combout  & (\u_json_to_uart_top|LessThan0~10_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|Add1~28_combout ),
	.datac(\u_json_to_uart_top|LessThan0~10_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[14]~18 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N11
dffeas \u_json_to_uart_top|delay_counter[14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[14]~18_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[14] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y3_N30
cycloneive_lcell_comb \u_json_to_uart_top|Add1~30 (
// Equation(s):
// \u_json_to_uart_top|Add1~30_combout  = (\u_json_to_uart_top|delay_counter [15] & (\u_json_to_uart_top|Add1~29  & VCC)) # (!\u_json_to_uart_top|delay_counter [15] & (!\u_json_to_uart_top|Add1~29 ))
// \u_json_to_uart_top|Add1~31  = CARRY((!\u_json_to_uart_top|delay_counter [15] & !\u_json_to_uart_top|Add1~29 ))

	.dataa(\u_json_to_uart_top|delay_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~29 ),
	.combout(\u_json_to_uart_top|Add1~30_combout ),
	.cout(\u_json_to_uart_top|Add1~31 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~30 .lut_mask = 16'hA505;
defparam \u_json_to_uart_top|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N20
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[15]~17 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[15]~17_combout  = (\u_json_to_uart_top|Add1~30_combout  & (\u_json_to_uart_top|LessThan0~10_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|Add1~30_combout ),
	.datac(\u_json_to_uart_top|LessThan0~10_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[15]~17 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y3_N21
dffeas \u_json_to_uart_top|delay_counter[15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[15]~17_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[15] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N0
cycloneive_lcell_comb \u_json_to_uart_top|Add1~32 (
// Equation(s):
// \u_json_to_uart_top|Add1~32_combout  = (\u_json_to_uart_top|delay_counter [16] & ((GND) # (!\u_json_to_uart_top|Add1~31 ))) # (!\u_json_to_uart_top|delay_counter [16] & (\u_json_to_uart_top|Add1~31  $ (GND)))
// \u_json_to_uart_top|Add1~33  = CARRY((\u_json_to_uart_top|delay_counter [16]) # (!\u_json_to_uart_top|Add1~31 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~31 ),
	.combout(\u_json_to_uart_top|Add1~32_combout ),
	.cout(\u_json_to_uart_top|Add1~33 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~32 .lut_mask = 16'h3CCF;
defparam \u_json_to_uart_top|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N6
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[16]~16 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[16]~16_combout  = (\u_json_to_uart_top|LessThan0~10_combout  & (\u_json_to_uart_top|Add1~32_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|LessThan0~10_combout ),
	.datac(\u_json_to_uart_top|Add1~32_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[16]~16 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N7
dffeas \u_json_to_uart_top|delay_counter[16] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[16]~16_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[16] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N2
cycloneive_lcell_comb \u_json_to_uart_top|Add1~34 (
// Equation(s):
// \u_json_to_uart_top|Add1~34_combout  = (\u_json_to_uart_top|delay_counter [17] & (\u_json_to_uart_top|Add1~33  & VCC)) # (!\u_json_to_uart_top|delay_counter [17] & (!\u_json_to_uart_top|Add1~33 ))
// \u_json_to_uart_top|Add1~35  = CARRY((!\u_json_to_uart_top|delay_counter [17] & !\u_json_to_uart_top|Add1~33 ))

	.dataa(\u_json_to_uart_top|delay_counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~33 ),
	.combout(\u_json_to_uart_top|Add1~34_combout ),
	.cout(\u_json_to_uart_top|Add1~35 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~34 .lut_mask = 16'hA505;
defparam \u_json_to_uart_top|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N16
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[17]~15 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[17]~15_combout  = (\u_json_to_uart_top|LessThan0~10_combout  & (\u_json_to_uart_top|Add1~34_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|LessThan0~10_combout ),
	.datac(\u_json_to_uart_top|Add1~34_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[17]~15 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N17
dffeas \u_json_to_uart_top|delay_counter[17] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[17]~15_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[17] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N4
cycloneive_lcell_comb \u_json_to_uart_top|Add1~36 (
// Equation(s):
// \u_json_to_uart_top|Add1~36_combout  = (\u_json_to_uart_top|delay_counter [18] & ((GND) # (!\u_json_to_uart_top|Add1~35 ))) # (!\u_json_to_uart_top|delay_counter [18] & (\u_json_to_uart_top|Add1~35  $ (GND)))
// \u_json_to_uart_top|Add1~37  = CARRY((\u_json_to_uart_top|delay_counter [18]) # (!\u_json_to_uart_top|Add1~35 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~35 ),
	.combout(\u_json_to_uart_top|Add1~36_combout ),
	.cout(\u_json_to_uart_top|Add1~37 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~36 .lut_mask = 16'h3CCF;
defparam \u_json_to_uart_top|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N18
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[18]~14 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[18]~14_combout  = (\u_json_to_uart_top|Add1~36_combout  & (\u_json_to_uart_top|LessThan0~10_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(\u_json_to_uart_top|Add1~36_combout ),
	.datab(\u_json_to_uart_top|LessThan0~10_combout ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[18]~14 .lut_mask = 16'h8800;
defparam \u_json_to_uart_top|delay_counter[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N19
dffeas \u_json_to_uart_top|delay_counter[18] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[18]~14_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[18] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N6
cycloneive_lcell_comb \u_json_to_uart_top|Add1~38 (
// Equation(s):
// \u_json_to_uart_top|Add1~38_combout  = (\u_json_to_uart_top|delay_counter [19] & (\u_json_to_uart_top|Add1~37  & VCC)) # (!\u_json_to_uart_top|delay_counter [19] & (!\u_json_to_uart_top|Add1~37 ))
// \u_json_to_uart_top|Add1~39  = CARRY((!\u_json_to_uart_top|delay_counter [19] & !\u_json_to_uart_top|Add1~37 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~37 ),
	.combout(\u_json_to_uart_top|Add1~38_combout ),
	.cout(\u_json_to_uart_top|Add1~39 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~38 .lut_mask = 16'hC303;
defparam \u_json_to_uart_top|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N4
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[19]~13 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[19]~13_combout  = (\u_json_to_uart_top|Add1~38_combout  & (\u_json_to_uart_top|LessThan0~10_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(\u_json_to_uart_top|Add1~38_combout ),
	.datab(\u_json_to_uart_top|LessThan0~10_combout ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[19]~13 .lut_mask = 16'h8800;
defparam \u_json_to_uart_top|delay_counter[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N5
dffeas \u_json_to_uart_top|delay_counter[19] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[19]~13_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[19] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N8
cycloneive_lcell_comb \u_json_to_uart_top|Add1~40 (
// Equation(s):
// \u_json_to_uart_top|Add1~40_combout  = (\u_json_to_uart_top|delay_counter [20] & ((GND) # (!\u_json_to_uart_top|Add1~39 ))) # (!\u_json_to_uart_top|delay_counter [20] & (\u_json_to_uart_top|Add1~39  $ (GND)))
// \u_json_to_uart_top|Add1~41  = CARRY((\u_json_to_uart_top|delay_counter [20]) # (!\u_json_to_uart_top|Add1~39 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~39 ),
	.combout(\u_json_to_uart_top|Add1~40_combout ),
	.cout(\u_json_to_uart_top|Add1~41 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~40 .lut_mask = 16'h3CCF;
defparam \u_json_to_uart_top|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N28
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[20]~12 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[20]~12_combout  = (\u_json_to_uart_top|LessThan0~10_combout  & (\u_json_to_uart_top|Add1~40_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|LessThan0~10_combout ),
	.datac(\u_json_to_uart_top|Add1~40_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[20]~12 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N29
dffeas \u_json_to_uart_top|delay_counter[20] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[20]~12_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[20] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N10
cycloneive_lcell_comb \u_json_to_uart_top|Add1~42 (
// Equation(s):
// \u_json_to_uart_top|Add1~42_combout  = (\u_json_to_uart_top|delay_counter [21] & (\u_json_to_uart_top|Add1~41  & VCC)) # (!\u_json_to_uart_top|delay_counter [21] & (!\u_json_to_uart_top|Add1~41 ))
// \u_json_to_uart_top|Add1~43  = CARRY((!\u_json_to_uart_top|delay_counter [21] & !\u_json_to_uart_top|Add1~41 ))

	.dataa(\u_json_to_uart_top|delay_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~41 ),
	.combout(\u_json_to_uart_top|Add1~42_combout ),
	.cout(\u_json_to_uart_top|Add1~43 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~42 .lut_mask = 16'hA505;
defparam \u_json_to_uart_top|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N26
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[21]~11 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[21]~11_combout  = (\u_json_to_uart_top|LessThan0~10_combout  & (\u_json_to_uart_top|Add1~42_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|LessThan0~10_combout ),
	.datac(\u_json_to_uart_top|Add1~42_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[21]~11 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N27
dffeas \u_json_to_uart_top|delay_counter[21] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[21]~11_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[21] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N12
cycloneive_lcell_comb \u_json_to_uart_top|Add1~44 (
// Equation(s):
// \u_json_to_uart_top|Add1~44_combout  = (\u_json_to_uart_top|delay_counter [22] & ((GND) # (!\u_json_to_uart_top|Add1~43 ))) # (!\u_json_to_uart_top|delay_counter [22] & (\u_json_to_uart_top|Add1~43  $ (GND)))
// \u_json_to_uart_top|Add1~45  = CARRY((\u_json_to_uart_top|delay_counter [22]) # (!\u_json_to_uart_top|Add1~43 ))

	.dataa(\u_json_to_uart_top|delay_counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~43 ),
	.combout(\u_json_to_uart_top|Add1~44_combout ),
	.cout(\u_json_to_uart_top|Add1~45 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~44 .lut_mask = 16'h5AAF;
defparam \u_json_to_uart_top|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N0
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[22]~10 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[22]~10_combout  = (\u_json_to_uart_top|LessThan0~10_combout  & (\u_json_to_uart_top|Add1~44_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|LessThan0~10_combout ),
	.datac(\u_json_to_uart_top|Add1~44_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[22]~10 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N1
dffeas \u_json_to_uart_top|delay_counter[22] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[22]~10_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[22] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N14
cycloneive_lcell_comb \u_json_to_uart_top|Add1~46 (
// Equation(s):
// \u_json_to_uart_top|Add1~46_combout  = (\u_json_to_uart_top|delay_counter [23] & (\u_json_to_uart_top|Add1~45  & VCC)) # (!\u_json_to_uart_top|delay_counter [23] & (!\u_json_to_uart_top|Add1~45 ))
// \u_json_to_uart_top|Add1~47  = CARRY((!\u_json_to_uart_top|delay_counter [23] & !\u_json_to_uart_top|Add1~45 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~45 ),
	.combout(\u_json_to_uart_top|Add1~46_combout ),
	.cout(\u_json_to_uart_top|Add1~47 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~46 .lut_mask = 16'hC303;
defparam \u_json_to_uart_top|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N30
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[23]~9 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[23]~9_combout  = (\u_json_to_uart_top|LessThan0~10_combout  & (\u_json_to_uart_top|Add1~46_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|LessThan0~10_combout ),
	.datac(\u_json_to_uart_top|Add1~46_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[23]~9 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N31
dffeas \u_json_to_uart_top|delay_counter[23] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[23]~9_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[23] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N16
cycloneive_lcell_comb \u_json_to_uart_top|Add1~48 (
// Equation(s):
// \u_json_to_uart_top|Add1~48_combout  = (\u_json_to_uart_top|delay_counter [24] & ((GND) # (!\u_json_to_uart_top|Add1~47 ))) # (!\u_json_to_uart_top|delay_counter [24] & (\u_json_to_uart_top|Add1~47  $ (GND)))
// \u_json_to_uart_top|Add1~49  = CARRY((\u_json_to_uart_top|delay_counter [24]) # (!\u_json_to_uart_top|Add1~47 ))

	.dataa(\u_json_to_uart_top|delay_counter [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~47 ),
	.combout(\u_json_to_uart_top|Add1~48_combout ),
	.cout(\u_json_to_uart_top|Add1~49 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~48 .lut_mask = 16'h5AAF;
defparam \u_json_to_uart_top|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N2
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[24]~8 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[24]~8_combout  = (\u_json_to_uart_top|transmitting~q  & (\u_json_to_uart_top|LessThan0~10_combout  & \u_json_to_uart_top|Add1~48_combout ))

	.dataa(\u_json_to_uart_top|transmitting~q ),
	.datab(\u_json_to_uart_top|LessThan0~10_combout ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|Add1~48_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[24]~8 .lut_mask = 16'h8800;
defparam \u_json_to_uart_top|delay_counter[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N3
dffeas \u_json_to_uart_top|delay_counter[24] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[24]~8_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[24] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N18
cycloneive_lcell_comb \u_json_to_uart_top|Add1~50 (
// Equation(s):
// \u_json_to_uart_top|Add1~50_combout  = (\u_json_to_uart_top|delay_counter [25] & (\u_json_to_uart_top|Add1~49  & VCC)) # (!\u_json_to_uart_top|delay_counter [25] & (!\u_json_to_uart_top|Add1~49 ))
// \u_json_to_uart_top|Add1~51  = CARRY((!\u_json_to_uart_top|delay_counter [25] & !\u_json_to_uart_top|Add1~49 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~49 ),
	.combout(\u_json_to_uart_top|Add1~50_combout ),
	.cout(\u_json_to_uart_top|Add1~51 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~50 .lut_mask = 16'hC303;
defparam \u_json_to_uart_top|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N20
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[25]~7 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[25]~7_combout  = (\u_json_to_uart_top|transmitting~q  & (\u_json_to_uart_top|LessThan0~10_combout  & \u_json_to_uart_top|Add1~50_combout ))

	.dataa(\u_json_to_uart_top|transmitting~q ),
	.datab(\u_json_to_uart_top|LessThan0~10_combout ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|Add1~50_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[25]~7 .lut_mask = 16'h8800;
defparam \u_json_to_uart_top|delay_counter[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N21
dffeas \u_json_to_uart_top|delay_counter[25] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[25]~7_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[25] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N20
cycloneive_lcell_comb \u_json_to_uart_top|Add1~52 (
// Equation(s):
// \u_json_to_uart_top|Add1~52_combout  = (\u_json_to_uart_top|delay_counter [26] & ((GND) # (!\u_json_to_uart_top|Add1~51 ))) # (!\u_json_to_uart_top|delay_counter [26] & (\u_json_to_uart_top|Add1~51  $ (GND)))
// \u_json_to_uart_top|Add1~53  = CARRY((\u_json_to_uart_top|delay_counter [26]) # (!\u_json_to_uart_top|Add1~51 ))

	.dataa(\u_json_to_uart_top|delay_counter [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~51 ),
	.combout(\u_json_to_uart_top|Add1~52_combout ),
	.cout(\u_json_to_uart_top|Add1~53 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~52 .lut_mask = 16'h5AAF;
defparam \u_json_to_uart_top|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N10
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[26]~6 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[26]~6_combout  = (\u_json_to_uart_top|LessThan0~10_combout  & (\u_json_to_uart_top|Add1~52_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|LessThan0~10_combout ),
	.datac(\u_json_to_uart_top|Add1~52_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[26]~6 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N11
dffeas \u_json_to_uart_top|delay_counter[26] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[26]~6_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[26] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N22
cycloneive_lcell_comb \u_json_to_uart_top|Add1~54 (
// Equation(s):
// \u_json_to_uart_top|Add1~54_combout  = (\u_json_to_uart_top|delay_counter [27] & (\u_json_to_uart_top|Add1~53  & VCC)) # (!\u_json_to_uart_top|delay_counter [27] & (!\u_json_to_uart_top|Add1~53 ))
// \u_json_to_uart_top|Add1~55  = CARRY((!\u_json_to_uart_top|delay_counter [27] & !\u_json_to_uart_top|Add1~53 ))

	.dataa(\u_json_to_uart_top|delay_counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~53 ),
	.combout(\u_json_to_uart_top|Add1~54_combout ),
	.cout(\u_json_to_uart_top|Add1~55 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~54 .lut_mask = 16'hA505;
defparam \u_json_to_uart_top|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N8
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[27]~5 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[27]~5_combout  = (\u_json_to_uart_top|transmitting~q  & (\u_json_to_uart_top|LessThan0~10_combout  & \u_json_to_uart_top|Add1~54_combout ))

	.dataa(\u_json_to_uart_top|transmitting~q ),
	.datab(\u_json_to_uart_top|LessThan0~10_combout ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|Add1~54_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[27]~5 .lut_mask = 16'h8800;
defparam \u_json_to_uart_top|delay_counter[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y2_N9
dffeas \u_json_to_uart_top|delay_counter[27] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[27]~5_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[27] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N12
cycloneive_lcell_comb \u_json_to_uart_top|LessThan0~1 (
// Equation(s):
// \u_json_to_uart_top|LessThan0~1_combout  = (\u_json_to_uart_top|delay_counter [26]) # ((\u_json_to_uart_top|delay_counter [25]) # ((\u_json_to_uart_top|delay_counter [27]) # (\u_json_to_uart_top|delay_counter [24])))

	.dataa(\u_json_to_uart_top|delay_counter [26]),
	.datab(\u_json_to_uart_top|delay_counter [25]),
	.datac(\u_json_to_uart_top|delay_counter [27]),
	.datad(\u_json_to_uart_top|delay_counter [24]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N24
cycloneive_lcell_comb \u_json_to_uart_top|LessThan0~3 (
// Equation(s):
// \u_json_to_uart_top|LessThan0~3_combout  = (\u_json_to_uart_top|delay_counter [16]) # ((\u_json_to_uart_top|delay_counter [18]) # ((\u_json_to_uart_top|delay_counter [19]) # (\u_json_to_uart_top|delay_counter [17])))

	.dataa(\u_json_to_uart_top|delay_counter [16]),
	.datab(\u_json_to_uart_top|delay_counter [18]),
	.datac(\u_json_to_uart_top|delay_counter [19]),
	.datad(\u_json_to_uart_top|delay_counter [17]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N22
cycloneive_lcell_comb \u_json_to_uart_top|LessThan0~2 (
// Equation(s):
// \u_json_to_uart_top|LessThan0~2_combout  = (\u_json_to_uart_top|delay_counter [21]) # ((\u_json_to_uart_top|delay_counter [22]) # ((\u_json_to_uart_top|delay_counter [23]) # (\u_json_to_uart_top|delay_counter [20])))

	.dataa(\u_json_to_uart_top|delay_counter [21]),
	.datab(\u_json_to_uart_top|delay_counter [22]),
	.datac(\u_json_to_uart_top|delay_counter [23]),
	.datad(\u_json_to_uart_top|delay_counter [20]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N24
cycloneive_lcell_comb \u_json_to_uart_top|Add1~56 (
// Equation(s):
// \u_json_to_uart_top|Add1~56_combout  = (\u_json_to_uart_top|delay_counter [28] & ((GND) # (!\u_json_to_uart_top|Add1~55 ))) # (!\u_json_to_uart_top|delay_counter [28] & (\u_json_to_uart_top|Add1~55  $ (GND)))
// \u_json_to_uart_top|Add1~57  = CARRY((\u_json_to_uart_top|delay_counter [28]) # (!\u_json_to_uart_top|Add1~55 ))

	.dataa(\u_json_to_uart_top|delay_counter [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~55 ),
	.combout(\u_json_to_uart_top|Add1~56_combout ),
	.cout(\u_json_to_uart_top|Add1~57 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~56 .lut_mask = 16'h5AAF;
defparam \u_json_to_uart_top|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N2
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[28]~4 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[28]~4_combout  = (\u_json_to_uart_top|Add1~56_combout  & (\u_json_to_uart_top|LessThan0~10_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|Add1~56_combout ),
	.datac(\u_json_to_uart_top|LessThan0~10_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[28]~4 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y2_N3
dffeas \u_json_to_uart_top|delay_counter[28] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[28]~4_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[28] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N26
cycloneive_lcell_comb \u_json_to_uart_top|Add1~58 (
// Equation(s):
// \u_json_to_uart_top|Add1~58_combout  = (\u_json_to_uart_top|delay_counter [29] & (\u_json_to_uart_top|Add1~57  & VCC)) # (!\u_json_to_uart_top|delay_counter [29] & (!\u_json_to_uart_top|Add1~57 ))
// \u_json_to_uart_top|Add1~59  = CARRY((!\u_json_to_uart_top|delay_counter [29] & !\u_json_to_uart_top|Add1~57 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~57 ),
	.combout(\u_json_to_uart_top|Add1~58_combout ),
	.cout(\u_json_to_uart_top|Add1~59 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~58 .lut_mask = 16'hC303;
defparam \u_json_to_uart_top|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N0
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[29]~3 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[29]~3_combout  = (\u_json_to_uart_top|LessThan0~10_combout  & (\u_json_to_uart_top|Add1~58_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(\u_json_to_uart_top|LessThan0~10_combout ),
	.datab(gnd),
	.datac(\u_json_to_uart_top|Add1~58_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[29]~3 .lut_mask = 16'hA000;
defparam \u_json_to_uart_top|delay_counter[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y2_N1
dffeas \u_json_to_uart_top|delay_counter[29] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[29]~3_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[29] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N28
cycloneive_lcell_comb \u_json_to_uart_top|Add1~60 (
// Equation(s):
// \u_json_to_uart_top|Add1~60_combout  = (\u_json_to_uart_top|delay_counter [30] & ((GND) # (!\u_json_to_uart_top|Add1~59 ))) # (!\u_json_to_uart_top|delay_counter [30] & (\u_json_to_uart_top|Add1~59  $ (GND)))
// \u_json_to_uart_top|Add1~61  = CARRY((\u_json_to_uart_top|delay_counter [30]) # (!\u_json_to_uart_top|Add1~59 ))

	.dataa(\u_json_to_uart_top|delay_counter [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|Add1~59 ),
	.combout(\u_json_to_uart_top|Add1~60_combout ),
	.cout(\u_json_to_uart_top|Add1~61 ));
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~60 .lut_mask = 16'h5AAF;
defparam \u_json_to_uart_top|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N30
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[30]~2 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[30]~2_combout  = (\u_json_to_uart_top|Add1~60_combout  & (\u_json_to_uart_top|LessThan0~10_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|Add1~60_combout ),
	.datac(\u_json_to_uart_top|LessThan0~10_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[30]~2 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y2_N31
dffeas \u_json_to_uart_top|delay_counter[30] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[30]~2_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[30] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y2_N30
cycloneive_lcell_comb \u_json_to_uart_top|Add1~62 (
// Equation(s):
// \u_json_to_uart_top|Add1~62_combout  = \u_json_to_uart_top|Add1~61  $ (!\u_json_to_uart_top|delay_counter [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_json_to_uart_top|delay_counter [31]),
	.cin(\u_json_to_uart_top|Add1~61 ),
	.combout(\u_json_to_uart_top|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Add1~62 .lut_mask = 16'hF00F;
defparam \u_json_to_uart_top|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N24
cycloneive_lcell_comb \u_json_to_uart_top|delay_counter[31]~1 (
// Equation(s):
// \u_json_to_uart_top|delay_counter[31]~1_combout  = (\u_json_to_uart_top|Add1~62_combout  & (\u_json_to_uart_top|LessThan0~10_combout  & \u_json_to_uart_top|transmitting~q ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|Add1~62_combout ),
	.datac(\u_json_to_uart_top|LessThan0~10_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|delay_counter[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[31]~1 .lut_mask = 16'hC000;
defparam \u_json_to_uart_top|delay_counter[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y2_N25
dffeas \u_json_to_uart_top|delay_counter[31] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|delay_counter[31]~1_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|delay_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|delay_counter[31] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|delay_counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y2_N12
cycloneive_lcell_comb \u_json_to_uart_top|LessThan0~0 (
// Equation(s):
// \u_json_to_uart_top|LessThan0~0_combout  = (\u_json_to_uart_top|delay_counter [29]) # ((\u_json_to_uart_top|delay_counter [31]) # ((\u_json_to_uart_top|delay_counter [30]) # (\u_json_to_uart_top|delay_counter [28])))

	.dataa(\u_json_to_uart_top|delay_counter [29]),
	.datab(\u_json_to_uart_top|delay_counter [31]),
	.datac(\u_json_to_uart_top|delay_counter [30]),
	.datad(\u_json_to_uart_top|delay_counter [28]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y2_N14
cycloneive_lcell_comb \u_json_to_uart_top|LessThan0~4 (
// Equation(s):
// \u_json_to_uart_top|LessThan0~4_combout  = (\u_json_to_uart_top|LessThan0~1_combout ) # ((\u_json_to_uart_top|LessThan0~3_combout ) # ((\u_json_to_uart_top|LessThan0~2_combout ) # (\u_json_to_uart_top|LessThan0~0_combout )))

	.dataa(\u_json_to_uart_top|LessThan0~1_combout ),
	.datab(\u_json_to_uart_top|LessThan0~3_combout ),
	.datac(\u_json_to_uart_top|LessThan0~2_combout ),
	.datad(\u_json_to_uart_top|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N12
cycloneive_lcell_comb \u_json_to_uart_top|LessThan0~5 (
// Equation(s):
// \u_json_to_uart_top|LessThan0~5_combout  = (\u_json_to_uart_top|delay_counter [15]) # (\u_json_to_uart_top|delay_counter [14])

	.dataa(gnd),
	.datab(\u_json_to_uart_top|delay_counter [15]),
	.datac(gnd),
	.datad(\u_json_to_uart_top|delay_counter [14]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|LessThan0~5 .lut_mask = 16'hFFCC;
defparam \u_json_to_uart_top|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N26
cycloneive_lcell_comb \u_json_to_uart_top|LessThan0~6 (
// Equation(s):
// \u_json_to_uart_top|LessThan0~6_combout  = (\u_json_to_uart_top|delay_counter [9]) # ((\u_json_to_uart_top|delay_counter [10]) # ((\u_json_to_uart_top|delay_counter [11]) # (\u_json_to_uart_top|delay_counter [8])))

	.dataa(\u_json_to_uart_top|delay_counter [9]),
	.datab(\u_json_to_uart_top|delay_counter [10]),
	.datac(\u_json_to_uart_top|delay_counter [11]),
	.datad(\u_json_to_uart_top|delay_counter [8]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y3_N4
cycloneive_lcell_comb \u_json_to_uart_top|LessThan0~7 (
// Equation(s):
// \u_json_to_uart_top|LessThan0~7_combout  = (\u_json_to_uart_top|LessThan0~5_combout ) # ((\u_json_to_uart_top|delay_counter [13]) # ((\u_json_to_uart_top|LessThan0~6_combout ) # (\u_json_to_uart_top|delay_counter [12])))

	.dataa(\u_json_to_uart_top|LessThan0~5_combout ),
	.datab(\u_json_to_uart_top|delay_counter [13]),
	.datac(\u_json_to_uart_top|LessThan0~6_combout ),
	.datad(\u_json_to_uart_top|delay_counter [12]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y3_N20
cycloneive_lcell_comb \u_json_to_uart_top|LessThan0~10 (
// Equation(s):
// \u_json_to_uart_top|LessThan0~10_combout  = (\u_json_to_uart_top|LessThan0~8_combout ) # ((\u_json_to_uart_top|LessThan0~9_combout ) # ((\u_json_to_uart_top|LessThan0~4_combout ) # (\u_json_to_uart_top|LessThan0~7_combout )))

	.dataa(\u_json_to_uart_top|LessThan0~8_combout ),
	.datab(\u_json_to_uart_top|LessThan0~9_combout ),
	.datac(\u_json_to_uart_top|LessThan0~4_combout ),
	.datad(\u_json_to_uart_top|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|LessThan0~10 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N10
cycloneive_lcell_comb \u_json_to_uart_top|data_valid~0 (
// Equation(s):
// \u_json_to_uart_top|data_valid~0_combout  = \u_json_to_uart_top|data_valid~q  $ (((!\u_json_to_uart_top|uart_tx_inst|current_state [0] & (!\u_json_to_uart_top|uart_tx_inst|current_state [2] & !\u_json_to_uart_top|uart_tx_inst|current_state [1]))))

	.dataa(\u_json_to_uart_top|uart_tx_inst|current_state [0]),
	.datab(\u_json_to_uart_top|uart_tx_inst|current_state [2]),
	.datac(\u_json_to_uart_top|uart_tx_inst|current_state [1]),
	.datad(\u_json_to_uart_top|data_valid~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|data_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|data_valid~0 .lut_mask = 16'hFE01;
defparam \u_json_to_uart_top|data_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N20
cycloneive_lcell_comb \u_json_to_uart_top|data_valid~1 (
// Equation(s):
// \u_json_to_uart_top|data_valid~1_combout  = (\u_json_to_uart_top|LessThan0~10_combout  & (\u_json_to_uart_top|data_valid~q )) # (!\u_json_to_uart_top|LessThan0~10_combout  & ((\u_json_to_uart_top|data_valid~0_combout )))

	.dataa(\u_json_to_uart_top|LessThan0~10_combout ),
	.datab(gnd),
	.datac(\u_json_to_uart_top|data_valid~q ),
	.datad(\u_json_to_uart_top|data_valid~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|data_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|data_valid~1 .lut_mask = 16'hF5A0;
defparam \u_json_to_uart_top|data_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y3_N21
dffeas \u_json_to_uart_top|data_valid (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|data_valid~1_combout ),
	.asdata(vcc),
	.clrn(\btn_resend~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u_json_to_uart_top|transmitting~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|data_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|data_valid .is_wysiwyg = "true";
defparam \u_json_to_uart_top|data_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N10
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Selector2~0 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Selector2~0_combout  = (\u_json_to_uart_top|data_valid~q  & (!\u_json_to_uart_top|uart_tx_inst|current_state [1] & (!\u_json_to_uart_top|uart_tx_inst|current_state [2] & !\u_json_to_uart_top|uart_tx_inst|current_state 
// [0])))

	.dataa(\u_json_to_uart_top|data_valid~q ),
	.datab(\u_json_to_uart_top|uart_tx_inst|current_state [1]),
	.datac(\u_json_to_uart_top|uart_tx_inst|current_state [2]),
	.datad(\u_json_to_uart_top|uart_tx_inst|current_state [0]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Selector2~0 .lut_mask = 16'h0002;
defparam \u_json_to_uart_top|uart_tx_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N30
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Selector2~1 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Selector2~1_combout  = (\u_json_to_uart_top|uart_tx_inst|Selector2~0_combout ) # ((!\u_json_to_uart_top|uart_tx_inst|current_state [2] & (\u_json_to_uart_top|uart_tx_inst|current_state [0] & 
// !\u_json_to_uart_top|uart_tx_inst|clk_en~q )))

	.dataa(\u_json_to_uart_top|uart_tx_inst|Selector2~0_combout ),
	.datab(\u_json_to_uart_top|uart_tx_inst|current_state [2]),
	.datac(\u_json_to_uart_top|uart_tx_inst|current_state [0]),
	.datad(\u_json_to_uart_top|uart_tx_inst|clk_en~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Selector2~1 .lut_mask = 16'hAABA;
defparam \u_json_to_uart_top|uart_tx_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N31
dffeas \u_json_to_uart_top|uart_tx_inst|current_state[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\btn_resend~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|current_state[0] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N16
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1_combout  = ((!\u_json_to_uart_top|uart_tx_inst|current_state [1] & (!\u_json_to_uart_top|uart_tx_inst|current_state [2] & !\u_json_to_uart_top|uart_tx_inst|current_state [0]))) # (!\btn_resend~input_o )

	.dataa(\btn_resend~input_o ),
	.datab(\u_json_to_uart_top|uart_tx_inst|current_state [1]),
	.datac(\u_json_to_uart_top|uart_tx_inst|current_state [2]),
	.datad(\u_json_to_uart_top|uart_tx_inst|current_state [0]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1 .lut_mask = 16'h5557;
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N0
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[0]~32 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[0]~32_combout  = \u_json_to_uart_top|uart_tx_inst|clk_count [0] $ (VCC)
// \u_json_to_uart_top|uart_tx_inst|clk_count[0]~33  = CARRY(\u_json_to_uart_top|uart_tx_inst|clk_count [0])

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~32_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~33 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[0]~32 .lut_mask = 16'h33CC;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N14
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[0]~36 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout  = (\u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1_combout ) # (!\u_json_to_uart_top|uart_tx_inst|Equal1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1_combout ),
	.datad(\u_json_to_uart_top|uart_tx_inst|Equal1~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[0]~36 .lut_mask = 16'hF0FF;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y5_N1
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[0] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N2
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[1]~34 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[1]~34_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [1] & (!\u_json_to_uart_top|uart_tx_inst|clk_count[0]~33 )) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [1] & 
// ((\u_json_to_uart_top|uart_tx_inst|clk_count[0]~33 ) # (GND)))
// \u_json_to_uart_top|uart_tx_inst|clk_count[1]~35  = CARRY((!\u_json_to_uart_top|uart_tx_inst|clk_count[0]~33 ) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [1]))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~33 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[1]~34_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[1]~35 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[1]~34 .lut_mask = 16'h3C3F;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y5_N3
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[1] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N4
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[2]~37 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[2]~37_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [2] & (\u_json_to_uart_top|uart_tx_inst|clk_count[1]~35  $ (GND))) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [2] & 
// (!\u_json_to_uart_top|uart_tx_inst|clk_count[1]~35  & VCC))
// \u_json_to_uart_top|uart_tx_inst|clk_count[2]~38  = CARRY((\u_json_to_uart_top|uart_tx_inst|clk_count [2] & !\u_json_to_uart_top|uart_tx_inst|clk_count[1]~35 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[1]~35 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[2]~37_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[2]~38 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[2]~37 .lut_mask = 16'hC30C;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y5_N5
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[2] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N6
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[3]~39 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[3]~39_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [3] & (!\u_json_to_uart_top|uart_tx_inst|clk_count[2]~38 )) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [3] & 
// ((\u_json_to_uart_top|uart_tx_inst|clk_count[2]~38 ) # (GND)))
// \u_json_to_uart_top|uart_tx_inst|clk_count[3]~40  = CARRY((!\u_json_to_uart_top|uart_tx_inst|clk_count[2]~38 ) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [3]))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[2]~38 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[3]~39_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[3]~40 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[3]~39 .lut_mask = 16'h5A5F;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y5_N7
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[3] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N8
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[4]~41 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[4]~41_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [4] & (\u_json_to_uart_top|uart_tx_inst|clk_count[3]~40  $ (GND))) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [4] & 
// (!\u_json_to_uart_top|uart_tx_inst|clk_count[3]~40  & VCC))
// \u_json_to_uart_top|uart_tx_inst|clk_count[4]~42  = CARRY((\u_json_to_uart_top|uart_tx_inst|clk_count [4] & !\u_json_to_uart_top|uart_tx_inst|clk_count[3]~40 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[3]~40 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[4]~41_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[4]~42 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[4]~41 .lut_mask = 16'hC30C;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y5_N9
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[4] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N10
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[5]~43 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[5]~43_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [5] & (!\u_json_to_uart_top|uart_tx_inst|clk_count[4]~42 )) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [5] & 
// ((\u_json_to_uart_top|uart_tx_inst|clk_count[4]~42 ) # (GND)))
// \u_json_to_uart_top|uart_tx_inst|clk_count[5]~44  = CARRY((!\u_json_to_uart_top|uart_tx_inst|clk_count[4]~42 ) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [5]))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[4]~42 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[5]~43_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[5]~44 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[5]~43 .lut_mask = 16'h5A5F;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y5_N11
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[5] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N12
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[6]~45 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[6]~45_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [6] & (\u_json_to_uart_top|uart_tx_inst|clk_count[5]~44  $ (GND))) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [6] & 
// (!\u_json_to_uart_top|uart_tx_inst|clk_count[5]~44  & VCC))
// \u_json_to_uart_top|uart_tx_inst|clk_count[6]~46  = CARRY((\u_json_to_uart_top|uart_tx_inst|clk_count [6] & !\u_json_to_uart_top|uart_tx_inst|clk_count[5]~44 ))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[5]~44 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[6]~45_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[6]~46 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[6]~45 .lut_mask = 16'hA50A;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y5_N13
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[6] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N14
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[7]~47 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[7]~47_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [7] & (!\u_json_to_uart_top|uart_tx_inst|clk_count[6]~46 )) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [7] & 
// ((\u_json_to_uart_top|uart_tx_inst|clk_count[6]~46 ) # (GND)))
// \u_json_to_uart_top|uart_tx_inst|clk_count[7]~48  = CARRY((!\u_json_to_uart_top|uart_tx_inst|clk_count[6]~46 ) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [7]))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[6]~46 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[7]~47_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[7]~48 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[7]~47 .lut_mask = 16'h3C3F;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y5_N15
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[7] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N16
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[8]~49 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[8]~49_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [8] & (\u_json_to_uart_top|uart_tx_inst|clk_count[7]~48  $ (GND))) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [8] & 
// (!\u_json_to_uart_top|uart_tx_inst|clk_count[7]~48  & VCC))
// \u_json_to_uart_top|uart_tx_inst|clk_count[8]~50  = CARRY((\u_json_to_uart_top|uart_tx_inst|clk_count [8] & !\u_json_to_uart_top|uart_tx_inst|clk_count[7]~48 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[7]~48 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[8]~49_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[8]~50 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[8]~49 .lut_mask = 16'hC30C;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y5_N17
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[8] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N18
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[9]~51 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[9]~51_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [9] & (!\u_json_to_uart_top|uart_tx_inst|clk_count[8]~50 )) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [9] & 
// ((\u_json_to_uart_top|uart_tx_inst|clk_count[8]~50 ) # (GND)))
// \u_json_to_uart_top|uart_tx_inst|clk_count[9]~52  = CARRY((!\u_json_to_uart_top|uart_tx_inst|clk_count[8]~50 ) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [9]))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[8]~50 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[9]~51_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[9]~52 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[9]~51 .lut_mask = 16'h3C3F;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y5_N19
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[9] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N20
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[10]~53 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[10]~53_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [10] & (\u_json_to_uart_top|uart_tx_inst|clk_count[9]~52  $ (GND))) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [10] & 
// (!\u_json_to_uart_top|uart_tx_inst|clk_count[9]~52  & VCC))
// \u_json_to_uart_top|uart_tx_inst|clk_count[10]~54  = CARRY((\u_json_to_uart_top|uart_tx_inst|clk_count [10] & !\u_json_to_uart_top|uart_tx_inst|clk_count[9]~52 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[9]~52 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[10]~53_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[10]~54 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[10]~53 .lut_mask = 16'hC30C;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y5_N21
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[10] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N22
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[11]~55 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[11]~55_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [11] & (!\u_json_to_uart_top|uart_tx_inst|clk_count[10]~54 )) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [11] & 
// ((\u_json_to_uart_top|uart_tx_inst|clk_count[10]~54 ) # (GND)))
// \u_json_to_uart_top|uart_tx_inst|clk_count[11]~56  = CARRY((!\u_json_to_uart_top|uart_tx_inst|clk_count[10]~54 ) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [11]))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[10]~54 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[11]~55_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[11]~56 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[11]~55 .lut_mask = 16'h5A5F;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y5_N23
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[11] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N24
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[12]~57 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[12]~57_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [12] & (\u_json_to_uart_top|uart_tx_inst|clk_count[11]~56  $ (GND))) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [12] & 
// (!\u_json_to_uart_top|uart_tx_inst|clk_count[11]~56  & VCC))
// \u_json_to_uart_top|uart_tx_inst|clk_count[12]~58  = CARRY((\u_json_to_uart_top|uart_tx_inst|clk_count [12] & !\u_json_to_uart_top|uart_tx_inst|clk_count[11]~56 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[11]~56 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[12]~57_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[12]~58 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[12]~57 .lut_mask = 16'hC30C;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y5_N25
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[12] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N26
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[13]~59 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[13]~59_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [13] & (!\u_json_to_uart_top|uart_tx_inst|clk_count[12]~58 )) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [13] & 
// ((\u_json_to_uart_top|uart_tx_inst|clk_count[12]~58 ) # (GND)))
// \u_json_to_uart_top|uart_tx_inst|clk_count[13]~60  = CARRY((!\u_json_to_uart_top|uart_tx_inst|clk_count[12]~58 ) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [13]))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[12]~58 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[13]~59_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[13]~60 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[13]~59 .lut_mask = 16'h5A5F;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y5_N27
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[13] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N28
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[14]~61 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[14]~61_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [14] & (\u_json_to_uart_top|uart_tx_inst|clk_count[13]~60  $ (GND))) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [14] & 
// (!\u_json_to_uart_top|uart_tx_inst|clk_count[13]~60  & VCC))
// \u_json_to_uart_top|uart_tx_inst|clk_count[14]~62  = CARRY((\u_json_to_uart_top|uart_tx_inst|clk_count [14] & !\u_json_to_uart_top|uart_tx_inst|clk_count[13]~60 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[13]~60 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[14]~61_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[14]~62 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[14]~61 .lut_mask = 16'hC30C;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y5_N29
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[14] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y5_N30
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[15]~63 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[15]~63_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [15] & (!\u_json_to_uart_top|uart_tx_inst|clk_count[14]~62 )) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [15] & 
// ((\u_json_to_uart_top|uart_tx_inst|clk_count[14]~62 ) # (GND)))
// \u_json_to_uart_top|uart_tx_inst|clk_count[15]~64  = CARRY((!\u_json_to_uart_top|uart_tx_inst|clk_count[14]~62 ) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [15]))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[14]~62 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[15]~63_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[15]~64 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[15]~63 .lut_mask = 16'h5A5F;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y5_N31
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[15] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N0
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[16]~65 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[16]~65_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [16] & (\u_json_to_uart_top|uart_tx_inst|clk_count[15]~64  $ (GND))) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [16] & 
// (!\u_json_to_uart_top|uart_tx_inst|clk_count[15]~64  & VCC))
// \u_json_to_uart_top|uart_tx_inst|clk_count[16]~66  = CARRY((\u_json_to_uart_top|uart_tx_inst|clk_count [16] & !\u_json_to_uart_top|uart_tx_inst|clk_count[15]~64 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[15]~64 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[16]~65_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[16]~66 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[16]~65 .lut_mask = 16'hC30C;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y4_N1
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[16] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[16] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N2
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[17]~67 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[17]~67_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [17] & (!\u_json_to_uart_top|uart_tx_inst|clk_count[16]~66 )) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [17] & 
// ((\u_json_to_uart_top|uart_tx_inst|clk_count[16]~66 ) # (GND)))
// \u_json_to_uart_top|uart_tx_inst|clk_count[17]~68  = CARRY((!\u_json_to_uart_top|uart_tx_inst|clk_count[16]~66 ) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [17]))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[16]~66 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[17]~67_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[17]~68 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[17]~67 .lut_mask = 16'h3C3F;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y4_N3
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[17] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[17] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N4
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[18]~69 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[18]~69_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [18] & (\u_json_to_uart_top|uart_tx_inst|clk_count[17]~68  $ (GND))) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [18] & 
// (!\u_json_to_uart_top|uart_tx_inst|clk_count[17]~68  & VCC))
// \u_json_to_uart_top|uart_tx_inst|clk_count[18]~70  = CARRY((\u_json_to_uart_top|uart_tx_inst|clk_count [18] & !\u_json_to_uart_top|uart_tx_inst|clk_count[17]~68 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[17]~68 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[18]~69_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[18]~70 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[18]~69 .lut_mask = 16'hC30C;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y4_N5
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[18] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[18] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N6
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[19]~71 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[19]~71_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [19] & (!\u_json_to_uart_top|uart_tx_inst|clk_count[18]~70 )) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [19] & 
// ((\u_json_to_uart_top|uart_tx_inst|clk_count[18]~70 ) # (GND)))
// \u_json_to_uart_top|uart_tx_inst|clk_count[19]~72  = CARRY((!\u_json_to_uart_top|uart_tx_inst|clk_count[18]~70 ) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [19]))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[18]~70 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[19]~71_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[19]~72 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[19]~71 .lut_mask = 16'h5A5F;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y4_N7
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[19] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[19] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N8
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[20]~73 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[20]~73_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [20] & (\u_json_to_uart_top|uart_tx_inst|clk_count[19]~72  $ (GND))) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [20] & 
// (!\u_json_to_uart_top|uart_tx_inst|clk_count[19]~72  & VCC))
// \u_json_to_uart_top|uart_tx_inst|clk_count[20]~74  = CARRY((\u_json_to_uart_top|uart_tx_inst|clk_count [20] & !\u_json_to_uart_top|uart_tx_inst|clk_count[19]~72 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[19]~72 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[20]~73_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[20]~74 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[20]~73 .lut_mask = 16'hC30C;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y4_N9
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[20] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[20] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N10
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[21]~75 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[21]~75_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [21] & (!\u_json_to_uart_top|uart_tx_inst|clk_count[20]~74 )) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [21] & 
// ((\u_json_to_uart_top|uart_tx_inst|clk_count[20]~74 ) # (GND)))
// \u_json_to_uart_top|uart_tx_inst|clk_count[21]~76  = CARRY((!\u_json_to_uart_top|uart_tx_inst|clk_count[20]~74 ) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [21]))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[20]~74 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[21]~75_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[21]~76 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[21]~75 .lut_mask = 16'h5A5F;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y4_N11
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[21] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[21] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N12
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[22]~77 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[22]~77_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [22] & (\u_json_to_uart_top|uart_tx_inst|clk_count[21]~76  $ (GND))) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [22] & 
// (!\u_json_to_uart_top|uart_tx_inst|clk_count[21]~76  & VCC))
// \u_json_to_uart_top|uart_tx_inst|clk_count[22]~78  = CARRY((\u_json_to_uart_top|uart_tx_inst|clk_count [22] & !\u_json_to_uart_top|uart_tx_inst|clk_count[21]~76 ))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[21]~76 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[22]~77_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[22]~78 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[22]~77 .lut_mask = 16'hA50A;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y4_N13
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[22] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[22] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N14
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[23]~79 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[23]~79_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [23] & (!\u_json_to_uart_top|uart_tx_inst|clk_count[22]~78 )) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [23] & 
// ((\u_json_to_uart_top|uart_tx_inst|clk_count[22]~78 ) # (GND)))
// \u_json_to_uart_top|uart_tx_inst|clk_count[23]~80  = CARRY((!\u_json_to_uart_top|uart_tx_inst|clk_count[22]~78 ) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [23]))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[22]~78 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[23]~79_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[23]~80 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[23]~79 .lut_mask = 16'h3C3F;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y4_N15
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[23] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[23] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N16
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[24]~81 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[24]~81_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [24] & (\u_json_to_uart_top|uart_tx_inst|clk_count[23]~80  $ (GND))) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [24] & 
// (!\u_json_to_uart_top|uart_tx_inst|clk_count[23]~80  & VCC))
// \u_json_to_uart_top|uart_tx_inst|clk_count[24]~82  = CARRY((\u_json_to_uart_top|uart_tx_inst|clk_count [24] & !\u_json_to_uart_top|uart_tx_inst|clk_count[23]~80 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[23]~80 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[24]~81_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[24]~82 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[24]~81 .lut_mask = 16'hC30C;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y4_N17
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[24] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[24] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N18
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[25]~83 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[25]~83_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [25] & (!\u_json_to_uart_top|uart_tx_inst|clk_count[24]~82 )) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [25] & 
// ((\u_json_to_uart_top|uart_tx_inst|clk_count[24]~82 ) # (GND)))
// \u_json_to_uart_top|uart_tx_inst|clk_count[25]~84  = CARRY((!\u_json_to_uart_top|uart_tx_inst|clk_count[24]~82 ) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [25]))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[24]~82 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[25]~83_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[25]~84 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[25]~83 .lut_mask = 16'h3C3F;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y4_N19
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[25] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[25] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N20
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[26]~85 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[26]~85_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [26] & (\u_json_to_uart_top|uart_tx_inst|clk_count[25]~84  $ (GND))) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [26] & 
// (!\u_json_to_uart_top|uart_tx_inst|clk_count[25]~84  & VCC))
// \u_json_to_uart_top|uart_tx_inst|clk_count[26]~86  = CARRY((\u_json_to_uart_top|uart_tx_inst|clk_count [26] & !\u_json_to_uart_top|uart_tx_inst|clk_count[25]~84 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[25]~84 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[26]~85_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[26]~86 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[26]~85 .lut_mask = 16'hC30C;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y4_N21
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[26] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[26] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N22
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[27]~87 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[27]~87_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [27] & (!\u_json_to_uart_top|uart_tx_inst|clk_count[26]~86 )) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [27] & 
// ((\u_json_to_uart_top|uart_tx_inst|clk_count[26]~86 ) # (GND)))
// \u_json_to_uart_top|uart_tx_inst|clk_count[27]~88  = CARRY((!\u_json_to_uart_top|uart_tx_inst|clk_count[26]~86 ) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [27]))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[26]~86 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[27]~87_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[27]~88 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[27]~87 .lut_mask = 16'h5A5F;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y4_N23
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[27] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[27] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N6
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Equal1~8 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Equal1~8_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [27]) # ((\u_json_to_uart_top|uart_tx_inst|clk_count [26]) # ((\u_json_to_uart_top|uart_tx_inst|clk_count [24]) # (\u_json_to_uart_top|uart_tx_inst|clk_count 
// [25])))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [27]),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [26]),
	.datac(\u_json_to_uart_top|uart_tx_inst|clk_count [24]),
	.datad(\u_json_to_uart_top|uart_tx_inst|clk_count [25]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~8 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N10
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Equal1~6 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Equal1~6_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [22]) # ((\u_json_to_uart_top|uart_tx_inst|clk_count [21]) # ((\u_json_to_uart_top|uart_tx_inst|clk_count [23]) # (\u_json_to_uart_top|uart_tx_inst|clk_count 
// [20])))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [22]),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [21]),
	.datac(\u_json_to_uart_top|uart_tx_inst|clk_count [23]),
	.datad(\u_json_to_uart_top|uart_tx_inst|clk_count [20]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~6 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N24
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Equal1~5 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Equal1~5_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [16]) # (\u_json_to_uart_top|uart_tx_inst|clk_count [17])

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_json_to_uart_top|uart_tx_inst|clk_count [17]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~5 .lut_mask = 16'hFFAA;
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N28
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Equal1~7 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Equal1~7_combout  = (\u_json_to_uart_top|uart_tx_inst|Equal1~6_combout ) # ((\u_json_to_uart_top|uart_tx_inst|clk_count [19]) # ((\u_json_to_uart_top|uart_tx_inst|clk_count [18]) # 
// (\u_json_to_uart_top|uart_tx_inst|Equal1~5_combout )))

	.dataa(\u_json_to_uart_top|uart_tx_inst|Equal1~6_combout ),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [19]),
	.datac(\u_json_to_uart_top|uart_tx_inst|clk_count [18]),
	.datad(\u_json_to_uart_top|uart_tx_inst|Equal1~5_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~7 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N24
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[28]~89 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[28]~89_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [28] & (\u_json_to_uart_top|uart_tx_inst|clk_count[27]~88  $ (GND))) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [28] & 
// (!\u_json_to_uart_top|uart_tx_inst|clk_count[27]~88  & VCC))
// \u_json_to_uart_top|uart_tx_inst|clk_count[28]~90  = CARRY((\u_json_to_uart_top|uart_tx_inst|clk_count [28] & !\u_json_to_uart_top|uart_tx_inst|clk_count[27]~88 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[27]~88 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[28]~89_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[28]~90 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[28]~89 .lut_mask = 16'hC30C;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y4_N25
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[28] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[28] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N26
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[29]~91 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[29]~91_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [29] & (!\u_json_to_uart_top|uart_tx_inst|clk_count[28]~90 )) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [29] & 
// ((\u_json_to_uart_top|uart_tx_inst|clk_count[28]~90 ) # (GND)))
// \u_json_to_uart_top|uart_tx_inst|clk_count[29]~92  = CARRY((!\u_json_to_uart_top|uart_tx_inst|clk_count[28]~90 ) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [29]))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[28]~90 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[29]~91_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[29]~92 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[29]~91 .lut_mask = 16'h5A5F;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y4_N27
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[29] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[29] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N28
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[30]~93 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[30]~93_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [30] & (\u_json_to_uart_top|uart_tx_inst|clk_count[29]~92  $ (GND))) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [30] & 
// (!\u_json_to_uart_top|uart_tx_inst|clk_count[29]~92  & VCC))
// \u_json_to_uart_top|uart_tx_inst|clk_count[30]~94  = CARRY((\u_json_to_uart_top|uart_tx_inst|clk_count [30] & !\u_json_to_uart_top|uart_tx_inst|clk_count[29]~92 ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[29]~92 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[30]~93_combout ),
	.cout(\u_json_to_uart_top|uart_tx_inst|clk_count[30]~94 ));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[30]~93 .lut_mask = 16'hC30C;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y4_N29
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[30] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[30] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y4_N30
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_count[31]~95 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_count[31]~95_combout  = \u_json_to_uart_top|uart_tx_inst|clk_count [31] $ (\u_json_to_uart_top|uart_tx_inst|clk_count[30]~94 )

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_json_to_uart_top|uart_tx_inst|clk_count[30]~94 ),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_count[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[31]~95 .lut_mask = 16'h5A5A;
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y4_N31
dffeas \u_json_to_uart_top|uart_tx_inst|clk_count[31] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|clk_count[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_json_to_uart_top|uart_tx_inst|clk_count[0]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[31] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N8
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Equal1~9 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Equal1~9_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [31]) # ((\u_json_to_uart_top|uart_tx_inst|clk_count [30]) # ((\u_json_to_uart_top|uart_tx_inst|clk_count [29]) # (\u_json_to_uart_top|uart_tx_inst|clk_count 
// [28])))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [31]),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [30]),
	.datac(\u_json_to_uart_top|uart_tx_inst|clk_count [29]),
	.datad(\u_json_to_uart_top|uart_tx_inst|clk_count [28]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~9 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N12
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Equal1~2 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Equal1~2_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [11]) # ((\u_json_to_uart_top|uart_tx_inst|clk_count [10]) # ((\u_json_to_uart_top|uart_tx_inst|clk_count [9]) # (!\u_json_to_uart_top|uart_tx_inst|clk_count 
// [8])))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [11]),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [10]),
	.datac(\u_json_to_uart_top|uart_tx_inst|clk_count [8]),
	.datad(\u_json_to_uart_top|uart_tx_inst|clk_count [9]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~2 .lut_mask = 16'hFFEF;
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N28
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Equal1~0 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Equal1~0_combout  = ((\u_json_to_uart_top|uart_tx_inst|clk_count [3]) # ((\u_json_to_uart_top|uart_tx_inst|clk_count [2]) # (\u_json_to_uart_top|uart_tx_inst|clk_count [1]))) # (!\u_json_to_uart_top|uart_tx_inst|clk_count 
// [0])

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [0]),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [3]),
	.datac(\u_json_to_uart_top|uart_tx_inst|clk_count [2]),
	.datad(\u_json_to_uart_top|uart_tx_inst|clk_count [1]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~0 .lut_mask = 16'hFFFD;
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N30
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Equal1~1 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Equal1~1_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [6]) # (((!\u_json_to_uart_top|uart_tx_inst|clk_count [5]) # (!\u_json_to_uart_top|uart_tx_inst|clk_count [7])) # (!\u_json_to_uart_top|uart_tx_inst|clk_count 
// [4]))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [6]),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [4]),
	.datac(\u_json_to_uart_top|uart_tx_inst|clk_count [7]),
	.datad(\u_json_to_uart_top|uart_tx_inst|clk_count [5]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~1 .lut_mask = 16'hBFFF;
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N18
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Equal1~3 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Equal1~3_combout  = (\u_json_to_uart_top|uart_tx_inst|clk_count [15]) # ((\u_json_to_uart_top|uart_tx_inst|clk_count [14]) # ((\u_json_to_uart_top|uart_tx_inst|clk_count [13]) # (\u_json_to_uart_top|uart_tx_inst|clk_count 
// [12])))

	.dataa(\u_json_to_uart_top|uart_tx_inst|clk_count [15]),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_count [14]),
	.datac(\u_json_to_uart_top|uart_tx_inst|clk_count [13]),
	.datad(\u_json_to_uart_top|uart_tx_inst|clk_count [12]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~3 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y5_N8
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Equal1~4 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Equal1~4_combout  = (\u_json_to_uart_top|uart_tx_inst|Equal1~2_combout ) # ((\u_json_to_uart_top|uart_tx_inst|Equal1~0_combout ) # ((\u_json_to_uart_top|uart_tx_inst|Equal1~1_combout ) # 
// (\u_json_to_uart_top|uart_tx_inst|Equal1~3_combout )))

	.dataa(\u_json_to_uart_top|uart_tx_inst|Equal1~2_combout ),
	.datab(\u_json_to_uart_top|uart_tx_inst|Equal1~0_combout ),
	.datac(\u_json_to_uart_top|uart_tx_inst|Equal1~1_combout ),
	.datad(\u_json_to_uart_top|uart_tx_inst|Equal1~3_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~4 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N18
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Equal1~10 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Equal1~10_combout  = (\u_json_to_uart_top|uart_tx_inst|Equal1~8_combout ) # ((\u_json_to_uart_top|uart_tx_inst|Equal1~7_combout ) # ((\u_json_to_uart_top|uart_tx_inst|Equal1~9_combout ) # 
// (\u_json_to_uart_top|uart_tx_inst|Equal1~4_combout )))

	.dataa(\u_json_to_uart_top|uart_tx_inst|Equal1~8_combout ),
	.datab(\u_json_to_uart_top|uart_tx_inst|Equal1~7_combout ),
	.datac(\u_json_to_uart_top|uart_tx_inst|Equal1~9_combout ),
	.datad(\u_json_to_uart_top|uart_tx_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~10 .lut_mask = 16'hFFFE;
defparam \u_json_to_uart_top|uart_tx_inst|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y4_N12
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|clk_en~0 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|clk_en~0_combout  = (!\u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1_combout  & !\u_json_to_uart_top|uart_tx_inst|Equal1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1_combout ),
	.datad(\u_json_to_uart_top|uart_tx_inst|Equal1~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|clk_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_en~0 .lut_mask = 16'h000F;
defparam \u_json_to_uart_top|uart_tx_inst|clk_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y4_N25
dffeas \u_json_to_uart_top|uart_tx_inst|clk_en (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_json_to_uart_top|uart_tx_inst|clk_en~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|clk_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|clk_en .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|clk_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N18
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Selector0~0 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Selector0~0_combout  = (\u_json_to_uart_top|uart_tx_inst|current_state [1] & ((\u_json_to_uart_top|uart_tx_inst|current_state [2]) # (\u_json_to_uart_top|uart_tx_inst|clk_en~q ))) # 
// (!\u_json_to_uart_top|uart_tx_inst|current_state [1] & (\u_json_to_uart_top|uart_tx_inst|current_state [2] & \u_json_to_uart_top|uart_tx_inst|clk_en~q ))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|current_state [1]),
	.datac(\u_json_to_uart_top|uart_tx_inst|current_state [2]),
	.datad(\u_json_to_uart_top|uart_tx_inst|clk_en~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Selector0~0 .lut_mask = 16'hFCC0;
defparam \u_json_to_uart_top|uart_tx_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N14
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Selector0~1 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Selector0~1_combout  = (\u_json_to_uart_top|uart_tx_inst|Selector0~0_combout  & (!\u_json_to_uart_top|uart_tx_inst|Selector1~0_combout  & (!\u_json_to_uart_top|uart_tx_inst|current_state [2]))) # 
// (!\u_json_to_uart_top|uart_tx_inst|Selector0~0_combout  & (((\u_json_to_uart_top|uart_tx_inst|current_state [2] & !\u_json_to_uart_top|uart_tx_inst|current_state [0]))))

	.dataa(\u_json_to_uart_top|uart_tx_inst|Selector1~0_combout ),
	.datab(\u_json_to_uart_top|uart_tx_inst|Selector0~0_combout ),
	.datac(\u_json_to_uart_top|uart_tx_inst|current_state [2]),
	.datad(\u_json_to_uart_top|uart_tx_inst|current_state [0]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Selector0~1 .lut_mask = 16'h0434;
defparam \u_json_to_uart_top|uart_tx_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N15
dffeas \u_json_to_uart_top|uart_tx_inst|current_state[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\btn_resend~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|current_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|current_state[2] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|current_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N22
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Selector5~0 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Selector5~0_combout  = (\u_json_to_uart_top|uart_tx_inst|current_state [2]) # (\u_json_to_uart_top|uart_tx_inst|current_state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_json_to_uart_top|uart_tx_inst|current_state [2]),
	.datad(\u_json_to_uart_top|uart_tx_inst|current_state [0]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Selector5~0 .lut_mask = 16'hFFF0;
defparam \u_json_to_uart_top|uart_tx_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N24
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Selector5~1 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Selector5~1_combout  = (\u_json_to_uart_top|uart_tx_inst|Selector5~0_combout  & (((\u_json_to_uart_top|uart_tx_inst|bit_n [0])))) # (!\u_json_to_uart_top|uart_tx_inst|Selector5~0_combout  & 
// (\u_json_to_uart_top|uart_tx_inst|current_state [1] & (\u_json_to_uart_top|uart_tx_inst|clk_en~q  $ (\u_json_to_uart_top|uart_tx_inst|bit_n [0]))))

	.dataa(\u_json_to_uart_top|uart_tx_inst|Selector5~0_combout ),
	.datab(\u_json_to_uart_top|uart_tx_inst|clk_en~q ),
	.datac(\u_json_to_uart_top|uart_tx_inst|bit_n [0]),
	.datad(\u_json_to_uart_top|uart_tx_inst|current_state [1]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Selector5~1 .lut_mask = 16'hB4A0;
defparam \u_json_to_uart_top|uart_tx_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N25
dffeas \u_json_to_uart_top|uart_tx_inst|bit_n[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\btn_resend~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|bit_n [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|bit_n[0] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|bit_n[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N0
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Add1~0 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Add1~0_combout  = \u_json_to_uart_top|uart_tx_inst|bit_n [1] $ (((\u_json_to_uart_top|uart_tx_inst|bit_n [0] & \u_json_to_uart_top|uart_tx_inst|clk_en~q )))

	.dataa(\u_json_to_uart_top|uart_tx_inst|bit_n [1]),
	.datab(\u_json_to_uart_top|uart_tx_inst|bit_n [0]),
	.datac(gnd),
	.datad(\u_json_to_uart_top|uart_tx_inst|clk_en~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Add1~0 .lut_mask = 16'h66AA;
defparam \u_json_to_uart_top|uart_tx_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N6
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Selector4~0 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Selector4~0_combout  = (\u_json_to_uart_top|uart_tx_inst|Selector5~0_combout  & (((\u_json_to_uart_top|uart_tx_inst|bit_n [1])))) # (!\u_json_to_uart_top|uart_tx_inst|Selector5~0_combout  & 
// (\u_json_to_uart_top|uart_tx_inst|Add1~0_combout  & ((\u_json_to_uart_top|uart_tx_inst|current_state [1]))))

	.dataa(\u_json_to_uart_top|uart_tx_inst|Selector5~0_combout ),
	.datab(\u_json_to_uart_top|uart_tx_inst|Add1~0_combout ),
	.datac(\u_json_to_uart_top|uart_tx_inst|bit_n [1]),
	.datad(\u_json_to_uart_top|uart_tx_inst|current_state [1]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Selector4~0 .lut_mask = 16'hE4A0;
defparam \u_json_to_uart_top|uart_tx_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N7
dffeas \u_json_to_uart_top|uart_tx_inst|bit_n[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\btn_resend~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|bit_n [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|bit_n[1] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|bit_n[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N2
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Add1~1 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Add1~1_combout  = \u_json_to_uart_top|uart_tx_inst|bit_n [2] $ (((\u_json_to_uart_top|uart_tx_inst|bit_n [1] & (\u_json_to_uart_top|uart_tx_inst|bit_n [0] & \u_json_to_uart_top|uart_tx_inst|clk_en~q ))))

	.dataa(\u_json_to_uart_top|uart_tx_inst|bit_n [1]),
	.datab(\u_json_to_uart_top|uart_tx_inst|bit_n [0]),
	.datac(\u_json_to_uart_top|uart_tx_inst|bit_n [2]),
	.datad(\u_json_to_uart_top|uart_tx_inst|clk_en~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Add1~1 .lut_mask = 16'h78F0;
defparam \u_json_to_uart_top|uart_tx_inst|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N4
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Selector3~0 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Selector3~0_combout  = (\u_json_to_uart_top|uart_tx_inst|Selector5~0_combout  & (((\u_json_to_uart_top|uart_tx_inst|bit_n [2])))) # (!\u_json_to_uart_top|uart_tx_inst|Selector5~0_combout  & 
// (\u_json_to_uart_top|uart_tx_inst|Add1~1_combout  & ((\u_json_to_uart_top|uart_tx_inst|current_state [1]))))

	.dataa(\u_json_to_uart_top|uart_tx_inst|Selector5~0_combout ),
	.datab(\u_json_to_uart_top|uart_tx_inst|Add1~1_combout ),
	.datac(\u_json_to_uart_top|uart_tx_inst|bit_n [2]),
	.datad(\u_json_to_uart_top|uart_tx_inst|current_state [1]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Selector3~0 .lut_mask = 16'hE4A0;
defparam \u_json_to_uart_top|uart_tx_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N5
dffeas \u_json_to_uart_top|uart_tx_inst|bit_n[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\btn_resend~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|bit_n [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|bit_n[2] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|bit_n[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N12
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Selector1~0 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Selector1~0_combout  = (!\u_json_to_uart_top|uart_tx_inst|current_state [0] & (((!\u_json_to_uart_top|uart_tx_inst|bit_n [2]) # (!\u_json_to_uart_top|uart_tx_inst|bit_n [0])) # (!\u_json_to_uart_top|uart_tx_inst|bit_n 
// [1])))

	.dataa(\u_json_to_uart_top|uart_tx_inst|bit_n [1]),
	.datab(\u_json_to_uart_top|uart_tx_inst|bit_n [0]),
	.datac(\u_json_to_uart_top|uart_tx_inst|bit_n [2]),
	.datad(\u_json_to_uart_top|uart_tx_inst|current_state [0]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Selector1~0 .lut_mask = 16'h007F;
defparam \u_json_to_uart_top|uart_tx_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N28
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Selector1~1 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Selector1~1_combout  = (\u_json_to_uart_top|uart_tx_inst|current_state [1] & ((\u_json_to_uart_top|uart_tx_inst|Selector1~0_combout ) # ((!\u_json_to_uart_top|uart_tx_inst|clk_en~q )))) # 
// (!\u_json_to_uart_top|uart_tx_inst|current_state [1] & (((\u_json_to_uart_top|uart_tx_inst|current_state [0] & \u_json_to_uart_top|uart_tx_inst|clk_en~q ))))

	.dataa(\u_json_to_uart_top|uart_tx_inst|Selector1~0_combout ),
	.datab(\u_json_to_uart_top|uart_tx_inst|current_state [1]),
	.datac(\u_json_to_uart_top|uart_tx_inst|current_state [0]),
	.datad(\u_json_to_uart_top|uart_tx_inst|clk_en~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Selector1~1 .lut_mask = 16'hB8CC;
defparam \u_json_to_uart_top|uart_tx_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N20
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Selector1~2 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Selector1~2_combout  = (\u_json_to_uart_top|uart_tx_inst|Selector1~1_combout  & !\u_json_to_uart_top|uart_tx_inst|current_state [2])

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|Selector1~1_combout ),
	.datac(\u_json_to_uart_top|uart_tx_inst|current_state [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Selector1~2 .lut_mask = 16'h0C0C;
defparam \u_json_to_uart_top|uart_tx_inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y4_N21
dffeas \u_json_to_uart_top|uart_tx_inst|current_state[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\btn_resend~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|current_state[1] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N4
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~24 (
// Equation(s):
// \u_json_to_uart_top|Mux7~24_combout  = (!\u_json_to_uart_top|byte_index[2]~2_combout  & !\u_json_to_uart_top|byte_index [5])

	.dataa(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datab(\u_json_to_uart_top|byte_index [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~24_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~24 .lut_mask = 16'h1111;
defparam \u_json_to_uart_top|Mux7~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N16
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~79 (
// Equation(s):
// \u_json_to_uart_top|Mux7~79_combout  = (\u_json_to_uart_top|json_len_test[0]~0_combout ) # (((\u_json_to_uart_top|byte_index[1]~6_combout ) # (\u_json_to_uart_top|byte_index[0]~10_combout )) # (!\u_json_to_uart_top|Mux7~24_combout ))

	.dataa(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.datab(\u_json_to_uart_top|Mux7~24_combout ),
	.datac(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~79_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~79 .lut_mask = 16'hFFFB;
defparam \u_json_to_uart_top|Mux7~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N26
cycloneive_lcell_comb \u_json_to_uart_top|Decoder2~2 (
// Equation(s):
// \u_json_to_uart_top|Decoder2~2_combout  = (!\u_FSM|current_drive_state.SLOW~q  & (\u_FSM|current_drive_state.FAST~q  & (!\u_FSM|current_drive_state.RIGHT~q  & \u_FSM|current_drive_state.STOP~q )))

	.dataa(\u_FSM|current_drive_state.SLOW~q ),
	.datab(\u_FSM|current_drive_state.FAST~q ),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.STOP~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Decoder2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Decoder2~2 .lut_mask = 16'h0400;
defparam \u_json_to_uart_top|Decoder2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N2
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~63 (
// Equation(s):
// \u_json_to_uart_top|Mux7~63_combout  = (!\u_json_to_uart_top|byte_index [5] & ((\u_json_to_uart_top|byte_index[2]~2_combout  & (\u_json_to_uart_top|Decoder2~2_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & 
// ((\u_json_to_uart_top|json_len_test[0]~0_combout )))))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|Decoder2~2_combout ),
	.datac(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datad(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~63_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~63 .lut_mask = 16'h4540;
defparam \u_json_to_uart_top|Mux7~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N20
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~64 (
// Equation(s):
// \u_json_to_uart_top|Mux7~64_combout  = (\u_json_to_uart_top|json_len_test[0]~0_combout ) # ((\u_json_to_uart_top|byte_index [5]) # (!\u_json_to_uart_top|byte_index[2]~2_combout ))

	.dataa(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.datab(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|byte_index [5]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~64_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~64 .lut_mask = 16'hFFBB;
defparam \u_json_to_uart_top|Mux7~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N26
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~65 (
// Equation(s):
// \u_json_to_uart_top|Mux7~65_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & (((\u_json_to_uart_top|byte_index[0]~10_combout )))) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|byte_index[0]~10_combout  & 
// (\u_json_to_uart_top|Mux7~63_combout )) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & ((!\u_json_to_uart_top|Mux7~64_combout )))))

	.dataa(\u_json_to_uart_top|Mux7~63_combout ),
	.datab(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datac(\u_json_to_uart_top|Mux7~64_combout ),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~65_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~65 .lut_mask = 16'hEE03;
defparam \u_json_to_uart_top|Mux7~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N0
cycloneive_lcell_comb \u_json_to_uart_top|Decoder2~0 (
// Equation(s):
// \u_json_to_uart_top|Decoder2~0_combout  = (!\u_FSM|current_drive_state.FAST~q  & (\u_FSM|current_drive_state.STOP~q  & !\u_FSM|current_drive_state.RIGHT~q ))

	.dataa(gnd),
	.datab(\u_FSM|current_drive_state.FAST~q ),
	.datac(\u_FSM|current_drive_state.STOP~q ),
	.datad(\u_FSM|current_drive_state.RIGHT~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Decoder2~0 .lut_mask = 16'h0030;
defparam \u_json_to_uart_top|Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N10
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~117 (
// Equation(s):
// \u_json_to_uart_top|Mux7~117_combout  = (!\u_json_to_uart_top|byte_index [5] & (\u_json_to_uart_top|Decoder2~0_combout  & ((\u_FSM|current_drive_state.RIGHT~q ) # (\u_FSM|current_drive_state.SLOW~q ))))

	.dataa(\u_FSM|current_drive_state.RIGHT~q ),
	.datab(\u_FSM|current_drive_state.SLOW~q ),
	.datac(\u_json_to_uart_top|byte_index [5]),
	.datad(\u_json_to_uart_top|Decoder2~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~117_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~117 .lut_mask = 16'h0E00;
defparam \u_json_to_uart_top|Mux7~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N28
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~31 (
// Equation(s):
// \u_json_to_uart_top|Mux7~31_combout  = (\u_json_to_uart_top|byte_index [5]) # ((\u_json_to_uart_top|json_len_test[0]~0_combout ) # (\u_json_to_uart_top|byte_index[2]~2_combout ))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.datac(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~31_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~31 .lut_mask = 16'hFEFE;
defparam \u_json_to_uart_top|Mux7~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N20
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~66 (
// Equation(s):
// \u_json_to_uart_top|Mux7~66_combout  = (\u_json_to_uart_top|Mux7~65_combout  & ((\u_json_to_uart_top|Mux7~117_combout ) # ((!\u_json_to_uart_top|byte_index[1]~6_combout )))) # (!\u_json_to_uart_top|Mux7~65_combout  & 
// (((\u_json_to_uart_top|byte_index[1]~6_combout  & !\u_json_to_uart_top|Mux7~31_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~65_combout ),
	.datab(\u_json_to_uart_top|Mux7~117_combout ),
	.datac(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datad(\u_json_to_uart_top|Mux7~31_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~66_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~66 .lut_mask = 16'h8ADA;
defparam \u_json_to_uart_top|Mux7~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y3_N20
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~69 (
// Equation(s):
// \u_json_to_uart_top|Mux7~69_combout  = (\u_json_to_uart_top|byte_index [5]) # ((\u_FSM|current_drive_state.SLOW~q ) # ((\u_FSM|current_drive_state.RIGHT~q ) # (!\u_FSM|current_drive_state.STOP~q )))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_FSM|current_drive_state.SLOW~q ),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.STOP~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~69_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~69 .lut_mask = 16'hFEFF;
defparam \u_json_to_uart_top|Mux7~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N18
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~67 (
// Equation(s):
// \u_json_to_uart_top|Mux7~67_combout  = (\u_FSM|HEX0~5_combout  & (!\u_FSM|current_drive_state.FAST~q  & (!\u_json_to_uart_top|WideOr2~1_combout  & !\u_json_to_uart_top|byte_index [5])))

	.dataa(\u_FSM|HEX0~5_combout ),
	.datab(\u_FSM|current_drive_state.FAST~q ),
	.datac(\u_json_to_uart_top|WideOr2~1_combout ),
	.datad(\u_json_to_uart_top|byte_index [5]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~67_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~67 .lut_mask = 16'h0002;
defparam \u_json_to_uart_top|Mux7~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N4
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~68 (
// Equation(s):
// \u_json_to_uart_top|Mux7~68_combout  = (\u_json_to_uart_top|byte_index[2]~2_combout  & (((\u_json_to_uart_top|byte_index[0]~10_combout )))) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & (!\u_json_to_uart_top|byte_index [5] & 
// ((\u_json_to_uart_top|byte_index[0]~10_combout ) # (!\u_FSM|HEX0~5_combout ))))

	.dataa(\u_FSM|HEX0~5_combout ),
	.datab(\u_json_to_uart_top|byte_index [5]),
	.datac(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~68_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~68 .lut_mask = 16'hF301;
defparam \u_json_to_uart_top|Mux7~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N22
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~70 (
// Equation(s):
// \u_json_to_uart_top|Mux7~70_combout  = (\u_json_to_uart_top|Mux7~68_combout  & (((!\u_json_to_uart_top|byte_index[2]~2_combout )) # (!\u_json_to_uart_top|Mux7~69_combout ))) # (!\u_json_to_uart_top|Mux7~68_combout  & (((\u_json_to_uart_top|Mux7~67_combout 
//  & \u_json_to_uart_top|byte_index[2]~2_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~69_combout ),
	.datab(\u_json_to_uart_top|Mux7~67_combout ),
	.datac(\u_json_to_uart_top|Mux7~68_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~70_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~70 .lut_mask = 16'h5CF0;
defparam \u_json_to_uart_top|Mux7~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N22
cycloneive_lcell_comb \u_json_to_uart_top|Decoder2~1 (
// Equation(s):
// \u_json_to_uart_top|Decoder2~1_combout  = (!\u_FSM|current_drive_state.FAST~q  & ((\u_FSM|current_drive_state.RIGHT~q ) # ((\u_FSM|current_drive_state.SLOW~q  & !\u_FSM|current_drive_state.STOP~q ))))

	.dataa(\u_FSM|current_drive_state.SLOW~q ),
	.datab(\u_FSM|current_drive_state.FAST~q ),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.STOP~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Decoder2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Decoder2~1 .lut_mask = 16'h3032;
defparam \u_json_to_uart_top|Decoder2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N14
cycloneive_lcell_comb \u_json_to_uart_top|json_flat~1 (
// Equation(s):
// \u_json_to_uart_top|json_flat~1_combout  = (\u_FSM|current_drive_state.FAST~q ) # ((\u_FSM|current_drive_state.RIGHT~q ) # ((\u_FSM|current_drive_state.SLOW~q  & !\u_FSM|current_drive_state.STOP~q )))

	.dataa(\u_FSM|current_drive_state.SLOW~q ),
	.datab(\u_FSM|current_drive_state.FAST~q ),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.STOP~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|json_flat~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|json_flat~1 .lut_mask = 16'hFCFE;
defparam \u_json_to_uart_top|json_flat~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N14
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~71 (
// Equation(s):
// \u_json_to_uart_top|Mux7~71_combout  = (\u_json_to_uart_top|byte_index[0]~10_combout  & ((\u_json_to_uart_top|byte_index[2]~2_combout  & (!\u_json_to_uart_top|json_flat~1_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & 
// ((\u_json_to_uart_top|Decoder2~2_combout )))))

	.dataa(\u_json_to_uart_top|json_flat~1_combout ),
	.datab(\u_json_to_uart_top|Decoder2~2_combout ),
	.datac(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~71_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~71 .lut_mask = 16'h50C0;
defparam \u_json_to_uart_top|Mux7~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N4
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~72 (
// Equation(s):
// \u_json_to_uart_top|Mux7~72_combout  = (\u_json_to_uart_top|byte_index[0]~10_combout  & (((\u_json_to_uart_top|Mux7~71_combout )))) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & (\u_json_to_uart_top|byte_index[2]~2_combout  & 
// ((\u_json_to_uart_top|Decoder2~1_combout ) # (\u_json_to_uart_top|Mux7~71_combout ))))

	.dataa(\u_json_to_uart_top|Decoder2~1_combout ),
	.datab(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datac(\u_json_to_uart_top|Mux7~71_combout ),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~72_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~72 .lut_mask = 16'hF0C8;
defparam \u_json_to_uart_top|Mux7~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N30
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~73 (
// Equation(s):
// \u_json_to_uart_top|Mux7~73_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & (\u_json_to_uart_top|Mux7~70_combout )) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & (((!\u_json_to_uart_top|byte_index [5] & \u_json_to_uart_top|Mux7~72_combout 
// ))))

	.dataa(\u_json_to_uart_top|Mux7~70_combout ),
	.datab(\u_json_to_uart_top|byte_index [5]),
	.datac(\u_json_to_uart_top|Mux7~72_combout ),
	.datad(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~73_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~73 .lut_mask = 16'hAA30;
defparam \u_json_to_uart_top|Mux7~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N30
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~14 (
// Equation(s):
// \u_json_to_uart_top|Mux7~14_combout  = (!\u_json_to_uart_top|byte_index [5] & ((\u_FSM|current_drive_state.SLOW~q ) # ((\u_FSM|current_drive_state.RIGHT~q ) # (\u_FSM|current_drive_state.STOP~q ))))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_FSM|current_drive_state.SLOW~q ),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.STOP~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~14 .lut_mask = 16'h5554;
defparam \u_json_to_uart_top|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N20
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~74 (
// Equation(s):
// \u_json_to_uart_top|Mux7~74_combout  = (\u_json_to_uart_top|byte_index[2]~2_combout  & (!\u_json_to_uart_top|byte_index [5] & (\u_json_to_uart_top|Decoder2~1_combout ))) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & 
// (((\u_json_to_uart_top|Mux7~14_combout ))))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|Decoder2~1_combout ),
	.datac(\u_json_to_uart_top|Mux7~14_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~74_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~74 .lut_mask = 16'h44F0;
defparam \u_json_to_uart_top|Mux7~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N30
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~75 (
// Equation(s):
// \u_json_to_uart_top|Mux7~75_combout  = (!\u_json_to_uart_top|byte_index [5] & ((\u_json_to_uart_top|WideOr3~0_combout ) # (\u_json_to_uart_top|byte_index[0]~10_combout )))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(gnd),
	.datac(\u_json_to_uart_top|WideOr3~0_combout ),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~75_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~75 .lut_mask = 16'h5550;
defparam \u_json_to_uart_top|Mux7~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N8
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~76 (
// Equation(s):
// \u_json_to_uart_top|Mux7~76_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & (((\u_json_to_uart_top|byte_index[0]~10_combout )))) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & (\u_json_to_uart_top|Mux7~75_combout  & 
// (\u_json_to_uart_top|byte_index[2]~2_combout  $ (\u_json_to_uart_top|byte_index[0]~10_combout ))))

	.dataa(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datab(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datac(\u_json_to_uart_top|Mux7~75_combout ),
	.datad(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~76_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~76 .lut_mask = 16'hCC60;
defparam \u_json_to_uart_top|Mux7~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N18
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~77 (
// Equation(s):
// \u_json_to_uart_top|Mux7~77_combout  = (!\u_json_to_uart_top|byte_index [5] & ((\u_json_to_uart_top|byte_index[2]~2_combout  & (!\u_json_to_uart_top|WideOr2~0_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & 
// ((\u_json_to_uart_top|Decoder2~2_combout )))))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|WideOr2~0_combout ),
	.datac(\u_json_to_uart_top|Decoder2~2_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~77_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~77 .lut_mask = 16'h1150;
defparam \u_json_to_uart_top|Mux7~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N16
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~78 (
// Equation(s):
// \u_json_to_uart_top|Mux7~78_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|Mux7~76_combout  & ((\u_json_to_uart_top|Mux7~77_combout ))) # (!\u_json_to_uart_top|Mux7~76_combout  & (\u_json_to_uart_top|Mux7~74_combout )))) 
// # (!\u_json_to_uart_top|byte_index[1]~6_combout  & (((\u_json_to_uart_top|Mux7~76_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~74_combout ),
	.datab(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datac(\u_json_to_uart_top|Mux7~76_combout ),
	.datad(\u_json_to_uart_top|Mux7~77_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~78_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~78 .lut_mask = 16'hF838;
defparam \u_json_to_uart_top|Mux7~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N22
cycloneive_lcell_comb \u_json_to_uart_top|Mux2~0 (
// Equation(s):
// \u_json_to_uart_top|Mux2~0_combout  = (\u_json_to_uart_top|byte_index[3]~14_combout  & (((\u_json_to_uart_top|Mux7~73_combout )) # (!\u_json_to_uart_top|byte_index [4]))) # (!\u_json_to_uart_top|byte_index[3]~14_combout  & (\u_json_to_uart_top|byte_index 
// [4] & ((\u_json_to_uart_top|Mux7~78_combout ))))

	.dataa(\u_json_to_uart_top|byte_index[3]~14_combout ),
	.datab(\u_json_to_uart_top|byte_index [4]),
	.datac(\u_json_to_uart_top|Mux7~73_combout ),
	.datad(\u_json_to_uart_top|Mux7~78_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux2~0 .lut_mask = 16'hE6A2;
defparam \u_json_to_uart_top|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N6
cycloneive_lcell_comb \u_json_to_uart_top|Mux2~1 (
// Equation(s):
// \u_json_to_uart_top|Mux2~1_combout  = (\u_json_to_uart_top|Mux2~0_combout  & (((\u_json_to_uart_top|byte_index [4])) # (!\u_json_to_uart_top|Mux7~79_combout ))) # (!\u_json_to_uart_top|Mux2~0_combout  & (((\u_json_to_uart_top|Mux7~66_combout  & 
// !\u_json_to_uart_top|byte_index [4]))))

	.dataa(\u_json_to_uart_top|Mux7~79_combout ),
	.datab(\u_json_to_uart_top|Mux7~66_combout ),
	.datac(\u_json_to_uart_top|Mux2~0_combout ),
	.datad(\u_json_to_uart_top|byte_index [4]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux2~1 .lut_mask = 16'hF05C;
defparam \u_json_to_uart_top|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y3_N4
cycloneive_lcell_comb \u_json_to_uart_top|data_out[7]~0 (
// Equation(s):
// \u_json_to_uart_top|data_out[7]~0_combout  = (\btn_resend~input_o  & (\u_json_to_uart_top|delay_counter[4]~0_combout  & (!\u_json_to_uart_top|LessThan0~10_combout  & \u_json_to_uart_top|transmitting~q )))

	.dataa(\btn_resend~input_o ),
	.datab(\u_json_to_uart_top|delay_counter[4]~0_combout ),
	.datac(\u_json_to_uart_top|LessThan0~10_combout ),
	.datad(\u_json_to_uart_top|transmitting~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|data_out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|data_out[7]~0 .lut_mask = 16'h0800;
defparam \u_json_to_uart_top|data_out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N7
dffeas \u_json_to_uart_top|data_out[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|data_out[2] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N16
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|data_tx_temp~5 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|data_tx_temp~5_combout  = (\btn_resend~input_o  & \u_json_to_uart_top|data_out [2])

	.dataa(gnd),
	.datab(\btn_resend~input_o ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|data_out [2]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|data_tx_temp~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp~5 .lut_mask = 16'hCC00;
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N0
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|data_tx_temp[2]~feeder (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|data_tx_temp[2]~feeder_combout  = \u_json_to_uart_top|uart_tx_inst|data_tx_temp~5_combout 

	.dataa(\u_json_to_uart_top|uart_tx_inst|data_tx_temp~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[2]~feeder .lut_mask = 16'hAAAA;
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N1
dffeas \u_json_to_uart_top|uart_tx_inst|data_tx_temp[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|data_tx_temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[2] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N6
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~106 (
// Equation(s):
// \u_json_to_uart_top|Mux7~106_combout  = (\u_json_to_uart_top|byte_index[0]~10_combout  & (((\u_json_to_uart_top|json_len_test[0]~0_combout  & !\u_json_to_uart_top|byte_index [5])))) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & 
// (\u_json_to_uart_top|Mux7~67_combout ))

	.dataa(\u_json_to_uart_top|Mux7~67_combout ),
	.datab(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.datac(\u_json_to_uart_top|byte_index [5]),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~106_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~106 .lut_mask = 16'h0CAA;
defparam \u_json_to_uart_top|Mux7~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N28
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~107 (
// Equation(s):
// \u_json_to_uart_top|Mux7~107_combout  = (!\u_json_to_uart_top|byte_index [5] & (\u_json_to_uart_top|byte_index[0]~10_combout  $ (\u_json_to_uart_top|Decoder2~0_combout )))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|Decoder2~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~107_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~107 .lut_mask = 16'h1144;
defparam \u_json_to_uart_top|Mux7~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N10
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~108 (
// Equation(s):
// \u_json_to_uart_top|Mux7~108_combout  = (\u_json_to_uart_top|byte_index[2]~2_combout  & (\u_json_to_uart_top|Mux7~106_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & ((\u_json_to_uart_top|Mux7~107_combout )))

	.dataa(\u_json_to_uart_top|Mux7~106_combout ),
	.datab(\u_json_to_uart_top|Mux7~107_combout ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~108_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~108 .lut_mask = 16'hAACC;
defparam \u_json_to_uart_top|Mux7~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N12
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~105 (
// Equation(s):
// \u_json_to_uart_top|Mux7~105_combout  = (!\u_json_to_uart_top|byte_index [5] & ((\u_json_to_uart_top|byte_index[2]~2_combout  & (!\u_json_to_uart_top|Decoder2~1_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & 
// ((!\u_json_to_uart_top|WideOr3~0_combout )))))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|Decoder2~1_combout ),
	.datac(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datad(\u_json_to_uart_top|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~105_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~105 .lut_mask = 16'h1015;
defparam \u_json_to_uart_top|Mux7~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N20
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~109 (
// Equation(s):
// \u_json_to_uart_top|Mux7~109_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & (\u_json_to_uart_top|Mux7~108_combout )) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & (((\u_json_to_uart_top|Mux7~105_combout  & 
// \u_json_to_uart_top|byte_index[0]~10_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~108_combout ),
	.datab(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datac(\u_json_to_uart_top|Mux7~105_combout ),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~109_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~109 .lut_mask = 16'hB888;
defparam \u_json_to_uart_top|Mux7~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N28
cycloneive_lcell_comb \u_json_to_uart_top|Decoder2~3 (
// Equation(s):
// \u_json_to_uart_top|Decoder2~3_combout  = (\u_FSM|current_drive_state.SLOW~q  & (!\u_FSM|current_drive_state.FAST~q  & (!\u_FSM|current_drive_state.RIGHT~q  & \u_FSM|current_drive_state.STOP~q )))

	.dataa(\u_FSM|current_drive_state.SLOW~q ),
	.datab(\u_FSM|current_drive_state.FAST~q ),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.STOP~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Decoder2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Decoder2~3 .lut_mask = 16'h0200;
defparam \u_json_to_uart_top|Decoder2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N18
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~103 (
// Equation(s):
// \u_json_to_uart_top|Mux7~103_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & (!\u_json_to_uart_top|json_len_test[0]~0_combout )) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|Decoder2~3_combout )))

	.dataa(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.datab(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|Decoder2~3_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~103_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~103 .lut_mask = 16'h7744;
defparam \u_json_to_uart_top|Mux7~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N0
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~104 (
// Equation(s):
// \u_json_to_uart_top|Mux7~104_combout  = (\u_json_to_uart_top|Mux7~103_combout  & (\u_json_to_uart_top|Mux7~24_combout  & (\u_json_to_uart_top|byte_index[1]~6_combout  $ (\u_json_to_uart_top|byte_index[0]~10_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~103_combout ),
	.datab(\u_json_to_uart_top|Mux7~24_combout ),
	.datac(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~104_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~104 .lut_mask = 16'h0880;
defparam \u_json_to_uart_top|Mux7~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N30
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~114 (
// Equation(s):
// \u_json_to_uart_top|Mux7~114_combout  = (!\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|byte_index[0]~10_combout  & ((\u_json_to_uart_top|Decoder2~2_combout ))) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & 
// (\u_json_to_uart_top|WideOr3~0_combout ))))

	.dataa(\u_json_to_uart_top|WideOr3~0_combout ),
	.datab(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datac(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datad(\u_json_to_uart_top|Decoder2~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~114_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~114 .lut_mask = 16'h0E02;
defparam \u_json_to_uart_top|Mux7~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N0
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~113 (
// Equation(s):
// \u_json_to_uart_top|Mux7~113_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|byte_index[0]~10_combout  & ((\u_FSM|HEX0~5_combout ))) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & 
// (\u_json_to_uart_top|Decoder2~0_combout ))))

	.dataa(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datab(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datac(\u_json_to_uart_top|Decoder2~0_combout ),
	.datad(\u_FSM|HEX0~5_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~113_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~113 .lut_mask = 16'hA820;
defparam \u_json_to_uart_top|Mux7~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N18
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~120 (
// Equation(s):
// \u_json_to_uart_top|Mux7~120_combout  = (!\u_json_to_uart_top|byte_index [5] & ((!\u_json_to_uart_top|WideOr3~0_combout ) # (!\u_json_to_uart_top|byte_index[1]~6_combout )))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(gnd),
	.datac(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datad(\u_json_to_uart_top|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~120_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~120 .lut_mask = 16'h0555;
defparam \u_json_to_uart_top|Mux7~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N26
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~112 (
// Equation(s):
// \u_json_to_uart_top|Mux7~112_combout  = (!\u_json_to_uart_top|byte_index[2]~2_combout  & (\u_json_to_uart_top|Mux7~120_combout  & ((\u_json_to_uart_top|byte_index[0]~10_combout ) # (!\u_json_to_uart_top|byte_index[1]~6_combout ))))

	.dataa(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datab(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datac(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datad(\u_json_to_uart_top|Mux7~120_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~112_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~112 .lut_mask = 16'h0B00;
defparam \u_json_to_uart_top|Mux7~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N16
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~59 (
// Equation(s):
// \u_json_to_uart_top|Mux7~59_combout  = (\u_json_to_uart_top|byte_index[2]~2_combout  & !\u_json_to_uart_top|byte_index [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datad(\u_json_to_uart_top|byte_index [5]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~59_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~59 .lut_mask = 16'h00F0;
defparam \u_json_to_uart_top|Mux7~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N4
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~115 (
// Equation(s):
// \u_json_to_uart_top|Mux7~115_combout  = (\u_json_to_uart_top|Mux7~112_combout ) # ((\u_json_to_uart_top|Mux7~59_combout  & ((\u_json_to_uart_top|Mux7~114_combout ) # (\u_json_to_uart_top|Mux7~113_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~114_combout ),
	.datab(\u_json_to_uart_top|Mux7~113_combout ),
	.datac(\u_json_to_uart_top|Mux7~112_combout ),
	.datad(\u_json_to_uart_top|Mux7~59_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~115_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~115 .lut_mask = 16'hFEF0;
defparam \u_json_to_uart_top|Mux7~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N6
cycloneive_lcell_comb \u_json_to_uart_top|json_flat~0 (
// Equation(s):
// \u_json_to_uart_top|json_flat~0_combout  = (!\u_FSM|HEX0~5_combout  & (!\u_json_to_uart_top|byte_index [5] & (\u_FSM|current_drive_state.FAST~q  $ (!\u_json_to_uart_top|WideOr2~1_combout ))))

	.dataa(\u_FSM|HEX0~5_combout ),
	.datab(\u_FSM|current_drive_state.FAST~q ),
	.datac(\u_json_to_uart_top|WideOr2~1_combout ),
	.datad(\u_json_to_uart_top|byte_index [5]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|json_flat~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|json_flat~0 .lut_mask = 16'h0041;
defparam \u_json_to_uart_top|json_flat~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N22
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~110 (
// Equation(s):
// \u_json_to_uart_top|Mux7~110_combout  = (\u_json_to_uart_top|byte_index[2]~2_combout  & (!\u_json_to_uart_top|byte_index [5] & (\u_json_to_uart_top|Decoder2~3_combout ))) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & 
// (((\u_json_to_uart_top|json_flat~0_combout ))))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|Decoder2~3_combout ),
	.datac(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datad(\u_json_to_uart_top|json_flat~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~110_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~110 .lut_mask = 16'h4F40;
defparam \u_json_to_uart_top|Mux7~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N16
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~111 (
// Equation(s):
// \u_json_to_uart_top|Mux7~111_combout  = (\u_json_to_uart_top|byte_index[0]~10_combout  & ((\u_json_to_uart_top|byte_index[1]~6_combout  & (\u_json_to_uart_top|Mux7~63_combout )) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & 
// ((\u_json_to_uart_top|Mux7~110_combout )))))

	.dataa(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datab(\u_json_to_uart_top|Mux7~63_combout ),
	.datac(\u_json_to_uart_top|Mux7~110_combout ),
	.datad(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~111_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~111 .lut_mask = 16'h88A0;
defparam \u_json_to_uart_top|Mux7~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N8
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~119 (
// Equation(s):
// \u_json_to_uart_top|Mux7~119_combout  = (\u_json_to_uart_top|Mux7~111_combout ) # ((!\u_json_to_uart_top|json_len_test[0]~0_combout  & (!\u_json_to_uart_top|byte_index[0]~10_combout  & !\u_json_to_uart_top|byte_index [5])))

	.dataa(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.datab(\u_json_to_uart_top|Mux7~111_combout ),
	.datac(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datad(\u_json_to_uart_top|byte_index [5]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~119_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~119 .lut_mask = 16'hCCCD;
defparam \u_json_to_uart_top|Mux7~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N14
cycloneive_lcell_comb \u_json_to_uart_top|Mux3~0 (
// Equation(s):
// \u_json_to_uart_top|Mux3~0_combout  = (\u_json_to_uart_top|byte_index [4] & (!\u_json_to_uart_top|byte_index[3]~14_combout  & (\u_json_to_uart_top|Mux7~115_combout ))) # (!\u_json_to_uart_top|byte_index [4] & ((\u_json_to_uart_top|byte_index[3]~14_combout 
// ) # ((\u_json_to_uart_top|Mux7~119_combout ))))

	.dataa(\u_json_to_uart_top|byte_index [4]),
	.datab(\u_json_to_uart_top|byte_index[3]~14_combout ),
	.datac(\u_json_to_uart_top|Mux7~115_combout ),
	.datad(\u_json_to_uart_top|Mux7~119_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux3~0 .lut_mask = 16'h7564;
defparam \u_json_to_uart_top|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N24
cycloneive_lcell_comb \u_json_to_uart_top|Mux3~1 (
// Equation(s):
// \u_json_to_uart_top|Mux3~1_combout  = (\u_json_to_uart_top|byte_index[3]~14_combout  & ((\u_json_to_uart_top|Mux3~0_combout  & ((\u_json_to_uart_top|Mux7~104_combout ))) # (!\u_json_to_uart_top|Mux3~0_combout  & (\u_json_to_uart_top|Mux7~109_combout )))) 
// # (!\u_json_to_uart_top|byte_index[3]~14_combout  & (((\u_json_to_uart_top|Mux3~0_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~109_combout ),
	.datab(\u_json_to_uart_top|byte_index[3]~14_combout ),
	.datac(\u_json_to_uart_top|Mux7~104_combout ),
	.datad(\u_json_to_uart_top|Mux3~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux3~1 .lut_mask = 16'hF388;
defparam \u_json_to_uart_top|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N25
dffeas \u_json_to_uart_top|data_out[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|data_out[3] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N2
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|data_tx_temp~8 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|data_tx_temp~8_combout  = (\btn_resend~input_o  & \u_json_to_uart_top|data_out [3])

	.dataa(gnd),
	.datab(\btn_resend~input_o ),
	.datac(\u_json_to_uart_top|data_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|data_tx_temp~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp~8 .lut_mask = 16'hC0C0;
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N19
dffeas \u_json_to_uart_top|uart_tx_inst|data_tx_temp[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_json_to_uart_top|uart_tx_inst|data_tx_temp~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|data_tx_temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[3] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N12
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~26 (
// Equation(s):
// \u_json_to_uart_top|Mux7~26_combout  = (!\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|byte_index[0]~10_combout  & ((\u_json_to_uart_top|WideOr3~0_combout ))) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & 
// (\u_json_to_uart_top|Decoder2~3_combout ))))

	.dataa(\u_json_to_uart_top|Decoder2~3_combout ),
	.datab(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datac(\u_json_to_uart_top|WideOr3~0_combout ),
	.datad(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~26_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~26 .lut_mask = 16'h00E2;
defparam \u_json_to_uart_top|Mux7~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N2
cycloneive_lcell_comb \u_json_to_uart_top|always1~0 (
// Equation(s):
// \u_json_to_uart_top|always1~0_combout  = (\u_json_to_uart_top|byte_index[0]~10_combout  & \u_json_to_uart_top|byte_index[1]~6_combout )

	.dataa(gnd),
	.datab(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datac(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_json_to_uart_top|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|always1~0 .lut_mask = 16'hC0C0;
defparam \u_json_to_uart_top|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N14
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~25 (
// Equation(s):
// \u_json_to_uart_top|Mux7~25_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & !\u_json_to_uart_top|json_len_test[0]~0_combout )

	.dataa(gnd),
	.datab(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~25_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~25 .lut_mask = 16'h00CC;
defparam \u_json_to_uart_top|Mux7~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N24
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~27 (
// Equation(s):
// \u_json_to_uart_top|Mux7~27_combout  = (!\u_json_to_uart_top|always1~0_combout  & (\u_json_to_uart_top|Mux7~24_combout  & ((\u_json_to_uart_top|Mux7~26_combout ) # (\u_json_to_uart_top|Mux7~25_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~26_combout ),
	.datab(\u_json_to_uart_top|always1~0_combout ),
	.datac(\u_json_to_uart_top|Mux7~24_combout ),
	.datad(\u_json_to_uart_top|Mux7~25_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~27_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~27 .lut_mask = 16'h3020;
defparam \u_json_to_uart_top|Mux7~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N14
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~30 (
// Equation(s):
// \u_json_to_uart_top|Mux7~30_combout  = (!\u_json_to_uart_top|byte_index [5] & \u_json_to_uart_top|byte_index[0]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_json_to_uart_top|byte_index [5]),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~30_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~30 .lut_mask = 16'h0F00;
defparam \u_json_to_uart_top|Mux7~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N12
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~89 (
// Equation(s):
// \u_json_to_uart_top|Mux7~89_combout  = (\u_json_to_uart_top|Mux7~30_combout  & ((\u_json_to_uart_top|byte_index[2]~2_combout  & (\u_json_to_uart_top|Decoder2~3_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & 
// ((!\u_json_to_uart_top|json_len_test[0]~0_combout )))))

	.dataa(\u_json_to_uart_top|Decoder2~3_combout ),
	.datab(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datac(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.datad(\u_json_to_uart_top|Mux7~30_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~89_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~89 .lut_mask = 16'h8B00;
defparam \u_json_to_uart_top|Mux7~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N18
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~90 (
// Equation(s):
// \u_json_to_uart_top|Mux7~90_combout  = (!\u_json_to_uart_top|byte_index [5] & (!\u_json_to_uart_top|byte_index[0]~10_combout  & ((\u_json_to_uart_top|Decoder2~2_combout ) # (!\u_json_to_uart_top|byte_index[2]~2_combout ))))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datac(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datad(\u_json_to_uart_top|Decoder2~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~90_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~90 .lut_mask = 16'h1101;
defparam \u_json_to_uart_top|Mux7~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N18
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~16 (
// Equation(s):
// \u_json_to_uart_top|Mux7~16_combout  = (\u_json_to_uart_top|byte_index [5]) # ((!\u_FSM|current_drive_state.RIGHT~q  & (\u_FSM|current_drive_state.SLOW~q  $ (!\u_FSM|current_drive_state.STOP~q ))))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_FSM|current_drive_state.SLOW~q ),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.STOP~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~16 .lut_mask = 16'hAEAB;
defparam \u_json_to_uart_top|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N10
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~86 (
// Equation(s):
// \u_json_to_uart_top|Mux7~86_combout  = (\u_json_to_uart_top|byte_index [5]) # ((\u_FSM|current_drive_state.RIGHT~q ) # (\u_FSM|current_drive_state.STOP~q  $ (\u_FSM|current_drive_state.SLOW~q )))

	.dataa(\u_FSM|current_drive_state.STOP~q ),
	.datab(\u_json_to_uart_top|byte_index [5]),
	.datac(\u_FSM|current_drive_state.SLOW~q ),
	.datad(\u_FSM|current_drive_state.RIGHT~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~86_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~86 .lut_mask = 16'hFFDE;
defparam \u_json_to_uart_top|Mux7~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N28
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~85 (
// Equation(s):
// \u_json_to_uart_top|Mux7~85_combout  = (\u_json_to_uart_top|byte_index [5]) # ((!\u_FSM|HEX0~5_combout  & (!\u_FSM|current_drive_state.FAST~q  & !\u_json_to_uart_top|WideOr2~1_combout )))

	.dataa(\u_FSM|HEX0~5_combout ),
	.datab(\u_FSM|current_drive_state.FAST~q ),
	.datac(\u_json_to_uart_top|WideOr2~1_combout ),
	.datad(\u_json_to_uart_top|byte_index [5]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~85_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~85 .lut_mask = 16'hFF01;
defparam \u_json_to_uart_top|Mux7~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N28
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~87 (
// Equation(s):
// \u_json_to_uart_top|Mux7~87_combout  = (\u_json_to_uart_top|byte_index[0]~10_combout  & (((\u_json_to_uart_top|byte_index[2]~2_combout ) # (!\u_json_to_uart_top|Mux7~85_combout )))) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & 
// (!\u_json_to_uart_top|Mux7~86_combout  & ((!\u_json_to_uart_top|byte_index[2]~2_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~86_combout ),
	.datab(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datac(\u_json_to_uart_top|Mux7~85_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~87_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~87 .lut_mask = 16'hCC1D;
defparam \u_json_to_uart_top|Mux7~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N22
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~88 (
// Equation(s):
// \u_json_to_uart_top|Mux7~88_combout  = (\u_json_to_uart_top|byte_index[2]~2_combout  & ((\u_json_to_uart_top|Mux7~87_combout  & ((!\u_json_to_uart_top|Mux7~16_combout ))) # (!\u_json_to_uart_top|Mux7~87_combout  & (\u_json_to_uart_top|Mux7~14_combout )))) 
// # (!\u_json_to_uart_top|byte_index[2]~2_combout  & (((\u_json_to_uart_top|Mux7~87_combout ))))

	.dataa(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datab(\u_json_to_uart_top|Mux7~14_combout ),
	.datac(\u_json_to_uart_top|Mux7~16_combout ),
	.datad(\u_json_to_uart_top|Mux7~87_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~88_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~88 .lut_mask = 16'h5F88;
defparam \u_json_to_uart_top|Mux7~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N16
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~91 (
// Equation(s):
// \u_json_to_uart_top|Mux7~91_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & (((\u_json_to_uart_top|Mux7~88_combout )))) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|Mux7~89_combout ) # 
// ((\u_json_to_uart_top|Mux7~90_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~89_combout ),
	.datab(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datac(\u_json_to_uart_top|Mux7~90_combout ),
	.datad(\u_json_to_uart_top|Mux7~88_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~91_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~91 .lut_mask = 16'hFE32;
defparam \u_json_to_uart_top|Mux7~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N2
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~94 (
// Equation(s):
// \u_json_to_uart_top|Mux7~94_combout  = (!\u_json_to_uart_top|byte_index [5] & (!\u_json_to_uart_top|byte_index[1]~6_combout  & !\u_json_to_uart_top|byte_index[0]~10_combout ))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(gnd),
	.datac(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~94_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~94 .lut_mask = 16'h0005;
defparam \u_json_to_uart_top|Mux7~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N4
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~92 (
// Equation(s):
// \u_json_to_uart_top|Mux7~92_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|byte_index[0]~10_combout  & ((\u_json_to_uart_top|WideOr2~0_combout ) # (!\u_json_to_uart_top|byte_index[2]~2_combout ))) # 
// (!\u_json_to_uart_top|byte_index[0]~10_combout  & ((\u_json_to_uart_top|byte_index[2]~2_combout ))))) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & (((\u_json_to_uart_top|byte_index[0]~10_combout  & \u_json_to_uart_top|byte_index[2]~2_combout ))))

	.dataa(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datab(\u_json_to_uart_top|WideOr2~0_combout ),
	.datac(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~92_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~92 .lut_mask = 16'hDAA0;
defparam \u_json_to_uart_top|Mux7~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N26
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~93 (
// Equation(s):
// \u_json_to_uart_top|Mux7~93_combout  = (\u_json_to_uart_top|Mux7~92_combout  & (!\u_json_to_uart_top|byte_index [5] & ((\u_json_to_uart_top|byte_index[1]~6_combout ) # (!\u_json_to_uart_top|WideOr3~0_combout ))))

	.dataa(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datab(\u_json_to_uart_top|WideOr3~0_combout ),
	.datac(\u_json_to_uart_top|Mux7~92_combout ),
	.datad(\u_json_to_uart_top|byte_index [5]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~93_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~93 .lut_mask = 16'h00B0;
defparam \u_json_to_uart_top|Mux7~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N4
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~95 (
// Equation(s):
// \u_json_to_uart_top|Mux7~95_combout  = (\u_json_to_uart_top|Mux7~93_combout ) # ((\u_json_to_uart_top|Mux7~94_combout  & ((!\u_json_to_uart_top|byte_index[2]~2_combout ) # (!\u_json_to_uart_top|Decoder2~2_combout ))))

	.dataa(\u_json_to_uart_top|Decoder2~2_combout ),
	.datab(\u_json_to_uart_top|Mux7~94_combout ),
	.datac(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datad(\u_json_to_uart_top|Mux7~93_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~95_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~95 .lut_mask = 16'hFF4C;
defparam \u_json_to_uart_top|Mux7~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N30
cycloneive_lcell_comb \u_json_to_uart_top|Mux1~0 (
// Equation(s):
// \u_json_to_uart_top|Mux1~0_combout  = (\u_json_to_uart_top|byte_index[3]~14_combout  & (((!\u_json_to_uart_top|byte_index [4])))) # (!\u_json_to_uart_top|byte_index[3]~14_combout  & ((\u_json_to_uart_top|byte_index [4] & 
// ((\u_json_to_uart_top|Mux7~95_combout ))) # (!\u_json_to_uart_top|byte_index [4] & (\u_json_to_uart_top|Mux7~91_combout ))))

	.dataa(\u_json_to_uart_top|byte_index[3]~14_combout ),
	.datab(\u_json_to_uart_top|Mux7~91_combout ),
	.datac(\u_json_to_uart_top|Mux7~95_combout ),
	.datad(\u_json_to_uart_top|byte_index [4]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux1~0 .lut_mask = 16'h50EE;
defparam \u_json_to_uart_top|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N8
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~80 (
// Equation(s):
// \u_json_to_uart_top|Mux7~80_combout  = (!\u_json_to_uart_top|byte_index[0]~10_combout  & ((\u_json_to_uart_top|byte_index[2]~2_combout  & (\u_json_to_uart_top|json_flat~1_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & 
// ((\u_FSM|HEX0~5_combout )))))

	.dataa(\u_json_to_uart_top|json_flat~1_combout ),
	.datab(\u_FSM|HEX0~5_combout ),
	.datac(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~80_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~80 .lut_mask = 16'h0A0C;
defparam \u_json_to_uart_top|Mux7~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N18
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~81 (
// Equation(s):
// \u_json_to_uart_top|Mux7~81_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|Mux7~71_combout ) # (\u_json_to_uart_top|Mux7~80_combout )))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|Mux7~71_combout ),
	.datac(\u_json_to_uart_top|Mux7~80_combout ),
	.datad(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~81_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~81 .lut_mask = 16'hFC00;
defparam \u_json_to_uart_top|Mux7~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N28
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~82 (
// Equation(s):
// \u_json_to_uart_top|Mux7~82_combout  = (\u_json_to_uart_top|byte_index[0]~10_combout  & (((!\u_json_to_uart_top|Decoder2~2_combout  & !\u_json_to_uart_top|byte_index[2]~2_combout )))) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & 
// (!\u_json_to_uart_top|json_flat~1_combout  & ((\u_json_to_uart_top|byte_index[2]~2_combout ))))

	.dataa(\u_json_to_uart_top|json_flat~1_combout ),
	.datab(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datac(\u_json_to_uart_top|Decoder2~2_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~82_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~82 .lut_mask = 16'h110C;
defparam \u_json_to_uart_top|Mux7~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N26
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~83 (
// Equation(s):
// \u_json_to_uart_top|Mux7~83_combout  = (\u_json_to_uart_top|Mux7~82_combout ) # ((\u_json_to_uart_top|WideOr2~0_combout  & (\u_json_to_uart_top|byte_index[2]~2_combout  $ (!\u_json_to_uart_top|byte_index[0]~10_combout ))))

	.dataa(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datab(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datac(\u_json_to_uart_top|WideOr2~0_combout ),
	.datad(\u_json_to_uart_top|Mux7~82_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~83_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~83 .lut_mask = 16'hFF90;
defparam \u_json_to_uart_top|Mux7~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N20
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~84 (
// Equation(s):
// \u_json_to_uart_top|Mux7~84_combout  = (!\u_json_to_uart_top|byte_index [5] & ((\u_json_to_uart_top|Mux7~81_combout ) # ((!\u_json_to_uart_top|byte_index[1]~6_combout  & \u_json_to_uart_top|Mux7~83_combout ))))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|Mux7~81_combout ),
	.datac(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datad(\u_json_to_uart_top|Mux7~83_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~84_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~84 .lut_mask = 16'h4544;
defparam \u_json_to_uart_top|Mux7~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N0
cycloneive_lcell_comb \u_json_to_uart_top|Mux1~1 (
// Equation(s):
// \u_json_to_uart_top|Mux1~1_combout  = (\u_json_to_uart_top|byte_index[3]~14_combout  & ((\u_json_to_uart_top|Mux1~0_combout  & (\u_json_to_uart_top|Mux7~27_combout )) # (!\u_json_to_uart_top|Mux1~0_combout  & ((\u_json_to_uart_top|Mux7~84_combout ))))) # 
// (!\u_json_to_uart_top|byte_index[3]~14_combout  & (((\u_json_to_uart_top|Mux1~0_combout ))))

	.dataa(\u_json_to_uart_top|byte_index[3]~14_combout ),
	.datab(\u_json_to_uart_top|Mux7~27_combout ),
	.datac(\u_json_to_uart_top|Mux1~0_combout ),
	.datad(\u_json_to_uart_top|Mux7~84_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux1~1 .lut_mask = 16'hDAD0;
defparam \u_json_to_uart_top|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N1
dffeas \u_json_to_uart_top|data_out[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|data_out[1] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N22
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|data_tx_temp~6 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|data_tx_temp~6_combout  = (\btn_resend~input_o  & \u_json_to_uart_top|data_out [1])

	.dataa(gnd),
	.datab(\btn_resend~input_o ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|data_out [1]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|data_tx_temp~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp~6 .lut_mask = 16'hCC00;
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N6
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|data_tx_temp[1]~feeder (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|data_tx_temp[1]~feeder_combout  = \u_json_to_uart_top|uart_tx_inst|data_tx_temp~6_combout 

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|data_tx_temp~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[1]~feeder .lut_mask = 16'hCCCC;
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N7
dffeas \u_json_to_uart_top|uart_tx_inst|data_tx_temp[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|data_tx_temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[1] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N20
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~102 (
// Equation(s):
// \u_json_to_uart_top|Mux7~102_combout  = (\u_json_to_uart_top|Mux7~24_combout  & ((\u_json_to_uart_top|byte_index[1]~6_combout  & (\u_json_to_uart_top|WideOr2~0_combout  & !\u_json_to_uart_top|byte_index[0]~10_combout )) # 
// (!\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|byte_index[0]~10_combout )))))

	.dataa(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datab(\u_json_to_uart_top|WideOr2~0_combout ),
	.datac(\u_json_to_uart_top|Mux7~24_combout ),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~102_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~102 .lut_mask = 16'h5080;
defparam \u_json_to_uart_top|Mux7~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N30
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~29 (
// Equation(s):
// \u_json_to_uart_top|Mux7~29_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & !\u_json_to_uart_top|byte_index[2]~2_combout )

	.dataa(gnd),
	.datab(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~29 .lut_mask = 16'h00CC;
defparam \u_json_to_uart_top|Mux7~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N2
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~100 (
// Equation(s):
// \u_json_to_uart_top|Mux7~100_combout  = (\u_json_to_uart_top|Mux7~29_combout  & ((\u_json_to_uart_top|byte_index[0]~10_combout  & (\u_json_to_uart_top|Decoder2~0_combout )) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & 
// ((\u_json_to_uart_top|Decoder2~2_combout )))))

	.dataa(\u_json_to_uart_top|Decoder2~0_combout ),
	.datab(\u_json_to_uart_top|Decoder2~2_combout ),
	.datac(\u_json_to_uart_top|Mux7~29_combout ),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~100_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~100 .lut_mask = 16'hA0C0;
defparam \u_json_to_uart_top|Mux7~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N12
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~99 (
// Equation(s):
// \u_json_to_uart_top|Mux7~99_combout  = (\u_json_to_uart_top|byte_index[2]~2_combout  & ((\u_json_to_uart_top|byte_index[1]~6_combout  & ((!\u_json_to_uart_top|WideOr2~0_combout ))) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & 
// (\u_json_to_uart_top|Decoder2~1_combout ))))

	.dataa(\u_json_to_uart_top|Decoder2~1_combout ),
	.datab(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datac(\u_json_to_uart_top|WideOr2~0_combout ),
	.datad(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~99_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~99 .lut_mask = 16'h0C88;
defparam \u_json_to_uart_top|Mux7~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N8
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~101 (
// Equation(s):
// \u_json_to_uart_top|Mux7~101_combout  = (!\u_json_to_uart_top|byte_index [5] & ((\u_json_to_uart_top|Mux7~100_combout ) # ((!\u_json_to_uart_top|byte_index[0]~10_combout  & \u_json_to_uart_top|Mux7~99_combout ))))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|Mux7~100_combout ),
	.datac(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datad(\u_json_to_uart_top|Mux7~99_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~101_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~101 .lut_mask = 16'h4544;
defparam \u_json_to_uart_top|Mux7~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N6
cycloneive_lcell_comb \u_json_to_uart_top|Mux0~0 (
// Equation(s):
// \u_json_to_uart_top|Mux0~0_combout  = (\u_json_to_uart_top|byte_index [4] & ((\u_json_to_uart_top|byte_index[3]~14_combout  & ((\u_json_to_uart_top|Mux7~101_combout ))) # (!\u_json_to_uart_top|byte_index[3]~14_combout  & 
// (\u_json_to_uart_top|Mux7~102_combout )))) # (!\u_json_to_uart_top|byte_index [4] & (((\u_json_to_uart_top|byte_index[3]~14_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~102_combout ),
	.datab(\u_json_to_uart_top|byte_index [4]),
	.datac(\u_json_to_uart_top|byte_index[3]~14_combout ),
	.datad(\u_json_to_uart_top|Mux7~101_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux0~0 .lut_mask = 16'hF838;
defparam \u_json_to_uart_top|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N22
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~96 (
// Equation(s):
// \u_json_to_uart_top|Mux7~96_combout  = (!\u_json_to_uart_top|byte_index [5] & ((\u_json_to_uart_top|byte_index[0]~10_combout  & ((!\u_json_to_uart_top|json_len_test[0]~0_combout ))) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & 
// (\u_json_to_uart_top|Decoder2~3_combout ))))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|Decoder2~3_combout ),
	.datac(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datad(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~96_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~96 .lut_mask = 16'h0454;
defparam \u_json_to_uart_top|Mux7~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N28
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~97 (
// Equation(s):
// \u_json_to_uart_top|Mux7~97_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & (((\u_json_to_uart_top|byte_index[0]~10_combout )))) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & (\u_json_to_uart_top|byte_index[2]~2_combout  & 
// (\u_json_to_uart_top|Mux7~96_combout )))

	.dataa(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datab(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datac(\u_json_to_uart_top|Mux7~96_combout ),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~97_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~97 .lut_mask = 16'hEA40;
defparam \u_json_to_uart_top|Mux7~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N30
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~118 (
// Equation(s):
// \u_json_to_uart_top|Mux7~118_combout  = (!\u_json_to_uart_top|byte_index [5] & (!\u_json_to_uart_top|byte_index[2]~2_combout  & \u_json_to_uart_top|Decoder2~2_combout ))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datac(\u_json_to_uart_top|Decoder2~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~118_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~118 .lut_mask = 16'h1010;
defparam \u_json_to_uart_top|Mux7~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N6
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~34 (
// Equation(s):
// \u_json_to_uart_top|Mux7~34_combout  = (!\u_json_to_uart_top|byte_index [5] & ((\u_json_to_uart_top|byte_index[2]~2_combout  & (\u_json_to_uart_top|Decoder2~2_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & 
// ((!\u_json_to_uart_top|WideOr2~0_combout )))))

	.dataa(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datab(\u_json_to_uart_top|byte_index [5]),
	.datac(\u_json_to_uart_top|Decoder2~2_combout ),
	.datad(\u_json_to_uart_top|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~34_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~34 .lut_mask = 16'h2031;
defparam \u_json_to_uart_top|Mux7~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N10
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~98 (
// Equation(s):
// \u_json_to_uart_top|Mux7~98_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|Mux7~97_combout  & ((\u_json_to_uart_top|Mux7~34_combout ))) # (!\u_json_to_uart_top|Mux7~97_combout  & (\u_json_to_uart_top|Mux7~118_combout )))) 
// # (!\u_json_to_uart_top|byte_index[1]~6_combout  & (\u_json_to_uart_top|Mux7~97_combout ))

	.dataa(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datab(\u_json_to_uart_top|Mux7~97_combout ),
	.datac(\u_json_to_uart_top|Mux7~118_combout ),
	.datad(\u_json_to_uart_top|Mux7~34_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~98_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~98 .lut_mask = 16'hEC64;
defparam \u_json_to_uart_top|Mux7~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N16
cycloneive_lcell_comb \u_json_to_uart_top|Mux0~1 (
// Equation(s):
// \u_json_to_uart_top|Mux0~1_combout  = (\u_json_to_uart_top|Mux0~0_combout  & ((\u_json_to_uart_top|Mux7~104_combout ) # ((\u_json_to_uart_top|byte_index [4])))) # (!\u_json_to_uart_top|Mux0~0_combout  & (((\u_json_to_uart_top|Mux7~98_combout  & 
// !\u_json_to_uart_top|byte_index [4]))))

	.dataa(\u_json_to_uart_top|Mux0~0_combout ),
	.datab(\u_json_to_uart_top|Mux7~104_combout ),
	.datac(\u_json_to_uart_top|Mux7~98_combout ),
	.datad(\u_json_to_uart_top|byte_index [4]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux0~1 .lut_mask = 16'hAAD8;
defparam \u_json_to_uart_top|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N17
dffeas \u_json_to_uart_top|data_out[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|data_out[0] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N4
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|data_tx_temp~7 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|data_tx_temp~7_combout  = (\btn_resend~input_o  & \u_json_to_uart_top|data_out [0])

	.dataa(gnd),
	.datab(\btn_resend~input_o ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|data_out [0]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|data_tx_temp~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp~7 .lut_mask = 16'hCC00;
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N25
dffeas \u_json_to_uart_top|uart_tx_inst|data_tx_temp[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_json_to_uart_top|uart_tx_inst|data_tx_temp~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|data_tx_temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[0] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N24
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Mux0~2 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Mux0~2_combout  = (\u_json_to_uart_top|uart_tx_inst|bit_n [1] & (((\u_json_to_uart_top|uart_tx_inst|bit_n [0])))) # (!\u_json_to_uart_top|uart_tx_inst|bit_n [1] & ((\u_json_to_uart_top|uart_tx_inst|bit_n [0] & 
// (\u_json_to_uart_top|uart_tx_inst|data_tx_temp [1])) # (!\u_json_to_uart_top|uart_tx_inst|bit_n [0] & ((\u_json_to_uart_top|uart_tx_inst|data_tx_temp [0])))))

	.dataa(\u_json_to_uart_top|uart_tx_inst|data_tx_temp [1]),
	.datab(\u_json_to_uart_top|uart_tx_inst|bit_n [1]),
	.datac(\u_json_to_uart_top|uart_tx_inst|data_tx_temp [0]),
	.datad(\u_json_to_uart_top|uart_tx_inst|bit_n [0]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Mux0~2 .lut_mask = 16'hEE30;
defparam \u_json_to_uart_top|uart_tx_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N18
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Mux0~3 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Mux0~3_combout  = (\u_json_to_uart_top|uart_tx_inst|bit_n [1] & ((\u_json_to_uart_top|uart_tx_inst|Mux0~2_combout  & ((\u_json_to_uart_top|uart_tx_inst|data_tx_temp [3]))) # 
// (!\u_json_to_uart_top|uart_tx_inst|Mux0~2_combout  & (\u_json_to_uart_top|uart_tx_inst|data_tx_temp [2])))) # (!\u_json_to_uart_top|uart_tx_inst|bit_n [1] & (((\u_json_to_uart_top|uart_tx_inst|Mux0~2_combout ))))

	.dataa(\u_json_to_uart_top|uart_tx_inst|data_tx_temp [2]),
	.datab(\u_json_to_uart_top|uart_tx_inst|bit_n [1]),
	.datac(\u_json_to_uart_top|uart_tx_inst|data_tx_temp [3]),
	.datad(\u_json_to_uart_top|uart_tx_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Mux0~3 .lut_mask = 16'hF388;
defparam \u_json_to_uart_top|uart_tx_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N18
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~10 (
// Equation(s):
// \u_json_to_uart_top|Mux7~10_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|byte_index[2]~2_combout  & (!\u_json_to_uart_top|WideOr2~1_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & 
// ((\u_json_to_uart_top|WideOr2~0_combout ))))) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & (((\u_json_to_uart_top|byte_index[2]~2_combout ))))

	.dataa(\u_json_to_uart_top|WideOr2~1_combout ),
	.datab(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datac(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datad(\u_json_to_uart_top|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~10 .lut_mask = 16'h7C70;
defparam \u_json_to_uart_top|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N22
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~11 (
// Equation(s):
// \u_json_to_uart_top|Mux7~11_combout  = (\u_json_to_uart_top|byte_index[0]~10_combout  & ((\u_FSM|current_drive_state.STOP~q ) # (!\u_json_to_uart_top|byte_index[2]~2_combout )))

	.dataa(\u_FSM|current_drive_state.STOP~q ),
	.datab(gnd),
	.datac(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~11 .lut_mask = 16'hA0F0;
defparam \u_json_to_uart_top|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N24
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~12 (
// Equation(s):
// \u_json_to_uart_top|Mux7~12_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & (((\u_json_to_uart_top|Mux7~11_combout )))) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|Mux7~11_combout  & 
// (\u_json_to_uart_top|Decoder2~1_combout )) # (!\u_json_to_uart_top|Mux7~11_combout  & ((\u_json_to_uart_top|Decoder2~0_combout )))))

	.dataa(\u_json_to_uart_top|Decoder2~1_combout ),
	.datab(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datac(\u_json_to_uart_top|Decoder2~0_combout ),
	.datad(\u_json_to_uart_top|Mux7~11_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~12 .lut_mask = 16'hEE30;
defparam \u_json_to_uart_top|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N28
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~13 (
// Equation(s):
// \u_json_to_uart_top|Mux7~13_combout  = (!\u_json_to_uart_top|byte_index [5] & ((\u_json_to_uart_top|Mux7~10_combout ) # (!\u_json_to_uart_top|Mux7~12_combout )))

	.dataa(\u_json_to_uart_top|Mux7~10_combout ),
	.datab(\u_json_to_uart_top|byte_index [5]),
	.datac(gnd),
	.datad(\u_json_to_uart_top|Mux7~12_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~13 .lut_mask = 16'h2233;
defparam \u_json_to_uart_top|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N12
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~22 (
// Equation(s):
// \u_json_to_uart_top|Mux7~22_combout  = (\u_json_to_uart_top|byte_index[0]~10_combout  & (((\u_json_to_uart_top|WideOr2~0_combout  & !\u_json_to_uart_top|byte_index[1]~6_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout ))) # 
// (!\u_json_to_uart_top|byte_index[0]~10_combout  & ((\u_json_to_uart_top|byte_index[2]~2_combout  $ (\u_json_to_uart_top|byte_index[1]~6_combout ))))

	.dataa(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datab(\u_json_to_uart_top|WideOr2~0_combout ),
	.datac(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datad(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~22_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~22 .lut_mask = 16'h0FDA;
defparam \u_json_to_uart_top|Mux7~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N6
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~21 (
// Equation(s):
// \u_json_to_uart_top|Mux7~21_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|byte_index[0]~10_combout  & ((!\u_json_to_uart_top|Decoder2~2_combout ))) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & 
// (!\u_json_to_uart_top|Decoder2~1_combout ))))

	.dataa(\u_json_to_uart_top|Decoder2~1_combout ),
	.datab(\u_json_to_uart_top|Decoder2~2_combout ),
	.datac(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datad(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~21 .lut_mask = 16'h3500;
defparam \u_json_to_uart_top|Mux7~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N26
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~23 (
// Equation(s):
// \u_json_to_uart_top|Mux7~23_combout  = (!\u_json_to_uart_top|byte_index [5] & ((\u_json_to_uart_top|Mux7~22_combout ) # (\u_json_to_uart_top|Mux7~21_combout )))

	.dataa(\u_json_to_uart_top|Mux7~22_combout ),
	.datab(\u_json_to_uart_top|Mux7~21_combout ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|byte_index [5]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~23_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~23 .lut_mask = 16'h00EE;
defparam \u_json_to_uart_top|Mux7~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N8
cycloneive_lcell_comb \u_json_to_uart_top|json_len_test[0]~1 (
// Equation(s):
// \u_json_to_uart_top|json_len_test[0]~1_combout  = (!\u_FSM|current_drive_state.RIGHT~q  & (\u_FSM|current_drive_state.SLOW~q  $ (!\u_FSM|current_drive_state.STOP~q )))

	.dataa(\u_FSM|current_drive_state.SLOW~q ),
	.datab(gnd),
	.datac(\u_FSM|current_drive_state.RIGHT~q ),
	.datad(\u_FSM|current_drive_state.STOP~q ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|json_len_test[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|json_len_test[0]~1 .lut_mask = 16'h0A05;
defparam \u_json_to_uart_top|json_len_test[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N22
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~18 (
// Equation(s):
// \u_json_to_uart_top|Mux7~18_combout  = (\u_json_to_uart_top|byte_index[2]~2_combout  & (\u_json_to_uart_top|WideOr3~0_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & ((!\u_json_to_uart_top|json_len_test[0]~1_combout )))

	.dataa(\u_json_to_uart_top|WideOr3~0_combout ),
	.datab(\u_json_to_uart_top|json_len_test[0]~1_combout ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~18 .lut_mask = 16'hAA33;
defparam \u_json_to_uart_top|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N24
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~19 (
// Equation(s):
// \u_json_to_uart_top|Mux7~19_combout  = (\u_json_to_uart_top|byte_index[0]~10_combout  & (\u_json_to_uart_top|Mux7~18_combout )) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & (((\u_json_to_uart_top|WideOr2~0_combout ) # 
// (!\u_json_to_uart_top|byte_index[2]~2_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~18_combout ),
	.datab(\u_json_to_uart_top|WideOr2~0_combout ),
	.datac(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~19 .lut_mask = 16'hAACF;
defparam \u_json_to_uart_top|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N8
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~15 (
// Equation(s):
// \u_json_to_uart_top|Mux7~15_combout  = (\u_json_to_uart_top|byte_index[2]~2_combout  & (((\u_json_to_uart_top|byte_index[0]~10_combout )))) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & (!\u_json_to_uart_top|byte_index [5] & 
// ((\u_json_to_uart_top|json_len_test[0]~0_combout ) # (\u_json_to_uart_top|byte_index[0]~10_combout ))))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.datac(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~15 .lut_mask = 16'hF054;
defparam \u_json_to_uart_top|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y4_N0
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~17 (
// Equation(s):
// \u_json_to_uart_top|Mux7~17_combout  = (\u_json_to_uart_top|Mux7~15_combout  & (((!\u_json_to_uart_top|byte_index[2]~2_combout ) # (!\u_json_to_uart_top|Mux7~16_combout )))) # (!\u_json_to_uart_top|Mux7~15_combout  & (\u_json_to_uart_top|Mux7~14_combout  
// & ((\u_json_to_uart_top|byte_index[2]~2_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~14_combout ),
	.datab(\u_json_to_uart_top|Mux7~16_combout ),
	.datac(\u_json_to_uart_top|Mux7~15_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~17 .lut_mask = 16'h3AF0;
defparam \u_json_to_uart_top|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N14
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~20 (
// Equation(s):
// \u_json_to_uart_top|Mux7~20_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & (((\u_json_to_uart_top|Mux7~17_combout )))) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & (\u_json_to_uart_top|Mux7~19_combout  & ((!\u_json_to_uart_top|byte_index 
// [5]))))

	.dataa(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datab(\u_json_to_uart_top|Mux7~19_combout ),
	.datac(\u_json_to_uart_top|Mux7~17_combout ),
	.datad(\u_json_to_uart_top|byte_index [5]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~20 .lut_mask = 16'hA0E4;
defparam \u_json_to_uart_top|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N4
cycloneive_lcell_comb \u_json_to_uart_top|Mux5~0 (
// Equation(s):
// \u_json_to_uart_top|Mux5~0_combout  = (\u_json_to_uart_top|byte_index[3]~14_combout  & (((!\u_json_to_uart_top|byte_index [4])))) # (!\u_json_to_uart_top|byte_index[3]~14_combout  & ((\u_json_to_uart_top|byte_index [4] & 
// (\u_json_to_uart_top|Mux7~23_combout )) # (!\u_json_to_uart_top|byte_index [4] & ((\u_json_to_uart_top|Mux7~20_combout )))))

	.dataa(\u_json_to_uart_top|Mux7~23_combout ),
	.datab(\u_json_to_uart_top|byte_index[3]~14_combout ),
	.datac(\u_json_to_uart_top|Mux7~20_combout ),
	.datad(\u_json_to_uart_top|byte_index [4]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux5~0 .lut_mask = 16'h22FC;
defparam \u_json_to_uart_top|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N20
cycloneive_lcell_comb \u_json_to_uart_top|Mux5~1 (
// Equation(s):
// \u_json_to_uart_top|Mux5~1_combout  = (\u_json_to_uart_top|Mux5~0_combout  & ((\u_json_to_uart_top|Mux7~27_combout ) # ((!\u_json_to_uart_top|byte_index[3]~14_combout )))) # (!\u_json_to_uart_top|Mux5~0_combout  & (((\u_json_to_uart_top|Mux7~13_combout  & 
// \u_json_to_uart_top|byte_index[3]~14_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~27_combout ),
	.datab(\u_json_to_uart_top|Mux7~13_combout ),
	.datac(\u_json_to_uart_top|Mux5~0_combout ),
	.datad(\u_json_to_uart_top|byte_index[3]~14_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux5~1 .lut_mask = 16'hACF0;
defparam \u_json_to_uart_top|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N21
dffeas \u_json_to_uart_top|data_out[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|data_out[5] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N28
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|data_tx_temp~0 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|data_tx_temp~0_combout  = (\btn_resend~input_o  & \u_json_to_uart_top|data_out [5])

	.dataa(gnd),
	.datab(\btn_resend~input_o ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|data_out [5]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|data_tx_temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp~0 .lut_mask = 16'hCC00;
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N12
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|data_tx_temp[5]~feeder (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|data_tx_temp[5]~feeder_combout  = \u_json_to_uart_top|uart_tx_inst|data_tx_temp~0_combout 

	.dataa(\u_json_to_uart_top|uart_tx_inst|data_tx_temp~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[5]~feeder .lut_mask = 16'hAAAA;
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N13
dffeas \u_json_to_uart_top|uart_tx_inst|data_tx_temp[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|data_tx_temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[5] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N14
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~35 (
// Equation(s):
// \u_json_to_uart_top|Mux7~35_combout  = (!\u_json_to_uart_top|byte_index [5] & (!\u_json_to_uart_top|byte_index[1]~6_combout  & !\u_json_to_uart_top|byte_index[2]~2_combout ))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(gnd),
	.datac(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~35_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~35 .lut_mask = 16'h0005;
defparam \u_json_to_uart_top|Mux7~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N10
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~41 (
// Equation(s):
// \u_json_to_uart_top|Mux7~41_combout  = (\u_json_to_uart_top|byte_index[0]~10_combout  & (\u_json_to_uart_top|Decoder2~3_combout  & ((\u_json_to_uart_top|Mux7~35_combout )))) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & 
// (((!\u_json_to_uart_top|Mux7~31_combout ))))

	.dataa(\u_json_to_uart_top|Decoder2~3_combout ),
	.datab(\u_json_to_uart_top|Mux7~31_combout ),
	.datac(\u_json_to_uart_top|Mux7~35_combout ),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~41_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~41 .lut_mask = 16'hA033;
defparam \u_json_to_uart_top|Mux7~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N8
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~36 (
// Equation(s):
// \u_json_to_uart_top|Mux7~36_combout  = (\u_json_to_uart_top|byte_index[0]~10_combout  & (!\u_json_to_uart_top|Decoder2~1_combout )) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & ((!\u_json_to_uart_top|Decoder2~0_combout )))

	.dataa(\u_json_to_uart_top|Decoder2~1_combout ),
	.datab(\u_json_to_uart_top|Decoder2~0_combout ),
	.datac(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~36_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~36 .lut_mask = 16'h5353;
defparam \u_json_to_uart_top|Mux7~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y4_N30
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~37 (
// Equation(s):
// \u_json_to_uart_top|Mux7~37_combout  = (\u_json_to_uart_top|Mux7~34_combout  & ((\u_json_to_uart_top|always1~0_combout ) # ((\u_json_to_uart_top|Mux7~35_combout  & !\u_json_to_uart_top|Mux7~36_combout )))) # (!\u_json_to_uart_top|Mux7~34_combout  & 
// (((\u_json_to_uart_top|Mux7~35_combout  & !\u_json_to_uart_top|Mux7~36_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~34_combout ),
	.datab(\u_json_to_uart_top|always1~0_combout ),
	.datac(\u_json_to_uart_top|Mux7~35_combout ),
	.datad(\u_json_to_uart_top|Mux7~36_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~37_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~37 .lut_mask = 16'h88F8;
defparam \u_json_to_uart_top|Mux7~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N10
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~39 (
// Equation(s):
// \u_json_to_uart_top|Mux7~39_combout  = (\u_json_to_uart_top|Decoder2~2_combout  & (!\u_json_to_uart_top|byte_index [5] & \u_json_to_uart_top|byte_index[2]~2_combout ))

	.dataa(\u_json_to_uart_top|Decoder2~2_combout ),
	.datab(gnd),
	.datac(\u_json_to_uart_top|byte_index [5]),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~39_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~39 .lut_mask = 16'h0A00;
defparam \u_json_to_uart_top|Mux7~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N4
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~38 (
// Equation(s):
// \u_json_to_uart_top|Mux7~38_combout  = (!\u_json_to_uart_top|byte_index [5] & (!\u_json_to_uart_top|byte_index[1]~6_combout  & ((!\u_json_to_uart_top|byte_index[2]~2_combout ) # (!\u_json_to_uart_top|WideOr2~0_combout ))))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|WideOr2~0_combout ),
	.datac(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~38_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~38 .lut_mask = 16'h0105;
defparam \u_json_to_uart_top|Mux7~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N24
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~40 (
// Equation(s):
// \u_json_to_uart_top|Mux7~40_combout  = (\u_json_to_uart_top|byte_index[0]~10_combout  & ((\u_json_to_uart_top|Mux7~38_combout ) # ((\u_json_to_uart_top|Mux7~39_combout  & \u_json_to_uart_top|byte_index[1]~6_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~39_combout ),
	.datab(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datac(\u_json_to_uart_top|Mux7~38_combout ),
	.datad(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~40_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~40 .lut_mask = 16'hC8C0;
defparam \u_json_to_uart_top|Mux7~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N0
cycloneive_lcell_comb \u_json_to_uart_top|Mux6~0 (
// Equation(s):
// \u_json_to_uart_top|Mux6~0_combout  = (\u_json_to_uart_top|byte_index[3]~14_combout  & ((\u_json_to_uart_top|Mux7~37_combout ) # ((!\u_json_to_uart_top|byte_index [4])))) # (!\u_json_to_uart_top|byte_index[3]~14_combout  & 
// (((\u_json_to_uart_top|Mux7~40_combout  & \u_json_to_uart_top|byte_index [4]))))

	.dataa(\u_json_to_uart_top|Mux7~37_combout ),
	.datab(\u_json_to_uart_top|Mux7~40_combout ),
	.datac(\u_json_to_uart_top|byte_index[3]~14_combout ),
	.datad(\u_json_to_uart_top|byte_index [4]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux6~0 .lut_mask = 16'hACF0;
defparam \u_json_to_uart_top|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N0
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~28 (
// Equation(s):
// \u_json_to_uart_top|Mux7~28_combout  = (!\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|byte_index[2]~2_combout  & (\u_json_to_uart_top|Decoder2~2_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & 
// ((\u_json_to_uart_top|json_len_test[0]~1_combout )))))

	.dataa(\u_json_to_uart_top|Decoder2~2_combout ),
	.datab(\u_json_to_uart_top|json_len_test[0]~1_combout ),
	.datac(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~28_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~28 .lut_mask = 16'h0A0C;
defparam \u_json_to_uart_top|Mux7~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N2
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~116 (
// Equation(s):
// \u_json_to_uart_top|Mux7~116_combout  = (\u_json_to_uart_top|Mux7~28_combout ) # ((\u_json_to_uart_top|byte_index[1]~6_combout  & (!\u_json_to_uart_top|byte_index[2]~2_combout  & !\u_json_to_uart_top|WideOr2~0_combout )))

	.dataa(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datab(\u_json_to_uart_top|Mux7~28_combout ),
	.datac(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datad(\u_json_to_uart_top|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~116_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~116 .lut_mask = 16'hCCCE;
defparam \u_json_to_uart_top|Mux7~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N22
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~32 (
// Equation(s):
// \u_json_to_uart_top|Mux7~32_combout  = (\u_json_to_uart_top|byte_index[0]~10_combout  & (\u_json_to_uart_top|byte_index[2]~2_combout  & (\u_json_to_uart_top|json_flat~0_combout ))) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & 
// (((!\u_json_to_uart_top|Mux7~31_combout ))))

	.dataa(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datab(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datac(\u_json_to_uart_top|json_flat~0_combout ),
	.datad(\u_json_to_uart_top|Mux7~31_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~32_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~32 .lut_mask = 16'h80D5;
defparam \u_json_to_uart_top|Mux7~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N12
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~33 (
// Equation(s):
// \u_json_to_uart_top|Mux7~33_combout  = (\u_json_to_uart_top|Mux7~30_combout  & ((\u_json_to_uart_top|Mux7~116_combout ) # ((\u_json_to_uart_top|byte_index[1]~6_combout  & \u_json_to_uart_top|Mux7~32_combout )))) # (!\u_json_to_uart_top|Mux7~30_combout  & 
// (\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|Mux7~32_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~30_combout ),
	.datab(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datac(\u_json_to_uart_top|Mux7~116_combout ),
	.datad(\u_json_to_uart_top|Mux7~32_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~33_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~33 .lut_mask = 16'hECA0;
defparam \u_json_to_uart_top|Mux7~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y4_N10
cycloneive_lcell_comb \u_json_to_uart_top|Mux6~1 (
// Equation(s):
// \u_json_to_uart_top|Mux6~1_combout  = (\u_json_to_uart_top|Mux6~0_combout  & ((\u_json_to_uart_top|Mux7~41_combout ) # ((\u_json_to_uart_top|byte_index [4])))) # (!\u_json_to_uart_top|Mux6~0_combout  & (((\u_json_to_uart_top|Mux7~33_combout  & 
// !\u_json_to_uart_top|byte_index [4]))))

	.dataa(\u_json_to_uart_top|Mux7~41_combout ),
	.datab(\u_json_to_uart_top|Mux6~0_combout ),
	.datac(\u_json_to_uart_top|Mux7~33_combout ),
	.datad(\u_json_to_uart_top|byte_index [4]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux6~1 .lut_mask = 16'hCCB8;
defparam \u_json_to_uart_top|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y4_N11
dffeas \u_json_to_uart_top|data_out[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|data_out[6] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N30
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|data_tx_temp~2 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|data_tx_temp~2_combout  = (\btn_resend~input_o  & \u_json_to_uart_top|data_out [6])

	.dataa(gnd),
	.datab(\btn_resend~input_o ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|data_out [6]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|data_tx_temp~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp~2 .lut_mask = 16'hCC00;
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N10
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|data_tx_temp[6]~feeder (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|data_tx_temp[6]~feeder_combout  = \u_json_to_uart_top|uart_tx_inst|data_tx_temp~2_combout 

	.dataa(\u_json_to_uart_top|uart_tx_inst|data_tx_temp~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[6]~feeder .lut_mask = 16'hAAAA;
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N11
dffeas \u_json_to_uart_top|uart_tx_inst|data_tx_temp[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|data_tx_temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[6] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N30
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~47 (
// Equation(s):
// \u_json_to_uart_top|Mux7~47_combout  = (\u_json_to_uart_top|byte_index[0]~10_combout  & ((\u_json_to_uart_top|byte_index[2]~2_combout  $ (!\u_json_to_uart_top|WideOr2~0_combout )))) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & 
// (\u_json_to_uart_top|Decoder2~3_combout  & (\u_json_to_uart_top|byte_index[2]~2_combout )))

	.dataa(\u_json_to_uart_top|Decoder2~3_combout ),
	.datab(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datac(\u_json_to_uart_top|WideOr2~0_combout ),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~47_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~47 .lut_mask = 16'hC388;
defparam \u_json_to_uart_top|Mux7~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N16
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~48 (
// Equation(s):
// \u_json_to_uart_top|Mux7~48_combout  = (\u_json_to_uart_top|Mux7~47_combout ) # ((!\u_json_to_uart_top|byte_index[0]~10_combout  & (!\u_json_to_uart_top|json_len_test[0]~0_combout  & !\u_json_to_uart_top|byte_index[2]~2_combout )))

	.dataa(\u_json_to_uart_top|Mux7~47_combout ),
	.datab(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datac(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~48 .lut_mask = 16'hAAAB;
defparam \u_json_to_uart_top|Mux7~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N14
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~43 (
// Equation(s):
// \u_json_to_uart_top|Mux7~43_combout  = (\u_json_to_uart_top|WideOr3~0_combout ) # (\u_json_to_uart_top|byte_index [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_json_to_uart_top|WideOr3~0_combout ),
	.datad(\u_json_to_uart_top|byte_index [5]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~43_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~43 .lut_mask = 16'hFFF0;
defparam \u_json_to_uart_top|Mux7~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N24
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~44 (
// Equation(s):
// \u_json_to_uart_top|Mux7~44_combout  = (!\u_FSM|HEX0~5_combout  & (\u_FSM|current_drive_state.FAST~q  & (\u_json_to_uart_top|WideOr2~1_combout  & !\u_json_to_uart_top|byte_index [5])))

	.dataa(\u_FSM|HEX0~5_combout ),
	.datab(\u_FSM|current_drive_state.FAST~q ),
	.datac(\u_json_to_uart_top|WideOr2~1_combout ),
	.datad(\u_json_to_uart_top|byte_index [5]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~44_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~44 .lut_mask = 16'h0040;
defparam \u_json_to_uart_top|Mux7~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N26
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~45 (
// Equation(s):
// \u_json_to_uart_top|Mux7~45_combout  = (\u_json_to_uart_top|byte_index[2]~2_combout  & (((\u_json_to_uart_top|byte_index[0]~10_combout )))) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & ((\u_json_to_uart_top|byte_index[0]~10_combout  & 
// (!\u_json_to_uart_top|Mux7~43_combout )) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & ((\u_json_to_uart_top|Mux7~44_combout )))))

	.dataa(\u_json_to_uart_top|Mux7~43_combout ),
	.datab(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datac(\u_json_to_uart_top|Mux7~44_combout ),
	.datad(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~45_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~45 .lut_mask = 16'hDD30;
defparam \u_json_to_uart_top|Mux7~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N8
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~42 (
// Equation(s):
// \u_json_to_uart_top|Mux7~42_combout  = (\u_json_to_uart_top|json_len_test[0]~0_combout ) # (\u_json_to_uart_top|byte_index [5])

	.dataa(\u_json_to_uart_top|json_len_test[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_json_to_uart_top|byte_index [5]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~42_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~42 .lut_mask = 16'hFFAA;
defparam \u_json_to_uart_top|Mux7~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N12
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~46 (
// Equation(s):
// \u_json_to_uart_top|Mux7~46_combout  = (\u_json_to_uart_top|Mux7~45_combout  & (((\u_json_to_uart_top|json_flat~0_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout ))) # (!\u_json_to_uart_top|Mux7~45_combout  & 
// (\u_json_to_uart_top|byte_index[2]~2_combout  & (!\u_json_to_uart_top|Mux7~42_combout )))

	.dataa(\u_json_to_uart_top|Mux7~45_combout ),
	.datab(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.datac(\u_json_to_uart_top|Mux7~42_combout ),
	.datad(\u_json_to_uart_top|json_flat~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~46 .lut_mask = 16'hAE26;
defparam \u_json_to_uart_top|Mux7~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y3_N2
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~49 (
// Equation(s):
// \u_json_to_uart_top|Mux7~49_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & (((\u_json_to_uart_top|Mux7~46_combout )))) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & (\u_json_to_uart_top|Mux7~48_combout  & ((!\u_json_to_uart_top|byte_index 
// [5]))))

	.dataa(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datab(\u_json_to_uart_top|Mux7~48_combout ),
	.datac(\u_json_to_uart_top|Mux7~46_combout ),
	.datad(\u_json_to_uart_top|byte_index [5]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~49_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~49 .lut_mask = 16'hA0E4;
defparam \u_json_to_uart_top|Mux7~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N26
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~56 (
// Equation(s):
// \u_json_to_uart_top|Mux7~56_combout  = (\u_json_to_uart_top|byte_index[0]~10_combout  & ((\u_json_to_uart_top|byte_index[2]~2_combout  & (!\u_json_to_uart_top|json_flat~1_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & 
// ((\u_json_to_uart_top|Decoder2~2_combout ))))) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & (((\u_json_to_uart_top|byte_index[2]~2_combout ))))

	.dataa(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datab(\u_json_to_uart_top|json_flat~1_combout ),
	.datac(\u_json_to_uart_top|Decoder2~2_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~56_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~56 .lut_mask = 16'h77A0;
defparam \u_json_to_uart_top|Mux7~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N28
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~57 (
// Equation(s):
// \u_json_to_uart_top|Mux7~57_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & (\u_json_to_uart_top|Mux7~56_combout  & ((\u_json_to_uart_top|byte_index[0]~10_combout ) # (!\u_json_to_uart_top|WideOr3~0_combout )))) # 
// (!\u_json_to_uart_top|byte_index[1]~6_combout  & (\u_json_to_uart_top|byte_index[0]~10_combout ))

	.dataa(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datab(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datac(\u_json_to_uart_top|Mux7~56_combout ),
	.datad(\u_json_to_uart_top|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~57_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~57 .lut_mask = 16'hC4E4;
defparam \u_json_to_uart_top|Mux7~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N6
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~58 (
// Equation(s):
// \u_json_to_uart_top|Mux7~58_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & (!\u_json_to_uart_top|byte_index [5] & ((!\u_json_to_uart_top|Mux7~57_combout )))) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & 
// ((\u_json_to_uart_top|Mux7~57_combout  & (!\u_json_to_uart_top|byte_index [5])) # (!\u_json_to_uart_top|Mux7~57_combout  & ((\u_json_to_uart_top|Mux7~39_combout )))))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datac(\u_json_to_uart_top|Mux7~39_combout ),
	.datad(\u_json_to_uart_top|Mux7~57_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~58_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~58 .lut_mask = 16'h1174;
defparam \u_json_to_uart_top|Mux7~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N6
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~54 (
// Equation(s):
// \u_json_to_uart_top|Mux7~54_combout  = (\u_json_to_uart_top|byte_index [5]) # ((\u_json_to_uart_top|byte_index[2]~2_combout  & (\u_json_to_uart_top|Decoder2~2_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & 
// ((!\u_json_to_uart_top|Decoder2~0_combout ))))

	.dataa(\u_json_to_uart_top|Decoder2~2_combout ),
	.datab(\u_json_to_uart_top|Decoder2~0_combout ),
	.datac(\u_json_to_uart_top|byte_index [5]),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~54_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~54 .lut_mask = 16'hFAF3;
defparam \u_json_to_uart_top|Mux7~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N22
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~52 (
// Equation(s):
// \u_json_to_uart_top|Mux7~52_combout  = (!\u_json_to_uart_top|byte_index [5] & ((\u_json_to_uart_top|byte_index[2]~2_combout  & (\u_json_to_uart_top|WideOr2~0_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & 
// ((!\u_json_to_uart_top|json_flat~1_combout )))))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_json_to_uart_top|WideOr2~0_combout ),
	.datac(\u_json_to_uart_top|json_flat~1_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~52_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~52 .lut_mask = 16'h4405;
defparam \u_json_to_uart_top|Mux7~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N16
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~51 (
// Equation(s):
// \u_json_to_uart_top|Mux7~51_combout  = (!\u_json_to_uart_top|byte_index [5] & ((\u_json_to_uart_top|byte_index[2]~2_combout  & ((\u_json_to_uart_top|json_flat~1_combout ))) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & (\u_FSM|HEX0~5_combout ))))

	.dataa(\u_json_to_uart_top|byte_index [5]),
	.datab(\u_FSM|HEX0~5_combout ),
	.datac(\u_json_to_uart_top|json_flat~1_combout ),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~51_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~51 .lut_mask = 16'h5044;
defparam \u_json_to_uart_top|Mux7~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N0
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~53 (
// Equation(s):
// \u_json_to_uart_top|Mux7~53_combout  = (\u_json_to_uart_top|byte_index[1]~6_combout  & (\u_json_to_uart_top|byte_index[0]~10_combout )) # (!\u_json_to_uart_top|byte_index[1]~6_combout  & ((\u_json_to_uart_top|byte_index[0]~10_combout  & 
// ((\u_json_to_uart_top|Mux7~51_combout ))) # (!\u_json_to_uart_top|byte_index[0]~10_combout  & (\u_json_to_uart_top|Mux7~52_combout ))))

	.dataa(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datab(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datac(\u_json_to_uart_top|Mux7~52_combout ),
	.datad(\u_json_to_uart_top|Mux7~51_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~53_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~53 .lut_mask = 16'hDC98;
defparam \u_json_to_uart_top|Mux7~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N2
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~50 (
// Equation(s):
// \u_json_to_uart_top|Mux7~50_combout  = (!\u_json_to_uart_top|byte_index [5] & ((\u_json_to_uart_top|byte_index[2]~2_combout  & (!\u_json_to_uart_top|json_flat~1_combout )) # (!\u_json_to_uart_top|byte_index[2]~2_combout  & 
// ((\u_json_to_uart_top|Decoder2~2_combout )))))

	.dataa(\u_json_to_uart_top|json_flat~1_combout ),
	.datab(\u_json_to_uart_top|Decoder2~2_combout ),
	.datac(\u_json_to_uart_top|byte_index [5]),
	.datad(\u_json_to_uart_top|byte_index[2]~2_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~50_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~50 .lut_mask = 16'h050C;
defparam \u_json_to_uart_top|Mux7~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N24
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~55 (
// Equation(s):
// \u_json_to_uart_top|Mux7~55_combout  = (\u_json_to_uart_top|Mux7~53_combout  & (((!\u_json_to_uart_top|byte_index[1]~6_combout )) # (!\u_json_to_uart_top|Mux7~54_combout ))) # (!\u_json_to_uart_top|Mux7~53_combout  & (((\u_json_to_uart_top|Mux7~50_combout 
//  & \u_json_to_uart_top|byte_index[1]~6_combout ))))

	.dataa(\u_json_to_uart_top|Mux7~54_combout ),
	.datab(\u_json_to_uart_top|Mux7~53_combout ),
	.datac(\u_json_to_uart_top|Mux7~50_combout ),
	.datad(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~55_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~55 .lut_mask = 16'h74CC;
defparam \u_json_to_uart_top|Mux7~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N8
cycloneive_lcell_comb \u_json_to_uart_top|Mux4~0 (
// Equation(s):
// \u_json_to_uart_top|Mux4~0_combout  = (\u_json_to_uart_top|byte_index[3]~14_combout  & (((\u_json_to_uart_top|Mux7~55_combout )) # (!\u_json_to_uart_top|byte_index [4]))) # (!\u_json_to_uart_top|byte_index[3]~14_combout  & (\u_json_to_uart_top|byte_index 
// [4] & (\u_json_to_uart_top|Mux7~58_combout )))

	.dataa(\u_json_to_uart_top|byte_index[3]~14_combout ),
	.datab(\u_json_to_uart_top|byte_index [4]),
	.datac(\u_json_to_uart_top|Mux7~58_combout ),
	.datad(\u_json_to_uart_top|Mux7~55_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux4~0 .lut_mask = 16'hEA62;
defparam \u_json_to_uart_top|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N24
cycloneive_lcell_comb \u_json_to_uart_top|Mux4~1 (
// Equation(s):
// \u_json_to_uart_top|Mux4~1_combout  = (\u_json_to_uart_top|byte_index [4] & (((\u_json_to_uart_top|Mux4~0_combout )))) # (!\u_json_to_uart_top|byte_index [4] & ((\u_json_to_uart_top|Mux4~0_combout  & (\u_json_to_uart_top|Mux7~41_combout )) # 
// (!\u_json_to_uart_top|Mux4~0_combout  & ((\u_json_to_uart_top|Mux7~49_combout )))))

	.dataa(\u_json_to_uart_top|Mux7~41_combout ),
	.datab(\u_json_to_uart_top|byte_index [4]),
	.datac(\u_json_to_uart_top|Mux7~49_combout ),
	.datad(\u_json_to_uart_top|Mux4~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux4~1 .lut_mask = 16'hEE30;
defparam \u_json_to_uart_top|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N25
dffeas \u_json_to_uart_top|data_out[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|data_out[4] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N8
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|data_tx_temp~3 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|data_tx_temp~3_combout  = (\btn_resend~input_o  & \u_json_to_uart_top|data_out [4])

	.dataa(gnd),
	.datab(\btn_resend~input_o ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|data_out [4]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|data_tx_temp~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp~3 .lut_mask = 16'hCC00;
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N21
dffeas \u_json_to_uart_top|uart_tx_inst|data_tx_temp[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_json_to_uart_top|uart_tx_inst|data_tx_temp~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|data_tx_temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[4] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N20
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Mux0~0 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Mux0~0_combout  = (\u_json_to_uart_top|uart_tx_inst|bit_n [1] & ((\u_json_to_uart_top|uart_tx_inst|data_tx_temp [6]) # ((\u_json_to_uart_top|uart_tx_inst|bit_n [0])))) # (!\u_json_to_uart_top|uart_tx_inst|bit_n [1] & 
// (((\u_json_to_uart_top|uart_tx_inst|data_tx_temp [4] & !\u_json_to_uart_top|uart_tx_inst|bit_n [0]))))

	.dataa(\u_json_to_uart_top|uart_tx_inst|data_tx_temp [6]),
	.datab(\u_json_to_uart_top|uart_tx_inst|bit_n [1]),
	.datac(\u_json_to_uart_top|uart_tx_inst|data_tx_temp [4]),
	.datad(\u_json_to_uart_top|uart_tx_inst|bit_n [0]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Mux0~0 .lut_mask = 16'hCCB8;
defparam \u_json_to_uart_top|uart_tx_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N2
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~60 (
// Equation(s):
// \u_json_to_uart_top|Mux7~60_combout  = (\u_json_to_uart_top|WideOr2~1_combout  & (\u_json_to_uart_top|byte_index[3]~14_combout  & (\u_json_to_uart_top|byte_index[0]~10_combout  & \u_json_to_uart_top|Decoder2~0_combout )))

	.dataa(\u_json_to_uart_top|WideOr2~1_combout ),
	.datab(\u_json_to_uart_top|byte_index[3]~14_combout ),
	.datac(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datad(\u_json_to_uart_top|Decoder2~0_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~60_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~60 .lut_mask = 16'h8000;
defparam \u_json_to_uart_top|Mux7~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N28
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~61 (
// Equation(s):
// \u_json_to_uart_top|Mux7~61_combout  = (\u_json_to_uart_top|Mux7~60_combout ) # ((!\u_json_to_uart_top|byte_index[0]~10_combout  & (!\u_json_to_uart_top|byte_index[3]~14_combout  & \u_json_to_uart_top|Decoder2~1_combout )))

	.dataa(\u_json_to_uart_top|byte_index[0]~10_combout ),
	.datab(\u_json_to_uart_top|byte_index[3]~14_combout ),
	.datac(\u_json_to_uart_top|Mux7~60_combout ),
	.datad(\u_json_to_uart_top|Decoder2~1_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~61_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~61 .lut_mask = 16'hF1F0;
defparam \u_json_to_uart_top|Mux7~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N4
cycloneive_lcell_comb \u_json_to_uart_top|Mux7~62 (
// Equation(s):
// \u_json_to_uart_top|Mux7~62_combout  = (\u_json_to_uart_top|Mux7~61_combout  & (\u_json_to_uart_top|Mux7~59_combout  & (\u_json_to_uart_top|byte_index[1]~6_combout  & \u_json_to_uart_top|byte_index [4])))

	.dataa(\u_json_to_uart_top|Mux7~61_combout ),
	.datab(\u_json_to_uart_top|Mux7~59_combout ),
	.datac(\u_json_to_uart_top|byte_index[1]~6_combout ),
	.datad(\u_json_to_uart_top|byte_index [4]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|Mux7~62_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|Mux7~62 .lut_mask = 16'h8000;
defparam \u_json_to_uart_top|Mux7~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N5
dffeas \u_json_to_uart_top|data_out[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\u_json_to_uart_top|Mux7~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_json_to_uart_top|data_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|data_out[7] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N14
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|data_tx_temp~4 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|data_tx_temp~4_combout  = (\btn_resend~input_o  & \u_json_to_uart_top|data_out [7])

	.dataa(gnd),
	.datab(\btn_resend~input_o ),
	.datac(gnd),
	.datad(\u_json_to_uart_top|data_out [7]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|data_tx_temp~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp~4 .lut_mask = 16'hCC00;
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y4_N27
dffeas \u_json_to_uart_top|uart_tx_inst|data_tx_temp[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_json_to_uart_top|uart_tx_inst|data_tx_temp~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_json_to_uart_top|uart_tx_inst|data_tx_temp[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_json_to_uart_top|uart_tx_inst|data_tx_temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[7] .is_wysiwyg = "true";
defparam \u_json_to_uart_top|uart_tx_inst|data_tx_temp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y4_N26
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Mux0~1 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Mux0~1_combout  = (\u_json_to_uart_top|uart_tx_inst|Mux0~0_combout  & (((\u_json_to_uart_top|uart_tx_inst|data_tx_temp [7]) # (!\u_json_to_uart_top|uart_tx_inst|bit_n [0])))) # 
// (!\u_json_to_uart_top|uart_tx_inst|Mux0~0_combout  & (\u_json_to_uart_top|uart_tx_inst|data_tx_temp [5] & ((\u_json_to_uart_top|uart_tx_inst|bit_n [0]))))

	.dataa(\u_json_to_uart_top|uart_tx_inst|data_tx_temp [5]),
	.datab(\u_json_to_uart_top|uart_tx_inst|Mux0~0_combout ),
	.datac(\u_json_to_uart_top|uart_tx_inst|data_tx_temp [7]),
	.datad(\u_json_to_uart_top|uart_tx_inst|bit_n [0]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Mux0~1 .lut_mask = 16'hE2CC;
defparam \u_json_to_uart_top|uart_tx_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N8
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Selector6~0 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Selector6~0_combout  = (!\u_json_to_uart_top|uart_tx_inst|current_state [2] & ((\u_json_to_uart_top|uart_tx_inst|bit_n [2] & ((\u_json_to_uart_top|uart_tx_inst|Mux0~1_combout ))) # (!\u_json_to_uart_top|uart_tx_inst|bit_n 
// [2] & (\u_json_to_uart_top|uart_tx_inst|Mux0~3_combout ))))

	.dataa(\u_json_to_uart_top|uart_tx_inst|Mux0~3_combout ),
	.datab(\u_json_to_uart_top|uart_tx_inst|current_state [2]),
	.datac(\u_json_to_uart_top|uart_tx_inst|bit_n [2]),
	.datad(\u_json_to_uart_top|uart_tx_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Selector6~0 .lut_mask = 16'h3202;
defparam \u_json_to_uart_top|uart_tx_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y4_N26
cycloneive_lcell_comb \u_json_to_uart_top|uart_tx_inst|Selector6~1 (
// Equation(s):
// \u_json_to_uart_top|uart_tx_inst|Selector6~1_combout  = (!\u_json_to_uart_top|uart_tx_inst|current_state [0] & ((\u_json_to_uart_top|uart_tx_inst|Selector6~0_combout ) # (!\u_json_to_uart_top|uart_tx_inst|current_state [1])))

	.dataa(gnd),
	.datab(\u_json_to_uart_top|uart_tx_inst|current_state [1]),
	.datac(\u_json_to_uart_top|uart_tx_inst|Selector6~0_combout ),
	.datad(\u_json_to_uart_top|uart_tx_inst|current_state [0]),
	.cin(gnd),
	.combout(\u_json_to_uart_top|uart_tx_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_json_to_uart_top|uart_tx_inst|Selector6~1 .lut_mask = 16'h00F3;
defparam \u_json_to_uart_top|uart_tx_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N1
cycloneive_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y60_N15
cycloneive_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y69_N8
cycloneive_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N22
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \ov7670_siod~input (
	.i(ov7670_siod),
	.ibar(gnd),
	.o(\ov7670_siod~input_o ));
// synopsys translate_off
defparam \ov7670_siod~input .bus_hold = "false";
defparam \ov7670_siod~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
