$comment
	File created using the following command:
		vcd file LogicalStep_Lab3.msim.vcd -direction
$end
$date
	Tue Feb 06 11:20:54 2018
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab3_top_vlg_vec_tst $end
$var reg 1 ! clkin_50 $end
$var reg 4 " pb [3:0] $end
$var reg 8 # sw [7:0] $end
$var wire 1 $ leds [7] $end
$var wire 1 % leds [6] $end
$var wire 1 & leds [5] $end
$var wire 1 ' leds [4] $end
$var wire 1 ( leds [3] $end
$var wire 1 ) leds [2] $end
$var wire 1 * leds [1] $end
$var wire 1 + leds [0] $end
$var wire 1 , seg7_char1 $end
$var wire 1 - seg7_char2 $end
$var wire 1 . seg7_data [6] $end
$var wire 1 / seg7_data [5] $end
$var wire 1 0 seg7_data [4] $end
$var wire 1 1 seg7_data [3] $end
$var wire 1 2 seg7_data [2] $end
$var wire 1 3 seg7_data [1] $end
$var wire 1 4 seg7_data [0] $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; pb[0]~input_o $end
$var wire 1 < pb[1]~input_o $end
$var wire 1 = pb[2]~input_o $end
$var wire 1 > pb[3]~input_o $end
$var wire 1 ? ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 @ ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 A ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 B seg7_data[1]~output_o $end
$var wire 1 C seg7_data[5]~output_o $end
$var wire 1 D seg7_data[6]~output_o $end
$var wire 1 E leds[0]~output_o $end
$var wire 1 F leds[1]~output_o $end
$var wire 1 G leds[2]~output_o $end
$var wire 1 H leds[3]~output_o $end
$var wire 1 I leds[4]~output_o $end
$var wire 1 J leds[5]~output_o $end
$var wire 1 K leds[6]~output_o $end
$var wire 1 L leds[7]~output_o $end
$var wire 1 M seg7_data[0]~output_o $end
$var wire 1 N seg7_data[2]~output_o $end
$var wire 1 O seg7_data[3]~output_o $end
$var wire 1 P seg7_data[4]~output_o $end
$var wire 1 Q seg7_char1~output_o $end
$var wire 1 R seg7_char2~output_o $end
$var wire 1 S sw[7]~input_o $end
$var wire 1 T sw[6]~input_o $end
$var wire 1 U sw[5]~input_o $end
$var wire 1 V sw[4]~input_o $end
$var wire 1 W INST2|Mux5~0_combout $end
$var wire 1 X sw[0]~input_o $end
$var wire 1 Y sw[3]~input_o $end
$var wire 1 Z sw[1]~input_o $end
$var wire 1 [ sw[2]~input_o $end
$var wire 1 \ INST3|Mux5~0_combout $end
$var wire 1 ] clkin_50~input_o $end
$var wire 1 ^ clkin_50~inputclkctrl_outclk $end
$var wire 1 _ INST4|clk_proc:COUNT[0]~0_combout $end
$var wire 1 ` INST4|clk_proc:COUNT[0]~q $end
$var wire 1 a INST4|clk_proc:COUNT[1]~1_combout $end
$var wire 1 b INST4|clk_proc:COUNT[1]~q $end
$var wire 1 c INST4|clk_proc:COUNT[1]~2 $end
$var wire 1 d INST4|clk_proc:COUNT[2]~1_combout $end
$var wire 1 e INST4|clk_proc:COUNT[2]~q $end
$var wire 1 f INST4|clk_proc:COUNT[2]~2 $end
$var wire 1 g INST4|clk_proc:COUNT[3]~1_combout $end
$var wire 1 h INST4|clk_proc:COUNT[3]~q $end
$var wire 1 i INST4|clk_proc:COUNT[3]~2 $end
$var wire 1 j INST4|clk_proc:COUNT[4]~1_combout $end
$var wire 1 k INST4|clk_proc:COUNT[4]~q $end
$var wire 1 l INST4|clk_proc:COUNT[4]~2 $end
$var wire 1 m INST4|clk_proc:COUNT[5]~1_combout $end
$var wire 1 n INST4|clk_proc:COUNT[5]~q $end
$var wire 1 o INST4|clk_proc:COUNT[5]~2 $end
$var wire 1 p INST4|clk_proc:COUNT[6]~1_combout $end
$var wire 1 q INST4|clk_proc:COUNT[6]~q $end
$var wire 1 r INST4|clk_proc:COUNT[6]~2 $end
$var wire 1 s INST4|clk_proc:COUNT[7]~1_combout $end
$var wire 1 t INST4|clk_proc:COUNT[7]~q $end
$var wire 1 u INST4|clk_proc:COUNT[7]~2 $end
$var wire 1 v INST4|clk_proc:COUNT[8]~1_combout $end
$var wire 1 w INST4|clk_proc:COUNT[8]~q $end
$var wire 1 x INST4|clk_proc:COUNT[8]~2 $end
$var wire 1 y INST4|clk_proc:COUNT[9]~1_combout $end
$var wire 1 z INST4|clk_proc:COUNT[9]~q $end
$var wire 1 { INST4|clk_proc:COUNT[9]~2 $end
$var wire 1 | INST4|clk_proc:COUNT[10]~1_combout $end
$var wire 1 } INST4|clk_proc:COUNT[10]~q $end
$var wire 1 ~ INST4|DOUT_TEMP[1]~0_combout $end
$var wire 1 !! INST2|Mux1~0_combout $end
$var wire 1 "! INST3|Mux1~0_combout $end
$var wire 1 #! INST4|DOUT_TEMP[5]~1_combout $end
$var wire 1 $! INST3|Mux0~0_combout $end
$var wire 1 %! INST2|Mux0~0_combout $end
$var wire 1 &! INST4|DOUT_TEMP[6]~2_combout $end
$var wire 1 '! INST1|AGTB~0_combout $end
$var wire 1 (! INST1|AGTB~2_combout $end
$var wire 1 )! INST1|AGTB~1_combout $end
$var wire 1 *! INST1|AEQB~0_combout $end
$var wire 1 +! INST1|ALTB~0_combout $end
$var wire 1 ,! INST1|AEQB~combout $end
$var wire 1 -! INST1|AGTB~3_combout $end
$var wire 1 .! INST3|Mux6~0_combout $end
$var wire 1 /! INST2|Mux6~0_combout $end
$var wire 1 0! INST4|DOUT[0]~0_combout $end
$var wire 1 1! INST3|Mux4~0_combout $end
$var wire 1 2! INST2|Mux4~0_combout $end
$var wire 1 3! INST4|DOUT[2]~2_combout $end
$var wire 1 4! INST2|Mux3~0_combout $end
$var wire 1 5! INST3|Mux3~0_combout $end
$var wire 1 6! INST4|DOUT[3]~3_combout $end
$var wire 1 7! INST3|Mux2~0_combout $end
$var wire 1 8! INST2|Mux2~0_combout $end
$var wire 1 9! INST4|DOUT[4]~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
bx "
b10000000 #
0+
0*
1)
0(
0'
0&
0%
0$
0,
1-
14
z3
12
11
10
z/
0.
05
16
x7
18
19
1:
x;
x<
x=
x>
0?
z@
zA
zB
zC
0D
0E
0F
1G
0H
0I
0J
0K
0L
1M
1N
1O
1P
0Q
1R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
x]
x^
1_
0`
0a
0b
0c
0d
0e
1f
0g
0h
0i
0j
0k
1l
0m
0n
0o
0p
0q
1r
0s
0t
0u
0v
0w
1x
0y
0z
0{
0|
0}
1~
0!!
0"!
1#!
0$!
1%!
0&!
1'!
0(!
0)!
0*!
1+!
1,!
1-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
$end
#50000
b10000001 #
1X
17!
15!
1.!
1*!
1"!
19!
16!
10!
0#!
0C
0M
0O
0P
00
01
04
0/
#100000
b10000011 #
b10000010 #
1Z
0X
07!
05!
11!
0.!
1$!
09!
06!
13!
00!
1&!
zD
1M
0N
1O
1P
10
11
02
14
z.
#150000
b10000011 #
1X
17!
01!
19!
03!
1N
0P
00
12
#200000
b10000111 #
b10000101 #
b10000100 #
1[
0Z
0X
15!
1.!
0"!
0*!
16!
10!
1#!
zC
0M
0O
01
04
z/
#250000
b10000101 #
1X
05!
0.!
1*!
1\
06!
00!
0~
0B
1M
1O
11
14
03
#300000
b10000111 #
b10000110 #
1Z
0X
07!
09!
1P
10
#350000
b10000111 #
1X
17!
15!
0$!
1"!
0\
19!
16!
0&!
0#!
1~
zB
0C
0D
0O
0P
00
01
0.
0/
z3
#400000
b10001111 #
b10001011 #
b10001001 #
b10001000 #
1Y
0[
0Z
0X
07!
05!
1)!
0'!
1$!
0"!
0*!
09!
06!
0,!
0-!
1&!
1#!
zC
zD
0G
1F
1O
1P
10
11
1*
0)
z.
z/
#450000
b10001001 #
1X
17!
1*!
19!
1,!
0+!
1E
0F
0P
00
0*
1+
#500000
b10001011 #
b10001010 #
1Z
0X
07!
15!
09!
16!
0O
1P
10
01
#550000
b10001011 #
1X
05!
1.!
1\
06!
10!
0~
0B
0M
1O
11
04
03
#600000
b10001111 #
b10001101 #
b10001100 #
1[
0Z
0X
11!
0)!
1"!
0*!
13!
0#!
0C
0N
02
0/
#650000
b10001101 #
1X
01!
1*!
0\
03!
1~
zB
1N
12
z3
#700000
b10001111 #
b10001110 #
1Z
0X
11!
0.!
0"!
1\
13!
00!
1#!
0~
0B
zC
1M
0N
02
14
z/
03
#750000
b10001111 #
1X
15!
16!
0O
01
#800000
b10000111 #
b10000011 #
b10000001 #
b10000000 #
0Y
0[
0Z
0X
05!
01!
1'!
0$!
0\
0*!
06!
03!
1+!
1-!
0&!
1~
zB
0D
1G
0E
1N
1O
11
12
0+
1)
0.
z3
#850000
b10000001 #
1X
17!
15!
1.!
1*!
1"!
19!
16!
10!
0#!
0C
0M
0O
0P
00
01
04
0/
#900000
b10000011 #
b10000010 #
1Z
0X
07!
05!
11!
0.!
1$!
09!
06!
13!
00!
1&!
zD
1M
0N
1O
1P
10
11
02
14
z.
#950000
b10000011 #
1X
17!
01!
19!
03!
1N
0P
00
12
#1000000
