{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686174929837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686174929841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 23:55:14 2023 " "Processing started: Wed Jun 07 23:55:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686174929841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686174929841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ej4_T5 -c Ej4_T5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ej4_T5 -c Ej4_T5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686174929841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686174930570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686174930570 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Divisor.v(13) " "Verilog HDL information at Divisor.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686174942142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686174942148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686174942148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Divisor " "Elaborating entity \"Divisor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686174942190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Divisor.v(26) " "Verilog HDL assignment warning at Divisor.v(26): truncated value with size 32 to match size of target (8)" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686174942191 "|Divisor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D Divisor.v(13) " "Verilog HDL Always Construct warning at Divisor.v(13): inferring latch(es) for variable \"D\", which holds its previous value in one or more paths through the always construct" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686174942192 "|Divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] Divisor.v(22) " "Inferred latch for \"D\[0\]\" at Divisor.v(22)" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686174942198 "|Divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] Divisor.v(22) " "Inferred latch for \"D\[1\]\" at Divisor.v(22)" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686174942198 "|Divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] Divisor.v(22) " "Inferred latch for \"D\[2\]\" at Divisor.v(22)" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686174942199 "|Divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] Divisor.v(22) " "Inferred latch for \"D\[3\]\" at Divisor.v(22)" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686174942199 "|Divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] Divisor.v(22) " "Inferred latch for \"D\[4\]\" at Divisor.v(22)" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686174942199 "|Divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] Divisor.v(22) " "Inferred latch for \"D\[5\]\" at Divisor.v(22)" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686174942199 "|Divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] Divisor.v(22) " "Inferred latch for \"D\[6\]\" at Divisor.v(22)" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686174942199 "|Divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] Divisor.v(22) " "Inferred latch for \"D\[7\]\" at Divisor.v(22)" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686174942199 "|Divisor"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "N\[0\] N\[0\]~_emulated N\[0\]~1 " "Register \"N\[0\]\" is converted into an equivalent circuit using register \"N\[0\]~_emulated\" and latch \"N\[0\]~1\"" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686174943168 "|Divisor|N[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "N\[1\] N\[1\]~_emulated N\[1\]~5 " "Register \"N\[1\]\" is converted into an equivalent circuit using register \"N\[1\]~_emulated\" and latch \"N\[1\]~5\"" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686174943168 "|Divisor|N[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "N\[2\] N\[2\]~_emulated N\[2\]~9 " "Register \"N\[2\]\" is converted into an equivalent circuit using register \"N\[2\]~_emulated\" and latch \"N\[2\]~9\"" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686174943168 "|Divisor|N[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "N\[3\] N\[3\]~_emulated N\[3\]~13 " "Register \"N\[3\]\" is converted into an equivalent circuit using register \"N\[3\]~_emulated\" and latch \"N\[3\]~13\"" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686174943168 "|Divisor|N[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "N\[4\] N\[4\]~_emulated N\[4\]~17 " "Register \"N\[4\]\" is converted into an equivalent circuit using register \"N\[4\]~_emulated\" and latch \"N\[4\]~17\"" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686174943168 "|Divisor|N[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "N\[5\] N\[5\]~_emulated N\[5\]~21 " "Register \"N\[5\]\" is converted into an equivalent circuit using register \"N\[5\]~_emulated\" and latch \"N\[5\]~21\"" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686174943168 "|Divisor|N[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "N\[6\] N\[6\]~_emulated N\[6\]~25 " "Register \"N\[6\]\" is converted into an equivalent circuit using register \"N\[6\]~_emulated\" and latch \"N\[6\]~25\"" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686174943168 "|Divisor|N[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "N\[7\] N\[7\]~_emulated N\[7\]~29 " "Register \"N\[7\]\" is converted into an equivalent circuit using register \"N\[7\]~_emulated\" and latch \"N\[7\]~29\"" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1686174943168 "|Divisor|N[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1686174943168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686174943384 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686174943777 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/SDP/Practicas de Examen/output_files/Ej4_T5.map.smsg " "Generated suppressed messages file W:/SDP/Practicas de Examen/output_files/Ej4_T5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686174943871 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686174944481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686174944481 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "Divisor.v" "" { Text "W:/SDP/Practicas de Examen/Divisor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686174945293 "|Divisor|start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686174945293 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686174945300 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686174945300 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686174945300 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686174945300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "775 " "Peak virtual memory: 775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686174945442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 23:55:45 2023 " "Processing ended: Wed Jun 07 23:55:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686174945442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686174945442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686174945442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686174945442 ""}
