Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 12 14:46:58 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.804        0.000                      0                 1566        0.024        0.000                      0                 1566       48.750        0.000                       0                   585  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              74.804        0.000                      0                 1562        0.024        0.000                      0                 1562       48.750        0.000                       0                   585  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   92.641        0.000                      0                    4        1.190        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       74.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.804ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.823ns  (logic 4.901ns (19.744%)  route 19.922ns (80.256%))
  Logic Levels:           23  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=104, routed)         3.509     9.138    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.327     9.465 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.128    10.593    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.326    10.919 f  sm/D_registers_q[7][24]_i_31/O
                         net (fo=1, routed)           0.714    11.633    sm/D_registers_q[7][24]_i_31_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.757 f  sm/D_registers_q[7][24]_i_10/O
                         net (fo=13, routed)          1.290    13.047    sm/M_sm_bsel[1]
    SLICE_X55Y63         LUT4 (Prop_lut4_I0_O)        0.150    13.197 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=7, routed)           0.755    13.952    sm/D_states_q_reg[1]_rep__0_2
    SLICE_X55Y65         LUT3 (Prop_lut3_I0_O)        0.326    14.278 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=30, routed)          1.538    15.815    sm/D_states_q_reg[1]_rep__0_0[4]
    SLICE_X60Y67         LUT2 (Prop_lut2_I0_O)        0.152    15.967 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.464    16.431    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.348    16.779 r  sm/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.361    17.141    L_reg/D_registers_q[7][16]_i_20_2
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.265 f  L_reg/D_registers_q[7][16]_i_22/O
                         net (fo=1, routed)           0.406    17.671    L_reg/D_registers_q[7][16]_i_22_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.795 r  L_reg/D_registers_q[7][16]_i_20/O
                         net (fo=2, routed)           0.461    18.256    L_reg/D_registers_q[7][16]_i_20_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.380 f  L_reg/D_registers_q[7][21]_i_27/O
                         net (fo=1, routed)           0.454    18.834    L_reg/D_registers_q[7][21]_i_27_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.958 r  L_reg/D_registers_q[7][21]_i_25/O
                         net (fo=2, routed)           0.417    19.375    L_reg/D_registers_q[7][21]_i_25_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.118    19.493 r  L_reg/D_registers_q[7][21]_i_23/O
                         net (fo=1, routed)           0.303    19.796    L_reg/D_registers_q[7][21]_i_23_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.122 r  L_reg/D_registers_q[7][21]_i_13/O
                         net (fo=2, routed)           0.688    20.810    L_reg/D_registers_q[7][21]_i_13_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.150    20.960 r  L_reg/D_registers_q[7][24]_i_27/O
                         net (fo=5, routed)           1.102    22.063    L_reg/D_registers_q[7][21]_i_14
    SLICE_X58Y75         LUT6 (Prop_lut6_I4_O)        0.328    22.391 r  L_reg/D_registers_q[7][24]_i_9/O
                         net (fo=2, routed)           1.092    23.483    L_reg/D_registers_q[7][24]_i_28_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    23.607 r  L_reg/D_states_q[7]_i_100/O
                         net (fo=1, routed)           0.735    24.342    L_reg/D_states_q[7]_i_100_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    24.466 f  L_reg/D_states_q[7]_i_86/O
                         net (fo=1, routed)           0.529    24.995    L_reg/D_states_q[7]_i_86_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.119 f  L_reg/D_states_q[7]_i_57/O
                         net (fo=2, routed)           0.605    25.724    sm/D_states_q[7]_i_11_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    25.848 r  sm/D_states_q[7]_i_33/O
                         net (fo=17, routed)          1.730    27.577    sm/M_alum_out[0]
    SLICE_X54Y53         LUT5 (Prop_lut5_I0_O)        0.146    27.723 f  sm/D_states_q[2]_i_25/O
                         net (fo=1, routed)           0.469    28.193    sm/D_states_q[2]_i_25_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I0_O)        0.328    28.521 r  sm/D_states_q[2]_i_11/O
                         net (fo=1, routed)           0.410    28.931    sm/D_states_q[2]_i_11_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.055 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.000    29.055    sm/D_states_q[2]_i_3_n_0
    SLICE_X57Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    29.272 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=3, routed)           0.761    30.033    sm/D_states_d__0[2]
    SLICE_X57Y54         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X57Y54         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X57Y54         FDSE (Setup_fdse_C_D)       -0.233   104.837    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        104.837    
                         arrival time                         -30.033    
  -------------------------------------------------------------------
                         slack                                 74.804    

Slack (MET) :             74.818ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.975ns  (logic 4.688ns (18.771%)  route 20.287ns (81.229%))
  Logic Levels:           22  (LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=104, routed)         3.509     9.138    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.327     9.465 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.128    10.593    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.326    10.919 f  sm/D_registers_q[7][24]_i_31/O
                         net (fo=1, routed)           0.714    11.633    sm/D_registers_q[7][24]_i_31_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.757 f  sm/D_registers_q[7][24]_i_10/O
                         net (fo=13, routed)          1.290    13.047    sm/M_sm_bsel[1]
    SLICE_X55Y63         LUT4 (Prop_lut4_I0_O)        0.150    13.197 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=7, routed)           0.755    13.952    sm/D_states_q_reg[1]_rep__0_2
    SLICE_X55Y65         LUT3 (Prop_lut3_I0_O)        0.326    14.278 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=30, routed)          1.538    15.815    sm/D_states_q_reg[1]_rep__0_0[4]
    SLICE_X60Y67         LUT2 (Prop_lut2_I0_O)        0.152    15.967 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.464    16.431    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.348    16.779 r  sm/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.361    17.141    L_reg/D_registers_q[7][16]_i_20_2
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.265 f  L_reg/D_registers_q[7][16]_i_22/O
                         net (fo=1, routed)           0.406    17.671    L_reg/D_registers_q[7][16]_i_22_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.795 r  L_reg/D_registers_q[7][16]_i_20/O
                         net (fo=2, routed)           0.461    18.256    L_reg/D_registers_q[7][16]_i_20_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.380 f  L_reg/D_registers_q[7][21]_i_27/O
                         net (fo=1, routed)           0.454    18.834    L_reg/D_registers_q[7][21]_i_27_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.958 r  L_reg/D_registers_q[7][21]_i_25/O
                         net (fo=2, routed)           0.417    19.375    L_reg/D_registers_q[7][21]_i_25_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.118    19.493 r  L_reg/D_registers_q[7][21]_i_23/O
                         net (fo=1, routed)           0.303    19.796    L_reg/D_registers_q[7][21]_i_23_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.122 r  L_reg/D_registers_q[7][21]_i_13/O
                         net (fo=2, routed)           0.688    20.810    L_reg/D_registers_q[7][21]_i_13_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.150    20.960 r  L_reg/D_registers_q[7][24]_i_27/O
                         net (fo=5, routed)           1.102    22.063    L_reg/D_registers_q[7][21]_i_14
    SLICE_X58Y75         LUT6 (Prop_lut6_I4_O)        0.328    22.391 f  L_reg/D_registers_q[7][24]_i_9/O
                         net (fo=2, routed)           1.092    23.483    L_reg/D_registers_q[7][24]_i_28_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    23.607 f  L_reg/D_states_q[7]_i_100/O
                         net (fo=1, routed)           0.735    24.342    L_reg/D_states_q[7]_i_100_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    24.466 r  L_reg/D_states_q[7]_i_86/O
                         net (fo=1, routed)           0.529    24.995    L_reg/D_states_q[7]_i_86_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.119 r  L_reg/D_states_q[7]_i_57/O
                         net (fo=2, routed)           0.605    25.724    sm/D_states_q[7]_i_11_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    25.848 f  sm/D_states_q[7]_i_33/O
                         net (fo=17, routed)          2.098    27.945    sm/M_alum_out[0]
    SLICE_X58Y52         LUT3 (Prop_lut3_I0_O)        0.152    28.097 r  sm/D_states_q[3]_i_10/O
                         net (fo=1, routed)           0.756    28.853    sm/D_states_q[3]_i_10_n_0
    SLICE_X56Y52         LUT6 (Prop_lut6_I1_O)        0.326    29.179 f  sm/D_states_q[3]_i_3/O
                         net (fo=1, routed)           0.410    29.590    sm/D_states_q[3]_i_3_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I1_O)        0.124    29.714 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.471    30.185    sm/D_states_d__0[3]
    SLICE_X55Y52         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X55Y52         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X55Y52         FDRE (Setup_fdre_C_D)       -0.067   105.003    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        105.003    
                         arrival time                         -30.185    
  -------------------------------------------------------------------
                         slack                                 74.818    

Slack (MET) :             74.925ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.889ns  (logic 4.458ns (17.912%)  route 20.431ns (82.088%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=15)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 104.848 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=104, routed)         3.509     9.138    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.327     9.465 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.128    10.593    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.326    10.919 f  sm/D_registers_q[7][24]_i_31/O
                         net (fo=1, routed)           0.714    11.633    sm/D_registers_q[7][24]_i_31_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.757 f  sm/D_registers_q[7][24]_i_10/O
                         net (fo=13, routed)          1.290    13.047    sm/M_sm_bsel[1]
    SLICE_X55Y63         LUT4 (Prop_lut4_I0_O)        0.150    13.197 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=7, routed)           0.755    13.952    sm/D_states_q_reg[1]_rep__0_2
    SLICE_X55Y65         LUT3 (Prop_lut3_I0_O)        0.326    14.278 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=30, routed)          1.538    15.815    sm/D_states_q_reg[1]_rep__0_0[4]
    SLICE_X60Y67         LUT2 (Prop_lut2_I0_O)        0.152    15.967 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.464    16.431    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.348    16.779 r  sm/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.361    17.141    L_reg/D_registers_q[7][16]_i_20_2
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.265 f  L_reg/D_registers_q[7][16]_i_22/O
                         net (fo=1, routed)           0.406    17.671    L_reg/D_registers_q[7][16]_i_22_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.795 r  L_reg/D_registers_q[7][16]_i_20/O
                         net (fo=2, routed)           0.461    18.256    L_reg/D_registers_q[7][16]_i_20_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.380 f  L_reg/D_registers_q[7][21]_i_27/O
                         net (fo=1, routed)           0.454    18.834    L_reg/D_registers_q[7][21]_i_27_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.958 r  L_reg/D_registers_q[7][21]_i_25/O
                         net (fo=2, routed)           0.417    19.375    L_reg/D_registers_q[7][21]_i_25_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.118    19.493 r  L_reg/D_registers_q[7][21]_i_23/O
                         net (fo=1, routed)           0.303    19.796    L_reg/D_registers_q[7][21]_i_23_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.122 r  L_reg/D_registers_q[7][21]_i_13/O
                         net (fo=2, routed)           0.688    20.810    L_reg/D_registers_q[7][21]_i_13_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.150    20.960 r  L_reg/D_registers_q[7][24]_i_27/O
                         net (fo=5, routed)           1.102    22.063    L_reg/D_registers_q[7][21]_i_14
    SLICE_X58Y75         LUT6 (Prop_lut6_I4_O)        0.328    22.391 f  L_reg/D_registers_q[7][24]_i_9/O
                         net (fo=2, routed)           1.092    23.483    L_reg/D_registers_q[7][24]_i_28_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    23.607 f  L_reg/D_states_q[7]_i_100/O
                         net (fo=1, routed)           0.735    24.342    L_reg/D_states_q[7]_i_100_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    24.466 r  L_reg/D_states_q[7]_i_86/O
                         net (fo=1, routed)           0.529    24.995    L_reg/D_states_q[7]_i_86_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.119 r  L_reg/D_states_q[7]_i_57/O
                         net (fo=2, routed)           0.605    25.724    sm/D_states_q[7]_i_11_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    25.848 f  sm/D_states_q[7]_i_33/O
                         net (fo=17, routed)          2.098    27.945    sm/M_alum_out[0]
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.124    28.069 f  sm/D_states_q[1]_i_7/O
                         net (fo=1, routed)           0.579    28.648    sm/D_states_q[1]_i_7_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I1_O)        0.124    28.772 r  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.701    29.473    sm/D_states_q[1]_i_2_n_0
    SLICE_X57Y51         LUT6 (Prop_lut6_I0_O)        0.124    29.597 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.502    30.099    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X57Y51         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.444   104.848    sm/clk_IBUF_BUFG
    SLICE_X57Y51         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X57Y51         FDSE (Setup_fdse_C_D)       -0.047   105.024    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        105.024    
                         arrival time                         -30.099    
  -------------------------------------------------------------------
                         slack                                 74.925    

Slack (MET) :             74.930ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.790ns  (logic 5.080ns (20.492%)  route 19.710ns (79.508%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=104, routed)         3.509     9.138    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.327     9.465 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.128    10.593    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.326    10.919 f  sm/D_registers_q[7][24]_i_31/O
                         net (fo=1, routed)           0.714    11.633    sm/D_registers_q[7][24]_i_31_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.757 f  sm/D_registers_q[7][24]_i_10/O
                         net (fo=13, routed)          1.290    13.047    sm/M_sm_bsel[1]
    SLICE_X55Y63         LUT4 (Prop_lut4_I0_O)        0.150    13.197 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=7, routed)           0.755    13.952    sm/D_states_q_reg[1]_rep__0_2
    SLICE_X55Y65         LUT3 (Prop_lut3_I0_O)        0.326    14.278 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=30, routed)          1.538    15.815    sm/D_states_q_reg[1]_rep__0_0[4]
    SLICE_X60Y67         LUT2 (Prop_lut2_I0_O)        0.152    15.967 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.464    16.431    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.348    16.779 r  sm/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.361    17.141    L_reg/D_registers_q[7][16]_i_20_2
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.265 f  L_reg/D_registers_q[7][16]_i_22/O
                         net (fo=1, routed)           0.406    17.671    L_reg/D_registers_q[7][16]_i_22_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.795 r  L_reg/D_registers_q[7][16]_i_20/O
                         net (fo=2, routed)           0.461    18.256    L_reg/D_registers_q[7][16]_i_20_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.380 f  L_reg/D_registers_q[7][21]_i_27/O
                         net (fo=1, routed)           0.454    18.834    L_reg/D_registers_q[7][21]_i_27_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.958 r  L_reg/D_registers_q[7][21]_i_25/O
                         net (fo=2, routed)           0.417    19.375    L_reg/D_registers_q[7][21]_i_25_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.118    19.493 r  L_reg/D_registers_q[7][21]_i_23/O
                         net (fo=1, routed)           0.303    19.796    L_reg/D_registers_q[7][21]_i_23_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.122 r  L_reg/D_registers_q[7][21]_i_13/O
                         net (fo=2, routed)           0.688    20.810    L_reg/D_registers_q[7][21]_i_13_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.150    20.960 r  L_reg/D_registers_q[7][24]_i_27/O
                         net (fo=5, routed)           0.865    21.826    L_reg/D_registers_q[7][21]_i_14
    SLICE_X59Y75         LUT5 (Prop_lut5_I0_O)        0.322    22.148 r  L_reg/D_registers_q[7][25]_i_11/O
                         net (fo=1, routed)           0.487    22.635    L_reg/D_registers_q[7][25]_i_11_n_0
    SLICE_X58Y75         LUT5 (Prop_lut5_I2_O)        0.320    22.955 r  L_reg/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.529    23.483    sm/D_registers_q_reg[7][25]_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.326    23.809 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           1.454    25.264    sm/M_alum_out[25]
    SLICE_X53Y69         LUT4 (Prop_lut4_I1_O)        0.152    25.416 f  sm/D_states_q[7]_i_41/O
                         net (fo=4, routed)           0.623    26.039    sm/D_states_q[7]_i_41_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.326    26.365 f  sm/D_states_q[7]_i_47/O
                         net (fo=1, routed)           0.841    27.206    sm/D_states_q[7]_i_47_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    27.330 r  sm/D_states_q[7]_i_24/O
                         net (fo=1, routed)           0.403    27.733    sm/D_states_q[7]_i_24_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I4_O)        0.124    27.857 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.937    28.794    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I2_O)        0.124    28.918 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=26, routed)          1.082    30.000    sm/accel_edge_n_0
    SLICE_X59Y51         FDSE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X59Y51         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.258   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X59Y51         FDSE (Setup_fdse_C_CE)      -0.205   104.931    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        104.931    
                         arrival time                         -30.000    
  -------------------------------------------------------------------
                         slack                                 74.930    

Slack (MET) :             74.930ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.790ns  (logic 5.080ns (20.492%)  route 19.710ns (79.508%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=104, routed)         3.509     9.138    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.327     9.465 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.128    10.593    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.326    10.919 f  sm/D_registers_q[7][24]_i_31/O
                         net (fo=1, routed)           0.714    11.633    sm/D_registers_q[7][24]_i_31_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.757 f  sm/D_registers_q[7][24]_i_10/O
                         net (fo=13, routed)          1.290    13.047    sm/M_sm_bsel[1]
    SLICE_X55Y63         LUT4 (Prop_lut4_I0_O)        0.150    13.197 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=7, routed)           0.755    13.952    sm/D_states_q_reg[1]_rep__0_2
    SLICE_X55Y65         LUT3 (Prop_lut3_I0_O)        0.326    14.278 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=30, routed)          1.538    15.815    sm/D_states_q_reg[1]_rep__0_0[4]
    SLICE_X60Y67         LUT2 (Prop_lut2_I0_O)        0.152    15.967 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.464    16.431    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.348    16.779 r  sm/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.361    17.141    L_reg/D_registers_q[7][16]_i_20_2
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.265 f  L_reg/D_registers_q[7][16]_i_22/O
                         net (fo=1, routed)           0.406    17.671    L_reg/D_registers_q[7][16]_i_22_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.795 r  L_reg/D_registers_q[7][16]_i_20/O
                         net (fo=2, routed)           0.461    18.256    L_reg/D_registers_q[7][16]_i_20_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.380 f  L_reg/D_registers_q[7][21]_i_27/O
                         net (fo=1, routed)           0.454    18.834    L_reg/D_registers_q[7][21]_i_27_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.958 r  L_reg/D_registers_q[7][21]_i_25/O
                         net (fo=2, routed)           0.417    19.375    L_reg/D_registers_q[7][21]_i_25_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.118    19.493 r  L_reg/D_registers_q[7][21]_i_23/O
                         net (fo=1, routed)           0.303    19.796    L_reg/D_registers_q[7][21]_i_23_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.122 r  L_reg/D_registers_q[7][21]_i_13/O
                         net (fo=2, routed)           0.688    20.810    L_reg/D_registers_q[7][21]_i_13_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.150    20.960 r  L_reg/D_registers_q[7][24]_i_27/O
                         net (fo=5, routed)           0.865    21.826    L_reg/D_registers_q[7][21]_i_14
    SLICE_X59Y75         LUT5 (Prop_lut5_I0_O)        0.322    22.148 r  L_reg/D_registers_q[7][25]_i_11/O
                         net (fo=1, routed)           0.487    22.635    L_reg/D_registers_q[7][25]_i_11_n_0
    SLICE_X58Y75         LUT5 (Prop_lut5_I2_O)        0.320    22.955 r  L_reg/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.529    23.483    sm/D_registers_q_reg[7][25]_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.326    23.809 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           1.454    25.264    sm/M_alum_out[25]
    SLICE_X53Y69         LUT4 (Prop_lut4_I1_O)        0.152    25.416 f  sm/D_states_q[7]_i_41/O
                         net (fo=4, routed)           0.623    26.039    sm/D_states_q[7]_i_41_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.326    26.365 f  sm/D_states_q[7]_i_47/O
                         net (fo=1, routed)           0.841    27.206    sm/D_states_q[7]_i_47_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    27.330 r  sm/D_states_q[7]_i_24/O
                         net (fo=1, routed)           0.403    27.733    sm/D_states_q[7]_i_24_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I4_O)        0.124    27.857 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.937    28.794    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I2_O)        0.124    28.918 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=26, routed)          1.082    30.000    sm/accel_edge_n_0
    SLICE_X59Y51         FDSE                                         r  sm/D_states_q_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X59Y51         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.258   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X59Y51         FDSE (Setup_fdse_C_CE)      -0.205   104.931    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                        104.931    
                         arrival time                         -30.000    
  -------------------------------------------------------------------
                         slack                                 74.930    

Slack (MET) :             74.930ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.790ns  (logic 5.080ns (20.492%)  route 19.710ns (79.508%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=104, routed)         3.509     9.138    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.327     9.465 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.128    10.593    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.326    10.919 f  sm/D_registers_q[7][24]_i_31/O
                         net (fo=1, routed)           0.714    11.633    sm/D_registers_q[7][24]_i_31_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.757 f  sm/D_registers_q[7][24]_i_10/O
                         net (fo=13, routed)          1.290    13.047    sm/M_sm_bsel[1]
    SLICE_X55Y63         LUT4 (Prop_lut4_I0_O)        0.150    13.197 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=7, routed)           0.755    13.952    sm/D_states_q_reg[1]_rep__0_2
    SLICE_X55Y65         LUT3 (Prop_lut3_I0_O)        0.326    14.278 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=30, routed)          1.538    15.815    sm/D_states_q_reg[1]_rep__0_0[4]
    SLICE_X60Y67         LUT2 (Prop_lut2_I0_O)        0.152    15.967 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.464    16.431    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.348    16.779 r  sm/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.361    17.141    L_reg/D_registers_q[7][16]_i_20_2
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.265 f  L_reg/D_registers_q[7][16]_i_22/O
                         net (fo=1, routed)           0.406    17.671    L_reg/D_registers_q[7][16]_i_22_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.795 r  L_reg/D_registers_q[7][16]_i_20/O
                         net (fo=2, routed)           0.461    18.256    L_reg/D_registers_q[7][16]_i_20_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.380 f  L_reg/D_registers_q[7][21]_i_27/O
                         net (fo=1, routed)           0.454    18.834    L_reg/D_registers_q[7][21]_i_27_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.958 r  L_reg/D_registers_q[7][21]_i_25/O
                         net (fo=2, routed)           0.417    19.375    L_reg/D_registers_q[7][21]_i_25_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.118    19.493 r  L_reg/D_registers_q[7][21]_i_23/O
                         net (fo=1, routed)           0.303    19.796    L_reg/D_registers_q[7][21]_i_23_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.122 r  L_reg/D_registers_q[7][21]_i_13/O
                         net (fo=2, routed)           0.688    20.810    L_reg/D_registers_q[7][21]_i_13_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.150    20.960 r  L_reg/D_registers_q[7][24]_i_27/O
                         net (fo=5, routed)           0.865    21.826    L_reg/D_registers_q[7][21]_i_14
    SLICE_X59Y75         LUT5 (Prop_lut5_I0_O)        0.322    22.148 r  L_reg/D_registers_q[7][25]_i_11/O
                         net (fo=1, routed)           0.487    22.635    L_reg/D_registers_q[7][25]_i_11_n_0
    SLICE_X58Y75         LUT5 (Prop_lut5_I2_O)        0.320    22.955 r  L_reg/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.529    23.483    sm/D_registers_q_reg[7][25]_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.326    23.809 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           1.454    25.264    sm/M_alum_out[25]
    SLICE_X53Y69         LUT4 (Prop_lut4_I1_O)        0.152    25.416 f  sm/D_states_q[7]_i_41/O
                         net (fo=4, routed)           0.623    26.039    sm/D_states_q[7]_i_41_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.326    26.365 f  sm/D_states_q[7]_i_47/O
                         net (fo=1, routed)           0.841    27.206    sm/D_states_q[7]_i_47_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    27.330 r  sm/D_states_q[7]_i_24/O
                         net (fo=1, routed)           0.403    27.733    sm/D_states_q[7]_i_24_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I4_O)        0.124    27.857 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.937    28.794    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I2_O)        0.124    28.918 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=26, routed)          1.082    30.000    sm/accel_edge_n_0
    SLICE_X59Y51         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X59Y51         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
                         clock pessimism              0.258   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X59Y51         FDSE (Setup_fdse_C_CE)      -0.205   104.931    sm/D_states_q_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                        104.931    
                         arrival time                         -30.000    
  -------------------------------------------------------------------
                         slack                                 74.930    

Slack (MET) :             74.930ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.790ns  (logic 5.080ns (20.492%)  route 19.710ns (79.508%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=104, routed)         3.509     9.138    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.327     9.465 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.128    10.593    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.326    10.919 f  sm/D_registers_q[7][24]_i_31/O
                         net (fo=1, routed)           0.714    11.633    sm/D_registers_q[7][24]_i_31_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.757 f  sm/D_registers_q[7][24]_i_10/O
                         net (fo=13, routed)          1.290    13.047    sm/M_sm_bsel[1]
    SLICE_X55Y63         LUT4 (Prop_lut4_I0_O)        0.150    13.197 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=7, routed)           0.755    13.952    sm/D_states_q_reg[1]_rep__0_2
    SLICE_X55Y65         LUT3 (Prop_lut3_I0_O)        0.326    14.278 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=30, routed)          1.538    15.815    sm/D_states_q_reg[1]_rep__0_0[4]
    SLICE_X60Y67         LUT2 (Prop_lut2_I0_O)        0.152    15.967 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.464    16.431    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.348    16.779 r  sm/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.361    17.141    L_reg/D_registers_q[7][16]_i_20_2
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.265 f  L_reg/D_registers_q[7][16]_i_22/O
                         net (fo=1, routed)           0.406    17.671    L_reg/D_registers_q[7][16]_i_22_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.795 r  L_reg/D_registers_q[7][16]_i_20/O
                         net (fo=2, routed)           0.461    18.256    L_reg/D_registers_q[7][16]_i_20_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.380 f  L_reg/D_registers_q[7][21]_i_27/O
                         net (fo=1, routed)           0.454    18.834    L_reg/D_registers_q[7][21]_i_27_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.958 r  L_reg/D_registers_q[7][21]_i_25/O
                         net (fo=2, routed)           0.417    19.375    L_reg/D_registers_q[7][21]_i_25_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.118    19.493 r  L_reg/D_registers_q[7][21]_i_23/O
                         net (fo=1, routed)           0.303    19.796    L_reg/D_registers_q[7][21]_i_23_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.122 r  L_reg/D_registers_q[7][21]_i_13/O
                         net (fo=2, routed)           0.688    20.810    L_reg/D_registers_q[7][21]_i_13_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.150    20.960 r  L_reg/D_registers_q[7][24]_i_27/O
                         net (fo=5, routed)           0.865    21.826    L_reg/D_registers_q[7][21]_i_14
    SLICE_X59Y75         LUT5 (Prop_lut5_I0_O)        0.322    22.148 r  L_reg/D_registers_q[7][25]_i_11/O
                         net (fo=1, routed)           0.487    22.635    L_reg/D_registers_q[7][25]_i_11_n_0
    SLICE_X58Y75         LUT5 (Prop_lut5_I2_O)        0.320    22.955 r  L_reg/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.529    23.483    sm/D_registers_q_reg[7][25]_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.326    23.809 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           1.454    25.264    sm/M_alum_out[25]
    SLICE_X53Y69         LUT4 (Prop_lut4_I1_O)        0.152    25.416 f  sm/D_states_q[7]_i_41/O
                         net (fo=4, routed)           0.623    26.039    sm/D_states_q[7]_i_41_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.326    26.365 f  sm/D_states_q[7]_i_47/O
                         net (fo=1, routed)           0.841    27.206    sm/D_states_q[7]_i_47_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    27.330 r  sm/D_states_q[7]_i_24/O
                         net (fo=1, routed)           0.403    27.733    sm/D_states_q[7]_i_24_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I4_O)        0.124    27.857 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.937    28.794    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I2_O)        0.124    28.918 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=26, routed)          1.082    30.000    sm/accel_edge_n_0
    SLICE_X59Y51         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X59Y51         FDSE                                         r  sm/D_states_q_reg[5]_rep__1/C
                         clock pessimism              0.258   105.171    
                         clock uncertainty           -0.035   105.136    
    SLICE_X59Y51         FDSE (Setup_fdse_C_CE)      -0.205   104.931    sm/D_states_q_reg[5]_rep__1
  -------------------------------------------------------------------
                         required time                        104.931    
                         arrival time                         -30.000    
  -------------------------------------------------------------------
                         slack                                 74.930    

Slack (MET) :             74.940ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.743ns  (logic 4.675ns (18.894%)  route 20.068ns (81.106%))
  Logic Levels:           23  (LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=104, routed)         3.509     9.138    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.327     9.465 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.128    10.593    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.326    10.919 f  sm/D_registers_q[7][24]_i_31/O
                         net (fo=1, routed)           0.714    11.633    sm/D_registers_q[7][24]_i_31_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.757 f  sm/D_registers_q[7][24]_i_10/O
                         net (fo=13, routed)          1.290    13.047    sm/M_sm_bsel[1]
    SLICE_X55Y63         LUT4 (Prop_lut4_I0_O)        0.150    13.197 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=7, routed)           0.755    13.952    sm/D_states_q_reg[1]_rep__0_2
    SLICE_X55Y65         LUT3 (Prop_lut3_I0_O)        0.326    14.278 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=30, routed)          1.538    15.815    sm/D_states_q_reg[1]_rep__0_0[4]
    SLICE_X60Y67         LUT2 (Prop_lut2_I0_O)        0.152    15.967 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.464    16.431    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.348    16.779 r  sm/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.361    17.141    L_reg/D_registers_q[7][16]_i_20_2
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.265 f  L_reg/D_registers_q[7][16]_i_22/O
                         net (fo=1, routed)           0.406    17.671    L_reg/D_registers_q[7][16]_i_22_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.795 r  L_reg/D_registers_q[7][16]_i_20/O
                         net (fo=2, routed)           0.461    18.256    L_reg/D_registers_q[7][16]_i_20_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.380 f  L_reg/D_registers_q[7][21]_i_27/O
                         net (fo=1, routed)           0.454    18.834    L_reg/D_registers_q[7][21]_i_27_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.958 r  L_reg/D_registers_q[7][21]_i_25/O
                         net (fo=2, routed)           0.417    19.375    L_reg/D_registers_q[7][21]_i_25_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.118    19.493 r  L_reg/D_registers_q[7][21]_i_23/O
                         net (fo=1, routed)           0.303    19.796    L_reg/D_registers_q[7][21]_i_23_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.122 r  L_reg/D_registers_q[7][21]_i_13/O
                         net (fo=2, routed)           0.688    20.810    L_reg/D_registers_q[7][21]_i_13_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.150    20.960 r  L_reg/D_registers_q[7][24]_i_27/O
                         net (fo=5, routed)           1.102    22.063    L_reg/D_registers_q[7][21]_i_14
    SLICE_X58Y75         LUT6 (Prop_lut6_I4_O)        0.328    22.391 f  L_reg/D_registers_q[7][24]_i_9/O
                         net (fo=2, routed)           1.092    23.483    L_reg/D_registers_q[7][24]_i_28_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    23.607 f  L_reg/D_states_q[7]_i_100/O
                         net (fo=1, routed)           0.735    24.342    L_reg/D_states_q[7]_i_100_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    24.466 r  L_reg/D_states_q[7]_i_86/O
                         net (fo=1, routed)           0.529    24.995    L_reg/D_states_q[7]_i_86_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.119 r  L_reg/D_states_q[7]_i_57/O
                         net (fo=2, routed)           0.605    25.724    sm/D_states_q[7]_i_11_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    25.848 f  sm/D_states_q[7]_i_33/O
                         net (fo=17, routed)          1.730    27.577    sm/M_alum_out[0]
    SLICE_X54Y53         LUT2 (Prop_lut2_I1_O)        0.124    27.701 r  sm/D_states_q[1]_i_12/O
                         net (fo=3, routed)           0.311    28.013    sm/D_states_q[1]_i_12_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I5_O)        0.124    28.137 r  sm/D_states_q[0]_i_10/O
                         net (fo=1, routed)           0.444    28.581    sm/D_states_q[0]_i_10_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I2_O)        0.124    28.705 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.000    28.705    sm/D_states_q[0]_i_3_n_0
    SLICE_X53Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    28.922 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=4, routed)           1.031    29.953    sm/D_states_d__0[0]
    SLICE_X59Y54         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.258   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X59Y54         FDSE (Setup_fdse_C_D)       -0.242   104.893    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.893    
                         arrival time                         -29.953    
  -------------------------------------------------------------------
                         slack                                 74.940    

Slack (MET) :             74.990ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.633ns  (logic 4.901ns (19.896%)  route 19.732ns (80.104%))
  Logic Levels:           23  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=104, routed)         3.509     9.138    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.327     9.465 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.128    10.593    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.326    10.919 f  sm/D_registers_q[7][24]_i_31/O
                         net (fo=1, routed)           0.714    11.633    sm/D_registers_q[7][24]_i_31_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.757 f  sm/D_registers_q[7][24]_i_10/O
                         net (fo=13, routed)          1.290    13.047    sm/M_sm_bsel[1]
    SLICE_X55Y63         LUT4 (Prop_lut4_I0_O)        0.150    13.197 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=7, routed)           0.755    13.952    sm/D_states_q_reg[1]_rep__0_2
    SLICE_X55Y65         LUT3 (Prop_lut3_I0_O)        0.326    14.278 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=30, routed)          1.538    15.815    sm/D_states_q_reg[1]_rep__0_0[4]
    SLICE_X60Y67         LUT2 (Prop_lut2_I0_O)        0.152    15.967 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.464    16.431    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.348    16.779 r  sm/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.361    17.141    L_reg/D_registers_q[7][16]_i_20_2
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.265 f  L_reg/D_registers_q[7][16]_i_22/O
                         net (fo=1, routed)           0.406    17.671    L_reg/D_registers_q[7][16]_i_22_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.795 r  L_reg/D_registers_q[7][16]_i_20/O
                         net (fo=2, routed)           0.461    18.256    L_reg/D_registers_q[7][16]_i_20_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.380 f  L_reg/D_registers_q[7][21]_i_27/O
                         net (fo=1, routed)           0.454    18.834    L_reg/D_registers_q[7][21]_i_27_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.958 r  L_reg/D_registers_q[7][21]_i_25/O
                         net (fo=2, routed)           0.417    19.375    L_reg/D_registers_q[7][21]_i_25_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.118    19.493 r  L_reg/D_registers_q[7][21]_i_23/O
                         net (fo=1, routed)           0.303    19.796    L_reg/D_registers_q[7][21]_i_23_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.122 r  L_reg/D_registers_q[7][21]_i_13/O
                         net (fo=2, routed)           0.688    20.810    L_reg/D_registers_q[7][21]_i_13_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.150    20.960 r  L_reg/D_registers_q[7][24]_i_27/O
                         net (fo=5, routed)           1.102    22.063    L_reg/D_registers_q[7][21]_i_14
    SLICE_X58Y75         LUT6 (Prop_lut6_I4_O)        0.328    22.391 r  L_reg/D_registers_q[7][24]_i_9/O
                         net (fo=2, routed)           1.092    23.483    L_reg/D_registers_q[7][24]_i_28_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I1_O)        0.124    23.607 r  L_reg/D_states_q[7]_i_100/O
                         net (fo=1, routed)           0.735    24.342    L_reg/D_states_q[7]_i_100_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I2_O)        0.124    24.466 f  L_reg/D_states_q[7]_i_86/O
                         net (fo=1, routed)           0.529    24.995    L_reg/D_states_q[7]_i_86_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I2_O)        0.124    25.119 f  L_reg/D_states_q[7]_i_57/O
                         net (fo=2, routed)           0.605    25.724    sm/D_states_q[7]_i_11_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    25.848 r  sm/D_states_q[7]_i_33/O
                         net (fo=17, routed)          1.730    27.577    sm/M_alum_out[0]
    SLICE_X54Y53         LUT5 (Prop_lut5_I0_O)        0.146    27.723 f  sm/D_states_q[2]_i_25/O
                         net (fo=1, routed)           0.469    28.193    sm/D_states_q[2]_i_25_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I0_O)        0.328    28.521 r  sm/D_states_q[2]_i_11/O
                         net (fo=1, routed)           0.410    28.931    sm/D_states_q[2]_i_11_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.055 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.000    29.055    sm/D_states_q[2]_i_3_n_0
    SLICE_X57Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    29.272 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=3, routed)           0.572    29.843    sm/D_states_d__0[2]
    SLICE_X57Y54         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.443   104.847    sm/clk_IBUF_BUFG
    SLICE_X57Y54         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X57Y54         FDSE (Setup_fdse_C_D)       -0.236   104.834    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        104.834    
                         arrival time                         -29.843    
  -------------------------------------------------------------------
                         slack                                 74.990    

Slack (MET) :             75.061ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.594ns  (logic 5.080ns (20.655%)  route 19.514ns (79.345%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 104.848 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=104, routed)         3.509     9.138    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.327     9.465 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.128    10.593    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.326    10.919 f  sm/D_registers_q[7][24]_i_31/O
                         net (fo=1, routed)           0.714    11.633    sm/D_registers_q[7][24]_i_31_n_0
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124    11.757 f  sm/D_registers_q[7][24]_i_10/O
                         net (fo=13, routed)          1.290    13.047    sm/M_sm_bsel[1]
    SLICE_X55Y63         LUT4 (Prop_lut4_I0_O)        0.150    13.197 r  sm/D_registers_q[7][5]_i_8/O
                         net (fo=7, routed)           0.755    13.952    sm/D_states_q_reg[1]_rep__0_2
    SLICE_X55Y65         LUT3 (Prop_lut3_I0_O)        0.326    14.278 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=30, routed)          1.538    15.815    sm/D_states_q_reg[1]_rep__0_0[4]
    SLICE_X60Y67         LUT2 (Prop_lut2_I0_O)        0.152    15.967 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.464    16.431    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.348    16.779 r  sm/D_registers_q[7][12]_i_16/O
                         net (fo=2, routed)           0.361    17.141    L_reg/D_registers_q[7][16]_i_20_2
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.265 f  L_reg/D_registers_q[7][16]_i_22/O
                         net (fo=1, routed)           0.406    17.671    L_reg/D_registers_q[7][16]_i_22_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.795 r  L_reg/D_registers_q[7][16]_i_20/O
                         net (fo=2, routed)           0.461    18.256    L_reg/D_registers_q[7][16]_i_20_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I5_O)        0.124    18.380 f  L_reg/D_registers_q[7][21]_i_27/O
                         net (fo=1, routed)           0.454    18.834    L_reg/D_registers_q[7][21]_i_27_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.958 r  L_reg/D_registers_q[7][21]_i_25/O
                         net (fo=2, routed)           0.417    19.375    L_reg/D_registers_q[7][21]_i_25_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.118    19.493 r  L_reg/D_registers_q[7][21]_i_23/O
                         net (fo=1, routed)           0.303    19.796    L_reg/D_registers_q[7][21]_i_23_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I2_O)        0.326    20.122 r  L_reg/D_registers_q[7][21]_i_13/O
                         net (fo=2, routed)           0.688    20.810    L_reg/D_registers_q[7][21]_i_13_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I0_O)        0.150    20.960 r  L_reg/D_registers_q[7][24]_i_27/O
                         net (fo=5, routed)           0.865    21.826    L_reg/D_registers_q[7][21]_i_14
    SLICE_X59Y75         LUT5 (Prop_lut5_I0_O)        0.322    22.148 r  L_reg/D_registers_q[7][25]_i_11/O
                         net (fo=1, routed)           0.487    22.635    L_reg/D_registers_q[7][25]_i_11_n_0
    SLICE_X58Y75         LUT5 (Prop_lut5_I2_O)        0.320    22.955 r  L_reg/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.529    23.483    sm/D_registers_q_reg[7][25]_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.326    23.809 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           1.454    25.264    sm/M_alum_out[25]
    SLICE_X53Y69         LUT4 (Prop_lut4_I1_O)        0.152    25.416 f  sm/D_states_q[7]_i_41/O
                         net (fo=4, routed)           0.623    26.039    sm/D_states_q[7]_i_41_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.326    26.365 f  sm/D_states_q[7]_i_47/O
                         net (fo=1, routed)           0.841    27.206    sm/D_states_q[7]_i_47_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    27.330 r  sm/D_states_q[7]_i_24/O
                         net (fo=1, routed)           0.403    27.733    sm/D_states_q[7]_i_24_n_0
    SLICE_X57Y62         LUT6 (Prop_lut6_I4_O)        0.124    27.857 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.937    28.794    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I2_O)        0.124    28.918 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=26, routed)          0.886    29.804    sm/accel_edge_n_0
    SLICE_X57Y51         FDSE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.444   104.848    sm/clk_IBUF_BUFG
    SLICE_X57Y51         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X57Y51         FDSE (Setup_fdse_C_CE)      -0.205   104.866    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.866    
                         arrival time                         -29.804    
  -------------------------------------------------------------------
                         slack                                 75.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y54         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.831     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y54         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y54         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.831     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y54         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y54         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.831     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y54         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.561     1.505    sr1/clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.852    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y54         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.831     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y54         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_pixel_idx_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.399%)  route 0.224ns (54.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  display/D_pixel_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/D_pixel_idx_q_reg[0]/Q
                         net (fo=8, routed)           0.224     1.875    display/p_0_in[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.920 r  display/D_pixel_idx_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.920    display/D_pixel_idx_d[1]
    SLICE_X48Y50         FDRE                                         r  display/D_pixel_idx_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.834     2.024    display/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  display/D_pixel_idx_q_reg[1]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.091     1.870    display/D_pixel_idx_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 display/D_sclk_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_ddr_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.318%)  route 0.224ns (54.682%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  display/D_sclk_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_sclk_counter_q_reg[0]/Q
                         net (fo=15, routed)          0.224     1.874    display/D_sclk_counter_q_reg[0]
    SLICE_X44Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.919 r  display/D_ddr_q_i_1/O
                         net (fo=1, routed)           0.000     1.919    display/D_ddr_q_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  display/D_ddr_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.833     2.022    display/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  display/D_ddr_q_reg/C
                         clock pessimism             -0.246     1.777    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.091     1.868    display/D_ddr_q_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 forLoop_idx_0_104869499[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_104869499[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl28/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.566     1.510    forLoop_idx_0_104869499[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  forLoop_idx_0_104869499[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  forLoop_idx_0_104869499[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/Q
                         net (fo=1, routed)           0.056     1.707    forLoop_idx_0_104869499[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0_n_0
    SLICE_X52Y45         SRLC32E                                      r  forLoop_idx_0_104869499[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl28/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.837     2.027    forLoop_idx_0_104869499[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y45         SRLC32E                                      r  forLoop_idx_0_104869499[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl28/CLK
                         clock pessimism             -0.504     1.523    
    SLICE_X52Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.640    forLoop_idx_0_104869499[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl28
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_bram_addr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.893%)  route 0.275ns (66.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  display/D_pixel_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/D_pixel_idx_q_reg[0]/Q
                         net (fo=8, routed)           0.275     1.927    display/p_0_in[0]
    SLICE_X51Y52         FDRE                                         r  display/D_bram_addr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.835     2.025    display/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  display/D_bram_addr_q_reg[0]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.070     1.850    display/D_bram_addr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_pixel_idx_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.227ns (51.079%)  route 0.217ns (48.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  display/D_pixel_idx_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  display/D_pixel_idx_q_reg[3]/Q
                         net (fo=5, routed)           0.217     1.856    display/p_0_in[3]
    SLICE_X48Y50         LUT6 (Prop_lut6_I0_O)        0.099     1.955 r  display/D_pixel_idx_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.955    display/D_pixel_idx_d[4]
    SLICE_X48Y50         FDRE                                         r  display/D_pixel_idx_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.834     2.024    display/clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  display/D_pixel_idx_q_reg[4]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.092     1.871    display/D_pixel_idx_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.788%)  route 0.276ns (66.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.561     1.505    sr3/clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.922    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y56         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.831     2.020    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y56         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y56         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.827    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y20   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y21   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y62   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y62   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y62   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y62   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y61   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y63   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y64   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y54   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y54   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y54   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y54   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y54   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y54   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y54   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y54   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y53   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y53   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y54   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y54   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y54   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y54   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y54   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y54   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y54   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y54   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y53   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X42Y53   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       92.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.641ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 1.072ns (15.636%)  route 5.784ns (84.364%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=104, routed)         3.509     9.138    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.327     9.465 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.143    10.607    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.326    10.933 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.132    12.066    fifo_reset_cond/AS[0]
    SLICE_X44Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.439   104.843    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X44Y52         FDPE (Recov_fdpe_C_PRE)     -0.359   104.707    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.707    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                 92.641    

Slack (MET) :             92.641ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 1.072ns (15.636%)  route 5.784ns (84.364%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=104, routed)         3.509     9.138    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.327     9.465 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.143    10.607    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.326    10.933 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.132    12.066    fifo_reset_cond/AS[0]
    SLICE_X44Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.439   104.843    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X44Y52         FDPE (Recov_fdpe_C_PRE)     -0.359   104.707    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.707    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                 92.641    

Slack (MET) :             92.641ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 1.072ns (15.636%)  route 5.784ns (84.364%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=104, routed)         3.509     9.138    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.327     9.465 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.143    10.607    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.326    10.933 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.132    12.066    fifo_reset_cond/AS[0]
    SLICE_X44Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.439   104.843    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X44Y52         FDPE (Recov_fdpe_C_PRE)     -0.359   104.707    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.707    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                 92.641    

Slack (MET) :             92.641ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 1.072ns (15.636%)  route 5.784ns (84.364%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=104, routed)         3.509     9.138    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.327     9.465 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.143    10.607    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.326    10.933 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.132    12.066    fifo_reset_cond/AS[0]
    SLICE_X44Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.439   104.843    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X44Y52         FDPE (Recov_fdpe_C_PRE)     -0.359   104.707    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.707    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                 92.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.186ns (16.491%)  route 0.942ns (83.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.566     1.510    sm/clk_IBUF_BUFG
    SLICE_X57Y54         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDSE (Prop_fdse_C_Q)         0.141     1.651 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=120, routed)         0.447     2.097    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.045     2.142 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.495     2.638    fifo_reset_cond/AS[0]
    SLICE_X44Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.833     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X44Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.186ns (16.491%)  route 0.942ns (83.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.566     1.510    sm/clk_IBUF_BUFG
    SLICE_X57Y54         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDSE (Prop_fdse_C_Q)         0.141     1.651 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=120, routed)         0.447     2.097    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.045     2.142 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.495     2.638    fifo_reset_cond/AS[0]
    SLICE_X44Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.833     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X44Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.186ns (16.491%)  route 0.942ns (83.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.566     1.510    sm/clk_IBUF_BUFG
    SLICE_X57Y54         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDSE (Prop_fdse_C_Q)         0.141     1.651 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=120, routed)         0.447     2.097    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.045     2.142 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.495     2.638    fifo_reset_cond/AS[0]
    SLICE_X44Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.833     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X44Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.186ns (16.491%)  route 0.942ns (83.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.566     1.510    sm/clk_IBUF_BUFG
    SLICE_X57Y54         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDSE (Prop_fdse_C_Q)         0.141     1.651 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=120, routed)         0.447     2.097    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X55Y59         LUT6 (Prop_lut6_I4_O)        0.045     2.142 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.495     2.638    fifo_reset_cond/AS[0]
    SLICE_X44Y52         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.833     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y52         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X44Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     1.448    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  1.190    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.916ns  (logic 11.109ns (31.816%)  route 23.807ns (68.184%))
  Logic Levels:           33  (CARRY4=8 LUT2=6 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.419     5.556 f  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=20, routed)          1.610     7.166    L_reg/M_sm_pac[8]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.323     7.489 r  L_reg/L_268af439_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.803     8.292    L_reg/L_268af439_remainder0_carry_i_27_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.326     8.618 f  L_reg/L_268af439_remainder0_carry_i_14/O
                         net (fo=9, routed)           1.538    10.156    L_reg/L_268af439_remainder0_carry_i_14_n_0
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.152    10.308 f  L_reg/L_268af439_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.154    10.462    L_reg/L_268af439_remainder0_carry_i_16_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.326    10.788 r  L_reg/L_268af439_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.016    11.804    L_reg/L_268af439_remainder0_carry_i_8_n_0
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.124    11.928 r  L_reg/L_268af439_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.330    12.258    aseg_driver/decimal_renderer/i__carry_i_6__0[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.654 r  aseg_driver/decimal_renderer/L_268af439_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.654    aseg_driver/decimal_renderer/L_268af439_remainder0_carry_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.771 r  aseg_driver/decimal_renderer/L_268af439_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.771    aseg_driver/decimal_renderer/L_268af439_remainder0_carry__0_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.010 f  aseg_driver/decimal_renderer/L_268af439_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.961    13.971    L_reg/L_268af439_remainder0[10]
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.301    14.272 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.071    15.343    L_reg/i__carry__1_i_10_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I0_O)        0.124    15.467 f  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.502    15.969    L_reg/i__carry_i_24__0_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124    16.093 r  L_reg/i__carry_i_21__0/O
                         net (fo=2, routed)           0.580    16.672    L_reg/i__carry_i_21__0_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    16.796 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=4, routed)           0.703    17.499    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I1_O)        0.150    17.649 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.834    18.483    L_reg/i__carry_i_19__0_n_0
    SLICE_X42Y61         LUT4 (Prop_lut4_I1_O)        0.328    18.811 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.657    19.468    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I3_O)        0.124    19.592 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.726    20.318    aseg_driver/decimal_renderer/i__carry__0_i_11__0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.716 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.716    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.938 f  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.803    21.741    L_reg/L_268af439_remainder0_inferred__1/i__carry__2[0]
    SLICE_X41Y62         LUT5 (Prop_lut5_I2_O)        0.299    22.040 f  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.808    22.848    aseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.972 r  aseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=5, routed)           0.675    23.647    L_reg/aseg_OBUF[10]_inst_i_19_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.150    23.797 f  L_reg/i__carry_i_23/O
                         net (fo=5, routed)           0.987    24.785    L_reg/i__carry_i_23_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.326    25.111 f  L_reg/i__carry_i_15/O
                         net (fo=5, routed)           0.432    25.542    L_reg/i__carry_i_15_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    25.666 r  L_reg/i__carry_i_8__4/O
                         net (fo=3, routed)           0.656    26.323    L_reg/i__carry_i_8__4_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.150    26.473 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.479    26.951    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8[2]
    SLICE_X40Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    27.538 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.538    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.652 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.652    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.891 f  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.976    28.867    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.302    29.169 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.879    30.048    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.172 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=3, routed)           0.826    30.998    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    31.122 r  L_reg/aseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.450    31.572    L_reg/aseg_OBUF[10]_inst_i_18_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124    31.696 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.475    32.171    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.295 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.136    33.430    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y48         LUT4 (Prop_lut4_I1_O)        0.150    33.580 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.742    36.322    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.731    40.053 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.053    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.902ns  (logic 11.104ns (31.815%)  route 23.798ns (68.185%))
  Logic Levels:           33  (CARRY4=8 LUT2=6 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.419     5.556 f  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=20, routed)          1.610     7.166    L_reg/M_sm_pac[8]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.323     7.489 r  L_reg/L_268af439_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.803     8.292    L_reg/L_268af439_remainder0_carry_i_27_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.326     8.618 f  L_reg/L_268af439_remainder0_carry_i_14/O
                         net (fo=9, routed)           1.538    10.156    L_reg/L_268af439_remainder0_carry_i_14_n_0
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.152    10.308 f  L_reg/L_268af439_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.154    10.462    L_reg/L_268af439_remainder0_carry_i_16_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.326    10.788 r  L_reg/L_268af439_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.016    11.804    L_reg/L_268af439_remainder0_carry_i_8_n_0
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.124    11.928 r  L_reg/L_268af439_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.330    12.258    aseg_driver/decimal_renderer/i__carry_i_6__0[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.654 r  aseg_driver/decimal_renderer/L_268af439_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.654    aseg_driver/decimal_renderer/L_268af439_remainder0_carry_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.771 r  aseg_driver/decimal_renderer/L_268af439_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.771    aseg_driver/decimal_renderer/L_268af439_remainder0_carry__0_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.010 f  aseg_driver/decimal_renderer/L_268af439_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.961    13.971    L_reg/L_268af439_remainder0[10]
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.301    14.272 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.071    15.343    L_reg/i__carry__1_i_10_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I0_O)        0.124    15.467 f  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.502    15.969    L_reg/i__carry_i_24__0_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124    16.093 r  L_reg/i__carry_i_21__0/O
                         net (fo=2, routed)           0.580    16.672    L_reg/i__carry_i_21__0_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    16.796 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=4, routed)           0.703    17.499    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I1_O)        0.150    17.649 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.834    18.483    L_reg/i__carry_i_19__0_n_0
    SLICE_X42Y61         LUT4 (Prop_lut4_I1_O)        0.328    18.811 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.657    19.468    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I3_O)        0.124    19.592 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.726    20.318    aseg_driver/decimal_renderer/i__carry__0_i_11__0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.716 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.716    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.938 f  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.803    21.741    L_reg/L_268af439_remainder0_inferred__1/i__carry__2[0]
    SLICE_X41Y62         LUT5 (Prop_lut5_I2_O)        0.299    22.040 f  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.808    22.848    aseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.972 r  aseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=5, routed)           0.675    23.647    L_reg/aseg_OBUF[10]_inst_i_19_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.150    23.797 f  L_reg/i__carry_i_23/O
                         net (fo=5, routed)           0.987    24.785    L_reg/i__carry_i_23_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.326    25.111 f  L_reg/i__carry_i_15/O
                         net (fo=5, routed)           0.432    25.542    L_reg/i__carry_i_15_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    25.666 r  L_reg/i__carry_i_8__4/O
                         net (fo=3, routed)           0.656    26.323    L_reg/i__carry_i_8__4_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.150    26.473 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.479    26.951    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8[2]
    SLICE_X40Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    27.538 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.538    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.652 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.652    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.891 f  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.976    28.867    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.302    29.169 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.879    30.048    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.172 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=3, routed)           0.826    30.998    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    31.122 r  L_reg/aseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.450    31.572    L_reg/aseg_OBUF[10]_inst_i_18_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124    31.696 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.475    32.171    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.295 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.361    33.655    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I1_O)        0.150    33.805 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.507    36.313    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.726    40.039 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.039    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.654ns  (logic 11.103ns (32.040%)  route 23.551ns (67.960%))
  Logic Levels:           33  (CARRY4=8 LUT2=6 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.419     5.556 f  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=20, routed)          1.610     7.166    L_reg/M_sm_pac[8]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.323     7.489 r  L_reg/L_268af439_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.803     8.292    L_reg/L_268af439_remainder0_carry_i_27_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.326     8.618 f  L_reg/L_268af439_remainder0_carry_i_14/O
                         net (fo=9, routed)           1.538    10.156    L_reg/L_268af439_remainder0_carry_i_14_n_0
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.152    10.308 f  L_reg/L_268af439_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.154    10.462    L_reg/L_268af439_remainder0_carry_i_16_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.326    10.788 r  L_reg/L_268af439_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.016    11.804    L_reg/L_268af439_remainder0_carry_i_8_n_0
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.124    11.928 r  L_reg/L_268af439_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.330    12.258    aseg_driver/decimal_renderer/i__carry_i_6__0[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.654 r  aseg_driver/decimal_renderer/L_268af439_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.654    aseg_driver/decimal_renderer/L_268af439_remainder0_carry_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.771 r  aseg_driver/decimal_renderer/L_268af439_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.771    aseg_driver/decimal_renderer/L_268af439_remainder0_carry__0_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.010 f  aseg_driver/decimal_renderer/L_268af439_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.961    13.971    L_reg/L_268af439_remainder0[10]
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.301    14.272 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.071    15.343    L_reg/i__carry__1_i_10_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I0_O)        0.124    15.467 f  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.502    15.969    L_reg/i__carry_i_24__0_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124    16.093 r  L_reg/i__carry_i_21__0/O
                         net (fo=2, routed)           0.580    16.672    L_reg/i__carry_i_21__0_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    16.796 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=4, routed)           0.703    17.499    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I1_O)        0.150    17.649 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.834    18.483    L_reg/i__carry_i_19__0_n_0
    SLICE_X42Y61         LUT4 (Prop_lut4_I1_O)        0.328    18.811 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.657    19.468    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I3_O)        0.124    19.592 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.726    20.318    aseg_driver/decimal_renderer/i__carry__0_i_11__0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.716 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.716    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.938 f  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.803    21.741    L_reg/L_268af439_remainder0_inferred__1/i__carry__2[0]
    SLICE_X41Y62         LUT5 (Prop_lut5_I2_O)        0.299    22.040 f  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.808    22.848    aseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.972 r  aseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=5, routed)           0.675    23.647    L_reg/aseg_OBUF[10]_inst_i_19_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.150    23.797 f  L_reg/i__carry_i_23/O
                         net (fo=5, routed)           0.987    24.785    L_reg/i__carry_i_23_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.326    25.111 f  L_reg/i__carry_i_15/O
                         net (fo=5, routed)           0.432    25.542    L_reg/i__carry_i_15_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    25.666 r  L_reg/i__carry_i_8__4/O
                         net (fo=3, routed)           0.656    26.323    L_reg/i__carry_i_8__4_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.150    26.473 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.479    26.951    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8[2]
    SLICE_X40Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    27.538 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.538    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.652 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.652    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.891 f  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.976    28.867    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.302    29.169 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.879    30.048    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.172 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=3, routed)           0.826    30.998    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    31.122 r  L_reg/aseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.450    31.572    L_reg/aseg_OBUF[10]_inst_i_18_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124    31.696 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.475    32.171    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.295 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.211    33.505    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y43         LUT4 (Prop_lut4_I1_O)        0.150    33.655 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.410    36.066    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.725    39.791 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.791    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.653ns  (logic 10.869ns (31.365%)  route 23.784ns (68.635%))
  Logic Levels:           33  (CARRY4=8 LUT2=6 LUT3=1 LUT4=4 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.419     5.556 f  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=20, routed)          1.610     7.166    L_reg/M_sm_pac[8]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.323     7.489 r  L_reg/L_268af439_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.803     8.292    L_reg/L_268af439_remainder0_carry_i_27_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.326     8.618 f  L_reg/L_268af439_remainder0_carry_i_14/O
                         net (fo=9, routed)           1.538    10.156    L_reg/L_268af439_remainder0_carry_i_14_n_0
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.152    10.308 f  L_reg/L_268af439_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.154    10.462    L_reg/L_268af439_remainder0_carry_i_16_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.326    10.788 r  L_reg/L_268af439_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.016    11.804    L_reg/L_268af439_remainder0_carry_i_8_n_0
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.124    11.928 r  L_reg/L_268af439_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.330    12.258    aseg_driver/decimal_renderer/i__carry_i_6__0[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.654 r  aseg_driver/decimal_renderer/L_268af439_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.654    aseg_driver/decimal_renderer/L_268af439_remainder0_carry_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.771 r  aseg_driver/decimal_renderer/L_268af439_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.771    aseg_driver/decimal_renderer/L_268af439_remainder0_carry__0_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.010 f  aseg_driver/decimal_renderer/L_268af439_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.961    13.971    L_reg/L_268af439_remainder0[10]
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.301    14.272 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.071    15.343    L_reg/i__carry__1_i_10_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I0_O)        0.124    15.467 f  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.502    15.969    L_reg/i__carry_i_24__0_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124    16.093 r  L_reg/i__carry_i_21__0/O
                         net (fo=2, routed)           0.580    16.672    L_reg/i__carry_i_21__0_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    16.796 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=4, routed)           0.703    17.499    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I1_O)        0.150    17.649 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.834    18.483    L_reg/i__carry_i_19__0_n_0
    SLICE_X42Y61         LUT4 (Prop_lut4_I1_O)        0.328    18.811 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.657    19.468    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I3_O)        0.124    19.592 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.726    20.318    aseg_driver/decimal_renderer/i__carry__0_i_11__0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.716 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.716    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.938 f  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.803    21.741    L_reg/L_268af439_remainder0_inferred__1/i__carry__2[0]
    SLICE_X41Y62         LUT5 (Prop_lut5_I2_O)        0.299    22.040 f  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.808    22.848    aseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.972 r  aseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=5, routed)           0.675    23.647    L_reg/aseg_OBUF[10]_inst_i_19_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.150    23.797 f  L_reg/i__carry_i_23/O
                         net (fo=5, routed)           0.987    24.785    L_reg/i__carry_i_23_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.326    25.111 f  L_reg/i__carry_i_15/O
                         net (fo=5, routed)           0.432    25.542    L_reg/i__carry_i_15_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    25.666 r  L_reg/i__carry_i_8__4/O
                         net (fo=3, routed)           0.656    26.323    L_reg/i__carry_i_8__4_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.150    26.473 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.479    26.951    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8[2]
    SLICE_X40Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    27.538 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.538    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.652 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.652    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.891 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.976    28.867    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.302    29.169 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.879    30.048    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.172 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=3, routed)           0.826    30.998    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    31.122 f  L_reg/aseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.450    31.572    L_reg/aseg_OBUF[10]_inst_i_18_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124    31.696 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.475    32.171    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.295 f  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.075    33.370    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y42         LUT3 (Prop_lut3_I2_O)        0.124    33.494 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.780    36.273    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    39.790 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.790    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.561ns  (logic 10.859ns (31.419%)  route 23.703ns (68.581%))
  Logic Levels:           33  (CARRY4=8 LUT2=6 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.419     5.556 f  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=20, routed)          1.610     7.166    L_reg/M_sm_pac[8]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.323     7.489 r  L_reg/L_268af439_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.803     8.292    L_reg/L_268af439_remainder0_carry_i_27_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.326     8.618 f  L_reg/L_268af439_remainder0_carry_i_14/O
                         net (fo=9, routed)           1.538    10.156    L_reg/L_268af439_remainder0_carry_i_14_n_0
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.152    10.308 f  L_reg/L_268af439_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.154    10.462    L_reg/L_268af439_remainder0_carry_i_16_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.326    10.788 r  L_reg/L_268af439_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.016    11.804    L_reg/L_268af439_remainder0_carry_i_8_n_0
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.124    11.928 r  L_reg/L_268af439_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.330    12.258    aseg_driver/decimal_renderer/i__carry_i_6__0[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.654 r  aseg_driver/decimal_renderer/L_268af439_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.654    aseg_driver/decimal_renderer/L_268af439_remainder0_carry_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.771 r  aseg_driver/decimal_renderer/L_268af439_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.771    aseg_driver/decimal_renderer/L_268af439_remainder0_carry__0_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.010 f  aseg_driver/decimal_renderer/L_268af439_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.961    13.971    L_reg/L_268af439_remainder0[10]
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.301    14.272 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.071    15.343    L_reg/i__carry__1_i_10_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I0_O)        0.124    15.467 f  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.502    15.969    L_reg/i__carry_i_24__0_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124    16.093 r  L_reg/i__carry_i_21__0/O
                         net (fo=2, routed)           0.580    16.672    L_reg/i__carry_i_21__0_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    16.796 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=4, routed)           0.703    17.499    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I1_O)        0.150    17.649 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.834    18.483    L_reg/i__carry_i_19__0_n_0
    SLICE_X42Y61         LUT4 (Prop_lut4_I1_O)        0.328    18.811 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.657    19.468    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I3_O)        0.124    19.592 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.726    20.318    aseg_driver/decimal_renderer/i__carry__0_i_11__0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.716 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.716    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.938 f  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.803    21.741    L_reg/L_268af439_remainder0_inferred__1/i__carry__2[0]
    SLICE_X41Y62         LUT5 (Prop_lut5_I2_O)        0.299    22.040 f  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.808    22.848    aseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.972 r  aseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=5, routed)           0.675    23.647    L_reg/aseg_OBUF[10]_inst_i_19_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.150    23.797 f  L_reg/i__carry_i_23/O
                         net (fo=5, routed)           0.987    24.785    L_reg/i__carry_i_23_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.326    25.111 f  L_reg/i__carry_i_15/O
                         net (fo=5, routed)           0.432    25.542    L_reg/i__carry_i_15_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    25.666 r  L_reg/i__carry_i_8__4/O
                         net (fo=3, routed)           0.656    26.323    L_reg/i__carry_i_8__4_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.150    26.473 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.479    26.951    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8[2]
    SLICE_X40Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    27.538 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.538    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.652 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.652    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.891 f  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.976    28.867    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.302    29.169 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.879    30.048    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.172 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=3, routed)           0.826    30.998    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    31.122 r  L_reg/aseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.450    31.572    L_reg/aseg_OBUF[10]_inst_i_18_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124    31.696 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.475    32.171    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.295 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.361    33.655    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I2_O)        0.124    33.779 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.412    36.192    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    39.698 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.698    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.427ns  (logic 10.846ns (31.505%)  route 23.580ns (68.495%))
  Logic Levels:           33  (CARRY4=8 LUT2=6 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.419     5.556 f  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=20, routed)          1.610     7.166    L_reg/M_sm_pac[8]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.323     7.489 r  L_reg/L_268af439_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.803     8.292    L_reg/L_268af439_remainder0_carry_i_27_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.326     8.618 f  L_reg/L_268af439_remainder0_carry_i_14/O
                         net (fo=9, routed)           1.538    10.156    L_reg/L_268af439_remainder0_carry_i_14_n_0
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.152    10.308 f  L_reg/L_268af439_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.154    10.462    L_reg/L_268af439_remainder0_carry_i_16_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.326    10.788 r  L_reg/L_268af439_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.016    11.804    L_reg/L_268af439_remainder0_carry_i_8_n_0
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.124    11.928 r  L_reg/L_268af439_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.330    12.258    aseg_driver/decimal_renderer/i__carry_i_6__0[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.654 r  aseg_driver/decimal_renderer/L_268af439_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.654    aseg_driver/decimal_renderer/L_268af439_remainder0_carry_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.771 r  aseg_driver/decimal_renderer/L_268af439_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.771    aseg_driver/decimal_renderer/L_268af439_remainder0_carry__0_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.010 f  aseg_driver/decimal_renderer/L_268af439_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.961    13.971    L_reg/L_268af439_remainder0[10]
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.301    14.272 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.071    15.343    L_reg/i__carry__1_i_10_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I0_O)        0.124    15.467 f  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.502    15.969    L_reg/i__carry_i_24__0_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124    16.093 r  L_reg/i__carry_i_21__0/O
                         net (fo=2, routed)           0.580    16.672    L_reg/i__carry_i_21__0_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    16.796 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=4, routed)           0.703    17.499    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I1_O)        0.150    17.649 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.834    18.483    L_reg/i__carry_i_19__0_n_0
    SLICE_X42Y61         LUT4 (Prop_lut4_I1_O)        0.328    18.811 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.657    19.468    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I3_O)        0.124    19.592 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.726    20.318    aseg_driver/decimal_renderer/i__carry__0_i_11__0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.716 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.716    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.938 f  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.803    21.741    L_reg/L_268af439_remainder0_inferred__1/i__carry__2[0]
    SLICE_X41Y62         LUT5 (Prop_lut5_I2_O)        0.299    22.040 f  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.808    22.848    aseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.972 r  aseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=5, routed)           0.675    23.647    L_reg/aseg_OBUF[10]_inst_i_19_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.150    23.797 f  L_reg/i__carry_i_23/O
                         net (fo=5, routed)           0.987    24.785    L_reg/i__carry_i_23_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.326    25.111 f  L_reg/i__carry_i_15/O
                         net (fo=5, routed)           0.432    25.542    L_reg/i__carry_i_15_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    25.666 r  L_reg/i__carry_i_8__4/O
                         net (fo=3, routed)           0.656    26.323    L_reg/i__carry_i_8__4_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.150    26.473 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.479    26.951    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8[2]
    SLICE_X40Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    27.538 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.538    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.652 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.652    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.891 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.976    28.867    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.302    29.169 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.879    30.048    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.172 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=3, routed)           0.826    30.998    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    31.122 f  L_reg/aseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.450    31.572    L_reg/aseg_OBUF[10]_inst_i_18_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124    31.696 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.475    32.171    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.295 f  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.136    33.430    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y48         LUT4 (Prop_lut4_I1_O)        0.124    33.554 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.515    36.069    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    39.564 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.564    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.380ns  (logic 10.874ns (31.629%)  route 23.506ns (68.371%))
  Logic Levels:           33  (CARRY4=8 LUT2=6 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  L_reg/D_registers_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.419     5.556 f  L_reg/D_registers_q_reg[0][8]/Q
                         net (fo=20, routed)          1.610     7.166    L_reg/M_sm_pac[8]
    SLICE_X48Y63         LUT2 (Prop_lut2_I1_O)        0.323     7.489 r  L_reg/L_268af439_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.803     8.292    L_reg/L_268af439_remainder0_carry_i_27_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.326     8.618 f  L_reg/L_268af439_remainder0_carry_i_14/O
                         net (fo=9, routed)           1.538    10.156    L_reg/L_268af439_remainder0_carry_i_14_n_0
    SLICE_X47Y62         LUT2 (Prop_lut2_I0_O)        0.152    10.308 f  L_reg/L_268af439_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.154    10.462    L_reg/L_268af439_remainder0_carry_i_16_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.326    10.788 r  L_reg/L_268af439_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.016    11.804    L_reg/L_268af439_remainder0_carry_i_8_n_0
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.124    11.928 r  L_reg/L_268af439_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.330    12.258    aseg_driver/decimal_renderer/i__carry_i_6__0[2]
    SLICE_X46Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.654 r  aseg_driver/decimal_renderer/L_268af439_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.654    aseg_driver/decimal_renderer/L_268af439_remainder0_carry_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.771 r  aseg_driver/decimal_renderer/L_268af439_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.771    aseg_driver/decimal_renderer/L_268af439_remainder0_carry__0_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.010 f  aseg_driver/decimal_renderer/L_268af439_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.961    13.971    L_reg/L_268af439_remainder0[10]
    SLICE_X44Y63         LUT5 (Prop_lut5_I4_O)        0.301    14.272 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.071    15.343    L_reg/i__carry__1_i_10_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I0_O)        0.124    15.467 f  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.502    15.969    L_reg/i__carry_i_24__0_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124    16.093 r  L_reg/i__carry_i_21__0/O
                         net (fo=2, routed)           0.580    16.672    L_reg/i__carry_i_21__0_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    16.796 f  L_reg/i__carry__0_i_13__3/O
                         net (fo=4, routed)           0.703    17.499    L_reg/i__carry__0_i_13__3_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I1_O)        0.150    17.649 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.834    18.483    L_reg/i__carry_i_19__0_n_0
    SLICE_X42Y61         LUT4 (Prop_lut4_I1_O)        0.328    18.811 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.657    19.468    L_reg/i__carry__0_i_11_n_0
    SLICE_X41Y62         LUT4 (Prop_lut4_I3_O)        0.124    19.592 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=2, routed)           0.726    20.318    aseg_driver/decimal_renderer/i__carry__0_i_11__0[2]
    SLICE_X43Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.716 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.716    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.938 f  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.803    21.741    L_reg/L_268af439_remainder0_inferred__1/i__carry__2[0]
    SLICE_X41Y62         LUT5 (Prop_lut5_I2_O)        0.299    22.040 f  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.808    22.848    aseg_driver/decimal_renderer/i__carry_i_23
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.972 r  aseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=5, routed)           0.675    23.647    L_reg/aseg_OBUF[10]_inst_i_19_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.150    23.797 f  L_reg/i__carry_i_23/O
                         net (fo=5, routed)           0.987    24.785    L_reg/i__carry_i_23_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.326    25.111 f  L_reg/i__carry_i_15/O
                         net (fo=5, routed)           0.432    25.542    L_reg/i__carry_i_15_n_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I1_O)        0.124    25.666 r  L_reg/i__carry_i_8__4/O
                         net (fo=3, routed)           0.656    26.323    L_reg/i__carry_i_8__4_n_0
    SLICE_X41Y58         LUT2 (Prop_lut2_I0_O)        0.150    26.473 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.479    26.951    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8[2]
    SLICE_X40Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    27.538 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.538    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.652 r  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.652    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.891 f  aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.976    28.867    aseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X41Y60         LUT6 (Prop_lut6_I3_O)        0.302    29.169 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.879    30.048    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.172 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7/O
                         net (fo=3, routed)           0.826    30.998    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I1_O)        0.124    31.122 r  L_reg/aseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.450    31.572    L_reg/aseg_OBUF[10]_inst_i_18_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124    31.696 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.475    32.171    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.295 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.211    33.505    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y43         LUT4 (Prop_lut4_I1_O)        0.124    33.629 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.365    35.995    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    39.517 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.517    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.290ns  (logic 11.145ns (32.502%)  route 23.145ns (67.498%))
  Logic Levels:           31  (CARRY4=7 LUT2=5 LUT3=1 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X51Y66         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.645     7.199    L_reg/M_sm_timer[9]
    SLICE_X49Y69         LUT2 (Prop_lut2_I0_O)        0.325     7.524 r  L_reg/L_268af439_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           1.001     8.525    L_reg/L_268af439_remainder0_carry_i_27__1_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I4_O)        0.326     8.851 f  L_reg/L_268af439_remainder0_carry_i_14__1/O
                         net (fo=8, routed)           1.374    10.225    L_reg/L_268af439_remainder0_carry_i_14__1_n_0
    SLICE_X51Y70         LUT2 (Prop_lut2_I0_O)        0.150    10.375 f  L_reg/L_268af439_remainder0_carry_i_16__1/O
                         net (fo=1, routed)           0.154    10.529    L_reg/L_268af439_remainder0_carry_i_16__1_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I4_O)        0.326    10.855 r  L_reg/L_268af439_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.433    11.288    L_reg/L_268af439_remainder0_carry_i_8__1_n_0
    SLICE_X52Y70         LUT2 (Prop_lut2_I0_O)        0.116    11.404 r  L_reg/L_268af439_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.637    12.042    timerseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X50Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    12.642 r  timerseg_driver/decimal_renderer/L_268af439_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.642    timerseg_driver/decimal_renderer/L_268af439_remainder0_carry_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.861 r  timerseg_driver/decimal_renderer/L_268af439_remainder0_carry__0/O[0]
                         net (fo=2, routed)           0.819    13.680    L_reg/L_268af439_remainder0_3[4]
    SLICE_X49Y70         LUT3 (Prop_lut3_I0_O)        0.295    13.975 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=12, routed)          1.275    15.250    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.374 r  L_reg/i__carry__0_i_29/O
                         net (fo=2, routed)           0.954    16.328    L_reg/i__carry__0_i_29_n_0
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.124    16.452 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=5, routed)           0.835    17.287    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I3_O)        0.124    17.411 r  L_reg/i__carry_i_19__4/O
                         net (fo=2, routed)           0.552    17.963    L_reg/i__carry_i_19__4_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.118    18.081 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.991    19.073    L_reg/i__carry_i_11__4_n_0
    SLICE_X48Y69         LUT2 (Prop_lut2_I1_O)        0.354    19.427 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.623    20.050    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X48Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.765 r  timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.765    timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.879 r  timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.879    timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.192 f  timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.892    22.084    L_reg/L_268af439_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X47Y73         LUT5 (Prop_lut5_I1_O)        0.306    22.390 f  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.445    22.835    timerseg_driver/decimal_renderer/i__carry_i_13__3
    SLICE_X47Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.959 r  timerseg_driver/decimal_renderer/i__carry_i_25__3/O
                         net (fo=4, routed)           1.114    24.073    L_reg/i__carry_i_15__3_0
    SLICE_X44Y70         LUT4 (Prop_lut4_I0_O)        0.124    24.197 f  L_reg/i__carry_i_22__3/O
                         net (fo=5, routed)           0.597    24.793    L_reg/i__carry_i_22__3_n_0
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124    24.917 f  L_reg/i__carry_i_15__3/O
                         net (fo=5, routed)           0.840    25.757    L_reg/i__carry_i_15__3_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.124    25.881 r  L_reg/i__carry_i_8__2/O
                         net (fo=3, routed)           0.681    26.562    L_reg/i__carry_i_8__2_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I3_O)        0.124    26.686 r  L_reg/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    26.686    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8_0[3]
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.087 r  timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.087    timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.421 f  timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.819    28.240    timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.303    28.543 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.279    28.822    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124    28.946 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=3, routed)           1.157    30.103    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y71         LUT5 (Prop_lut5_I1_O)        0.124    30.227 r  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.391    30.618    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    30.742 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.810    31.552    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.676 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.356    33.031    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I1_O)        0.150    33.181 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.471    35.652    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    39.425 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.425    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.181ns  (logic 11.123ns (32.543%)  route 23.058ns (67.457%))
  Logic Levels:           31  (CARRY4=7 LUT2=5 LUT3=1 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X51Y66         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.645     7.199    L_reg/M_sm_timer[9]
    SLICE_X49Y69         LUT2 (Prop_lut2_I0_O)        0.325     7.524 r  L_reg/L_268af439_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           1.001     8.525    L_reg/L_268af439_remainder0_carry_i_27__1_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I4_O)        0.326     8.851 f  L_reg/L_268af439_remainder0_carry_i_14__1/O
                         net (fo=8, routed)           1.374    10.225    L_reg/L_268af439_remainder0_carry_i_14__1_n_0
    SLICE_X51Y70         LUT2 (Prop_lut2_I0_O)        0.150    10.375 f  L_reg/L_268af439_remainder0_carry_i_16__1/O
                         net (fo=1, routed)           0.154    10.529    L_reg/L_268af439_remainder0_carry_i_16__1_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I4_O)        0.326    10.855 r  L_reg/L_268af439_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.433    11.288    L_reg/L_268af439_remainder0_carry_i_8__1_n_0
    SLICE_X52Y70         LUT2 (Prop_lut2_I0_O)        0.116    11.404 r  L_reg/L_268af439_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.637    12.042    timerseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X50Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    12.642 r  timerseg_driver/decimal_renderer/L_268af439_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.642    timerseg_driver/decimal_renderer/L_268af439_remainder0_carry_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.861 r  timerseg_driver/decimal_renderer/L_268af439_remainder0_carry__0/O[0]
                         net (fo=2, routed)           0.819    13.680    L_reg/L_268af439_remainder0_3[4]
    SLICE_X49Y70         LUT3 (Prop_lut3_I0_O)        0.295    13.975 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=12, routed)          1.275    15.250    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.374 r  L_reg/i__carry__0_i_29/O
                         net (fo=2, routed)           0.954    16.328    L_reg/i__carry__0_i_29_n_0
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.124    16.452 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=5, routed)           0.835    17.287    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I3_O)        0.124    17.411 r  L_reg/i__carry_i_19__4/O
                         net (fo=2, routed)           0.552    17.963    L_reg/i__carry_i_19__4_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.118    18.081 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.991    19.073    L_reg/i__carry_i_11__4_n_0
    SLICE_X48Y69         LUT2 (Prop_lut2_I1_O)        0.354    19.427 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.623    20.050    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X48Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.765 r  timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.765    timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.879 r  timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.879    timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.192 f  timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.892    22.084    L_reg/L_268af439_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X47Y73         LUT5 (Prop_lut5_I1_O)        0.306    22.390 f  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.445    22.835    timerseg_driver/decimal_renderer/i__carry_i_13__3
    SLICE_X47Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.959 r  timerseg_driver/decimal_renderer/i__carry_i_25__3/O
                         net (fo=4, routed)           1.114    24.073    L_reg/i__carry_i_15__3_0
    SLICE_X44Y70         LUT4 (Prop_lut4_I0_O)        0.124    24.197 f  L_reg/i__carry_i_22__3/O
                         net (fo=5, routed)           0.597    24.793    L_reg/i__carry_i_22__3_n_0
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124    24.917 f  L_reg/i__carry_i_15__3/O
                         net (fo=5, routed)           0.840    25.757    L_reg/i__carry_i_15__3_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.124    25.881 r  L_reg/i__carry_i_8__2/O
                         net (fo=3, routed)           0.681    26.562    L_reg/i__carry_i_8__2_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I3_O)        0.124    26.686 r  L_reg/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    26.686    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8_0[3]
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.087 r  timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.087    timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.421 f  timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.819    28.240    timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.303    28.543 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.279    28.822    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124    28.946 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=3, routed)           1.157    30.103    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y71         LUT5 (Prop_lut5_I1_O)        0.124    30.227 r  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.391    30.618    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    30.742 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.810    31.552    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.676 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.289    32.964    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I1_O)        0.150    33.114 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.450    35.565    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.751    39.316 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.316    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.100ns  (logic 11.137ns (32.662%)  route 22.962ns (67.338%))
  Logic Levels:           31  (CARRY4=7 LUT2=5 LUT3=1 LUT4=2 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.551     5.135    L_reg/clk_IBUF_BUFG
    SLICE_X51Y66         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.645     7.199    L_reg/M_sm_timer[9]
    SLICE_X49Y69         LUT2 (Prop_lut2_I0_O)        0.325     7.524 r  L_reg/L_268af439_remainder0_carry_i_27__1/O
                         net (fo=1, routed)           1.001     8.525    L_reg/L_268af439_remainder0_carry_i_27__1_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I4_O)        0.326     8.851 f  L_reg/L_268af439_remainder0_carry_i_14__1/O
                         net (fo=8, routed)           1.374    10.225    L_reg/L_268af439_remainder0_carry_i_14__1_n_0
    SLICE_X51Y70         LUT2 (Prop_lut2_I0_O)        0.150    10.375 f  L_reg/L_268af439_remainder0_carry_i_16__1/O
                         net (fo=1, routed)           0.154    10.529    L_reg/L_268af439_remainder0_carry_i_16__1_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I4_O)        0.326    10.855 r  L_reg/L_268af439_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           0.433    11.288    L_reg/L_268af439_remainder0_carry_i_8__1_n_0
    SLICE_X52Y70         LUT2 (Prop_lut2_I0_O)        0.116    11.404 r  L_reg/L_268af439_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.637    12.042    timerseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X50Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.600    12.642 r  timerseg_driver/decimal_renderer/L_268af439_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.642    timerseg_driver/decimal_renderer/L_268af439_remainder0_carry_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.861 r  timerseg_driver/decimal_renderer/L_268af439_remainder0_carry__0/O[0]
                         net (fo=2, routed)           0.819    13.680    L_reg/L_268af439_remainder0_3[4]
    SLICE_X49Y70         LUT3 (Prop_lut3_I0_O)        0.295    13.975 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=12, routed)          1.275    15.250    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.374 r  L_reg/i__carry__0_i_29/O
                         net (fo=2, routed)           0.954    16.328    L_reg/i__carry__0_i_29_n_0
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.124    16.452 f  L_reg/i__carry__0_i_17__1/O
                         net (fo=5, routed)           0.835    17.287    L_reg/i__carry__0_i_17__1_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I3_O)        0.124    17.411 r  L_reg/i__carry_i_19__4/O
                         net (fo=2, routed)           0.552    17.963    L_reg/i__carry_i_19__4_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.118    18.081 r  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.991    19.073    L_reg/i__carry_i_11__4_n_0
    SLICE_X48Y69         LUT2 (Prop_lut2_I1_O)        0.354    19.427 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.623    20.050    timerseg_driver/decimal_renderer/i__carry_i_10__2[0]
    SLICE_X48Y71         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.765 r  timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.765    timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.879 r  timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.879    timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.192 f  timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.892    22.084    L_reg/L_268af439_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X47Y73         LUT5 (Prop_lut5_I1_O)        0.306    22.390 f  L_reg/i__carry_i_28/O
                         net (fo=2, routed)           0.445    22.835    timerseg_driver/decimal_renderer/i__carry_i_13__3
    SLICE_X47Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.959 r  timerseg_driver/decimal_renderer/i__carry_i_25__3/O
                         net (fo=4, routed)           1.114    24.073    L_reg/i__carry_i_15__3_0
    SLICE_X44Y70         LUT4 (Prop_lut4_I0_O)        0.124    24.197 f  L_reg/i__carry_i_22__3/O
                         net (fo=5, routed)           0.597    24.793    L_reg/i__carry_i_22__3_n_0
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.124    24.917 f  L_reg/i__carry_i_15__3/O
                         net (fo=5, routed)           0.840    25.757    L_reg/i__carry_i_15__3_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.124    25.881 r  L_reg/i__carry_i_8__2/O
                         net (fo=3, routed)           0.681    26.562    L_reg/i__carry_i_8__2_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I3_O)        0.124    26.686 r  L_reg/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    26.686    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8_0[3]
    SLICE_X45Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.087 r  timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.087    timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.421 r  timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.819    28.240    timerseg_driver/decimal_renderer/L_268af439_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.303    28.543 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.279    28.822    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_20_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I1_O)        0.124    28.946 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=3, routed)           1.157    30.103    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y71         LUT5 (Prop_lut5_I1_O)        0.124    30.227 f  L_reg/timerseg_OBUF[10]_inst_i_18/O
                         net (fo=2, routed)           0.391    30.618    L_reg/timerseg_OBUF[10]_inst_i_18_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    30.742 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.810    31.552    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I5_O)        0.124    31.676 f  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.291    32.966    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I1_O)        0.153    33.119 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.353    35.472    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.762    39.235 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.235    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.363ns (79.474%)  route 0.352ns (20.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.352     2.027    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.249 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.249    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.367ns (76.237%)  route 0.426ns (23.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.426     2.101    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.326 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.326    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.409ns (77.341%)  route 0.413ns (22.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.413     2.074    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.355 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.355    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.404ns (76.371%)  route 0.434ns (23.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.434     2.096    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.372 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_615336515[0].cond_butt_sel_desel/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.421ns (75.709%)  route 0.456ns (24.291%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.593     1.537    forLoop_idx_0_615336515[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  forLoop_idx_0_615336515[0].cond_butt_sel_desel/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_615336515[0].cond_butt_sel_desel/D_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.108     1.786    forLoop_idx_0_615336515[0].cond_butt_sel_desel/D_ctr_q_reg[5]
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  forLoop_idx_0_615336515[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=10, routed)          0.347     2.179    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.413 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.413    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.373ns (71.632%)  route 0.544ns (28.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.588     1.532    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.673 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.544     2.217    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.449 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.449    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_615336515[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.438ns (71.752%)  route 0.566ns (28.248%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.594     1.538    forLoop_idx_0_615336515[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  forLoop_idx_0_615336515[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  forLoop_idx_0_615336515[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     1.796    forLoop_idx_0_615336515[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.841 r  forLoop_idx_0_615336515[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=7, routed)           0.472     2.313    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.543 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.543    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.439ns (71.435%)  route 0.575ns (28.565%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.222     1.923    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.968 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.353     2.321    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.551 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.551    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.350ns (64.033%)  route 0.758ns (35.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.758     2.406    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.614 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.614    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.383ns (61.729%)  route 0.857ns (38.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X45Y52         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.857     2.505    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.747 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.747    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_104869499[0].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.189ns  (logic 1.502ns (28.949%)  route 3.687ns (71.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.687     5.189    forLoop_idx_0_104869499[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_104869499[0].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.508     4.912    forLoop_idx_0_104869499[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_104869499[0].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_104869499[3].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.275ns  (logic 1.488ns (34.799%)  route 2.787ns (65.201%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.787     4.275    forLoop_idx_0_104869499[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X53Y45         FDRE                                         r  forLoop_idx_0_104869499[3].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.452     4.857    forLoop_idx_0_104869499[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  forLoop_idx_0_104869499[3].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_104869499[2].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.252ns  (logic 1.490ns (35.037%)  route 2.762ns (64.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.762     4.252    forLoop_idx_0_104869499[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X53Y41         FDRE                                         r  forLoop_idx_0_104869499[2].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.451     4.856    forLoop_idx_0_104869499[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  forLoop_idx_0_104869499[2].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_104869499[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 1.500ns (36.059%)  route 2.660ns (63.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.660     4.160    forLoop_idx_0_104869499[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X53Y45         FDRE                                         r  forLoop_idx_0_104869499[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.452     4.857    forLoop_idx_0_104869499[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  forLoop_idx_0_104869499[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.488ns  (logic 1.493ns (42.819%)  route 1.994ns (57.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.994     3.488    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.392ns  (logic 1.496ns (44.095%)  route 1.896ns (55.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.896     3.392    reset_cond/AS[0]
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.392ns  (logic 1.496ns (44.095%)  route 1.896ns (55.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.896     3.392    reset_cond/AS[0]
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.392ns  (logic 1.496ns (44.095%)  route 1.896ns (55.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.896     3.392    reset_cond/AS[0]
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.392ns  (logic 1.496ns (44.095%)  route 1.896ns (55.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.896     3.392    reset_cond/AS[0]
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.392ns  (logic 1.496ns (44.095%)  route 1.896ns (55.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.896     3.392    reset_cond/AS[0]
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_615336515[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.236ns (34.844%)  route 0.441ns (65.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.441     0.677    forLoop_idx_0_615336515[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_615336515[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.861     2.051    forLoop_idx_0_615336515[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_615336515[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_615336515[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.230ns (31.369%)  route 0.503ns (68.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.503     0.733    forLoop_idx_0_615336515[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y58         FDRE                                         r  forLoop_idx_0_615336515[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.862     2.052    forLoop_idx_0_615336515[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  forLoop_idx_0_615336515[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.263ns (25.060%)  route 0.787ns (74.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.787     1.050    reset_cond/AS[0]
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.263ns (25.060%)  route 0.787ns (74.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.787     1.050    reset_cond/AS[0]
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.263ns (25.060%)  route 0.787ns (74.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.787     1.050    reset_cond/AS[0]
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.263ns (25.060%)  route 0.787ns (74.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.787     1.050    reset_cond/AS[0]
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.263ns (25.060%)  route 0.787ns (74.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.787     1.050    reset_cond/AS[0]
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.261ns (23.945%)  route 0.829ns (76.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.829     1.090    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_104869499[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.268ns (18.014%)  route 1.218ns (81.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.218     1.485    forLoop_idx_0_104869499[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X53Y45         FDRE                                         r  forLoop_idx_0_104869499[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.837     2.027    forLoop_idx_0_104869499[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y45         FDRE                                         r  forLoop_idx_0_104869499[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_104869499[2].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.513ns  (logic 0.257ns (17.020%)  route 1.255ns (82.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.255     1.513    forLoop_idx_0_104869499[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X53Y41         FDRE                                         r  forLoop_idx_0_104869499[2].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=584, routed)         0.836     2.026    forLoop_idx_0_104869499[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  forLoop_idx_0_104869499[2].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C





