 
****************************************
Report : qor
Design : deconv_kernel_estimator_top_level
Version: L-2016.03-SP5-5
Date   : Sat Jul 10 21:01:37 2021
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          2.82
  Critical Path Slack:           7.08
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.44
  Critical Path Slack:          19.56
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:         16.97
  Critical Path Slack:           2.94
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         95
  Hierarchical Port Count:       4091
  Leaf Cell Count:               9905
  Buf/Inv Cell Count:            1918
  Buf Cell Count:                 918
  Inv Cell Count:                1000
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8388
  Sequential Cell Count:         1517
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    75282.201995
  Noncombinational Area: 30028.799067
  Buf/Inv Area:          11014.313417
  Total Buffer Area:          7260.71
  Total Inverter Area:        3753.60
  Macro/Black Box Area:
                       4552615.500000
  Net Area:                  0.000000
  Net XLength        :      118274.34
  Net YLength        :      165311.44
  -----------------------------------
  Cell Area:           4657926.501062
  Design Area:         4657926.501062
  Net Length        :       283585.78


  Design Rules
  -----------------------------------
  Total Number of Nets:         12091
  Nets With Violations:           288
  Max Trans Violations:           288
  Max Cap Violations:               0
  -----------------------------------


  Hostname: caddy13

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    5.99
  Logic Optimization:                 26.96
  Mapping Optimization:              105.68
  -----------------------------------------
  Overall Compile Time:              214.30
  Overall Compile Wall Clock Time:    66.38

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
