Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 57b22fcc3ae04a3cadd25bfddd92fa92 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_myip_axi_uart_behav xil_defaultlib.tb_myip_axi_uart xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_lite_if
Compiling module xil_defaultlib.uart_line_if
Compiling module xil_defaultlib.myip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fifo_ctrl_unit
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.baud_tick_gen_default
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.myip_v1_0
Compiling module xil_defaultlib.tb_myip_axi_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_myip_axi_uart_behav
