import photo1 from '../Image Components/Faculty Pictures/Amitabha Sinha.png'
import photo2 from '../Image Components/Faculty Pictures/Madhumita Das.png'
import photo3 from '../Image Components/Faculty Pictures/Dr .Mihir Mahata.png'
import photo4 from '../Image Components/Faculty Pictures/Sabyasachi Sen.png'
import photo5 from '../Image Components/Faculty Pictures/Sowvik Dey.png'
import photo6 from '../Image Components/Faculty Pictures/Dr. Ria Bose.png'
import photo7 from '../Image Components/Faculty Pictures/Tania Das.png'
import photo8 from '../Image Components/Faculty Pictures/Mrs. Chumki Das.jpeg'
import photo9 from '../Image Components/Faculty Pictures/Ranjan Debnath.jpg'
import photo10 from '../Image Components/Faculty Pictures/Binay Bhunia.jpeg'

export const Faculty_data = [
    // {
    //     id: 1,
    //     type: "Faculty",
    //     imaga: photo1,
    //     projects: [],
    //     patents: [],
    //     research: [],
    //     name: "Dr. Amitabha Sinha",
    //     designation: "Adjunct Faculty",
    //     department: "Microelectronics and VLSI Technology",
    //     email: "becas_amits83@hotmail.com",
    //     des: "Prof. Amitabha Sinha is currently working with MAKAUT as Director (Academic Reforms) & H.O.D. Microelectronics & VLSI Technology.  He was a senior faculty member of the Dept.of Comp.Sc. & Engg., Bengal Engineering College (Now Indian Institute of Engineering, Science & Technology) and Dept.of Comp.Sc.&Engg , BITS Pilani  and his areas of research include Embedded System Design , VLSI  design , Digital Signal Processing , Processor Architecture , System On-chip Design etc. He was visiting faculty, Dept. of Computer Sc.& Engg., Oakland University, U.S.A and was an expatriate faculty member of a premier Malaysian University Mara Institute of Technology. Prof. Sinha was the Senior Manager & DSP Group Head of Public Sector CMC Ltd. (R&D center, Hyderabad) and was the Vice-President (R&D) of HFCL, one of the leading tele-comm companies in the country.He has published about 100 research papers in peer reviewed international journals and conferences and co-authored four books published by Lap Lambard publishing, Germany. Prof. Sinha had chaired a no of conferences including IEEE and delivered invited talks in India, U.S.A., Singapore, China, Germany, Russia, Australia and Hong-Kong. He was a member of advisory board (Electronics) of the Dept. of Sc. & Technology, Govt. of West Bengal and was a member of senate in BITS Pilani.Prof. Sinha holds a Doctorate degree in Computer Sc.& Engg. from Indian institute of Technology (IIT), Delhi. He is also a Fellow of the Institute of Engineers (India) and the recipient of Indian leadership award for Education Excellence from Indian Economic Development & Research Association, New Delhi, India in 2013.",
    //     acc: [
    //         " Aniruddha Ghosh and Amitabha Sinha, Comparative performance analysis of FPGA-based MAC unit using non-conventional number system in TVL domain for signal processing algorithm, Int.J.Nanoparticles, Vol. 12, No. 1 - 2, pp.50 - 58, 2020, Inderscience Publishers, Geneva, Switzerland.Print ISSN: 1753 - 2507 Online ISSN: 1753 - 2515. Sl.No: 11181; Journal No. 23203",
    //         " Aniruddha Ghosh, Amitabha Sinha,” FPGA Implementation of MAC Unit for Double Base Ternary Number System(DBTNS) and its Performance Analysis “, International Journal of Computer Applications(Foundation of Computer Science(FCS)”, NY, USA), ISSN: 0975 - 8887(DOI: 10.5120 / ijca 2018917785), September 2018. Vol - 181, Issue 14, pp. 9 - 22.",
    //         " Aniruddha Ghosh, Amitabha Sinha,” Performance Analysis of FPGA Based MAC Unit using DBTNS Multiplier & TRNS Adder for Signal Processing Algorithm “, Advances in Image and Video Processing(Society for Science and Education, United Kingdom) ISSN: 2054 – 7412(DOI: 10.14738 / ai vp.65.5394) October 2018 Volume 6, No. 5, pp. 31 - 43.",
    //         " Atri Sanyal, Saloni Kumari, Amitabha Sinha,” An Improved Combined Architecture of the Four FDCT Algorithms”, International Journal Of Research In Electronics And Computer Engineering, Vol 6, Issue 4, ISSN: 2393 - 9028, October - December 2018.",
    //         " Atri Sanyal, Saloni Kumari, Amitabha Sinha, “Performance Analysis of 4 FDCT Algorithms Using Hardware Synthesis and Simulation”, International Journal Of Computer Sciences And Engineering, Vol 2, Issue 4, E - ISSN: 2347 - 2693, May 2018, ISSN 2348 - 2281.",
    //         " Rupashri Barik, Amitabha Sinha,”Taxonomy of Reconfigurable Computing and Operating System, “International Journal of Innovations in Engineering and Technology(IJIET), Volume 6, Issue 4, April 2016, 681 ISSN: 2319 – 1058.",
    //         " Rakhi Roy, Debanjana Datta, Somnath Bhagat, Sangita Saha, Amitabha Sinha” Comparative Study and Analysis of Performances among RNS, DBNS, TBNS and MNS For DSP Applications”, Journal of Signal and Information Processing, 2015, 6, 49 - 65 Published on May 2015 in Sci.Res.http://www.scirp.org/journal/jsip http://dx.doi.org/10.4236/jsip.2015.62005.",
    //         " Suman Halder, Soumita Halder Chakraborty, Amitabha Sinha, Pijush Biswas,“Low Power Configurable Modulator using Ternary Logic,” International Journal Of Engineering, Science and Technology, 2015, 7(3), pp.129 - 136, ISSN: 0975 - 5462(Print).",
    //         " Arindam Biswas, Amitabha Sinha, “A Novel Architecture of Control System Processor Using Field Programmable Gate Array”, Journal of Microcontroller Engineering and Applications. 2015, 2(2): PP. 13–20.",
    //         " Amiya Karmakar, Amitabha Sinha, Pratik Kumar Sinha and Pijush Biswas, “Architecture of a Novel Configurable Communication Processor for SDR, International Journal of VLSI design & Communication Systems(VLSICS) Vol.6, No.4, August 2015.",
    //         " Atin Mukherjee, Amitabha Sinha, Debesh Choudhury, “Area - Efficient FPGA Implementation of an FFT Processor by Reusing Butterfly Units”, World Academy of Science, Engineering and Technology, International Journal of Computer and Information Engineering Vol: 2, No: 1, 2015.",
    //         " Atin Mukherjee, Amitabha Sinha, Debesh Choudhury, “A Novel Architecture of Area efficient FFT Algorithm for FPGA Implementation”, ACM Computer Architecture News”, Volume 42, Issue 5, December, 2014, pp.1 - 6.",
    //         " Amiya Karmakar, Deepshikha Mullick, and Amitabha Sinha “High Performance Adaptive Sigma Delta Modulator Design(using LMS Algorithm) for Performance Enhancement of DSP Processors and FPGA Synthesis of the Proposed Architecture”, International Journal of Current Engineering and Technology, Vol.4, No.1(Feb - 2014), pp.384 - 391.",
    //         " Subhashis Maitra and Amitabha Sinha, “Design and Simulation of MAC Unit using Combinational Circuit and Adder”, ACM SIGARCH Computer Architecture News, Vol.41(5), pp.25 - 33, December 2013.",
    //         " Subhashis Maitra and Amitabha Sinha, “High Efficiency MAC Unit used in Digital Signal Processing and Elliptic Curve Cryptography”, ACM SIGARCH Computer Architecture News, Vol.41(4), pp.1 - 8, September 2013.",
    //         " Subhashis Maitra and Amitabha Sinha, “Design and Simulation of MAC Unit using Combinational Circuit and Adder”, International Journal of Applied Information Systems(IJAIS), February 2014 Edition.",
    //         " Amitabha Sinha et.al; “A Novel Reconfigurable Architecture of a DSP Processor for Efficient Mapping of DSP Functions using Field Prpgrammable DSP Arrays”, ACM SIGARCH Computer Architecture News, Vol.41(2), pp.1 - 8, May 2013.",
    //         " Amrita Saha, Manideepa Mukherjee, Debanjana Dutta, Sangita Saha, Amitabha Sinha “Performance Analysis of a FPGA Based Novel Architecture of “Reconfigurable Modulator” using Binary and DBNS Multiplier, ACM SIGARCH Computer Architecture News, Vol.41(2), pp.9 - 16, May 2013.",
    //         " Amrita Saha, Pijush Biswas, Amitabha Sinha “An Integrated Development Platform of a Reconfigurable Processor for Software Defined Radio”, ACM SIGARCH Computer Architecture News, Vol. 41(2), pp.30 - 35, May 2013.",
    //         " Santanu Pal, Amitabha Sinha, Pijush Biswas, “FPGA Implementation of a Novel DCT Architecture Reducing Constant Cosine Terms”, ACM SIGARCH Computer Architecture News, Vol. 41(2), pp. 36−40, May 2013.",
    //         " Subhashis Maitra, Amitabha Sinha “High Performance MAC Unit for DSP and Cryptographic Applications”, ACM SIGARCH Computer Architecture News, Vol.41(2), pp.47 - 55, May 2013.",
    //         " Amiya Karmakar, Amrita Saha, Amitabha Sinha “On the Design of a Reconfigurable Radio Processor using FPGA”, International Journal of Computer Theory and Engineering(IJCTE), Volume 6, Number 2(Apr. 2014).",
    //         " Amitabha Sinha, Soumojit Acharyya, Suranjan Chakraborty and MitravaSarkar, “FIELD PROGRAMMABLE DSP ARRAYS” − A NOVEL RECONFIGURABLE ARCHITECTURE FOR EFFICIENT REALIZATION OF DIGITAL SIGNAL PROCESSING FUNCTIONS” Signal & Image Processing: An International Journal(SIPIJ), Vol.4, No.2, April 2013, pp.41 - 58.",
    //         " Chaitali Biswas Dutta, Partha Garai and Amitabha Sinha,” DESIGN OF A RECONFIGURABLE DSP PROCESSOR WITH BIT EFFICIENT RESIDUE NUMBER SYSTEM”, International Journal of VLSI design & Communication Systems(VLSICS) Vol.3, No.5, October 2012, 175 - 189., citation10, ref.31",
    //         " Subhasish Maitra, Amitabha Sinha “A new algorithm for computing triple - base number system”, ACM SIGARCH Computer Architecture News, Vol.40(4), pp.3 - 9, September 2012.",
    //         " S.Maitra, A.Sinha,” Design of High Performance Multiplier Unit Using SDTBNS for DSP Applications”, International Journal of Computer Applications”, Vol. 49, No. 9, July 2012.",
    //         " Nishant Kumar Giri and Amitabha Sinha, “FPGA Implementation of a Novel Architecture for Performance Enhancement of Radix - 2 FFT”, ACM SIGARCH computer Architecture News, Vol.40, issue 2, pp.28−32, 11, May 2012.",
    //         " Subhashis Maitra, Amitabha Sinha “Triple - Base Hybrid Joint Sparse Form and its Applications”, International Journal of Computer Applications(0975 – 8887), Volume 43– No.3, April 2012, pp.9 - 20.",
    //         " Chaitali Biswas Dutta, Partha Garai, and Amitabha Sinha. “A Scheme for Improving Bit Efficiency for Residue Number System. , ACITY 3, volume 178 of Advances in Intelligent Systems and Computing, pp. 649 - 656. Springer, (2012)",
    //         " Aniruddha Ghosh, Satrughna Singha and Amitabha Sinha,“A New Architecture for FPGA Implementation of A MAC Unit for Digital Signal Processors using Mixed Number System”, ACM SIGARCH computer Architecture News, Vol.40, issue 2, pp.33 - 38, May 2012.",
    //         " Aniruddha Ghosh, Satrughna Singha and Amitabha Sinha, “Floating Point RNS” – A New Concept for Designing the MAC Unit of Digital Signal Processor”,ACM SIGARCH computer Architecture News, Vol. 40, issue 2, pp. 39−43, May 2012.",
    //         " Chaitali Biswas Dutta, Partha Garai, Amitabha Sinha, “Estimation of Hardware Complexity of Residue Number System for Signal Processing Applicatios”, International Journal of Computer Technology and Applications” Vol: 02 Issue: 05 pp. 1540 - 1547, 2011.",
    //         " Anindita Chakraborty, Amitabha Sinha,” Conversion of binary to Single - Terrm Triple Base Numbers for DSP Applications”,ACM SIGARCH computer Architecture News, Vol.39, issue 5, pp.5 - 11, December 2011 .",
    //         " Satrughna Singha, Aniruddha Ghosh, Amitabha Sinha, “A New Architecture for FPGA based implementation of Conversion of Binary to double Base Number System(DBNS) using Parallel search technique”, ACM SIGARCH computer Architecture News, Vol.39, issue 5, pp.12 - 18, December 2011.",
    //         " Malay Das, Nishant Giri, Amitabha Sinha,” Novel Architecture of a High - Speed FIR Filter Using Residue Number System & Distributed Arithmetic”, ACM SIGARCH computer Architecture News, Vol. 39, No. 5, pp.1−4, December 2011.",
    //         " S.Singha, A.Sinha, “Survey on Reconfigurable Architecture and Computing”, Int.Journal of Electrical and Electronics Engg., Vol. 9, No.1, pp. 165−171.",
    //         " Souvik Saha, Uttam Narendra Thakur, Amitabha Sinha”, A Novel Architecture of RNS Based Lifting Integer Wavelet Transform(IWT) and Comparative Study, , International Journal of VLSI Design and Communication Systems 08 / 2015; 6(4): pp. 65−73.",
    //     ]
    // },
    {
        id: 2,
        type: "Faculty",
        imaga: photo2,
        projects: [
            {
                name:"Optimization of tilt angle of a fixed solar panel based on micro-climatic data of West Bengal",
                funded_by:"Department Of Science & Technology,Government of West Bengal",
                duration:"4 years",
                role:"Principal Investigator"
            }
        ],
        patents: [],
        research: [],
        name: "Dr. Madhumita Das Sarkar",
        designation: "Associate Professor",
        department: "Microelectronics and VLSI Technology",
        email: "mdsarkar@wbut.ac.in",
        des: "Dr. Das Sarkar is an Associate Professor (Microelectronics), Dept. of CSE MAKAUT, West Bengal formerly known as WBUT. She has obtained her B Sc(Hons) degree in Physics and M Sc Degree in Electronic Science from University of Calcutta. She worked for her doctoral thesis under the guidance of Late Prof B R Nag, a Bhatnagar Awardee Scientist and Prof P K Basu of the Institute of Radio Physics & Electronics, Calcutta University. She served as CSIR Research Fellow from 1992-1994 and again from 1998-2003. She has published several research papers in refereed journals and presented in several International and National Conferences. She is the Coordinator of Industry-Institute-Interaction Cell in MAKAUT, West Bengal. Before joining MAKAUT as a Reader in Microelectronics in 2007, Dr. Das Sarkar has been working as a lecturer in the Department of Electronics & Communication Engineering, Techno India College, Salt Lake for approximately three years. Dr. Das Sarkar was solely involved in “Diamond-like Nanotechnology Centre”, a demonstration Centre of Bekaert Advanced Coating Technology, Buffalo, New York in association with ACC Material division, India. She also served as a Project Engineer for two years in Department of Electronics, Govt. of India funded Projects entitled “Process Simulation Program” in the Institute of Radio Physics & Electronics, Calcutta University and“Modeling of Semiconductor Devices” in the Department of Electronics and Telecommunication Engineering, Jadavpur University.Her area of specialization is transport in Quantum Nano-Structure devices in which one of her research papers have received citations in Nature, 2016 [1] cited in reference 14 . She is supervising 4 students for their doctoral thesis and she is guiding 18 M Tech and B Tech students. She has guided more than 35 students of in-house and affiliated colleges for their M Tech and B Tech project work. Most of the project works of the students are published in peer reviewed journals, proceedings, IEEE Xplore and even archived by IEEE EDS in 2015. Her students have been awarded in “National Student Research Convention” organized by Association of Indian Universities (AIU) under “Engineering and Technology” category held in 2010 and in 2013 consecutively, as well as in the academic meet organized by FOSET, WB in collaboration with DST, WB in 2010. She chaired as well as delivered invited talk in several technical sessions of International and National conferences/seminars. She had also acted as a reviewer in the field of Nanotechnology to the research papers on Nanotechnology, submitted in the 10th International Conference  on Mathematical Sciences for Advancement of Science and Technology (MSAST 2016) organized by Institute for Mathematics, Bioinformatics, Information Technology and Computer Science (IMBIC) and also she convened several academic workshops, training programs and induction lectures in several emerging areas of importance including Industry-Centric programs. Dr. Das Sarkar is member of renowned professional societies like IEEE Electron Device Society, IEEE Power and Energy Society, IEEE Photonics Society, IEEE Nanotechnology Council, IEEE Sensors Council, IEEE Biometrics Council, IEEE Council on Electronic Design Automation and also life member of Material Research Society of India (MRSI) and Solid State Circuit, India. Chairing different sessions of International and national Conferences.",
        acc: [
            " Shantiram Nepal, Banani Das, Malay Kumar Das, Madhumita Das Sarkar and Roman Dabrowski  “Dielectric spectroscopy and electrical conductivity measurements of a series of orthoconic antiferroelectric liquid crystalline esters”, Ferroelectrics, Taylor and Francis, Wiley, ISSN 570:1, Jan 2021,100-114",
            " Anindita Das Bhattacharjee  and Dr. Madhumita Das Sarkar. ” Modified Correlation Analysis on Photo Voltaic System Related Meteorological Parameters”   International Conference Proceedings of IMBIC, Dec, 2019, Vol 8 (2019) ISBN 978-81-925832-7-3.",
            " Indraneel Sanyal and Madhumita Das Sarkar “Parameter optimization of a single well nanoscale resonant tunneling diode for memory applications” IEEE conference On Electron Devices And Solid State Circuits, (EDSSC), 2015  ",
            " Madhumita Das Sarkar and Raushan Kumar “Electrical parameter estimation of a solar module from simple analytical modelling and simulation in MATLAB” 10th International Conf on Mathematical Sciences for Advanced on Science and Technology (MSAST) 2016 by International Institute for Mathematics, Bioinformatics, Information Technology and Computer Science(IMBIC)” ISBN: 978-81-925832-4-2",
            " Arnab Som, and Madhumita Das Sarkar “ A Simulation Study on The Influence of Defects in In0.52Ga0.48N Solar Cell” in an International Conference on Nanocomputing & Nano Biotechnology, NanoBioCon 2016 organised by MAKAUT, WB[ISBN:978-93-80813-49-2]",
            " Shuvendu Singh, Madhumita Das Sarkar and Rahul Kumar  “Studies on Collidal Barium Zirconate Titanate Dispersion medium for Possible Bottom-up Applications” ” in an International Conference on Nanocomputing & Nano Biotechnology, NanoBioCon 2016 organised by MAKAUT, WB [ISBN: 978-93-80813-49-3]",
        ]
    },
    {
        id: 3,
        type: "Faculty",
        imaga: photo3,
        projects: [{
            name: "IoT based smart system   design and development for precision farming and technology dissemination among farming community.",
            funded_by: "Centre for Development of Advanced Computing (C-DAC) kolkata.",
            duration: "9 months",
            role: "Chief Investigator"
        },
        {
            name: "Analog Digital Mix Signal Processor - A novel architecture for signal processing.",
            funded_by: "Ministry of Electronics and Information Technology, Govt. of India.",
            duration: "5 years",
            role: "Co-Chief Investigator"
        }
        ],
        patents: [{
            name: "Analog -Digital signal processor",
            inventors: "Dr. Mihir Kumar Mahata, Prof. Amitabha Sinha and Mr. Amit Sarkar"
        }],
        research: [
            "Semiconductor Devices",
            "Analog and Digital VLSI Design",
            "Low power VLSI Design",
            "Embedded System Design",
        ],
        name: "Dr. Mihir Kumar Mahata",
        designation: "Assistant Professor and Head Of The Department",
        department: "Microelectronics and VLSI Technology",
        email: "mihir.mahata@gmail.com",
        des: "Dr. Mahata has received his Ph.D. degree from Indian Institute of Technology, Kharagpur in 2016. He has Worked as Assistant Professor in the Dept. of Electronics & Telicommunication Engineering, Indian Institute of Engineering Science & Technology, Shibpur , Howrah ,WB, a premier Engineering Institute in India from 2015-2019. Also, he has Industry work experience. He has worked as Executive in Datagen Power Services Pvt. Ltd. from 2007 to 2009. Currently, he is working as Assistant Professor (Stage II), in the Dept. of Microelectronics & VLSI Technology, MAKAUT, WB from 2019 to till date. His research interest includes 1. Emerging Semiconductor Devices (TFET, FinFET, Multi-junction Solar Cells), 2. Analog and Digital VLSI Design and 3. Low power VLSI Design.",
        acc: [
            "Mihir Kumar Mahata, Saptarsi Ghosh, Sanjay Kumar Jana, Apurba Chakraborty, Ankush Bag, Partha Mukhopadhyay, Rahul Kumar, and Dhrubes Biswas, “Comprehensive strain and band gap analysis of PA-MBE grown AlGaN/GaN heterostructures on sapphire with ultra thin buffer”, AIP Advances, vol. 4, pp. 117-120, Nov. 2014. (DOI: http://dx.doi.org/10.1063/1.4902090)",
            "Mihir Kumar Mahata, Saptarsi Ghosh, Subhashis Das, and Dhrubes Biswas, “Universal Band Gap Determination Model for Doped Semiconductor Materials”, ECS Solid State Letters, 4 (12) P98-P101 (2015).( doi: 10.1149/2.0061512ssl)",
            "Rahul Kumar, P. Mukhopadhyay, A. Bag, S. Kr. Jana, A. Chakraborty, S. Das, Mihir Kumar Mahata and D. Biswas, “Comparison of different pathways in metamorphic graded buffers onGaAs substrate: Indium incorporation with surface roughness”, Applied Surface Science Vol. 324, pp. 304–309, (2015).( http://dx.doi.org/10.1016/j.apsusc.2014.10.155)",
            "Ankush Bag, Rahul Kumar, Partha Mukhopadhyay, Mihir K. Mahata, Apurba Chakraborty, Spatarsi Ghosh, Sanjay K. Jana, Dhrubes Biswas, “ Evolution and Analysis of Nitride Surface and Interfaces by Statistical Techniques: A Correlation with RHEED through Kinetic Roughening”, Electron. Mater. Lett., Vol. 11, No. 4 (2015), pp. 707-716 (DOI: 10.1007/s13391-015-5129-3).",
            "Sanjay Kr. Jana, Saptarsi Ghosh, Syed Mukulika Dinara, Mihir Mahata, Soumen Das, and Dhrubes Biswas, “Structural, optical, and transport properties of AlGaN/GaN and AlGaN/InGaN heterostructure on sapphire grown by plasma assisted molecular beam epitaxy”, Journal of Vacuum Science & Technology B 33, 041206 (2015); doi: 10.1116/1.4926968.",
            "Saptarsi Ghosh, Syed M. Dinara, Mihir Mahata, Subhashis Das, Partha Mukhopadhyay, Sanjay Kumar Jana and Dhrubes Biswas, “On the different origins of electrical parameter degradation in reverse-bias stressed AlGaN/GaN HEMTs”,Phys. Status Solidi A, Vol.213, Issue 6, pp. 1559-1563 (2016) DOI: 10.1002/pssa.201532916.",
            "Apurba Chakraborty, Saptarsi Ghosh, Partha Mukhopadhyay, Sanjay K Jana, Syed Mukulika Dinara, Ankush Bag, Mihir K. Mahata, Rahul Kumar, Subhashis Das, Palash Das, and Dhrubes Biswas, “Reverse Bias Leakage Current Mechanism of AlGaN/InGaN/GaN Heterostructure”, Electron. Mater. Lett., Vol. 12, No. 2 (2016), pp. 232-236, DOI: 10.1007/s13391-015-5249-9.",
            "Soumyadip Chatterjee & Mihir Kumar Mahata, “Unexpected two-step response in AlGaAs/GaAs heterostructure-based SBD”, International Journal of Electronics Letters,Vol. 8, Issue 2, 2020, PP. 223-231, ISSN: 2168-1724 (Print) 2168-1732 (Online), 2019, DOI: 10.1080/21681724.2019.1584916.",
            "Sowvik Dey, Mihir Kumar Mahata, Amiya Karmakar,”An FPGA-Based Design of a Fault-Tolerant Shared Memory Structure”, International Journal of Electronics, Communications, and Measurement Engineering (IJECME), 11(1), 1-11, 2022, http://doi.org/10.4018/IJECME.31225.",
            "Mihir Kr. Mahata,Saptarsi Ghosh, Sanjay Jana, Partha Mukhopadhyay, Ankush Bag, Syed Mukulika Dinara, Rahul Kumar, Subhashis Das,  Apurba Chakraborty and Dhrubes Biswas,”  Growth and characterization of Al0.15Ga0.85As/GaAs pseudomorphic heterostructure by MBE” In proceeding IEEE Students' Technology Symposium 2014, IIT kharagpur, India, Feb. 2014, pp.390-392, doi: 10.1109/TechSym.2014.6808082.",
            "Rahul Kumar, P. Mukhopadhyay, S.K. Jana, A. Bag, S. Ghosh, S. Das, M.K. Mahata and D. Biswas, “ Comprehensive study of AlGaAs/GaAs heterostructures grown by MBE: Structural and compositional analysis”, ICEE 2014, JNTUH College of Engineering, Hyderabad, 15th to 17th December, doi: 10.1109/ICEmElec.2014.7151137.",
            "Subhashis Das, S. Majumdar, R. Kumar, M. K. Mahata, S. M. Dinara and D. Biswas, “Comprehensive modeling of gas sensor based on Si3N4 passivated AlGaN/GaN Schottky diode”, ICEE 2014, JNTUH College of Engineering, Hyderabad,15th to 17th December.",
            "Shubhankar Majumdar, Suhail Shaik, Subhashis Das, Rahul Kumar, Ankush Bag, Apurba Chakraborty, Mihir Mahata, Saptarsi Ghosh and Dhrubes Biswas “Temperature dependent etching of Gallium Nitride layers grown by PA –MBE”, ICMAP-December 2015 at ISM Dhanbad, doi: 10.1109/ICMAP.2015.7408773.",
            "Subhashis Das, R. Kumar, S. Majumdar, M. K. Mahata, Saptarsi Ghosh and D. Biswas , “Acetone sensing in AlGaN/GaN heterostructure on Si (111): A Schottky diode sensor”, E-MRS Fall , September 2015.",
            "Shubhankar Majumdar, R. Kumar, S. Das, M. Mahata and D. Biswas, “Utilization of Support Vector Machine in determining the optimum operating temperature of ternary III-Arsenide alloys grown by MBE”, E-MRS Fall meeting at Warsaw, Poland, September 2015.",
            "Apurba Chakraborty, Partha Mukhopadhyay, Saptarsi Ghosh, Ankush Bag, Mihir Kr. Mahata, Sanjay Jana, Syed Mukulika Dinara, Rahul Kumar, Subhashis Das, Shubhankar Majumdar, P. Das and Dhrubes Biswas, “Effect of Different Metal Modulation Scheme and Growth Temperature in InGaN Growth”, ICMAP-December 2015 at ISM Dhanbad.",
            "Apurba Chakraborty, S. Ghosh, P. Mukhopadhyay, S. M. Dinara, A. Bag, Mihir Kr. Mahata, R. Kumar, Subhashis Das, Sanjay Jana, Shubhankar Majumdar and Dhrubes Biswas, “Trapping Effect Analysis of AlGaN/InGaN/GaN Heterostructure by Conductance-Frequency Measurement” MRS Fall meeting at Boston, November 2015.",
            "Apurba Chakraborty, Partha Mukhopadhyay, Saptarsi Ghosh, Ankush Bag, Mihir Kr. Mahata, Rahul Kumar, Subhashis Das, P. Das, Sanjay Jana and Dhrubes Biswas, “The Effect of AlN Nucleation and GaN Layer in Indium Incorporation of InGaN Grown by PA-MBE”, Poster presented at IWPSD 2015.",
            "Sowvik Dey, Chandan Chakraborty, Sushovon Jana, Mihir Kumar Mahata & Amiya Karmakar,” A Novel Architecture of a fault-tolerant Memory System based on Missing Data Imputation”, Proc. of IEEE; EDKCON 2022, Kolkata, Nov 2022, pp.329-333.",
            "Tania Das, Angshuman Sarkar & Mihir Kumar Mahata,” Performance analysis of New Dual Pocket Tunnel FET Based Biosensor”, Proc. of IEEE; EDKCON 2022, Kolkata, Nov 2022, pp.405-408.",
            "Mihir Kumar Mahata, Soumyadip Chatterjee, Tania Das, Angsuman Sarkar,” Device Performance Analysis for Different Gate Locations in AlGaN/GaN HEMT by Silvaco Simulation”, 2023 IEEE Devices for Integrated Circuit (DevIC), 7-8 April, 2023, Kalyani, India, pp-119-123.",
            "Somnath Dasgupta, Syed Sadique Anwer Askari, Gufran Ahmad, Mihir Kumar Mahata,” Effect of Electron Transport Layer on Tin based Perovskite Solar Cells”, 2023 IEEE Devices for Integrated Circuit (DevIC), 7-8 April, 2023, Kalyani, India, pp-148-151.",
        ]
    },

    {
        id: 4,
        type: "Faculty",
        imaga: photo4,
        projects: [],
        patents: [],
        research: [
            "Designing and fabrication of Tandem, Intermediate Band, Quantum dot and Thin film based solar cells.",
            "Designing and fabrication of Chemo-resistive, capacitive & Junction Diode Sensors.",
            "Modelling and Designing of 2D semiconducting material based Advanced semiconductor device like tri-gate sub-micron FinFET, quantum dot & quantum wire HEMT, Tunnel FET etc. using TCAD tool like silvaco ",
            "Modelling, Designing and Development of single electron transistors (SET) and its application in developing SET based Analog-to-Digital converter to achieve low power and high operating speed ADC.",
            "Designing and Development of FinFET based Biosensors."
        ],
        name: "Sabyasachi Sen",
        designation: "Assistant Professor",
        department: "Microelectronics and VLSI Technology",
        email: "sabyasachis2004@yahoo.co.in",
        des: " Mr. Sen has pursued his M.Sc. degree in Electronics Science from Electronic Science Department, University of Pune in 2007, M.Tech from Department of Radio Physics & Electronics, University of Calcutta in 2009. Currently he is pursuing Ph.D.(Engg) from Department of Electronics & Electrical Communication Engineering, Indian Institute of Technology, Kharagpur.He has spent almost a year as a lecturer in Electronics & Communication Engineering Department of Guru Nanak Institute of Technology of JIS group. Currently he is serving as an Assistant Professor in the Department of Microelectronics & VLSI Technology of Maulana Abul Kalam Azad University of Technology since August 2019. Earlier he has taught as a guest lecturer in the same Department of MAKAUT.Besides, he has vast experience of teaching several undergraduate & postgraduate courses both theoretical as well as practical during his research period in IIT Kharagpur. Specifically, he has explicit experiences in teaching Technology CAD & various TCAD tools in both M.Tech. theory and practical classes. Apart from these, he has also significant experience in taking laboratory classes on VLSI Technology & several fabrication processes. He has quite extensive experience on device modeling also",
        acc: [

        ]
    },
    {
        id: 5,
        type: "Faculty",
        imaga: photo5,
        projects: [],
        patents: [],
        research: [
            "Fault Tolerant Memory Systems",
            "VLSI Design"
        ],
        name: "Sowvik Dey",
        designation: "Assistant Professor",
        department: "Microelectronics and VLSI Technology",
        email: "sowvikdey@gmail.com",
        des: "Mr. Dey had worked as Lecturer (Department of Computer Science and Technology) in G.S.M. Polytechnic, Burdwan and Regent Institute of Science and Technology, Barrackpore, also worked as Assistant Professor (Department of Computational Sciences) in Brainware University, Kolkata, WB. Mr. Dey has completed his M. E. in C.S.E. from the University Institute of Technology, Under The University of Burdwan, and poses an experience of over 9 years in academics.",
        acc: [
            " Sowvik Dey, Swarup Kr Ghosh, Anupam Ghosh, Knowledge Generation Using Sentiment Classification Involving Machine Learning on E-Commerce. International Journal of Business Analytics, Volume 6, April-June 2019.",
            " Soumik Guha Roy, Sowvik Dey, Joy Samadder, “Apriority And Request Based Mutual Exclusion Algorithm for Distributed System”, International Journal of Computer Engineering and Applications 12 (1), 319-327, Feb 2018.Conference",
            " Sowvik Dey, Somak Das, Amiya Karmakar, “Reduction of Fault Tolerant Memory Testing Problem Using Dynamic Fault Injection Technique”, in: Luhach A., Jat D., Hawari K., Gao XZ., Lingras P. (eds) Advanced Informatics for Computing Research. ICAICR 2019. Communications in Computer and Information Science, vol 1076, 35-44, Springer, Singapore. Print ISBN No. 978-981-15-0110-4, Online ISBN No. 978-981-15-0111-1",
            " Sowvik Dey, Somak Das, “Design of a Fault Tolerant Low-Order Interleaved Memory Based on the Concept of Bubble-Stack”, Proc. of IEEE Conf. on VDAT, Coimbatore, 2014. ISBN No. 978-1-4799-5088-1/14",
            " Somak Das, Sudip Roy, Sowvik Dey, “Activation of Control Pins for Routing of Test Droplets within a Bi-Partitioned Digital Microfluidic Biochip”, Proc. of IEEE Conf. on ICACC, Kochi, Kerala, 2014. ISBN No. 978-1-4799-4363-0/14",
            " Somak Das, Sowvik Dey, “FPGA Based Design of a Fine-Grained Fault Tolerant Interleaved Memory”, Proc. of IEEE Conf. on ICACCCT, Ramanathapuram, Tamilnadu, 2014. ISBN No. 978-1-4799-3914-5/14",
            " Somak Das, Sowvik Dey, “Exploiting Fault Tolerance within Cache Memory Structures”, Proc. of IEEE Conf. on ICHPCA, Bhubaneswar, Orissa, 2014. ISBN No. 978-1-4799-5957-0/14",
            " S. Dey, A. Patra and A. Karmakar,FPGA-based Design of a Fault Injector for Binarized Convolutional Neural Network, 2023 IEEE Devices for Integrated Circuit (DevIC), Kalyani, India, 2023, pp. 496-500, doi: 10.1109/DevIC57758.2023.10134830.",
            " S. Dey, C. Chakraborty, S. Jana, M. K. Mahata and A. Karmakar, A Novel Architecture of a fault-tolerant Memory System based on Missing Data Imputation, 2022 IEEE International Conference of Electron Devices Society Kolkata Chapter (EDKCON), Kolkata, India, 2022, pp. 329-333, doi: 10.1109/EDKCON56221.2022.10032852",
            " Dey, Sowvik & Mahata, Mihir & Karmakar, Amiya. (2022). An FPGA-Based Design of a Fault-Tolerant Shared Memory Structure. International Journal of Electronics, Communications, and Measurement Engineering. 11. 1-11. 10.4018/IJECME.312258."
        ]
    },
    {
        id: 6,
        type: "Faculty",
        imaga: photo6,
        projects: [],
        patents: [],
        research: [
            "Compact modelling of advance MOSFET devices for their implementation in application based Circuits"
        ],
        name: "Dr. Ria Bose",
        designation: "Assistant Professor",
        department: "Microelectronics and VLSI Technology",
        email: "riabose2020@gmail.com",
        des: "Dr. Bose received her PhD degree from IIT Kharagpur in 2021 and M. Tech degree in VLSI design from Bengal Engineering and Science University, Shibpur, West Bengal, India in 2011. She has a working experience of 4 years as an Assistant Professor in engineering colleges. She is currently working as an Assistant Professor in the Department of Microelectronics and VLSI Technology, MAKAUT, WB. Her research interest includes modeling and simulation of advance MOSFET devices and their implementation as Sensors",
        acc: [
            " R. Bose and J. N. Roy, “2D Surface potential and mobility modelling of doped/undoped symmetric double gate MOSFET”, IET Circuits, Devices & Systems, vol. 13, no. 5, pp. 571-575, 2019. Available: 10.1049/iet-cds.2018.5100",
            " R. Bose and J. N. Roy, “Classical and quantum charge density model of nanoscale doped DG MOSFETs below onset of strong inversion”, Materials Research Express, vol. 6, no. 5, p. 055909. Available: 10.1088/2053-1591/ab02c7",
            " R. Bose and J. N. Roy, “A 2D channel potential modelling of symmetric double-gate MOSFET at onset of threshold condition”, International Journal of Electronics Letters, pp.1-11. Available: 10.1080/21681724.2019.1661015",
            " R. Bose, J. N. Roy: Evanescent mode based compact modeling of a dual metal double gate Tunnel FET, IET Circuits, Devices & Systems, vol. 14, no. 7, pp. 1032-1037, 2020. Available: 10.1049/iet-cds.2019.0531",
            " R. Bose and J. N. Roy, “Analytical model and simulation based analysis of a work function engineered triple metal TFET device showing excellent device performance”, IET Circuits, Devices & Systems, vol. 15, no. 1, pp. 11-19, 2021. Available: 10.1049/cds2.12009",
            " R. Bose and J. N. Roy (2021), “Three Dimensional channel potential model of a triple gate MOSFET based on conformal mapping technique”, IETE Technical Review, Available: 10.1080/02564602.2021.1903348 ",
            " Ria Bose & J. N. Roy (2021) Analytical 3D Surface Potential Model of a Junction-Based Triple-Gate MOSFET Device, IETE Technical Review, DOI: 10.1080/02564602.2021.1927864"
        ]
    },
    {
        id: 7,
        type: "Faculty",
        imaga: photo7,
        projects: [],
        patents: [],
        research: [
            "Advanced Semiconductor device simulation and Modelling"
        ],
        name: "Mrs. Tania Das",
        designation: "Assistant Professor",
        department: "Microelectronics and VLSI Technology",
        email: "taniadas53@gmail.com",
        des: "Miss Tania Das has passed M.Tech in microelectronics and VLSI  from Jadavpur University. Miss Das had worked on pH sensor made by suspended gate field effect transistor , Equalizer using Whale optimization algorithm, Microcontroller based Digital Clock using RTC(DS 12887)",
        acc: [

        ]
    }
]

export const Stuff_data = [
    {
        id: 1,
        type: "Stuff",
        imaga: photo8,
        projects: [],
        patents: [],
        research: [],
        name: "Mrs. Chumki Das",
        designation: "Technical Assistant",
        department: "Microelectronics and VLSI Technology",
        email: "",
        des: "She has done post-graduation in Microelectronics and VLSI and Technology from MAKAUT and has the responsibility for analyzing, recommending, and coordinating the implementation of ideas practically for ensuring the smooth functioning of departments/laboratories under appropriate guidance.",
        acc: [

        ]
    },
    {
        id: 2,
        type: "Stuff",
        imaga: photo9,
        projects: [],
        patents: [],
        research: [],
        name: "Ranjan Debnath",
        designation: "Academic Assistant",
        department: "Microelectronics and VLSI Technology",
        email: "debnath07.ranjan@gmail.com",
        des: "Mr. Debnath has worked as a Lecturer (Department of Electronics and Telecommunication Engg) at Elite Polytechnic Institute , Mogra, Hooghly  and JIS School of Polytechnic, Kalyani, Nadia.  Also worked as a Programmer Analyst ( Trainee) at Excelacom Technologies Pvt Ltd , Siruseri I.T Park, Chennai, Tamilnadu and As a Service Engineer at Hinditron Services Private limited , Kolkata.  Mr. Debnath has completed his B.Tech Degree From JIS College of Engineering, Kalyani , Under W.B.U.T  and possesses an experience of over 11 years in both academics and Industry.",
        acc: [

        ]
    },
    {
        id: 3,
        type: "Stuff",
        imaga: photo10,
        projects: [],
        patents: [],
        research: [],
        name: "Mr. Binay Bhunia",
        designation: "Supporting Staff",
        department: "Microelectronics and VLSI Technology",
        email: "",
        des: "Mr. Binay Bhunia is working as supporting staff in the department of Microelectronics and VLSI and Technology from MAKAUT and has the responsibility for analyzing, recommending, and coordinating the implementation of ideas practically for ensuring the smooth functioning of departments/laboratories under appropriate guidance.",
        acc: [

        ]
    }
]