{
  "analysis_type": "corrected_chronological_sequence",
  "description": "Hardware-validated peripheral register accesses in chronological execution order (CORRECTED)",
  "total_accesses": 560,
  "correction_timestamp": "2025-06-10T19:07:29.820974",
  "statistics": {
    "total_entries": 560,
    "duplicates_removed": 1,
    "hardware_verified": 373,
    "clock_gated_registers": 21,
    "bit_changes_populated": 7,
    "missing_values_filled": 0,
    "validation_framework_corrections": 1,
    "validation_updates": 186
  },
  "validation_summary": {
    "total_issues": 40,
    "hardware_verified_count": 373,
    "clock_gated_count": 21,
    "bit_changes_populated": 7
  },
  "chronological_sequence": [
    {
      "sequence_number": 1,
      "relative_timestamp_ms": 0.0,
      "address": "0xe000ed94",
      "peripheral_name": "MPU",
      "register_name": "CTRL",
      "register_offset_from_base": "0x4",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000007",
      "value_written": "0x00000007",
      "mask_applied": null,
      "bits_modified": [
        {
          "bit_field_name": "ENABLE",
          "bit_position": 0,
          "bit_width": 1,
          "value_before": 0,
          "value_after": 1,
          "description": "MPU Enable",
          "functional_description": "ENABLE - MPU Enable"
        },
        {
          "bit_field_name": "HFNMIENA",
          "bit_position": 1,
          "bit_width": 1,
          "value_before": 0,
          "value_after": 1,
          "description": "HardFault and NMI Enable",
          "functional_description": "HFNMIENA - HardFault and NMI Enable"
        },
        {
          "bit_field_name": "PRIVDEFENA",
          "bit_position": 2,
          "bit_width": 1,
          "value_before": 0,
          "value_after": 1,
          "description": "Privileged Default Enable",
          "functional_description": "PRIVDEFENA - Privileged Default Enable"
        }
      ],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_ConfigMPU",
      "line_number": 262,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000007",
      "clock_gate_status": "enabled",
      "validation_framework_corrected": true,
      "correction_timestamp": 1749609155.3657436,
      "correction_reason": "Hardware validation confirmed correct value",
      "original_value_after": "0x00000007"
    },
    {
      "sequence_number": 2,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001024",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL5",
      "register_offset_from_base": "0x24",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x0000002c",
      "value_written": "0x0000002c",
      "mask_applied": null,
      "bits_modified": [
        {
          "bit_field_name": "IOPCTL0",
          "bit_position": 2,
          "bit_width": 1,
          "value_before": 0,
          "value_after": 1,
          "description": "IOPCTL0 Clock Enable",
          "functional_description": "IOPCTL0 - IOPCTL0 Clock Enable"
        },
        {
          "bit_field_name": "IOPCTL1",
          "bit_position": 3,
          "bit_width": 1,
          "value_before": 0,
          "value_after": 1,
          "description": "IOPCTL1 Clock Enable",
          "functional_description": "IOPCTL1 - IOPCTL1 Clock Enable"
        },
        {
          "bit_field_name": "IOPCTL2",
          "bit_position": 5,
          "bit_width": 1,
          "value_before": 0,
          "value_after": 1,
          "description": "IOPCTL2 Clock Enable",
          "functional_description": "IOPCTL2 - IOPCTL2 Clock Enable"
        }
      ],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_DeinitXspi",
      "line_number": 294,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x0000002c",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 3,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001024",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL5",
      "register_offset_from_base": "0x24",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x0000002c",
      "value_after": "0x0000002c",
      "value_written": "0x0000002c",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_DeinitXspi",
      "line_number": 299,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x0000002c",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 4,
      "relative_timestamp_ms": 0.0,
      "address": "0x400010b8",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x184",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_SetXspiClock",
      "line_number": 374,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 5,
      "relative_timestamp_ms": 0.0,
      "address": "0x400010bc",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x188",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_SetXspiClock",
      "line_number": 375,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 6,
      "relative_timestamp_ms": 0.0,
      "address": "0x400010bc",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x188",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_SetXspiClock",
      "line_number": 387,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 7,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001024",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL5",
      "register_offset_from_base": "0x24",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x0000002c",
      "value_after": "0x0000002c",
      "value_written": "0x0000002c",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_SetXspiClock",
      "line_number": 391,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x0000002c",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 8,
      "relative_timestamp_ms": 0.0,
      "address": "0x400010c4",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x196",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_SetXspiClock",
      "line_number": 398,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 9,
      "relative_timestamp_ms": 0.0,
      "address": "0x400010c8",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x200",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_SetXspiClock",
      "line_number": 399,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 10,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [
        {
          "bit_field_name": "SEL",
          "bit_position": 0,
          "bit_width": 3,
          "value_before": 0,
          "value_after": 2,
          "description": "Clock source selection",
          "functional_description": "SEL - Clock source selection"
        }
      ],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 402,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 11,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 406,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 12,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 410,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 13,
      "relative_timestamp_ms": 0.0,
      "address": "0x400010c8",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x200",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_SetXspiClock",
      "line_number": 411,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 14,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 414,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 15,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001024",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL5",
      "register_offset_from_base": "0x24",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x0000002c",
      "value_after": "0x0000002c",
      "value_written": "0x0000002c",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_SetXspiClock",
      "line_number": 415,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x0000002c",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 16,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 421,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 17,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 425,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 18,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 444,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 19,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 450,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 20,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 456,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 21,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 462,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 22,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 468,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 23,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 474,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 24,
      "relative_timestamp_ms": 0.0,
      "address": "0x40000070",
      "peripheral_name": "RSTCTL",
      "register_name": "PRSTCTL_CLR",
      "register_offset_from_base": "0x70",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_InitI2c2PinAsGpio",
      "line_number": 688,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 25,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 846,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 26,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 850,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 27,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 854,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 28,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 858,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 29,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 865,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 30,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 869,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 31,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 885,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 32,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 891,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 33,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 897,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 34,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 903,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 35,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 909,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 36,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 913,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 37,
      "relative_timestamp_ms": 0.0,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 919,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 38,
      "relative_timestamp_ms": 0.1,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_InitDebugConsole",
      "line_number": 53,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 39,
      "relative_timestamp_ms": 0.1,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_ClockPreConfig",
      "line_number": 119,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 40,
      "relative_timestamp_ms": 0.1,
      "address": "0x40180000",
      "peripheral_name": "XCACHE0",
      "register_name": "CCR",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_ConfigMPU",
      "line_number": 265,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 41,
      "relative_timestamp_ms": 0.1,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 446,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 42,
      "relative_timestamp_ms": 0.1,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 452,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 43,
      "relative_timestamp_ms": 0.1,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 458,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 44,
      "relative_timestamp_ms": 0.1,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 464,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 45,
      "relative_timestamp_ms": 0.1,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 470,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 46,
      "relative_timestamp_ms": 0.1,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockRUN_InitClockModule",
      "line_number": 476,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 47,
      "relative_timestamp_ms": 0.1,
      "address": "0x40004030",
      "peripheral_name": "IOPCTL0",
      "register_name": "PIO0_12",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_InitI2c2PinAsGpio",
      "line_number": 691,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 48,
      "relative_timestamp_ms": 0.1,
      "address": "0x40004030",
      "peripheral_name": "IOPCTL0",
      "register_name": "PIO0_12",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_RestoreI2c2PinMux",
      "line_number": 700,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 49,
      "relative_timestamp_ms": 0.1,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 887,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 50,
      "relative_timestamp_ms": 0.1,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 893,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 51,
      "relative_timestamp_ms": 0.1,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 899,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 52,
      "relative_timestamp_ms": 0.1,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 905,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 53,
      "relative_timestamp_ms": 0.1,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 915,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 54,
      "relative_timestamp_ms": 0.1,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/clock_config.c",
      "function_name": "BOARD_BootClockHSRUN_InitClockModule",
      "line_number": 921,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 55,
      "relative_timestamp_ms": 0.2,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_InitDebugConsole",
      "line_number": 54,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 56,
      "relative_timestamp_ms": 0.2,
      "address": "0x40000070",
      "peripheral_name": "RSTCTL",
      "register_name": "PRSTCTL_CLR",
      "register_offset_from_base": "0x70",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPins",
      "line_number": 64,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 57,
      "relative_timestamp_ms": 0.2,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_ClockPreConfig",
      "line_number": 120,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 58,
      "relative_timestamp_ms": 0.2,
      "address": "0x40180000",
      "peripheral_name": "XCACHE0",
      "register_name": "CCR",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_ConfigMPU",
      "line_number": 266,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 59,
      "relative_timestamp_ms": 0.2,
      "address": "0x40001040",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL0_SET",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_SetXspiClock",
      "line_number": 383,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 60,
      "relative_timestamp_ms": 0.2,
      "address": "0x40001040",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL0_SET",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_SetXspiClock",
      "line_number": 407,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 61,
      "relative_timestamp_ms": 0.30000000000000004,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_InitDebugConsole",
      "line_number": 57,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 62,
      "relative_timestamp_ms": 0.30000000000000004,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_ClockPreConfig",
      "line_number": 121,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 63,
      "relative_timestamp_ms": 0.30000000000000004,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_Init16bitsPsRam",
      "line_number": 613,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 64,
      "relative_timestamp_ms": 0.30000000000000004,
      "address": "0x40004030",
      "peripheral_name": "IOPCTL0",
      "register_name": "PIO0_12",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_InitI2c2PinAsGpio",
      "line_number": 692,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 65,
      "relative_timestamp_ms": 0.30000000000000004,
      "address": "0x40004034",
      "peripheral_name": "IOPCTL0",
      "register_name": "PIO0_13",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_RestoreI2c2PinMux",
      "line_number": 701,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 66,
      "relative_timestamp_ms": 0.4,
      "address": "0x4000407c",
      "peripheral_name": "IOPCTL0",
      "register_name": "PIO0_31",
      "register_offset_from_base": "0x7c",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000041",
      "value_written": "0x00000041",
      "mask_applied": null,
      "bits_modified": [
        {
          "bit_field_name": "FUNC",
          "bit_position": 0,
          "bit_width": 4,
          "value_before": 0,
          "value_after": 1,
          "description": "Pin function selection",
          "functional_description": "FUNC - Pin function selection"
        },
        {
          "bit_field_name": "IBENA",
          "bit_position": 6,
          "bit_width": 1,
          "value_before": 0,
          "value_after": 1,
          "description": "Input buffer enable",
          "functional_description": "IBENA - Input buffer enable"
        }
      ],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPins",
      "line_number": 81,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000041",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 67,
      "relative_timestamp_ms": 0.4,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_ClockPreConfig",
      "line_number": 122,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 68,
      "relative_timestamp_ms": 0.4,
      "address": "0xe000ed9c",
      "peripheral_name": "MPU",
      "register_name": "RBAR",
      "register_offset_from_base": "0xc",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_ConfigMPU",
      "line_number": 242,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 69,
      "relative_timestamp_ms": 0.4,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_Init16bitsPsRam",
      "line_number": 614,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 70,
      "relative_timestamp_ms": 0.4,
      "address": "0x40004034",
      "peripheral_name": "IOPCTL0",
      "register_name": "PIO0_13",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_InitI2c2PinAsGpio",
      "line_number": 694,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 71,
      "relative_timestamp_ms": 0.5,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_ClockPreConfig",
      "line_number": 123,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 72,
      "relative_timestamp_ms": 0.5,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/hardware_init.c",
      "function_name": "BOARD_InitHardware",
      "line_number": 142,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 73,
      "relative_timestamp_ms": 0.5,
      "address": "0xe000ed9c",
      "peripheral_name": "MPU",
      "register_name": "RBAR",
      "register_offset_from_base": "0xc",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_ConfigMPU",
      "line_number": 245,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 74,
      "relative_timestamp_ms": 0.5,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_Init16bitsPsRam",
      "line_number": 626,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 75,
      "relative_timestamp_ms": 0.6000000000000001,
      "address": "0x40004080",
      "peripheral_name": "IOPCTL0",
      "register_name": "PIO1_0",
      "register_offset_from_base": "0x80",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000001",
      "value_written": "0x00000001",
      "mask_applied": null,
      "bits_modified": [
        {
          "bit_field_name": "FUNC",
          "bit_position": 0,
          "bit_width": 4,
          "value_before": 0,
          "value_after": 1,
          "description": "Pin function selection",
          "functional_description": "FUNC - Pin function selection"
        }
      ],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPins",
      "line_number": 98,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000001",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 76,
      "relative_timestamp_ms": 0.6000000000000001,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_ClockPreConfig",
      "line_number": 124,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 77,
      "relative_timestamp_ms": 0.6000000000000001,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/hardware_init.c",
      "function_name": "BOARD_InitHardware",
      "line_number": 143,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 78,
      "relative_timestamp_ms": 0.6000000000000001,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_Init16bitsPsRam",
      "line_number": 627,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 79,
      "relative_timestamp_ms": 0.6000000000000001,
      "address": "0x40004034",
      "peripheral_name": "IOPCTL0",
      "register_name": "PIO0_13",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_InitI2c2PinAsGpio",
      "line_number": 695,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 80,
      "relative_timestamp_ms": 0.7000000000000001,
      "address": "0x40001434",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKSEL",
      "register_offset_from_base": "0x434",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000002",
      "value_after": "0x00000002",
      "value_written": "0x00000002",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_ClockPreConfig",
      "line_number": 125,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000002",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 81,
      "relative_timestamp_ms": 0.7000000000000001,
      "address": "0x400010b8",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x184",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_SetXspiClock",
      "line_number": 385,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 82,
      "relative_timestamp_ms": 0.7000000000000001,
      "address": "0x400010c4",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x196",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_SetXspiClock",
      "line_number": 409,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 83,
      "relative_timestamp_ms": 0.8,
      "address": "0x40001400",
      "peripheral_name": "CLKCTL0",
      "register_name": "CLKDIV",
      "register_offset_from_base": "0x400",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_ClockPreConfig",
      "line_number": 126,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 84,
      "relative_timestamp_ms": 1.2000000000000002,
      "address": "0xe000ed9c",
      "peripheral_name": "MPU",
      "register_name": "RBAR",
      "register_offset_from_base": "0xc",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_ConfigMPU",
      "line_number": 253,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 85,
      "relative_timestamp_ms": 1.2000000000000002,
      "address": "0x400010bc",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x188",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_SetXspiClock",
      "line_number": 386,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 86,
      "relative_timestamp_ms": 1.2000000000000002,
      "address": "0x400010c8",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x200",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/board.c",
      "function_name": "BOARD_SetXspiClock",
      "line_number": 410,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 87,
      "relative_timestamp_ms": 2.1,
      "address": "0x40000070",
      "peripheral_name": "RSTCTL",
      "register_name": "PRSTCTL_CLR",
      "register_offset_from_base": "0x70",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 142,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 88,
      "relative_timestamp_ms": 2.1,
      "address": "0x40000070",
      "peripheral_name": "RSTCTL",
      "register_name": "PRSTCTL_CLR",
      "register_offset_from_base": "0x70",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 543,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 89,
      "relative_timestamp_ms": 2.3000000000000003,
      "address": "0x400a5000",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_0",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 159,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 90,
      "relative_timestamp_ms": 2.3000000000000003,
      "address": "0x400a5080",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_0",
      "register_offset_from_base": "0x80",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000030",
      "value_written": "0x00000030",
      "mask_applied": null,
      "bits_modified": [
        {
          "bit_field_name": "PUPDENA",
          "bit_position": 4,
          "bit_width": 1,
          "value_before": 0,
          "value_after": 1,
          "description": "Pull-up/down enable",
          "functional_description": "PUPDENA - Pull-up/down enable"
        },
        {
          "bit_field_name": "PUPDSEL",
          "bit_position": 5,
          "bit_width": 1,
          "value_before": 0,
          "value_after": 1,
          "description": "Pull-up/down selection",
          "functional_description": "PUPDSEL - Pull-up/down selection"
        }
      ],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 560,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000030",
      "clock_gate_status": "disabled"
    },
    {
      "sequence_number": 91,
      "relative_timestamp_ms": 2.5,
      "address": "0x400a5004",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_1",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 176,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 92,
      "relative_timestamp_ms": 2.5,
      "address": "0x400a5084",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_1",
      "register_offset_from_base": "0x84",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 577,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 93,
      "relative_timestamp_ms": 2.7,
      "address": "0x400a5028",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_10",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 193,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 94,
      "relative_timestamp_ms": 2.7,
      "address": "0x400a50a8",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_10",
      "register_offset_from_base": "0xa8",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 594,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 95,
      "relative_timestamp_ms": 2.9000000000000004,
      "address": "0x400a502c",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_11",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 210,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 96,
      "relative_timestamp_ms": 2.9000000000000004,
      "address": "0x400a50ac",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_11",
      "register_offset_from_base": "0xac",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 611,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 97,
      "relative_timestamp_ms": 3.1,
      "address": "0x400a5030",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_12",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 227,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 98,
      "relative_timestamp_ms": 3.1,
      "address": "0x400a50b0",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_12",
      "register_offset_from_base": "0xb0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 628,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 99,
      "relative_timestamp_ms": 3.3000000000000003,
      "address": "0x400a5034",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_13",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 244,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 100,
      "relative_timestamp_ms": 3.3000000000000003,
      "address": "0x400a50b4",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_13",
      "register_offset_from_base": "0xb4",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 645,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 101,
      "relative_timestamp_ms": 3.5,
      "address": "0x400a5038",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_14",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 261,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 102,
      "relative_timestamp_ms": 3.5,
      "address": "0x400a50b8",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_14",
      "register_offset_from_base": "0xb8",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 662,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 103,
      "relative_timestamp_ms": 3.7,
      "address": "0x400a503c",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_15",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 278,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 104,
      "relative_timestamp_ms": 3.7,
      "address": "0x400a50bc",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_15",
      "register_offset_from_base": "0xbc",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 679,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 105,
      "relative_timestamp_ms": 3.9000000000000004,
      "address": "0x400a5040",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_16",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 295,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 106,
      "relative_timestamp_ms": 3.9000000000000004,
      "address": "0x400a50c0",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_16",
      "register_offset_from_base": "0xc0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 696,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 107,
      "relative_timestamp_ms": 4.1000000000000005,
      "address": "0x400a5044",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_17",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 312,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 108,
      "relative_timestamp_ms": 4.1000000000000005,
      "address": "0x400a50c4",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_17",
      "register_offset_from_base": "0xc4",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 713,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 109,
      "relative_timestamp_ms": 4.3,
      "address": "0x400a5048",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_18",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 329,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 110,
      "relative_timestamp_ms": 4.3,
      "address": "0x400a50c8",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_18",
      "register_offset_from_base": "0xc8",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 730,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 111,
      "relative_timestamp_ms": 4.5,
      "address": "0x400a504c",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_19",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 346,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 112,
      "relative_timestamp_ms": 4.5,
      "address": "0x400a50cc",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_19",
      "register_offset_from_base": "0xcc",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 747,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 113,
      "relative_timestamp_ms": 4.7,
      "address": "0x400a5008",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_2",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 363,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 114,
      "relative_timestamp_ms": 4.7,
      "address": "0x400a5088",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_2",
      "register_offset_from_base": "0x88",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 764,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 115,
      "relative_timestamp_ms": 4.9,
      "address": "0x400a5050",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_20",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 380,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 116,
      "relative_timestamp_ms": 4.9,
      "address": "0x400a50d0",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_20",
      "register_offset_from_base": "0xd0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 781,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 117,
      "relative_timestamp_ms": 5.1000000000000005,
      "address": "0x400a500c",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_3",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 397,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 118,
      "relative_timestamp_ms": 5.1000000000000005,
      "address": "0x400a508c",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_3",
      "register_offset_from_base": "0x8c",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 798,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 119,
      "relative_timestamp_ms": 5.300000000000001,
      "address": "0x400a5010",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_4",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 414,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 120,
      "relative_timestamp_ms": 5.300000000000001,
      "address": "0x400a5090",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_4",
      "register_offset_from_base": "0x90",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 815,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 121,
      "relative_timestamp_ms": 5.5,
      "address": "0x400a5014",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_5",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 431,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 122,
      "relative_timestamp_ms": 5.5,
      "address": "0x400a5094",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_5",
      "register_offset_from_base": "0x94",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 832,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 123,
      "relative_timestamp_ms": 5.7,
      "address": "0x400a5018",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_6",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 448,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 124,
      "relative_timestamp_ms": 5.7,
      "address": "0x400a5098",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_6",
      "register_offset_from_base": "0x98",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 849,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 125,
      "relative_timestamp_ms": 5.9,
      "address": "0x400a501c",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_7",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 465,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 126,
      "relative_timestamp_ms": 5.9,
      "address": "0x400a509c",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_7",
      "register_offset_from_base": "0x9c",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 866,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 127,
      "relative_timestamp_ms": 6.1000000000000005,
      "address": "0x400a5020",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_8",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 482,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 128,
      "relative_timestamp_ms": 6.1000000000000005,
      "address": "0x400a50a0",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_8",
      "register_offset_from_base": "0xa0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 883,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 129,
      "relative_timestamp_ms": 6.300000000000001,
      "address": "0x400a5024",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO4_9",
      "register_offset_from_base": "0x0",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi2",
      "line_number": 499,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 130,
      "relative_timestamp_ms": 6.300000000000001,
      "address": "0x400a50a4",
      "peripheral_name": "IOPCTL2",
      "register_name": "PIO5_9",
      "register_offset_from_base": "0xa4",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "board_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c",
      "function_name": "BOARD_InitPsRamPins_Xspi1",
      "line_number": 900,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "disabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 131,
      "relative_timestamp_ms": 50.0,
      "address": "0x40001004",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x4",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 58,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 132,
      "relative_timestamp_ms": 50.0,
      "address": "0x40001008",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x8",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 64,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 133,
      "relative_timestamp_ms": 50.0,
      "address": "0x4000100c",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x12",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 70,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 134,
      "relative_timestamp_ms": 50.0,
      "address": "0x40001010",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL0",
      "register_offset_from_base": "0x10",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 76,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 135,
      "relative_timestamp_ms": 50.0,
      "address": "0x40001014",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL1",
      "register_offset_from_base": "0x14",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 82,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 136,
      "relative_timestamp_ms": 50.0,
      "address": "0x40001018",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL2",
      "register_offset_from_base": "0x18",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 88,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 137,
      "relative_timestamp_ms": 50.0,
      "address": "0x40061004",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x4",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 94,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 138,
      "relative_timestamp_ms": 50.0,
      "address": "0x40001058",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x88",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 118,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 139,
      "relative_timestamp_ms": 50.0,
      "address": "0x4006101c",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x28",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 124,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 140,
      "relative_timestamp_ms": 50.0,
      "address": "0x40061030",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x48",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableFroClkOutput",
      "line_number": 678,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 141,
      "relative_timestamp_ms": 50.0,
      "address": "0x40001060",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x96",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableFroClkOutput",
      "line_number": 685,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 142,
      "relative_timestamp_ms": 50.0,
      "address": "0x40001060",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x96",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableFroClkOutput",
      "line_number": 691,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 143,
      "relative_timestamp_ms": 50.0,
      "address": "0x40001060",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x96",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableFro0ClkForDomain",
      "line_number": 1133,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 144,
      "relative_timestamp_ms": 50.0,
      "address": "0x40061030",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x48",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableFro2ClkForDomain",
      "line_number": 1647,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 145,
      "relative_timestamp_ms": 50.1,
      "address": "0x40001020",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL4",
      "register_offset_from_base": "0x20",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000001",
      "value_written": "0x00000001",
      "mask_applied": null,
      "bits_modified": [
        {
          "bit_field_name": "XSPI2",
          "bit_position": 0,
          "bit_width": 1,
          "value_before": 0,
          "value_after": 1,
          "description": "XSPI2 Clock Enable",
          "functional_description": "XSPI2 - XSPI2 Clock Enable"
        }
      ],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 57,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000001",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 146,
      "relative_timestamp_ms": 50.1,
      "address": "0x40001024",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL5",
      "register_offset_from_base": "0x24",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x0000002c",
      "value_after": "0x0000002c",
      "value_written": "0x0000002c",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 63,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x0000002c",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 147,
      "relative_timestamp_ms": 50.1,
      "address": "0x40001028",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x40",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 69,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 148,
      "relative_timestamp_ms": 50.1,
      "address": "0x4000102c",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x44",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 75,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 149,
      "relative_timestamp_ms": 50.1,
      "address": "0x40001030",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x48",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 81,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 150,
      "relative_timestamp_ms": 50.1,
      "address": "0x40001034",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x52",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 87,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 151,
      "relative_timestamp_ms": 50.1,
      "address": "0x4006100c",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x12",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 93,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 152,
      "relative_timestamp_ms": 50.1,
      "address": "0x40002004",
      "peripheral_name": "SYSCON0",
      "register_name": "REG_0x4",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 111,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 153,
      "relative_timestamp_ms": 50.1,
      "address": "0x40001058",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x88",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 117,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 154,
      "relative_timestamp_ms": 50.1,
      "address": "0x4006101c",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x28",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 123,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 155,
      "relative_timestamp_ms": 50.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [
        {
          "bit_field_name": "END_CFG",
          "bit_position": 2,
          "bit_width": 2,
          "value_before": 0,
          "value_after": 3,
          "description": "Endianness Configuration",
          "functional_description": "END_CFG - Endianness Configuration"
        },
        {
          "bit_field_name": "DQS_EN",
          "bit_position": 6,
          "bit_width": 1,
          "value_before": 0,
          "value_after": 1,
          "description": "DQS Enable",
          "functional_description": "DQS_EN - DQS Enable"
        },
        {
          "bit_field_name": "DQS_LAT_EN",
          "bit_position": 7,
          "bit_width": 1,
          "value_before": 0,
          "value_after": 1,
          "description": "DQS Latency Enable",
          "functional_description": "DQS_LAT_EN - DQS Latency Enable"
        },
        {
          "bit_field_name": "DQS_FA_SEL",
          "bit_position": 8,
          "bit_width": 2,
          "value_before": 0,
          "value_after": 1,
          "description": "DQS Flash A Selection",
          "functional_description": "DQS_FA_SEL - DQS Flash A Selection"
        },
        {
          "bit_field_name": "ISD2FA",
          "bit_position": 16,
          "bit_width": 1,
          "value_before": 0,
          "value_after": 1,
          "description": "Idle Signal Drive for Flash A Data[2]",
          "functional_description": "ISD2FA - Idle Signal Drive for Flash A Data[2]"
        },
        {
          "bit_field_name": "ISD3FA",
          "bit_position": 17,
          "bit_width": 1,
          "value_before": 0,
          "value_after": 1,
          "description": "Idle Signal Drive for Flash A Data[3]",
          "functional_description": "ISD3FA - Idle Signal Drive for Flash A Data[3]"
        },
        {
          "bit_field_name": "ISD2FB",
          "bit_position": 18,
          "bit_width": 1,
          "value_before": 0,
          "value_after": 1,
          "description": "Idle Signal Drive for Flash B Data[2]",
          "functional_description": "ISD2FB - Idle Signal Drive for Flash B Data[2]"
        },
        {
          "bit_field_name": "ISD3FB",
          "bit_position": 19,
          "bit_width": 1,
          "value_before": 0,
          "value_after": 1,
          "description": "Idle Signal Drive for Flash B Data[3]",
          "functional_description": "ISD3FB - Idle Signal Drive for Flash B Data[3]"
        }
      ],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateLUT",
      "line_number": 577,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 156,
      "relative_timestamp_ms": 50.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateLUT",
      "line_number": 587,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 157,
      "relative_timestamp_ms": 50.2,
      "address": "0x40003010",
      "peripheral_name": "CLKCTL1",
      "register_name": "PSCCTL4",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_InitMainPll",
      "line_number": 876,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 158,
      "relative_timestamp_ms": 50.2,
      "address": "0x40003010",
      "peripheral_name": "CLKCTL1",
      "register_name": "PSCCTL4",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_InitAudioPll",
      "line_number": 950,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 159,
      "relative_timestamp_ms": 50.2,
      "address": "0x40001068",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x104",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableFro0ClkForDomain",
      "line_number": 1141,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 160,
      "relative_timestamp_ms": 50.2,
      "address": "0x40061038",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x56",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableFro2ClkForDomain",
      "line_number": 1655,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 161,
      "relative_timestamp_ms": 50.3,
      "address": "0x40001058",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x88",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 117,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 162,
      "relative_timestamp_ms": 50.3,
      "address": "0x4006101c",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x28",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableClock",
      "line_number": 123,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 163,
      "relative_timestamp_ms": 50.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Init",
      "line_number": 463,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 164,
      "relative_timestamp_ms": 50.3,
      "address": "0x40000070",
      "peripheral_name": "RSTCTL",
      "register_name": "PRSTCTL_CLR",
      "register_offset_from_base": "0x70",
      "access_type": "function_call_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_reset.h",
      "function_name": "RESET_ReleasePeripheralReset",
      "line_number": 467,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x00000000",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 165,
      "relative_timestamp_ms": 50.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateLUT",
      "line_number": 578,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 166,
      "relative_timestamp_ms": 50.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateLUT",
      "line_number": 588,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 167,
      "relative_timestamp_ms": 50.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateLUT",
      "line_number": 583,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 168,
      "relative_timestamp_ms": 50.8,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Init",
      "line_number": 468,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 169,
      "relative_timestamp_ms": 51.3,
      "address": "0x40003018",
      "peripheral_name": "CLKCTL1",
      "register_name": "REG_0x24",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_EnableFroClkFreqCloseLoop",
      "line_number": 819,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 170,
      "relative_timestamp_ms": 51.8,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Init",
      "line_number": 468,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 171,
      "relative_timestamp_ms": 52.7,
      "address": "0x40003018",
      "peripheral_name": "CLKCTL1",
      "register_name": "REG_0x24",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_InitMainPll",
      "line_number": 891,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 172,
      "relative_timestamp_ms": 52.7,
      "address": "0x40003018",
      "peripheral_name": "CLKCTL1",
      "register_name": "REG_0x24",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_InitAudioPll",
      "line_number": 966,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 173,
      "relative_timestamp_ms": 52.8,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "driver_init",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Init",
      "line_number": 460,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 174,
      "relative_timestamp_ms": 100.0,
      "address": "0x40003008",
      "peripheral_name": "CLKCTL1",
      "register_name": "PSCCTL2",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_CalFroFreq",
      "line_number": 599,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 175,
      "relative_timestamp_ms": 100.0,
      "address": "0x40001094",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x148",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetHifi4ClkFreq",
      "line_number": 1339,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 176,
      "relative_timestamp_ms": 100.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 8,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_StartIpAccessNonBlocking",
      "line_number": 1478,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 177,
      "relative_timestamp_ms": 100.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 8,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_StartIpAccessNonBlocking",
      "line_number": 1483,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 178,
      "relative_timestamp_ms": 100.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_TransferBlocking",
      "line_number": 1740,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 179,
      "relative_timestamp_ms": 100.0,
      "address": "0x400010b8",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x184",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetXspiClkFreq",
      "line_number": 1909,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 180,
      "relative_timestamp_ms": 100.0,
      "address": "0x400010b8",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x184",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetXspiClkFreq",
      "line_number": 1911,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 181,
      "relative_timestamp_ms": 100.0,
      "address": "0x400010c4",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x196",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetXspiClkFreq",
      "line_number": 1938,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 182,
      "relative_timestamp_ms": 100.0,
      "address": "0x400010c4",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x196",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetXspiClkFreq",
      "line_number": 1940,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 183,
      "relative_timestamp_ms": 100.0,
      "address": "0x400010d0",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x208",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetSctClkFreq",
      "line_number": 2011,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 184,
      "relative_timestamp_ms": 100.0,
      "address": "0x400010dc",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x220",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetUtickClkFreq",
      "line_number": 2039,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 185,
      "relative_timestamp_ms": 100.0,
      "address": "0x400010e8",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x232",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetWdtClkFreq",
      "line_number": 2067,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 186,
      "relative_timestamp_ms": 100.0,
      "address": "0x400010e8",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x232",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetWdtClkFreq",
      "line_number": 2069,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 187,
      "relative_timestamp_ms": 100.0,
      "address": "0x400010f0",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x240",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetWdtClkFreq",
      "line_number": 2082,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 188,
      "relative_timestamp_ms": 100.0,
      "address": "0x400010f0",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x240",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetWdtClkFreq",
      "line_number": 2084,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 189,
      "relative_timestamp_ms": 100.0,
      "address": "0x400010f8",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x248",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetSystickClkFreq",
      "line_number": 2109,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 190,
      "relative_timestamp_ms": 100.0,
      "address": "0x40001134",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x308",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetI3cClkFreq",
      "line_number": 2170,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 191,
      "relative_timestamp_ms": 100.0,
      "address": "0x40001128",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x296",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetTrngClkFreq",
      "line_number": 2203,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 192,
      "relative_timestamp_ms": 100.0,
      "address": "0x400010ac",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x172",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetTpiuClkFreq",
      "line_number": 2236,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 193,
      "relative_timestamp_ms": 100.0,
      "address": "0x4000110c",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x268",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetSaiClkFreq",
      "line_number": 2269,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 194,
      "relative_timestamp_ms": 100.0,
      "address": "0x4000114c",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x332",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetClockOutClkFreq",
      "line_number": 2302,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 195,
      "relative_timestamp_ms": 100.0,
      "address": "0x400610a4",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x164",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetVdd1ClockOutClkFreq",
      "line_number": 2536,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 196,
      "relative_timestamp_ms": 100.0,
      "address": "0x40061078",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x120",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetAdcClkFreq",
      "line_number": 2569,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 197,
      "relative_timestamp_ms": 100.0,
      "address": "0x4006106c",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x108",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetSdAdcClkFreq",
      "line_number": 2612,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 198,
      "relative_timestamp_ms": 100.0,
      "address": "0x40061060",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x96",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetOSTimerClkFreq",
      "line_number": 2645,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 199,
      "relative_timestamp_ms": 100.0,
      "address": "0x40061090",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x144",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetMicfilClkFreq",
      "line_number": 2678,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 200,
      "relative_timestamp_ms": 100.0,
      "address": "0x40061098",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x152",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetLPI2cClkFreq",
      "line_number": 2820,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 201,
      "relative_timestamp_ms": 100.0,
      "address": "0x40061098",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x152",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetLPI2cClkFreq",
      "line_number": 2822,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 202,
      "relative_timestamp_ms": 100.1,
      "address": "0x40001070",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL0_CLR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetComputeMainClkFreq",
      "line_number": 1330,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 203,
      "relative_timestamp_ms": 100.1,
      "address": "0x40001090",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x144",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetHifi4ClkFreq",
      "line_number": 1363,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 204,
      "relative_timestamp_ms": 100.1,
      "address": "0x40061040",
      "peripheral_name": "RSTCTL1",
      "register_name": "PRSTCTL0_SET",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetSenseMainClkFreq",
      "line_number": 1518,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 205,
      "relative_timestamp_ms": 100.1,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_TransferBlocking",
      "line_number": 1734,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 206,
      "relative_timestamp_ms": 100.1,
      "address": "0x40061088",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x136",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetWakeClk32KFreq",
      "line_number": 1899,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 207,
      "relative_timestamp_ms": 100.1,
      "address": "0x400010bc",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x188",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetXspiClkFreq",
      "line_number": 1929,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 208,
      "relative_timestamp_ms": 100.1,
      "address": "0x400010c8",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x200",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetXspiClkFreq",
      "line_number": 1958,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 209,
      "relative_timestamp_ms": 100.1,
      "address": "0x400010d4",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x212",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetSctClkFreq",
      "line_number": 2030,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 210,
      "relative_timestamp_ms": 100.1,
      "address": "0x400010e0",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x224",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetUtickClkFreq",
      "line_number": 2058,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 211,
      "relative_timestamp_ms": 100.1,
      "address": "0x400010fc",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x252",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetSystickClkFreq",
      "line_number": 2128,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 212,
      "relative_timestamp_ms": 100.1,
      "address": "0x40001144",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x324",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetI3cClkFreq",
      "line_number": 2194,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 213,
      "relative_timestamp_ms": 100.1,
      "address": "0x4000112c",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x300",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetTrngClkFreq",
      "line_number": 2227,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 214,
      "relative_timestamp_ms": 100.1,
      "address": "0x400010b0",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x176",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetTpiuClkFreq",
      "line_number": 2260,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 215,
      "relative_timestamp_ms": 100.1,
      "address": "0x40001110",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x272",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetSaiClkFreq",
      "line_number": 2293,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 216,
      "relative_timestamp_ms": 100.1,
      "address": "0x40001150",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x336",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetClockOutClkFreq",
      "line_number": 2326,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 217,
      "relative_timestamp_ms": 100.1,
      "address": "0x400610a8",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x168",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetVdd1ClockOutClkFreq",
      "line_number": 2560,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 218,
      "relative_timestamp_ms": 100.1,
      "address": "0x4006107c",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x124",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetAdcClkFreq",
      "line_number": 2593,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 219,
      "relative_timestamp_ms": 100.1,
      "address": "0x40061070",
      "peripheral_name": "RSTCTL1",
      "register_name": "PRSTCTL0_CLR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetSdAdcClkFreq",
      "line_number": 2636,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 220,
      "relative_timestamp_ms": 100.1,
      "address": "0x40061064",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x100",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetOSTimerClkFreq",
      "line_number": 2669,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 221,
      "relative_timestamp_ms": 100.1,
      "address": "0x40061094",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x148",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetMicfilClkFreq",
      "line_number": 2702,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 222,
      "relative_timestamp_ms": 100.1,
      "address": "0x4006109c",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x156",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetLPI2cClkFreq",
      "line_number": 2845,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 223,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CheckAndClearError",
      "line_number": 387,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 224,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CheckAndClearError",
      "line_number": 391,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 225,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CheckAndClearError",
      "line_number": 407,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 226,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CheckAndClearError",
      "line_number": 411,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 227,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CheckAndClearError",
      "line_number": 420,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 228,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetHyperBusX16Mode",
      "line_number": 641,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 229,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 679,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 230,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 711,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 231,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 755,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 232,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDataLearningConfig",
      "line_number": 791,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 233,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDeviceAddrMode",
      "line_number": 831,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 234,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDeviceAddrMode",
      "line_number": 835,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 235,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 890,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 236,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 894,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 237,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 919,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 238,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 925,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 239,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 929,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 240,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 933,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 241,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 948,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 242,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 956,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 243,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 964,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 244,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 979,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 245,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 984,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 246,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableModule",
      "line_number": 1123,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 247,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableModule",
      "line_number": 1127,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 248,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateSFPConfig",
      "line_number": 1130,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 249,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateSFPConfig",
      "line_number": 1152,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 250,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateSFPConfig",
      "line_number": 1193,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 251,
      "relative_timestamp_ms": 100.2,
      "address": "0x40001080",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL4_CLR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetVdd2ComBaseClkFreq",
      "line_number": 1204,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 252,
      "relative_timestamp_ms": 100.2,
      "address": "0x40001158",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x344",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetComputeAudioClkFreq",
      "line_number": 1230,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 253,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableVariableLatency",
      "line_number": 1230,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 254,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableVariableLatency",
      "line_number": 1234,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 255,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableDozeMode",
      "line_number": 1252,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 256,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableDozeMode",
      "line_number": 1256,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 257,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_GetMdadErrorReason",
      "line_number": 1284,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 258,
      "relative_timestamp_ms": 100.2,
      "address": "0x40001088",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x136",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetComputeMainClkFreq",
      "line_number": 1307,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 259,
      "relative_timestamp_ms": 100.2,
      "address": "0x40001094",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x148",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetHifi4ClkFreq",
      "line_number": 1337,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 260,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_StartIpAccess",
      "line_number": 1371,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 261,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_StartIpAccess",
      "line_number": 1382,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 262,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_StartIpAccess",
      "line_number": 1398,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 263,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_StartIpAccessNonBlocking",
      "line_number": 1445,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 264,
      "relative_timestamp_ms": 100.2,
      "address": "0x40061048",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x72",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetSenseMainClkFreq",
      "line_number": 1495,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 265,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_WriteBlocking",
      "line_number": 1561,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 266,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_WriteBlocking",
      "line_number": 1581,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 267,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_WriteBlocking",
      "line_number": 1591,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 268,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_ReadBlocking",
      "line_number": 1615,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 269,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_ReadBlocking",
      "line_number": 1632,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 270,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_ReadBlocking",
      "line_number": 1637,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 271,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_ReadBlocking",
      "line_number": 1639,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 272,
      "relative_timestamp_ms": 100.2,
      "address": "0x40061084",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x132",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetWakeClk32KFreq",
      "line_number": 1887,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 273,
      "relative_timestamp_ms": 100.2,
      "address": "0x400010d0",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x208",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetSctClkFreq",
      "line_number": 2009,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 274,
      "relative_timestamp_ms": 100.2,
      "address": "0x400010dc",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x220",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetUtickClkFreq",
      "line_number": 2037,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 275,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbAccessBoundary",
      "line_number": 2050,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 276,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbReadDataSeqId",
      "line_number": 2083,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 277,
      "relative_timestamp_ms": 100.2,
      "address": "0x400010f8",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x248",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetSystickClkFreq",
      "line_number": 2107,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 278,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbWriteDataSeqId",
      "line_number": 2115,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 279,
      "relative_timestamp_ms": 100.2,
      "address": "0x40001120",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x288",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetCTimerClkFreq",
      "line_number": 2137,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 280,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_ClearAhbBuffer",
      "line_number": 2151,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 281,
      "relative_timestamp_ms": 100.2,
      "address": "0x40001134",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x308",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetI3cClkFreq",
      "line_number": 2168,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 282,
      "relative_timestamp_ms": 100.2,
      "address": "0x40001128",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x296",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetTrngClkFreq",
      "line_number": 2201,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 283,
      "relative_timestamp_ms": 100.2,
      "address": "0x400010ac",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x172",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetTpiuClkFreq",
      "line_number": 2234,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 284,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbAccessSplitSize",
      "line_number": 2264,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 285,
      "relative_timestamp_ms": 100.2,
      "address": "0x4000110c",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x268",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetSaiClkFreq",
      "line_number": 2267,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 286,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbAccessSplitSize",
      "line_number": 2268,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 287,
      "relative_timestamp_ms": 100.2,
      "address": "0x4000114c",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x332",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetClockOutClkFreq",
      "line_number": 2300,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 288,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_GetAhbRequestSuspendInfo",
      "line_number": 2382,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 289,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_EnableAhbBufferWriteFlush",
      "line_number": 2417,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 290,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_EnableAhbBufferWriteFlush",
      "line_number": 2421,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 291,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableAhbReadPrefetch",
      "line_number": 2470,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 292,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_BlockAccessAfterAhbWrite",
      "line_number": 2472,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 293,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableAhbReadPrefetch",
      "line_number": 2474,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 294,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SelectPPWFlagClearPolicy",
      "line_number": 2513,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 295,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SelectPPWFlagClearPolicy",
      "line_number": 2517,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 296,
      "relative_timestamp_ms": 100.2,
      "address": "0x400610a4",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x164",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetVdd1ClockOutClkFreq",
      "line_number": 2534,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 297,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdatePageWaitTimeCounter",
      "line_number": 2546,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 298,
      "relative_timestamp_ms": 100.2,
      "address": "0x40061078",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x120",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetAdcClkFreq",
      "line_number": 2567,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 299,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbReadStatusRegSeqId",
      "line_number": 2586,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 300,
      "relative_timestamp_ms": 100.2,
      "address": "0x4006106c",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x108",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetSdAdcClkFreq",
      "line_number": 2610,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 301,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetSFMStatusRegInfo",
      "line_number": 2616,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 302,
      "relative_timestamp_ms": 100.2,
      "address": "0x40061060",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x96",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetOSTimerClkFreq",
      "line_number": 2643,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 303,
      "relative_timestamp_ms": 100.2,
      "address": "0x40061090",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x144",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetMicfilClkFreq",
      "line_number": 2676,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 304,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_InvalidateCache",
      "line_number": 3039,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 305,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_InvalidateCache",
      "line_number": 3044,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 306,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_InvalidateCacheByRange",
      "line_number": 3086,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 307,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanCache",
      "line_number": 3105,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 308,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanCache",
      "line_number": 3110,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 309,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanCacheByRange",
      "line_number": 3152,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 310,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanInvalidateCache",
      "line_number": 3172,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 311,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanInvalidateCache",
      "line_number": 3177,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 312,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanInvalidateByRange",
      "line_number": 3220,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 313,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_ReadCache",
      "line_number": 3245,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 314,
      "relative_timestamp_ms": 100.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_ReadCache",
      "line_number": 3248,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 315,
      "relative_timestamp_ms": 100.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CheckAndClearError",
      "line_number": 379,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 316,
      "relative_timestamp_ms": 100.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CheckAndClearError",
      "line_number": 398,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 317,
      "relative_timestamp_ms": 100.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 714,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 318,
      "relative_timestamp_ms": 100.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateSFPArbitrationLockTimeoutCounter",
      "line_number": 1239,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 319,
      "relative_timestamp_ms": 100.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateIPAccessTimeoutCounter",
      "line_number": 1265,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 320,
      "relative_timestamp_ms": 100.3,
      "address": "0x40001104",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x260",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetFCClkFreq",
      "line_number": 1267,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 321,
      "relative_timestamp_ms": 100.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_WriteBlocking",
      "line_number": 1550,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 322,
      "relative_timestamp_ms": 100.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_WriteBlocking",
      "line_number": 1584,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 323,
      "relative_timestamp_ms": 100.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_ReadBlocking",
      "line_number": 1657,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 324,
      "relative_timestamp_ms": 100.3,
      "address": "0x40001106",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x262",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetLPFlexCommClkFreq",
      "line_number": 1697,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 325,
      "relative_timestamp_ms": 100.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_TransferBlocking",
      "line_number": 1848,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 326,
      "relative_timestamp_ms": 100.3,
      "address": "0x40001118",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x280",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetCTimerClkFreq",
      "line_number": 2161,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 327,
      "relative_timestamp_ms": 100.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbErrorPayload",
      "line_number": 2332,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 328,
      "relative_timestamp_ms": 100.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdatePageWaitTimeCounter",
      "line_number": 2551,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 329,
      "relative_timestamp_ms": 100.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetSFMStatusRegInfo",
      "line_number": 2623,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 330,
      "relative_timestamp_ms": 100.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CommonIRQHandler",
      "line_number": 2863,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 331,
      "relative_timestamp_ms": 100.4,
      "address": "0x4000103c",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x60",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_DisableClock",
      "line_number": 204,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 332,
      "relative_timestamp_ms": 100.4,
      "address": "0x40001040",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL0_SET",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_DisableClock",
      "line_number": 207,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 333,
      "relative_timestamp_ms": 100.4,
      "address": "0x40001044",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL1_SET",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_DisableClock",
      "line_number": 210,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 334,
      "relative_timestamp_ms": 100.4,
      "address": "0x40001048",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL2_SET",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_DisableClock",
      "line_number": 213,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 335,
      "relative_timestamp_ms": 100.4,
      "address": "0x4000104c",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL3_SET",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_DisableClock",
      "line_number": 216,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 336,
      "relative_timestamp_ms": 100.4,
      "address": "0x40001050",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL4_SET",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_DisableClock",
      "line_number": 219,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 337,
      "relative_timestamp_ms": 100.4,
      "address": "0x40061014",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x20",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_DisableClock",
      "line_number": 222,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 338,
      "relative_timestamp_ms": 100.4,
      "address": "0x40002008",
      "peripheral_name": "SYSCON0",
      "register_name": "REG_0x8",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_DisableClock",
      "line_number": 231,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 339,
      "relative_timestamp_ms": 100.4,
      "address": "0x40100000",
      "peripheral_name": "GPIO0",
      "register_name": "DIR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h",
      "function_name": "GPIO_PinWrite",
      "line_number": 350,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 340,
      "relative_timestamp_ms": 100.4,
      "address": "0x40100000",
      "peripheral_name": "GPIO0",
      "register_name": "DIR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h",
      "function_name": "GPIO_PinWrite",
      "line_number": 354,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 341,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CheckAndClearError",
      "line_number": 407,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 342,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CheckAndClearError",
      "line_number": 411,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 343,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CheckAndClearError",
      "line_number": 420,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 344,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_ResetSfmAndAhbDomain",
      "line_number": 613,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 345,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 679,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 346,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDeviceAddrMode",
      "line_number": 835,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 347,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 890,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 348,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 894,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 349,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 929,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 350,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 956,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 351,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 979,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 352,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 984,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 353,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableModule",
      "line_number": 1123,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 354,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableModule",
      "line_number": 1127,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 355,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateSFPConfig",
      "line_number": 1130,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 356,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_CheckModuleEnabled",
      "line_number": 1141,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 357,
      "relative_timestamp_ms": 100.4,
      "address": "0x40001078",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL2_CLR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetComputeBaseClkFreq",
      "line_number": 1148,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 358,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateSFPConfig",
      "line_number": 1152,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 359,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_ResetTgQueue",
      "line_number": 1160,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 360,
      "relative_timestamp_ms": 100.4,
      "address": "0x4000107c",
      "peripheral_name": "CLKCTL0",
      "register_name": "PSCCTL3_CLR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetComputeDspBaseClkFreq",
      "line_number": 1176,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 361,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_CheckGlobalConfigLocked",
      "line_number": 1184,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 362,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateSFPConfig",
      "line_number": 1193,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 363,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableVariableLatency",
      "line_number": 1230,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 364,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableVariableLatency",
      "line_number": 1234,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 365,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableDozeMode",
      "line_number": 1252,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 366,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableDozeMode",
      "line_number": 1256,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 367,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_GetMdadErrorReason",
      "line_number": 1288,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 368,
      "relative_timestamp_ms": 100.4,
      "address": "0x40061028",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x40",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetSenseBaseClkFreq",
      "line_number": 1370,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 369,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_GetErrorStatusFlags",
      "line_number": 1514,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 370,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_CheckIpRequestGranted",
      "line_number": 1553,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 371,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_WriteBlocking",
      "line_number": 1564,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 372,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_GetBusIdleStatus",
      "line_number": 1565,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 373,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_CheckAhbReadAccessAsserted",
      "line_number": 1578,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 374,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_CheckAhbWriteAccessAsserted",
      "line_number": 1591,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 375,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_GetCmdExecutionArbitrationStatusFlags",
      "line_number": 1604,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 376,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_ReadBlocking",
      "line_number": 1642,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 377,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_ReadBlocking",
      "line_number": 1670,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 378,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_CheckTxBuffLockOpen",
      "line_number": 1681,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 379,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_ReadBlocking",
      "line_number": 1685,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 380,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_ReadBlocking",
      "line_number": 1695,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 381,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_TriggerRxBufferPopEvent",
      "line_number": 1732,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 382,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_GetRxBufferAvailableBytesCount",
      "line_number": 1779,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 383,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_GetRxBufferRemovedBytesCount",
      "line_number": 1791,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 384,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_CheckIPAccessAsserted",
      "line_number": 1895,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 385,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_ClearIPAccessSeqPointer",
      "line_number": 1905,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 386,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_CheckFSMValid",
      "line_number": 1976,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 387,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_ClearAhbBuffer",
      "line_number": 2150,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 388,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbAccessSplitSize",
      "line_number": 2264,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 389,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbAccessSplitSize",
      "line_number": 2268,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 390,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_ReturnAhbReadErrorInfo",
      "line_number": 2349,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 391,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_EnableAhbBufferWriteFlush",
      "line_number": 2417,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 392,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_EnableAhbBufferWriteFlush",
      "line_number": 2421,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 393,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableAhbReadPrefetch",
      "line_number": 2470,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 394,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableAhbReadPrefetch",
      "line_number": 2474,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 395,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SelectPPWFlagClearPolicy",
      "line_number": 2513,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 396,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SelectPPWFlagClearPolicy",
      "line_number": 2517,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 397,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 8,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CommonIRQHandler",
      "line_number": 2805,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 398,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 8,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CommonIRQHandler",
      "line_number": 2813,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 399,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CommonIRQHandler",
      "line_number": 2896,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 400,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CommonIRQHandler",
      "line_number": 2910,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 401,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CommonIRQHandler",
      "line_number": 2918,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 402,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_EnableCache",
      "line_number": 3000,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 403,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_EnableCache",
      "line_number": 3006,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 404,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_DisableCache",
      "line_number": 3018,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 405,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_DisableCache",
      "line_number": 3024,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 406,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_InvalidateCache",
      "line_number": 3036,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 407,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_InvalidateCache",
      "line_number": 3044,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 408,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_InvalidateCacheByRange",
      "line_number": 3077,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 409,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanCache",
      "line_number": 3102,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 410,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanCache",
      "line_number": 3110,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 411,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanCacheByRange",
      "line_number": 3143,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 412,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanInvalidateCache",
      "line_number": 3168,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 413,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanInvalidateCache",
      "line_number": 3177,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 414,
      "relative_timestamp_ms": 100.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanInvalidateByRange",
      "line_number": 3211,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 415,
      "relative_timestamp_ms": 100.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_GetPPWBFromPageSize",
      "line_number": 184,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 416,
      "relative_timestamp_ms": 100.5,
      "address": "0x40001058",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x88",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_DisableClock",
      "line_number": 234,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 417,
      "relative_timestamp_ms": 100.5,
      "address": "0x4006101c",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x28",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_DisableClock",
      "line_number": 237,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 418,
      "relative_timestamp_ms": 100.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CheckAndClearError",
      "line_number": 398,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 419,
      "relative_timestamp_ms": 100.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 699,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 420,
      "relative_timestamp_ms": 100.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 714,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 421,
      "relative_timestamp_ms": 100.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 742,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 422,
      "relative_timestamp_ms": 100.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_ClearTxBuffer",
      "line_number": 1650,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 423,
      "relative_timestamp_ms": 100.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_ClearRxBuffer",
      "line_number": 1702,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 424,
      "relative_timestamp_ms": 100.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbBufferConfig",
      "line_number": 2190,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 425,
      "relative_timestamp_ms": 100.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_InvalidateCacheByRange",
      "line_number": 3083,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 426,
      "relative_timestamp_ms": 100.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanCacheByRange",
      "line_number": 3149,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 427,
      "relative_timestamp_ms": 100.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanInvalidateByRange",
      "line_number": 3217,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 428,
      "relative_timestamp_ms": 100.6,
      "address": "0x40100000",
      "peripheral_name": "GPIO0",
      "register_name": "DIR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h",
      "function_name": "GPIO_PinRead",
      "line_number": 429,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 429,
      "relative_timestamp_ms": 100.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_ResetSfmAndAhbDomain",
      "line_number": 613,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 430,
      "relative_timestamp_ms": 100.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_ResetTgQueue",
      "line_number": 1160,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 431,
      "relative_timestamp_ms": 100.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_WriteBlocking",
      "line_number": 1546,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 432,
      "relative_timestamp_ms": 100.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_ClearIPAccessSeqPointer",
      "line_number": 1905,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 433,
      "relative_timestamp_ms": 100.6,
      "address": "0x40001120",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x288",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetCTimerClkFreq",
      "line_number": 2135,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 434,
      "relative_timestamp_ms": 100.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_ClearAhbBuffer",
      "line_number": 2150,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 435,
      "relative_timestamp_ms": 100.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateAhbHreadyTimeOutValue",
      "line_number": 2300,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 436,
      "relative_timestamp_ms": 100.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CommonIRQHandler",
      "line_number": 2848,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 437,
      "relative_timestamp_ms": 100.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_EnableCache",
      "line_number": 3006,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 438,
      "relative_timestamp_ms": 100.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_DisableCache",
      "line_number": 3024,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 439,
      "relative_timestamp_ms": 100.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_InvalidateCache",
      "line_number": 3036,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 440,
      "relative_timestamp_ms": 100.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanCache",
      "line_number": 3102,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 441,
      "relative_timestamp_ms": 100.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanInvalidateCache",
      "line_number": 3168,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 442,
      "relative_timestamp_ms": 100.7,
      "address": "0x40001058",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x88",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_DisableClock",
      "line_number": 234,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 443,
      "relative_timestamp_ms": 100.7,
      "address": "0x4006101c",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x28",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_DisableClock",
      "line_number": 237,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 444,
      "relative_timestamp_ms": 100.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CheckAndClearError",
      "line_number": 421,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 445,
      "relative_timestamp_ms": 100.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 680,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 446,
      "relative_timestamp_ms": 100.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 699,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 447,
      "relative_timestamp_ms": 100.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 742,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 448,
      "relative_timestamp_ms": 100.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDeviceAddrMode",
      "line_number": 836,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 449,
      "relative_timestamp_ms": 100.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateRxBufferWaterMark",
      "line_number": 1035,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 450,
      "relative_timestamp_ms": 100.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateTxBufferWaterMark",
      "line_number": 1064,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 451,
      "relative_timestamp_ms": 100.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_ClearErrorStatusFlags",
      "line_number": 1525,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 452,
      "relative_timestamp_ms": 100.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_ClearCmdExecutionArbitrationStatusFlags",
      "line_number": 1615,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 453,
      "relative_timestamp_ms": 100.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_ClearTxBuffer",
      "line_number": 1650,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 454,
      "relative_timestamp_ms": 100.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_ClearRxBuffer",
      "line_number": 1702,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 455,
      "relative_timestamp_ms": 100.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbBufferConfig",
      "line_number": 2190,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 456,
      "relative_timestamp_ms": 100.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbAccessSplitSize",
      "line_number": 2269,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 457,
      "relative_timestamp_ms": 100.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbErrorPayload",
      "line_number": 2333,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 458,
      "relative_timestamp_ms": 100.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateAhbBufferSize",
      "line_number": 2664,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 459,
      "relative_timestamp_ms": 100.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CommonIRQHandler",
      "line_number": 2884,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 460,
      "relative_timestamp_ms": 100.8,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_ResetSfmAndAhbDomain",
      "line_number": 606,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 461,
      "relative_timestamp_ms": 100.8,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 901,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 462,
      "relative_timestamp_ms": 100.8,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 907,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 463,
      "relative_timestamp_ms": 100.8,
      "address": "0x40061028",
      "peripheral_name": "RSTCTL1",
      "register_name": "REG_0x40",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetSenseBaseClkFreq",
      "line_number": 1373,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 464,
      "relative_timestamp_ms": 100.8,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_GetAhbRequestSuspendInfo",
      "line_number": 2366,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 465,
      "relative_timestamp_ms": 100.9,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CheckAndClearError",
      "line_number": 421,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 466,
      "relative_timestamp_ms": 100.9,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDeviceAddrMode",
      "line_number": 836,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 467,
      "relative_timestamp_ms": 100.9,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 914,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 468,
      "relative_timestamp_ms": 100.9,
      "address": "0x40001104",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x260",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetFCClkFreq",
      "line_number": 1268,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 469,
      "relative_timestamp_ms": 100.9,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableInterrupts",
      "line_number": 1417,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 470,
      "relative_timestamp_ms": 100.9,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_ReturnAhbReadErrorInfo",
      "line_number": 2350,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 471,
      "relative_timestamp_ms": 101.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_ResetSfmAndAhbDomain",
      "line_number": 606,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 472,
      "relative_timestamp_ms": 101.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetHyperBusX16Mode",
      "line_number": 641,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 473,
      "relative_timestamp_ms": 101.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDeviceAddrMode",
      "line_number": 830,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 474,
      "relative_timestamp_ms": 101.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 901,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 475,
      "relative_timestamp_ms": 101.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_DisableInterrupts",
      "line_number": 1429,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 476,
      "relative_timestamp_ms": 101.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbAccessBoundary",
      "line_number": 2050,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 477,
      "relative_timestamp_ms": 101.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_EnableAhbBufferPerfMonitor",
      "line_number": 2705,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 478,
      "relative_timestamp_ms": 101.1,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 703,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 479,
      "relative_timestamp_ms": 101.1,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 746,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 480,
      "relative_timestamp_ms": 101.1,
      "address": "0x40003010",
      "peripheral_name": "CLKCTL1",
      "register_name": "PSCCTL4",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": "0x00000000",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_DisableFro",
      "line_number": 862,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 481,
      "relative_timestamp_ms": 101.1,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 914,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 482,
      "relative_timestamp_ms": 101.1,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbReadDataSeqId",
      "line_number": 2083,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 483,
      "relative_timestamp_ms": 101.1,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbWriteDataSeqId",
      "line_number": 2115,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 484,
      "relative_timestamp_ms": 101.1,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbReadStatusRegSeqId",
      "line_number": 2586,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 485,
      "relative_timestamp_ms": 101.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 924,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 486,
      "relative_timestamp_ms": 101.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_InvalidateCacheByRange",
      "line_number": 3078,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 487,
      "relative_timestamp_ms": 101.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanCacheByRange",
      "line_number": 3144,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 488,
      "relative_timestamp_ms": 101.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_CleanInvalidateByRange",
      "line_number": 3212,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 489,
      "relative_timestamp_ms": 101.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 703,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 490,
      "relative_timestamp_ms": 101.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 746,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 491,
      "relative_timestamp_ms": 101.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 902,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 492,
      "relative_timestamp_ms": 101.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableInterrupts",
      "line_number": 1417,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 493,
      "relative_timestamp_ms": 101.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_SetRegionConfig",
      "line_number": 3290,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 494,
      "relative_timestamp_ms": 101.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 915,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 495,
      "relative_timestamp_ms": 101.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 948,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 496,
      "relative_timestamp_ms": 101.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_DisableInterrupts",
      "line_number": 1429,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 497,
      "relative_timestamp_ms": 101.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbBufferConfig",
      "line_number": 2179,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 498,
      "relative_timestamp_ms": 101.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbBufferConfig",
      "line_number": 2184,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 499,
      "relative_timestamp_ms": 101.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbAccessSplitSize",
      "line_number": 2269,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 500,
      "relative_timestamp_ms": 101.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_ReadCache",
      "line_number": 3241,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 501,
      "relative_timestamp_ms": 101.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 680,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 502,
      "relative_timestamp_ms": 101.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 907,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 503,
      "relative_timestamp_ms": 101.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 950,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 504,
      "relative_timestamp_ms": 101.7,
      "address": "0x40001105",
      "peripheral_name": "CLKCTL0",
      "register_name": "REG_0x261",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x00000000",
      "value_after": "0x00000000",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
      "function_name": "CLOCK_GetFCClkFreq",
      "line_number": 1269,
      "call_stack_depth": 1,
      "hardware_verified": false,
      "j_link_captured_value": null,
      "clock_gate_status": "enabled",
      "validation_status": "NEEDS_HARDWARE_VERIFICATION"
    },
    {
      "sequence_number": 505,
      "relative_timestamp_ms": 101.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbBufferConfig",
      "line_number": 2179,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 506,
      "relative_timestamp_ms": 101.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbBufferConfig",
      "line_number": 2184,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 507,
      "relative_timestamp_ms": 101.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_ReadCache",
      "line_number": 3241,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 508,
      "relative_timestamp_ms": 101.8,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 961,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 509,
      "relative_timestamp_ms": 101.8,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateAhbBufferSize",
      "line_number": 2665,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 510,
      "relative_timestamp_ms": 101.9,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 681,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 511,
      "relative_timestamp_ms": 101.9,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableInterrupts",
      "line_number": 1418,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 512,
      "relative_timestamp_ms": 102.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDataLearningConfig",
      "line_number": 791,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 513,
      "relative_timestamp_ms": 102.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 919,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 514,
      "relative_timestamp_ms": 102.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_ReadCache",
      "line_number": 3242,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 515,
      "relative_timestamp_ms": 102.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_SetRegionConfig",
      "line_number": 3291,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 516,
      "relative_timestamp_ms": 102.1,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 681,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 517,
      "relative_timestamp_ms": 102.1,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 932,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 518,
      "relative_timestamp_ms": 102.1,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_EnableInterrupts",
      "line_number": 1418,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 519,
      "relative_timestamp_ms": 102.1,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_DisableInterrupts",
      "line_number": 1430,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 520,
      "relative_timestamp_ms": 102.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 902,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 521,
      "relative_timestamp_ms": 102.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 973,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 522,
      "relative_timestamp_ms": 102.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_ReadCache",
      "line_number": 3242,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 523,
      "relative_timestamp_ms": 102.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h",
      "function_name": "XSPI_DisableInterrupts",
      "line_number": 1430,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 524,
      "relative_timestamp_ms": 102.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_GetAhbSubBufferStatus",
      "line_number": 2690,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 525,
      "relative_timestamp_ms": 102.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbBufferConfig",
      "line_number": 2173,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 526,
      "relative_timestamp_ms": 102.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_BlockAccessAfterAhbWrite",
      "line_number": 2476,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 527,
      "relative_timestamp_ms": 102.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 975,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 528,
      "relative_timestamp_ms": 102.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDataLearningConfig",
      "line_number": 795,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 529,
      "relative_timestamp_ms": 102.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 915,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 530,
      "relative_timestamp_ms": 102.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 975,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 531,
      "relative_timestamp_ms": 102.9,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_ReadCache",
      "line_number": 3244,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 532,
      "relative_timestamp_ms": 103.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbAccessConfig",
      "line_number": 2766,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 533,
      "relative_timestamp_ms": 103.1,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 950,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 534,
      "relative_timestamp_ms": 103.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateAhbBufferSize",
      "line_number": 2666,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 535,
      "relative_timestamp_ms": 103.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 705,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 536,
      "relative_timestamp_ms": 103.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 952,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 537,
      "relative_timestamp_ms": 103.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetSFMStatusRegInfo",
      "line_number": 2630,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 538,
      "relative_timestamp_ms": 103.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 705,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 539,
      "relative_timestamp_ms": 103.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetDeviceConfig",
      "line_number": 952,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 540,
      "relative_timestamp_ms": 103.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_CommonIRQHandler",
      "line_number": 2842,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 541,
      "relative_timestamp_ms": 103.7,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbBufferConfig",
      "line_number": 2214,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 542,
      "relative_timestamp_ms": 103.8,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 748,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 543,
      "relative_timestamp_ms": 103.8,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbBufferConfig",
      "line_number": 2201,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 544,
      "relative_timestamp_ms": 104.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 709,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 545,
      "relative_timestamp_ms": 104.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 748,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 546,
      "relative_timestamp_ms": 104.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbBufferConfig",
      "line_number": 2201,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 547,
      "relative_timestamp_ms": 104.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_EnableAhbBufferPerfMonitor",
      "line_number": 2712,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 548,
      "relative_timestamp_ms": 104.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_Cache64_SetRegionConfig",
      "line_number": 3293,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 549,
      "relative_timestamp_ms": 104.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 709,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 550,
      "relative_timestamp_ms": 104.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbAccessConfig",
      "line_number": 2756,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 551,
      "relative_timestamp_ms": 104.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 752,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 552,
      "relative_timestamp_ms": 104.5,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbAccessConfig",
      "line_number": 2756,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 553,
      "relative_timestamp_ms": 104.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 752,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 554,
      "relative_timestamp_ms": 105.0,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 753,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 555,
      "relative_timestamp_ms": 105.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 753,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 556,
      "relative_timestamp_ms": 105.3,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_SetAhbAccessConfig",
      "line_number": 2766,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 557,
      "relative_timestamp_ms": 105.6,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 754,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 558,
      "relative_timestamp_ms": 105.8,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_write",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": "0x072f01dc",
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_UpdateDllValue",
      "line_number": 754,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 559,
      "relative_timestamp_ms": 106.2,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_StartIpAccessNonBlocking",
      "line_number": 1441,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    },
    {
      "sequence_number": 560,
      "relative_timestamp_ms": 107.4,
      "address": "0x40411000",
      "peripheral_name": "XSPI2",
      "register_name": "MCR",
      "register_offset_from_base": "0x0",
      "access_type": "volatile_read",
      "data_width": 32,
      "value_before": "0x072f01dc",
      "value_after": "0x072f01dc",
      "value_written": null,
      "mask_applied": null,
      "bits_modified": [],
      "execution_phase": "runtime",
      "source_file_path": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c",
      "function_name": "XSPI_StartIpAccess",
      "line_number": 1368,
      "call_stack_depth": 1,
      "hardware_verified": true,
      "j_link_captured_value": "0x072f01dc",
      "clock_gate_status": "enabled"
    }
  ],
  "validation_framework_timestamp": 1749609155.3658168,
  "validation_framework_version": "1.0.0"
}