{:input (genetic.crossover/dumb-crossover 1552758026 (genetic.mutation/change-names-remove-clause 12345685 (genetic.mutation/change-names-remove-clause 2012219315 (genetic.mutation/change-names-remove-clause 1710407309 (genetic.mutation/change-names-remove-clause 1290753624 (genetic.crossover/dumb-crossover 970656263 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif")))))) (genetic.mutation/change-constant-value 1673778805 (genetic.mutation/change-constant-value 1880459976 (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire:missing_edge , wire7_27, \\wire9_:missing , \\wire:missing_12 , wire13_26, wire14_12, wire15_32, wire16_34, wire17_42, wire18_12);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire1;\n  wire wire12_47;\n  output wire13_26;\n  wire wire13_26;\n  output wire14_12;\n  wire wire14_12;\n  output wire15_32;\n  wire wire15_32;\n  output wire16_34;\n  wire wire16_34;\n  output wire17_42;\n  wire wire17_42;\n  output wire18_12;\n  wire wire18_12;\n  wire wire19;\n  wire wire2;\n  wire wire21_39;\n  wire wire21_40;\n  wire wire22_12;\n  wire wire22_25;\n  wire wire22_31;\n  wire wire22_33;\n  wire wire22_35;\n  wire wire22_37;\n  wire wire22_38;\n  wire wire22_41;\n  wire wire22_42;\n  wire wire22_43;\n  wire wire22_46;\n  wire wire22_6;\n  wire \\wire22_:missing ;\n  wire wire25_26;\n  wire \\wire30_:missing_24_45_40 ;\n  wire wire33_34;\n  wire \\wire36_:missing ;\n  wire \\wire39_:missing ;\n  wire \\wire46_:missing ;\n  input wire7_27;\n  wire wire7_27;\n  input \\wire9_:missing ;\n  wire \\wire9_:missing ;\n  input \\wire:missing_12 ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_24 ;\n  wire \\wire:missing_27 ;\n  wire \\wire:missing_29 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_47 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'hx >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'hx >> wire22_6;\n  assign wire21_39 = 4'h8 >> { wire21_40, \\wire:missing_edge  };\n  assign \\wire22_:missing  = 4'h8 >> { wire22_12, \\wire:missing_edge  };\n  assign wire1 = 1'h0;\n  assign wire2 = 1'h1;\n  assign wire19 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_47  = wire12_47;\n  assign \\wire46_:missing  = wire22_46;\n  assign \\wire:missing_45  = \\wire30_:missing_24_45_40 ;\n  assign \\wire:missing_44  = \\wire:missing_edge ;\n  assign \\wire:missing_43  = wire22_43;\n  assign wire17_42 = wire22_42;\n  assign \\wire:missing_edge  = wire22_41;\n  assign wire21_40 = \\wire30_:missing_24_45_40 ;\n  assign \\wire39_:missing  = wire21_39;\n  assign \\wire:missing_edge  = wire22_38;\n  assign \\wire:missing_37  = wire22_37;\n  assign \\wire36_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_35  = wire22_35;\n  assign wire16_34 = wire33_34;\n  assign wire33_34 = wire22_33;\n  assign wire15_32 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire22_31;\n  assign \\wire:missing_30  = \\wire:missing_edge ;\n  assign \\wire:missing_29  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_27  = wire7_27;\n  assign wire13_26 = wire25_26;\n  assign wire25_26 = wire22_25;\n  assign \\wire:missing_24  = \\wire30_:missing_24_45_40 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:3.1-96.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire:missing_edge , wire7_27, \\wire9_:missing , \\wire:missing_12 , wire13_26, wire14_12, wire15_32, wire16_34, wire17_42, wire18_12);\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:7.8-7.13\" *)\n  wire wire1;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:9.10-9.19\" *)\n  output wire13_26;\n  wire wire13_26;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:11.10-11.19\" *)\n  output wire14_12;\n  wire wire14_12;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:13.10-13.19\" *)\n  output wire15_32;\n  wire wire15_32;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:15.10-15.19\" *)\n  output wire16_34;\n  wire wire16_34;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:17.10-17.19\" *)\n  output wire17_42;\n  wire wire17_42;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:19.10-19.19\" *)\n  output wire18_12;\n  wire wire18_12;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:21.8-21.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:22.8-22.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:26.8-26.17\" *)\n  wire wire22_25;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:27.8-27.17\" *)\n  wire wire22_31;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:28.8-28.17\" *)\n  wire wire22_33;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:31.8-31.17\" *)\n  wire wire22_38;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:32.8-32.17\" *)\n  wire wire22_41;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:33.8-33.17\" *)\n  wire wire22_42;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:38.8-38.17\" *)\n  wire wire25_26;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:40.8-40.17\" *)\n  wire wire33_34;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:41.8-41.24\" *)\n  wire \\wire36_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:44.9-44.17\" *)\n  input wire7_27;\n  wire wire7_27;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:46.9-46.24\" *)\n  input \\wire9_:missing ;\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:48.9-48.25\" *)\n  input \\wire:missing_12 ;\n  wire \\wire:missing_12 ;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:51.8-51.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_27 ;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:52.8-52.24\" *)\n  wire \\wire:missing_29 ;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:53.8-53.24\" *)\n  wire \\wire:missing_30 ;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:57.8-57.24\" *)\n  wire \\wire:missing_44 ;\n  (* src = \"/tmp/fuzzmount745B5940/2BF858F2.v:60.9-60.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1 = 1'h0;\n  assign wire13_26 = 1'hx;\n  assign wire14_12 = 1'hx;\n  assign wire15_32 = 1'h1;\n  assign wire16_34 = 1'hx;\n  assign wire17_42 = 1'hx;\n  assign wire18_12 = 1'hx;\n  assign wire19 = 1'h0;\n  assign wire2 = 1'h1;\n  assign wire22_25 = 1'hx;\n  assign wire22_31 = 1'h1;\n  assign wire22_33 = 1'hx;\n  assign wire22_38 = 1'h1;\n  assign wire22_41 = 1'h1;\n  assign wire22_42 = 1'hx;\n  assign wire25_26 = 1'hx;\n  assign wire33_34 = 1'hx;\n  assign \\wire36_:missing  = 1'h1;\n  assign \\wire:missing_27  = wire7_27;\n  assign \\wire:missing_29  = 1'h1;\n  assign \\wire:missing_30  = 1'h1;\n  assign \\wire:missing_44  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  0:07:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n/src/top.v'.\nSBY  0:07:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] Copy '/tmp/fuzzmount745B5940/2BF858F2.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n/src/2BF858F2.v'.\nSBY  0:07:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] Copy '/tmp/fuzzmount745B5940/2BF858F2.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n/src/2BF858F2.post.v'.\nSBY  0:07:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] engine_0: abc pdr\nSBY  0:07:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  0:07:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] base: /tmp/fuzzmount745B5940/top.v:26: Warning: Identifier `\\clk' is implicitly declared.\nSBY  0:07:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/2BF858F2.v:63$52_Y [0] between cell $shr$/tmp/fuzzmount745B5940/2BF858F2.v:63$52.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  0:07:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] base: Warning: Wire presynth.\\wire18_12 is used but has no driver.\nSBY  0:07:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] base: Warning: Wire presynth.\\wire17_42 is used but has no driver.\nSBY  0:07:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] base: Warning: Wire presynth.\\wire16_34 is used but has no driver.\nSBY  0:07:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] base: Warning: Wire presynth.\\wire14_12 is used but has no driver.\nSBY  0:07:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] base: Warning: Wire presynth.\\wire13_26 is used but has no driver.\nSBY  0:07:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] base: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:07:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] base: finished (returncode=0)\nSBY  0:07:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  0:07:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] aig: Warning: Wire presynth.\\wire18_12 is used but has no driver.\nSBY  0:07:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] aig: Warning: Wire presynth.\\wire17_42 is used but has no driver.\nSBY  0:07:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] aig: Warning: Wire presynth.\\wire16_34 is used but has no driver.\nSBY  0:07:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] aig: Warning: Wire presynth.\\wire14_12 is used but has no driver.\nSBY  0:07:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] aig: Warning: Wire presynth.\\wire13_26 is used but has no driver.\nSBY  0:07:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:07:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] aig: finished (returncode=0)\nSBY  0:07:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  0:07:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  0:07:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] engine_0: Warning: The network has no constraints.\nSBY  0:07:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  0:07:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] engine_0: finished (returncode=0)\nSBY  0:07:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] engine_0: Status returned by engine: FAIL\nSBY  0:07:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  0:07:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  0:07:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] summary: engine_0 (abc pdr) returned FAIL\nSBY  0:07:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n'.\nSBY  0:07:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5hnaeu2n] DONE (FAIL, rc=2)\n", :err ""}}}