{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417595560238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417595560239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 00:32:39 2014 " "Processing started: Wed Dec 03 00:32:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417595560239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417595560239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgacam -c vgacam " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgacam -c vgacam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417595560239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1417595560562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalcamera.sv 3 3 " "Found 3 design units, including 3 entities, in source file finalcamera.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_fpga " "Found entity 1: final_project_fpga" {  } { { "finalcamera.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/finalcamera.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417595560610 ""} { "Info" "ISGN_ENTITY_NAME" "2 camera_controller " "Found entity 2: camera_controller" {  } { { "finalcamera.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/finalcamera.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417595560610 ""} { "Info" "ISGN_ENTITY_NAME" "3 read_y_cr_cb " "Found entity 3: read_y_cr_cb" {  } { { "finalcamera.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/finalcamera.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417595560610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417595560610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 3 3 " "Found 3 design units, including 3 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgacam " "Found entity 1: vgacam" {  } { { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417595560615 ""} { "Info" "ISGN_ENTITY_NAME" "2 vgaController " "Found entity 2: vgaController" {  } { { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417595560615 ""} { "Info" "ISGN_ENTITY_NAME" "3 videoGen " "Found entity 3: videoGen" {  } { { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417595560615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417595560615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417595560618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417595560618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417595560623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417595560623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "areset_sig vga.sv(14) " "Verilog HDL Implicit Net warning at vga.sv(14): created implicit net for \"areset_sig\"" {  } { { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1417595560623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclk0_sig vga.sv(15) " "Verilog HDL Implicit Net warning at vga.sv(15): created implicit net for \"inclk0_sig\"" {  } { { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1417595560624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0_sig vga.sv(16) " "Verilog HDL Implicit Net warning at vga.sv(16): created implicit net for \"c0_sig\"" {  } { { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1417595560624 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_sig vga.sv(17) " "Verilog HDL Implicit Net warning at vga.sv(17): created implicit net for \"locked_sig\"" {  } { { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1417595560624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vgacam " "Elaborating entity \"vgacam\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1417595560672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "vga.sv" "pll_inst" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417595560688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/aschiller/Desktop/ram_vga3/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417595560755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417595560760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1600 " "Parameter \"clk0_divide_by\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560764 ""}  } { { "pll.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417595560764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417595560828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417595560828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417595560829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_fpga final_project_fpga:final_project_fpga " "Elaborating entity \"final_project_fpga\" for hierarchy \"final_project_fpga:final_project_fpga\"" {  } { { "vga.sv" "final_project_fpga" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417595560854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ycounter finalcamera.sv(9) " "Verilog HDL or VHDL warning at finalcamera.sv(9): object \"Ycounter\" assigned a value but never read" {  } { { "finalcamera.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/finalcamera.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1417595560855 "|vgacam|final_project_fpga:final_project_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_y_cr_cb final_project_fpga:final_project_fpga\|read_y_cr_cb:read_y_cr_cb " "Elaborating entity \"read_y_cr_cb\" for hierarchy \"final_project_fpga:final_project_fpga\|read_y_cr_cb:read_y_cr_cb\"" {  } { { "finalcamera.sv" "read_y_cr_cb" { Text "C:/Users/aschiller/Desktop/ram_vga3/finalcamera.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417595560855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_controller final_project_fpga:final_project_fpga\|camera_controller:cam_cont " "Elaborating entity \"camera_controller\" for hierarchy \"final_project_fpga:final_project_fpga\|camera_controller:cam_cont\"" {  } { { "finalcamera.sv" "cam_cont" { Text "C:/Users/aschiller/Desktop/ram_vga3/finalcamera.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417595560857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 finalcamera.sv(54) " "Verilog HDL assignment warning at finalcamera.sv(54): truncated value with size 32 to match size of target (10)" {  } { { "finalcamera.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/finalcamera.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417595560858 "|vgacam|final_project_fpga:final_project_fpga|camera_controller:cam_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 finalcamera.sv(58) " "Verilog HDL assignment warning at finalcamera.sv(58): truncated value with size 32 to match size of target (10)" {  } { { "finalcamera.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/finalcamera.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1417595560858 "|vgacam|final_project_fpga:final_project_fpga|camera_controller:cam_cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417595560859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_inst\"" {  } { { "vga.sv" "RAM_inst" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417595560876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417595560911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1417595560913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1417595560914 ""}  } { { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1417595560914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mnm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mnm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mnm1 " "Found entity 1: altsyncram_mnm1" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417595561064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417595561064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mnm1 RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated " "Elaborating entity \"altsyncram_mnm1\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417595561064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/decode_dra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417595561122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417595561122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dra RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|decode_dra:decode2 " "Elaborating entity \"decode_dra\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|decode_dra:decode2\"" {  } { { "db/altsyncram_mnm1.tdf" "decode2" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417595561123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cnb " "Found entity 1: mux_cnb" {  } { { "db/mux_cnb.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/mux_cnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1417595561183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1417595561183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_cnb RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|mux_cnb:mux3 " "Elaborating entity \"mux_cnb\" for hierarchy \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|mux_cnb:mux3\"" {  } { { "db/altsyncram_mnm1.tdf" "mux3" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417595561184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1417595561188 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/pll_altpll.v" 92 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "pll.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/pll.v" 103 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1417595561365 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1417595561365 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 446 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 512 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 842 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 974 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 1040 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 1370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 1436 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 1502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 1568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 1601 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 1898 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 1931 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 1964 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 1997 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 2030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 2063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 2096 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/altsyncram_mnm1.tdf" 2129 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/RAM.v" 93 0 0 } } { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1417595561365 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1417595561365 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1417595561365 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1417595562161 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1417595562476 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1417595562795 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1417595563028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1417595563028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "246 " "Implemented 246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1417595563109 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1417595563109 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1417595563109 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1417595563109 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1417595563109 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1417595563109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417595563156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 00:32:43 2014 " "Processing ended: Wed Dec 03 00:32:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417595563156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417595563156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417595563156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417595563156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417595564322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417595564322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 00:32:43 2014 " "Processing started: Wed Dec 03 00:32:43 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417595564322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417595564322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vgacam -c vgacam " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vgacam -c vgacam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417595564323 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1417595564405 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vgacam EP3C5E144C8 " "Selected device EP3C5E144C8 for design \"vgacam\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1417595564657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1417595564710 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1417595564710 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type, but with warnings" { { "Warning" "WCUT_CUT_PLL_ACTUAL_BANDWIDTH_NOT_IN_TYPE_RANGE" "Medium between 0.500 Mhz and 2.000 Mhz 0.45 MHz to 0.98 MHz " "Can't achieve requested Medium bandwidth type; current PLL requires a bandwidth value of between 0.500 Mhz and 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.98 MHz" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/pll_altpll.v" 92 -1 0 } }  } 0 15567 "Can't achieve requested %1!s! bandwidth type; current PLL requires a bandwidth value of %2!s! -- achieved bandwidth of %3!s!" 0 0 "" 0 -1 1417595564766 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 17 27 0 0 " "Implementing clock multiplication of 17, clock division of 27, and phase shift of 0 degrees (0 ps) for pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/pll_altpll.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1417595564766 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/pll_altpll.v" 92 -1 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1417595564766 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a55 " "Atom \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1417595564767 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a54 " "Atom \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1417595564767 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a53 " "Atom \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1417595564767 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a52 " "Atom \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1417595564767 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a51 " "Atom \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1417595564767 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a50 " "Atom \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1417595564767 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a49 " "Atom \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1417595564767 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a48 " "Atom \"RAM:RAM_inst\|altsyncram:altsyncram_component\|altsyncram_mnm1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1417595564767 "|vgacam|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_mnm1:auto_generated|ram_block1a48"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1 1417595564767 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1417595564827 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Device EP3C10E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1417595565111 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1417595565111 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1417595565111 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1417595565111 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aschiller/Desktop/ram_vga3/" { { 0 { 0 ""} 0 1508 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1417595565113 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aschiller/Desktop/ram_vga3/" { { 0 { 0 ""} 0 1510 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1417595565113 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aschiller/Desktop/ram_vga3/" { { 0 { 0 ""} 0 1512 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1417595565113 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aschiller/Desktop/ram_vga3/" { { 0 { 0 ""} 0 1514 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1417595565113 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1417595565113 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1417595565114 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1417595565119 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgacam.sdc " "Synopsys Design Constraints File file not found: 'vgacam.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1417595565720 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1417595565720 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1417595565722 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1417595565729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1417595565730 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1417595565730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1417595565757 ""}  } { { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 5 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aschiller/Desktop/ram_vga3/" { { 0 { 0 ""} 0 1490 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1417595565757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1417595565757 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL2E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1417595565757 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aschiller/Desktop/ram_vga3/" { { 0 { 0 ""} 0 293 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1417595565757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "final_project_fpga:final_project_fpga\|xclk  " "Automatically promoted node final_project_fpga:final_project_fpga\|xclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1417595565757 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xclk~output " "Destination node xclk~output" {  } { { "vga.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/vga.sv" 7 0 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { xclk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aschiller/Desktop/ram_vga3/" { { 0 { 0 ""} 0 1453 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1417595565757 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1417595565757 ""}  } { { "finalcamera.sv" "" { Text "C:/Users/aschiller/Desktop/ram_vga3/finalcamera.sv" 3 -1 0 } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { final_project_fpga:final_project_fpga|xclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aschiller/Desktop/ram_vga3/" { { 0 { 0 ""} 0 274 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1417595565757 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1417595566080 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1417595566081 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1417595566081 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1417595566083 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1417595566084 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1417595566085 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1417595566109 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1417595566110 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1417595566110 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1417595566149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1417595566926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1417595567037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1417595567043 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1417595568131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1417595568131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1417595568598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/aschiller/Desktop/ram_vga3/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1417595569989 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1417595569989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1417595570803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1417595570805 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1417595570805 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1417595570893 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1417595571177 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1417595571253 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1417595571619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aschiller/Desktop/ram_vga3/vgacam.fit.smsg " "Generated suppressed messages file C:/Users/aschiller/Desktop/ram_vga3/vgacam.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1417595574045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417595574606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 00:32:54 2014 " "Processing ended: Wed Dec 03 00:32:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417595574606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417595574606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417595574606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417595574606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417595575863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417595575863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 00:32:55 2014 " "Processing started: Wed Dec 03 00:32:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417595575863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417595575863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vgacam -c vgacam " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vgacam -c vgacam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417595575863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417595576004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417595576006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 00:32:55 2014 " "Processing started: Wed Dec 03 00:32:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417595576006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417595576006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vgacam -c vgacam " "Command: quartus_sta vgacam -c vgacam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417595576006 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1417595576095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1417595576263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1417595576331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1417595576331 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgacam.sdc " "Synopsys Design Constraints File file not found: 'vgacam.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1417595576674 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1417595576675 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 25.000 -waveform \{0.000 12.500\} -name clk clk " "create_clock -period 25.000 -waveform \{0.000 12.500\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1417595576677 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{vgapll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 27 -multiply_by 17 -duty_cycle 50.00 -name \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1417595576677 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1417595576677 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1417595576677 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name final_project_fpga:final_project_fpga\|xclk final_project_fpga:final_project_fpga\|xclk " "create_clock -period 1.000 -name final_project_fpga:final_project_fpga\|xclk final_project_fpga:final_project_fpga\|xclk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1417595576678 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1417595576678 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1417595576762 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1417595576793 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1417595576802 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1417595576804 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1417595576808 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1417595576822 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1417595576836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.400 " "Worst-case setup slack is -4.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595576839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595576839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.400      -339.526 final_project_fpga:final_project_fpga\|xclk  " "   -4.400      -339.526 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595576839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.233         0.000 clk  " "   21.233         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595576839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.705         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   29.705         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595576839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595576839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.465 " "Worst-case hold slack is 0.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595576848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595576848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465         0.000 clk  " "    0.465         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595576848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.501         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595576848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665         0.000 final_project_fpga:final_project_fpga\|xclk  " "    0.665         0.000 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595576848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595576848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417595576851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417595576855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595576860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595576860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -312.915 final_project_fpga:final_project_fpga\|xclk  " "   -3.201      -312.915 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595576860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.289         0.000 clk  " "   12.289         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595576860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.577         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.577         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595576860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595576860 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1417595577030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1417595577054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Peak virtual memory: 317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417595577206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 00:32:57 2014 " "Processing ended: Wed Dec 03 00:32:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417595577206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417595577206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417595577206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417595577206 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1417595577573 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1417595577714 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1417595577735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.021 " "Worst-case setup slack is -4.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595577745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595577745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.021      -308.591 final_project_fpga:final_project_fpga\|xclk  " "   -4.021      -308.591 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595577745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.442         0.000 clk  " "   21.442         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595577745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.210         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   30.210         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595577745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595577745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595577756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595577756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417         0.000 clk  " "    0.417         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595577756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.469         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595577756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687         0.000 final_project_fpga:final_project_fpga\|xclk  " "    0.687         0.000 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595577756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595577756 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417595577764 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417595577772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595577781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595577781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -312.915 final_project_fpga:final_project_fpga\|xclk  " "   -3.201      -312.915 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595577781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.296         0.000 clk  " "   12.296         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595577781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.570         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.570         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595577781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595577781 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1417595577969 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1417595578231 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1417595578236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.395 " "Worst-case setup slack is -1.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595578247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595578247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.395       -90.106 final_project_fpga:final_project_fpga\|xclk  " "   -1.395       -90.106 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595578247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.349         0.000 clk  " "   23.349         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595578247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.084         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.084         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595578247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595578247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595578262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595578262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 clk  " "    0.194         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595578262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.194         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595578262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243         0.000 final_project_fpga:final_project_fpga\|xclk  " "    0.243         0.000 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595578262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595578262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417595578275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1417595578287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595578299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595578299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -109.000 final_project_fpga:final_project_fpga\|xclk  " "   -1.000      -109.000 final_project_fpga:final_project_fpga\|xclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595578299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.937         0.000 clk  " "   11.937         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595578299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.588         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.588         0.000 vgapll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1417595578299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1417595578299 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1417595578799 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1417595578801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417595578992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 00:32:58 2014 " "Processing ended: Wed Dec 03 00:32:58 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417595578992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417595578992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417595578992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417595578992 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1417595580334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1417595580335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 00:32:59 2014 " "Processing started: Wed Dec 03 00:32:59 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1417595580335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1417595580335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vgacam -c vgacam " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vgacam -c vgacam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1417595580335 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgacam_8_1200mv_85c_slow.svo C:/Users/aschiller/Desktop/ram_vga3/simulation/modelsim/ simulation " "Generated file vgacam_8_1200mv_85c_slow.svo in folder \"C:/Users/aschiller/Desktop/ram_vga3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417595580892 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgacam_8_1200mv_0c_slow.svo C:/Users/aschiller/Desktop/ram_vga3/simulation/modelsim/ simulation " "Generated file vgacam_8_1200mv_0c_slow.svo in folder \"C:/Users/aschiller/Desktop/ram_vga3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417595580981 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgacam_min_1200mv_0c_fast.svo C:/Users/aschiller/Desktop/ram_vga3/simulation/modelsim/ simulation " "Generated file vgacam_min_1200mv_0c_fast.svo in folder \"C:/Users/aschiller/Desktop/ram_vga3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417595581071 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgacam.svo C:/Users/aschiller/Desktop/ram_vga3/simulation/modelsim/ simulation " "Generated file vgacam.svo in folder \"C:/Users/aschiller/Desktop/ram_vga3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417595581174 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgacam_8_1200mv_85c_v_slow.sdo C:/Users/aschiller/Desktop/ram_vga3/simulation/modelsim/ simulation " "Generated file vgacam_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/aschiller/Desktop/ram_vga3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417595581283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgacam_8_1200mv_0c_v_slow.sdo C:/Users/aschiller/Desktop/ram_vga3/simulation/modelsim/ simulation " "Generated file vgacam_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/aschiller/Desktop/ram_vga3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417595581390 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgacam_min_1200mv_0c_v_fast.sdo C:/Users/aschiller/Desktop/ram_vga3/simulation/modelsim/ simulation " "Generated file vgacam_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/aschiller/Desktop/ram_vga3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417595581495 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgacam_v.sdo C:/Users/aschiller/Desktop/ram_vga3/simulation/modelsim/ simulation " "Generated file vgacam_v.sdo in folder \"C:/Users/aschiller/Desktop/ram_vga3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1417595581599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "309 " "Peak virtual memory: 309 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1417595581671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 00:33:01 2014 " "Processing ended: Wed Dec 03 00:33:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1417595581671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1417595581671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1417595581671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417595581671 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1417595582306 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1417595582307 ""}
