INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Seth stuff/Thesis/Thesis/Thesis.srcs/sim_1/new/UVM_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut
INFO: [VRFC 10-311] analyzing module top
