# //  ModelSim SE-64 2019.4 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {fpga2_simulate.do}
# vsim -voptargs=""+acc"" -debugDB -fsmdebug -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.fpga2 xil_defaultlib.glbl 
# Start time: 17:01:46 on Nov 14,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'udp_checksum_mem' width=16, depth=8, type=RAM at location ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v:274
# ** Note: (vopt-4301) Memory core inferred for signal 'udp_length_mem' width=16, depth=8, type=RAM at location ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v:273
# ** Note: (vopt-4301) Memory core inferred for signal 'udp_dest_port_mem' width=16, depth=8, type=RAM at location ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v:272
# ** Note: (vopt-4301) Memory core inferred for signal 'udp_source_port_mem' width=16, depth=8, type=RAM at location ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v:271
# ** Note: (vopt-4301) Memory core inferred for signal 'ip_dest_ip_mem' width=32, depth=8, type=RAM at location ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v:270
# ** Note: (vopt-4301) Memory core inferred for signal 'ip_source_ip_mem' width=32, depth=8, type=RAM at location ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v:269
# ** Note: (vopt-4301) Memory core inferred for signal 'ip_header_checksum_mem' width=16, depth=8, type=RAM at location ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v:268
# ** Note: (vopt-4301) Memory core inferred for signal 'ip_identification_mem' width=16, depth=8, type=RAM at location ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v:264
# ** Note: (vopt-4301) Memory core inferred for signal 'eth_type_mem' width=16, depth=8, type=RAM at location ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v:259
# ** Note: (vopt-4301) Memory core inferred for signal 'eth_src_mac_mem' width=48, depth=8, type=RAM at location ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v:258
# ** Note: (vopt-4301) Memory core inferred for signal 'eth_dest_mac_mem' width=48, depth=8, type=RAM at location ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v:257
# ** Note: (vopt-143) Recognized 1 FSM in module "udp_checksum_gen(fast)".
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v(262): (vopt-2697) End index 16 of part-select into 'm_axis_pipe_reg' is out of bounds.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v(263): (vopt-2697) End index 16 of part-select into 'm_axis_pipe_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=10, depth=4096, type=RAM at location ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:203
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v(262): (vopt-2697) End index 16 of part-select into 'm_axis_pipe_reg' is out of bounds.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v(263): (vopt-2697) End index 16 of part-select into 'm_axis_pipe_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=10, depth=4096, type=RAM at location ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:203
# ** Note: (vopt-143) Recognized 1 FSM in module "ip_eth_rx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "udp_ip_rx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "ip_eth_tx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "udp_ip_tx(fast)".
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v(192): (vopt-2697) End index 16 of part-select into 'm_axis_pipe_reg' is out of bounds.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v(193): (vopt-2697) End index 16 of part-select into 'm_axis_pipe_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=10, depth=8192, type=RAM at location ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:154
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v(192): (vopt-2697) End index 16 of part-select into 'm_axis_pipe_reg' is out of bounds.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v(193): (vopt-2697) End index 16 of part-select into 'm_axis_pipe_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=10, depth=2048, type=RAM at location ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:154
# ** Note: (vopt-143) Recognized 1 FSM in module "axis_gmii_tx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axis_gmii_rx(fast)".
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v(342): (vopt-2685) [TFMPC] - Too few port connections for 'eth_mac_inst'.  Expected 34, found 31.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v(342): (vopt-2718) [TFMPC] - Missing connection for port 'tx_error_underflow'.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v(342): (vopt-2718) [TFMPC] - Missing connection for port 'rx_axis_tkeep'.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v(342): (vopt-2718) [TFMPC] - Missing connection for port 'tx_axis_tkeep'.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v(382): (vopt-2685) [TFMPC] - Too few port connections for 'eth_axis_rx_inst'.  Expected 21, found 19.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v(382): (vopt-2718) [TFMPC] - Missing connection for port 'm_eth_payload_axis_tkeep'.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v(382): (vopt-2718) [TFMPC] - Missing connection for port 's_axis_tkeep'.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v(408): (vopt-2685) [TFMPC] - Too few port connections for 'eth_axis_tx_inst'.  Expected 20, found 18.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v(408): (vopt-2718) [TFMPC] - Missing connection for port 'm_axis_tkeep'.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v(408): (vopt-2718) [TFMPC] - Missing connection for port 's_eth_payload_axis_tkeep'.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_complete.v(399): (vopt-2685) [TFMPC] - Too few port connections for 'arp_inst'.  Expected 36, found 34.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_complete.v(399): (vopt-2718) [TFMPC] - Missing connection for port 'm_eth_payload_axis_tkeep'.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_complete.v(399): (vopt-2718) [TFMPC] - Missing connection for port 's_eth_payload_axis_tkeep'.
# ** Note: (vopt-143) Recognized 1 FSM in module "ip(fast)".
# ** Note: (vopt-4301) Memory core inferred for signal 'mac_addr_mem' width=48, depth=512, type=RAM at location ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/arp_cache.v:81
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v(219): (vopt-2685) [TFMPC] - Too few port connections for 'eth_mac_1g_inst'.  Expected 34, found 27.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v(219): (vopt-2718) [TFMPC] - Missing connection for port 'rx_start_packet'.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v(219): (vopt-2718) [TFMPC] - Missing connection for port 'tx_start_packet'.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v(219): (vopt-2718) [TFMPC] - Missing connection for port 'tx_axis_ptp_ts_valid'.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v(219): (vopt-2718) [TFMPC] - Missing connection for port 'tx_axis_ptp_ts_tag'.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v(219): (vopt-2718) [TFMPC] - Missing connection for port 'tx_axis_ptp_ts'.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v(219): (vopt-2718) [TFMPC] - Missing connection for port 'rx_ptp_ts'.
# ** Warning: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v(219): (vopt-2718) [TFMPC] - Missing connection for port 'tx_ptp_ts'.
# ** Note: (vopt-143) Recognized 4 FSMs in architecture body "timestamp_patch_3(Behavioral)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "TWICtl(Behavioral)".
# ** Note: (vopt-143) Recognized 3 FSMs in architecture body "fifo_comp_axi_s(Behavioral)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "pmodAD2_ctrl(Behavioral)".
# Loading work.fpga2(fast)
# Loading unisims_ver.IBUFG(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_BASE(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.sync_reset(fast)
# Loading work.debounce_switch(fast)
# Loading work.sync_signal(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading unisims_ver.IDELAYE2(fast)
# Loading work.fpga_core4(fast)
# Loading work.eth_mac_1g_rgmii_fifo(fast)
# Loading work.eth_mac_1g_rgmii(fast)
# Loading work.rgmii_phy_if(fast)
# Loading work.ssio_ddr_in(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading unisims_ver.BUFR(fast)
# Loading work.iddr(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.oddr(fast)
# Loading unisims_ver.ODDR(fast)
# Loading work.oddr(fast__1)
# Loading work.eth_mac_1g(fast)
# Loading work.axis_gmii_rx(fast)
# Loading work.lfsr(fast)
# Loading work.axis_gmii_tx(fast)
# Loading work.axis_async_fifo_adapter(fast)
# Loading work.axis_async_fifo(fast)
# Loading work.axis_async_fifo_adapter(fast__1)
# Loading work.axis_async_fifo(fast__1)
# Loading work.eth_axis_rx(fast)
# Loading work.eth_axis_tx(fast)
# Loading work.udp_complete(fast)
# Loading work.ip_arb_mux(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.ip_complete(fast)
# Loading work.eth_arb_mux(fast)
# Loading work.ip(fast)
# Loading work.ip_eth_rx(fast)
# Loading work.ip_eth_tx(fast)
# Loading work.arp(fast)
# Loading work.arp_eth_rx(fast)
# Loading work.arp_eth_tx(fast)
# Loading work.arp_cache(fast)
# Loading work.lfsr(fast__1)
# Loading work.udp(fast)
# Loading work.udp_checksum_gen(fast)
# Loading work.axis_fifo(fast)
# Loading work.udp_ip_rx(fast)
# Loading work.udp_ip_tx(fast)
# Loading work.axis_fifo(fast__1)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.i2cmaster4(behavioral)#1
# Loading work.pmodad2_ctrl(behavioral)#1
# Loading ieee.math_real(body)
# Loading work.twictl(behavioral)#1
# Loading unisim.pullup(pullup_v)#1
# Loading work.timestamp_patch_3(behavioral)#1
# Loading unimacro.vcomponents(body)
# Loading work.fifo_comp_axi_s(behavioral)#1
# Loading unimacro.fifo_dualclock_macro(fifo_v)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.fifo36e1(fifo36e1_v)#1
# Loading unisim.ff36_internal_vhdl(ff36_internal_vhdl_v)#1
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'ifg_delay'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v(117).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/eth_mac_inst File: ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v Line: 342
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 's_axis_tid'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v(93).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/eth_mac_inst/tx_fifo File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v Line: 265
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 's_axis_tdest'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v(94).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/eth_mac_inst/tx_fifo File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v Line: 265
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 's_axis_tkeep'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/eth_mac_inst/rx_fifo File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v Line: 315
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 's_axis_tid'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v(93).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/eth_mac_inst/rx_fifo File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v Line: 315
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 's_axis_tdest'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v(94).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/eth_mac_inst/rx_fifo File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v Line: 315
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'clear_arp_cache'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_complete.v(193).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_complete_inst File: ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v Line: 433
# ** Warning: (vsim-3015) [PCDPC] - Port size (96) does not match connection size (32) for port 's_eth_dest_mac'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_arb_mux.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_complete_inst/ip_arb_mux_inst File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_complete.v Line: 367
# ** Warning: (vsim-3015) [PCDPC] - Port size (96) does not match connection size (32) for port 's_eth_src_mac'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_arb_mux.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_complete_inst/ip_arb_mux_inst File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_complete.v Line: 367
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 's_ip_version'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_arb_mux.v(61).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_complete_inst/ip_arb_mux_inst File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_complete.v Line: 367
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 's_ip_ihl'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_arb_mux.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_complete_inst/ip_arb_mux_inst File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_complete.v Line: 367
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 's_ip_flags'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_arb_mux.v(67).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_complete_inst/ip_arb_mux_inst File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_complete.v Line: 367
# ** Warning: (vsim-3015) [PCDPC] - Port size (26) does not match connection size (32) for port 's_ip_fragment_offset'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_arb_mux.v(68).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_complete_inst/ip_arb_mux_inst File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_complete.v Line: 367
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 's_ip_payload_axis_tkeep'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_arb_mux.v(75).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_complete_inst/ip_arb_mux_inst File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_complete.v Line: 367
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 's_ip_payload_axis_tid'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_arb_mux.v(79).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_complete_inst/ip_arb_mux_inst File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_complete.v Line: 367
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 's_ip_payload_axis_tdest'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_arb_mux.v(80).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_complete_inst/ip_arb_mux_inst File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_complete.v Line: 367
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (32) for port 's_eth_payload_axis_tkeep'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_arb_mux.v(62).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_complete.v Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 's_eth_payload_axis_tid'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_arb_mux.v(66).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_complete.v Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 's_eth_payload_axis_tdest'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/eth_arb_mux.v(67).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_complete_inst/ip_complete_inst/eth_arb_mux_inst File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/ip_complete.v Line: 267
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 's_axis_tkeep'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v(85).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_complete_inst/udp_inst/genblk1/udp_checksum_gen_inst/payload_fifo File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 's_axis_tid'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_complete_inst/udp_inst/genblk1/udp_checksum_gen_inst/payload_fifo File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 's_axis_tdest'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v(90).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_complete_inst/udp_inst/genblk1/udp_checksum_gen_inst/payload_fifo File: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/rtl/udp_checksum_gen.v Line: 212
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 's_axis_tkeep'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v(85).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_payload_fifo File: ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v Line: 579
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 's_axis_tid'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_payload_fifo File: ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v Line: 579
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 's_axis_tdest'. The port definition is at: ../../../../verilog_ethernet_acq7.srcs/sources_1/imports/fpga/lib/eth/lib/axis/rtl/axis_fifo.v(90).
#    Time: 0 ps  Iteration: 0  Instance: /fpga2/core_inst/udp_payload_fifo File: ../../../../verilog_ethernet_acq7.srcs/sources_1/new/fpga_core_4.v Line: 579
# ** Warning: (vsim-8683) Uninitialized out port /fpga2/core_inst/i2cmaster4_inst/fifo_comp/almost_full_irq has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /fpga2/core_inst/i2cmaster4_inst/fifo_comp/almost_empty_irq has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /fpga2/core_inst/i2cmaster4_inst/fifo_comp/full_irq has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /fpga2/core_inst/i2cmaster4_inst/fifo_comp/empty_irq has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /fpga2/core_inst/i2cmaster4_inst/fifo_comp/tuser has no driver.
# This port will contribute value (U) to the signal network.
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 21:50:13 on Nov 14,2020, Elapsed time: 4:48:27
# Errors: 28, Warnings: 59
