
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'mengy' on host 'HLS-VirtualBox' (Linux_x86_64 version 4.10.0-28-generic) on Mon May 06 23:13:07 EDT 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.3 LTS
INFO: [HLS 200-10] In directory '/home/mengy/smith-hls-sandbox/hls_sandbox/customized_union'
INFO: [HLS 200-10] Opening project '/home/mengy/smith-hls-sandbox/hls_sandbox/customized_union/hls'.
INFO: [HLS 200-10] Opening solution '/home/mengy/smith-hls-sandbox/hls_sandbox/customized_union/hls/solution'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33333ns.
INFO: [HLS 200-10] Setting target device to 'xcku5p-sfvb784-3-e'
INFO: [HLS 200-10] Adding design file 'unite.cc' to the project
INFO: [HLS 200-10] Analyzing design file 'unite.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 398 ; free virtual = 4709
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 365.773 ; gain = 0.086 ; free physical = 398 ; free virtual = 4709
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'hlslib::DataPack<int, 32>::Fill' (../hlslib/include/hlslib/DataPack.h:103).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'writeResult' (unite.cc:37).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'writeResult' (unite.cc:35).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Set' into 'readItem' (unite.cc:23).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:51).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Fill' into 'unite' (unite.cc:49).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:82).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:81).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:74).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'unite' (unite.cc:73).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'writeResult' (unite.cc:35).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'writeResult' (unite.cc:32).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem' (unite.cc:23).
INFO: [XFORM 203-603] Inlining function 'hlslib::DataPack<int, 32>::Get' into 'readItem0' (unite.cc:13).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking.1' into 'hlslib::Stream<int, 1u>::WriteBlocking' (../hlslib/include/hlslib/Stream.h:359).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::WriteBlocking' into 'hlslib::Stream<int, 1u>::Push' (../hlslib/include/hlslib/Stream.h:371).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Push' into 'readItem0' (unite.cc:14).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::ReadBlocking' into 'hlslib::Stream<int, 1u>::Pop' (../hlslib/include/hlslib/Stream.h:263).
INFO: [XFORM 203-603] Inlining function 'hlslib::Stream<int, 1u>::Pop' into 'readItem' (unite.cc:21).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 365.953 ; gain = 0.266 ; free physical = 392 ; free virtual = 4705
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'readItem0' (../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->unite.cc:14) automatically.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:66) automatically.
INFO: [XFORM 203-602] Inlining function 'writeResult' into 'unite' (unite.cc:68) automatically.
WARNING: [SYNCHK 200-23] ../hlslib/include/hlslib/DataPack.h:95: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'unite' (unite.cc:42) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 365.953 ; gain = 0.266 ; free physical = 387 ; free virtual = 4701
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'write' (unite.cc:30) in function 'writeResult' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'ShiftOut' (unite.cc:33) in function 'writeResult' completely.
INFO: [XFORM 203-501] Unrolling loop 'DataPack_Fill' (../hlslib/include/hlslib/DataPack.h:101) in function 'unite' completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pipe.stream_.V' (unite.cc:57) .
INFO: [XFORM 203-101] Partitioning array 'pipe.stream_.V' (unite.cc:57) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'readItem' into 'unite' (unite.cc:66) automatically.
INFO: [XFORM 203-602] Inlining function 'writeResult' into 'unite' (unite.cc:68) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unite.cc:19:42) to (unite.cc:19:36) in function 'unite'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 493.922 ; gain = 128.234 ; free physical = 365 ; free virtual = 4679
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 493.922 ; gain = 128.234 ; free physical = 362 ; free virtual = 4676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'unite' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readItem0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.48 seconds; current allocated memory: 86.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 86.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readAdj1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 86.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 87.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readItem0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readItem0'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 87.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'unite/u_adjs_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'unite' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Bundling port 'num' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'unite'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 89.511 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 493.922 ; gain = 128.234 ; free physical = 348 ; free virtual = 4664
INFO: [SYSC 207-301] Generating SystemC RTL for unite.
INFO: [VHDL 208-304] Generating VHDL RTL for unite.
INFO: [VLOG 209-307] Generating Verilog RTL for unite.
INFO: [HLS 200-112] Total elapsed time: 37.08 seconds; peak allocated memory: 89.511 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon May  6 23:13:44 2019...
