Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 11:22:45 2024
| Host         : Aak242 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk1/slow_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sel/DOADO[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 243 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.387        0.000                      0                  329        0.130        0.000                      0                  329        4.500        0.000                       0                   177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.387        0.000                      0                  329        0.130        0.000                      0                  329        4.500        0.000                       0                   177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/sel_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 1.580ns (26.231%)  route 4.443ns (73.769%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.549     5.070    yoshi_unit/clk_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  yoshi_unit/s_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  yoshi_unit/s_y_reg_reg[1]/Q
                         net (fo=21, routed)          0.907     6.434    yoshi_unit/s_y_reg_reg[3]_1
    SLICE_X11Y23         LUT3 (Prop_lut3_I1_O)        0.152     6.586 r  yoshi_unit/torso_on2_carry_i_9/O
                         net (fo=8, routed)           0.388     6.974    yoshi_unit/torso_on2_carry_i_9_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I3_O)        0.326     7.300 r  yoshi_unit/torso_on2_carry_i_2/O
                         net (fo=1, routed)           0.498     7.798    yoshi_unit/torso_on2_carry_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.196 r  yoshi_unit/torso_on2_carry/CO[3]
                         net (fo=2, routed)           1.353     9.549    yoshi_unit/torso_on2
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.673 f  yoshi_unit/sel_rep_i_13/O
                         net (fo=10, routed)          0.614    10.287    yoshi_unit/sel_rep_1
    SLICE_X6Y25          LUT6 (Prop_lut6_I0_O)        0.124    10.411 r  yoshi_unit/sel_rep_i_6/O
                         net (fo=1, routed)           0.683    11.094    yoshi_unit/col[1]
    RAMB18_X0Y11         RAMB18E1                                     r  yoshi_unit/sel_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.481    14.822    yoshi_unit/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  yoshi_unit/sel_rep/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.480    yoshi_unit/sel_rep
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/sel_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 1.580ns (27.056%)  route 4.260ns (72.944%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.549     5.070    yoshi_unit/clk_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  yoshi_unit/s_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  yoshi_unit/s_y_reg_reg[1]/Q
                         net (fo=21, routed)          0.907     6.434    yoshi_unit/s_y_reg_reg[3]_1
    SLICE_X11Y23         LUT3 (Prop_lut3_I1_O)        0.152     6.586 r  yoshi_unit/torso_on2_carry_i_9/O
                         net (fo=8, routed)           0.388     6.974    yoshi_unit/torso_on2_carry_i_9_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I3_O)        0.326     7.300 r  yoshi_unit/torso_on2_carry_i_2/O
                         net (fo=1, routed)           0.498     7.798    yoshi_unit/torso_on2_carry_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.196 r  yoshi_unit/torso_on2_carry/CO[3]
                         net (fo=2, routed)           1.353     9.549    yoshi_unit/torso_on2
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.673 f  yoshi_unit/sel_rep_i_13/O
                         net (fo=10, routed)          0.476    10.149    display/s_y_reg_reg[6]
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124    10.273 r  display/sel_rep_i_2/O
                         net (fo=1, routed)           0.637    10.910    yoshi_unit/ADDRARDADDR[3]
    RAMB18_X0Y11         RAMB18E1                                     r  yoshi_unit/sel_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.481    14.822    yoshi_unit/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  yoshi_unit/sel_rep/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.480    yoshi_unit/sel_rep
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -10.910    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/sel_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 1.580ns (27.179%)  route 4.233ns (72.821%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.549     5.070    yoshi_unit/clk_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  yoshi_unit/s_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  yoshi_unit/s_y_reg_reg[1]/Q
                         net (fo=21, routed)          0.907     6.434    yoshi_unit/s_y_reg_reg[3]_1
    SLICE_X11Y23         LUT3 (Prop_lut3_I1_O)        0.152     6.586 r  yoshi_unit/torso_on2_carry_i_9/O
                         net (fo=8, routed)           0.388     6.974    yoshi_unit/torso_on2_carry_i_9_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I3_O)        0.326     7.300 r  yoshi_unit/torso_on2_carry_i_2/O
                         net (fo=1, routed)           0.498     7.798    yoshi_unit/torso_on2_carry_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.196 r  yoshi_unit/torso_on2_carry/CO[3]
                         net (fo=2, routed)           1.353     9.549    yoshi_unit/torso_on2
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.673 f  yoshi_unit/sel_rep_i_13/O
                         net (fo=10, routed)          0.367    10.040    display/s_y_reg_reg[6]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124    10.164 r  display/sel_rep_i_3/O
                         net (fo=1, routed)           0.720    10.884    yoshi_unit/ADDRARDADDR[2]
    RAMB18_X0Y11         RAMB18E1                                     r  yoshi_unit/sel_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.481    14.822    yoshi_unit/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  yoshi_unit/sel_rep/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.480    yoshi_unit/sel_rep
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 yoshi_unit/walk_t_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/sel_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.533ns (27.190%)  route 4.105ns (72.810%))
  Logic Levels:           8  (LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.551     5.072    yoshi_unit/clk_IBUF_BUFG
    SLICE_X15Y23         FDRE                                         r  yoshi_unit/walk_t_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  yoshi_unit/walk_t_reg_reg[3]/Q
                         net (fo=2, routed)           1.022     6.550    yoshi_unit/walk_t_reg[3]
    SLICE_X15Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.674 f  yoshi_unit/sel_rep_i_25/O
                         net (fo=2, routed)           0.485     7.159    yoshi_unit/sel_rep_i_25_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.283 f  yoshi_unit/sel_rep_i_23/O
                         net (fo=1, routed)           0.406     7.689    yoshi_unit/sel_rep_i_23_n_0
    SLICE_X13Y26         LUT5 (Prop_lut5_I2_O)        0.124     7.813 f  yoshi_unit/sel_rep_i_21/O
                         net (fo=1, routed)           0.351     8.164    yoshi_unit/sel_rep_i_21_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.288 r  yoshi_unit/sel_rep_i_19/O
                         net (fo=2, routed)           0.182     8.470    yoshi_unit/sel_rep_i_19_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I4_O)        0.124     8.594 r  yoshi_unit/sel_rep_i_16/O
                         net (fo=2, routed)           0.753     9.347    display/FSM_sequential_state_reg_y_reg[1]
    SLICE_X10Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.471 f  display/sel_rep_i_15/O
                         net (fo=1, routed)           0.304     9.775    yoshi_unit/s_y_reg_reg[3]_3
    SLICE_X10Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.899 r  yoshi_unit/sel_rep_i_9/O
                         net (fo=1, routed)           0.000     9.899    yoshi_unit/sel_rep_i_9_n_0
    SLICE_X10Y25         MUXF7 (Prop_muxf7_I0_O)      0.209    10.108 r  yoshi_unit/sel_rep_i_1/O
                         net (fo=1, routed)           0.602    10.710    yoshi_unit/row[4]
    RAMB18_X0Y11         RAMB18E1                                     r  yoshi_unit/sel_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.481    14.822    yoshi_unit/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  yoshi_unit/sel_rep/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.739    14.307    yoshi_unit/sel_rep
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/sel_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 1.580ns (27.217%)  route 4.225ns (72.783%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.549     5.070    yoshi_unit/clk_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  yoshi_unit/s_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  yoshi_unit/s_y_reg_reg[1]/Q
                         net (fo=21, routed)          0.907     6.434    yoshi_unit/s_y_reg_reg[3]_1
    SLICE_X11Y23         LUT3 (Prop_lut3_I1_O)        0.152     6.586 r  yoshi_unit/torso_on2_carry_i_9/O
                         net (fo=8, routed)           0.388     6.974    yoshi_unit/torso_on2_carry_i_9_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I3_O)        0.326     7.300 r  yoshi_unit/torso_on2_carry_i_2/O
                         net (fo=1, routed)           0.498     7.798    yoshi_unit/torso_on2_carry_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.196 r  yoshi_unit/torso_on2_carry/CO[3]
                         net (fo=2, routed)           1.353     9.549    yoshi_unit/torso_on2
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.673 f  yoshi_unit/sel_rep_i_13/O
                         net (fo=10, routed)          0.363    10.036    display/s_y_reg_reg[6]
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.124    10.160 r  display/sel_rep_i_5/O
                         net (fo=1, routed)           0.715    10.875    yoshi_unit/ADDRARDADDR[0]
    RAMB18_X0Y11         RAMB18E1                                     r  yoshi_unit/sel_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.481    14.822    yoshi_unit/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  yoshi_unit/sel_rep/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.480    yoshi_unit/sel_rep
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             3.634ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/sel_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 1.580ns (27.355%)  route 4.196ns (72.645%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.549     5.070    yoshi_unit/clk_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  yoshi_unit/s_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  yoshi_unit/s_y_reg_reg[1]/Q
                         net (fo=21, routed)          0.907     6.434    yoshi_unit/s_y_reg_reg[3]_1
    SLICE_X11Y23         LUT3 (Prop_lut3_I1_O)        0.152     6.586 r  yoshi_unit/torso_on2_carry_i_9/O
                         net (fo=8, routed)           0.388     6.974    yoshi_unit/torso_on2_carry_i_9_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I3_O)        0.326     7.300 r  yoshi_unit/torso_on2_carry_i_2/O
                         net (fo=1, routed)           0.498     7.798    yoshi_unit/torso_on2_carry_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.196 r  yoshi_unit/torso_on2_carry/CO[3]
                         net (fo=2, routed)           1.353     9.549    yoshi_unit/torso_on2
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.673 f  yoshi_unit/sel_rep_i_13/O
                         net (fo=10, routed)          0.473    10.146    yoshi_unit/sel_rep_1
    SLICE_X9Y26          LUT4 (Prop_lut4_I3_O)        0.124    10.270 r  yoshi_unit/sel_rep_i_7/O
                         net (fo=1, routed)           0.576    10.846    yoshi_unit/col[0]
    RAMB18_X0Y11         RAMB18E1                                     r  yoshi_unit/sel_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.481    14.822    yoshi_unit/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  yoshi_unit/sel_rep/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.480    yoshi_unit/sel_rep
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -10.846    
  -------------------------------------------------------------------
                         slack                                  3.634    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 yoshi_unit/s_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/sel_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 1.580ns (27.882%)  route 4.087ns (72.118%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.549     5.070    yoshi_unit/clk_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  yoshi_unit/s_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  yoshi_unit/s_y_reg_reg[1]/Q
                         net (fo=21, routed)          0.907     6.434    yoshi_unit/s_y_reg_reg[3]_1
    SLICE_X11Y23         LUT3 (Prop_lut3_I1_O)        0.152     6.586 r  yoshi_unit/torso_on2_carry_i_9/O
                         net (fo=8, routed)           0.388     6.974    yoshi_unit/torso_on2_carry_i_9_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I3_O)        0.326     7.300 r  yoshi_unit/torso_on2_carry_i_2/O
                         net (fo=1, routed)           0.498     7.798    yoshi_unit/torso_on2_carry_i_2_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.196 r  yoshi_unit/torso_on2_carry/CO[3]
                         net (fo=2, routed)           1.353     9.549    yoshi_unit/torso_on2
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.673 f  yoshi_unit/sel_rep_i_13/O
                         net (fo=10, routed)          0.364    10.037    display/s_y_reg_reg[6]
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.124    10.161 r  display/sel_rep_i_4/O
                         net (fo=1, routed)           0.576    10.737    yoshi_unit/ADDRARDADDR[1]
    RAMB18_X0Y11         RAMB18E1                                     r  yoshi_unit/sel_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.481    14.822    yoshi_unit/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  yoshi_unit/sel_rep/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.480    yoshi_unit/sel_rep
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 yoshi_unit/start_reg_y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/extra_up_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.014ns (20.747%)  route 3.873ns (79.253%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.567     5.088    yoshi_unit/clk_IBUF_BUFG
    SLICE_X8Y39          FDRE                                         r  yoshi_unit/start_reg_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  yoshi_unit/start_reg_y_reg[10]/Q
                         net (fo=5, routed)           0.908     6.514    yoshi_unit/start_reg_y[10]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.638 f  yoshi_unit/FSM_sequential_state_reg_y[2]_i_5/O
                         net (fo=1, routed)           0.497     7.135    yoshi_unit/FSM_sequential_state_reg_y[2]_i_5_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.259 f  yoshi_unit/FSM_sequential_state_reg_y[2]_i_4/O
                         net (fo=1, routed)           0.286     7.545    yoshi_unit/FSM_sequential_state_reg_y[2]_i_4_n_0
    SLICE_X8Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.669 r  yoshi_unit/FSM_sequential_state_reg_y[2]_i_3/O
                         net (fo=57, routed)          1.245     8.915    yoshi_unit/FSM_sequential_state_reg_y[2]_i_3_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.039 r  yoshi_unit/extra_up_reg[25]_i_1/O
                         net (fo=26, routed)          0.937     9.976    yoshi_unit/extra_up_next
    SLICE_X14Y49         FDRE                                         r  yoshi_unit/extra_up_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.451    14.792    yoshi_unit/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  yoshi_unit/extra_up_reg_reg[22]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y49         FDRE (Setup_fdre_C_CE)      -0.169    14.848    yoshi_unit/extra_up_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 yoshi_unit/start_reg_y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/extra_up_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.014ns (20.747%)  route 3.873ns (79.253%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.567     5.088    yoshi_unit/clk_IBUF_BUFG
    SLICE_X8Y39          FDRE                                         r  yoshi_unit/start_reg_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  yoshi_unit/start_reg_y_reg[10]/Q
                         net (fo=5, routed)           0.908     6.514    yoshi_unit/start_reg_y[10]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.638 f  yoshi_unit/FSM_sequential_state_reg_y[2]_i_5/O
                         net (fo=1, routed)           0.497     7.135    yoshi_unit/FSM_sequential_state_reg_y[2]_i_5_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.259 f  yoshi_unit/FSM_sequential_state_reg_y[2]_i_4/O
                         net (fo=1, routed)           0.286     7.545    yoshi_unit/FSM_sequential_state_reg_y[2]_i_4_n_0
    SLICE_X8Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.669 r  yoshi_unit/FSM_sequential_state_reg_y[2]_i_3/O
                         net (fo=57, routed)          1.245     8.915    yoshi_unit/FSM_sequential_state_reg_y[2]_i_3_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.039 r  yoshi_unit/extra_up_reg[25]_i_1/O
                         net (fo=26, routed)          0.937     9.976    yoshi_unit/extra_up_next
    SLICE_X14Y49         FDRE                                         r  yoshi_unit/extra_up_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.451    14.792    yoshi_unit/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  yoshi_unit/extra_up_reg_reg[23]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y49         FDRE (Setup_fdre_C_CE)      -0.169    14.848    yoshi_unit/extra_up_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 yoshi_unit/start_reg_y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/extra_up_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.014ns (20.747%)  route 3.873ns (79.253%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.567     5.088    yoshi_unit/clk_IBUF_BUFG
    SLICE_X8Y39          FDRE                                         r  yoshi_unit/start_reg_y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.518     5.606 r  yoshi_unit/start_reg_y_reg[10]/Q
                         net (fo=5, routed)           0.908     6.514    yoshi_unit/start_reg_y[10]
    SLICE_X8Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.638 f  yoshi_unit/FSM_sequential_state_reg_y[2]_i_5/O
                         net (fo=1, routed)           0.497     7.135    yoshi_unit/FSM_sequential_state_reg_y[2]_i_5_n_0
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.259 f  yoshi_unit/FSM_sequential_state_reg_y[2]_i_4/O
                         net (fo=1, routed)           0.286     7.545    yoshi_unit/FSM_sequential_state_reg_y[2]_i_4_n_0
    SLICE_X8Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.669 r  yoshi_unit/FSM_sequential_state_reg_y[2]_i_3/O
                         net (fo=57, routed)          1.245     8.915    yoshi_unit/FSM_sequential_state_reg_y[2]_i_3_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.039 r  yoshi_unit/extra_up_reg[25]_i_1/O
                         net (fo=26, routed)          0.937     9.976    yoshi_unit/extra_up_next
    SLICE_X14Y49         FDRE                                         r  yoshi_unit/extra_up_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         1.451    14.792    yoshi_unit/clk_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  yoshi_unit/extra_up_reg_reg[24]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y49         FDRE (Setup_fdre_C_CE)      -0.169    14.848    yoshi_unit/extra_up_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  4.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 yoshi_unit/extra_up_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/extra_up_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.567     1.450    yoshi_unit/clk_IBUF_BUFG
    SLICE_X15Y47         FDRE                                         r  yoshi_unit/extra_up_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  yoshi_unit/extra_up_reg_reg[16]/Q
                         net (fo=5, routed)           0.078     1.670    yoshi_unit/extra_up_reg[16]
    SLICE_X14Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.715 r  yoshi_unit/extra_up_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.715    yoshi_unit/extra_up_reg[17]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  yoshi_unit/extra_up_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.837     1.964    yoshi_unit/clk_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  yoshi_unit/extra_up_reg_reg[17]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.121     1.584    yoshi_unit/extra_up_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 yoshi_unit/FSM_sequential_x_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/FSM_sequential_x_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.583     1.466    yoshi_unit/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  yoshi_unit/FSM_sequential_x_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  yoshi_unit/FSM_sequential_x_state_reg_reg[0]/Q
                         net (fo=35, routed)          0.077     1.685    yoshi_unit/x_state_reg[0]
    SLICE_X4Y22          FDRE                                         r  yoshi_unit/FSM_sequential_x_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.851     1.978    yoshi_unit/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  yoshi_unit/FSM_sequential_x_state_reg_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.070     1.536    yoshi_unit/FSM_sequential_x_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 yoshi_unit/FSM_sequential_x_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/FSM_sequential_x_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.213%)  route 0.082ns (36.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.583     1.466    yoshi_unit/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  yoshi_unit/FSM_sequential_x_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  yoshi_unit/FSM_sequential_x_state_reg_reg[1]/Q
                         net (fo=33, routed)          0.082     1.689    yoshi_unit/x_state_reg[1]
    SLICE_X4Y22          FDRE                                         r  yoshi_unit/FSM_sequential_x_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.851     1.978    yoshi_unit/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  yoshi_unit/FSM_sequential_x_state_reg_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.066     1.532    yoshi_unit/FSM_sequential_x_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 yoshi_unit/extra_up_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/extra_up_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.566     1.449    yoshi_unit/clk_IBUF_BUFG
    SLICE_X15Y44         FDRE                                         r  yoshi_unit/extra_up_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  yoshi_unit/extra_up_reg_reg[0]/Q
                         net (fo=5, routed)           0.110     1.701    yoshi_unit/extra_up_reg[0]
    SLICE_X14Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.746 r  yoshi_unit/extra_up_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.746    yoshi_unit/extra_up_reg[1]_i_1_n_0
    SLICE_X14Y44         FDRE                                         r  yoshi_unit/extra_up_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.836     1.963    yoshi_unit/clk_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  yoshi_unit/extra_up_reg_reg[1]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y44         FDRE (Hold_fdre_C_D)         0.120     1.582    yoshi_unit/extra_up_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 yoshi_unit/extra_up_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/extra_up_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.566     1.449    yoshi_unit/clk_IBUF_BUFG
    SLICE_X15Y45         FDRE                                         r  yoshi_unit/extra_up_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  yoshi_unit/extra_up_reg_reg[5]/Q
                         net (fo=5, routed)           0.110     1.701    yoshi_unit/extra_up_reg[5]
    SLICE_X14Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.746 r  yoshi_unit/extra_up_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.746    yoshi_unit/extra_up_reg[6]_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  yoshi_unit/extra_up_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.836     1.963    yoshi_unit/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  yoshi_unit/extra_up_reg_reg[6]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.120     1.582    yoshi_unit/extra_up_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 yoshi_unit/extra_up_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/extra_up_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.567     1.450    yoshi_unit/clk_IBUF_BUFG
    SLICE_X15Y47         FDRE                                         r  yoshi_unit/extra_up_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  yoshi_unit/extra_up_reg_reg[13]/Q
                         net (fo=5, routed)           0.112     1.703    yoshi_unit/extra_up_reg[13]
    SLICE_X14Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.748 r  yoshi_unit/extra_up_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.748    yoshi_unit/extra_up_reg[14]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  yoshi_unit/extra_up_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.837     1.964    yoshi_unit/clk_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  yoshi_unit/extra_up_reg_reg[14]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.120     1.583    yoshi_unit/extra_up_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 yoshi_unit/extra_up_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/extra_up_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.490%)  route 0.142ns (40.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.567     1.450    yoshi_unit/clk_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  yoshi_unit/extra_up_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  yoshi_unit/extra_up_reg_reg[19]/Q
                         net (fo=5, routed)           0.142     1.756    yoshi_unit/extra_up_reg[19]
    SLICE_X14Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.801 r  yoshi_unit/extra_up_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.801    yoshi_unit/extra_up_reg[20]_i_1_n_0
    SLICE_X14Y48         FDRE                                         r  yoshi_unit/extra_up_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.837     1.964    yoshi_unit/clk_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  yoshi_unit/extra_up_reg_reg[20]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.121     1.587    yoshi_unit/extra_up_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 yoshi_unit/extra_up_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/extra_up_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.110%)  route 0.145ns (40.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.567     1.450    yoshi_unit/clk_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  yoshi_unit/extra_up_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  yoshi_unit/extra_up_reg_reg[18]/Q
                         net (fo=5, routed)           0.145     1.759    yoshi_unit/extra_up_reg[18]
    SLICE_X14Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  yoshi_unit/extra_up_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.804    yoshi_unit/extra_up_reg[19]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  yoshi_unit/extra_up_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.837     1.964    yoshi_unit/clk_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  yoshi_unit/extra_up_reg_reg[19]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.121     1.587    yoshi_unit/extra_up_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 yoshi_unit/extra_up_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/extra_up_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.086%)  route 0.164ns (46.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.566     1.449    yoshi_unit/clk_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  yoshi_unit/extra_up_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  yoshi_unit/extra_up_reg_reg[10]/Q
                         net (fo=5, routed)           0.164     1.755    yoshi_unit/extra_up_reg[10]
    SLICE_X14Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.800 r  yoshi_unit/extra_up_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.800    yoshi_unit/extra_up_reg[11]_i_1_n_0
    SLICE_X14Y46         FDRE                                         r  yoshi_unit/extra_up_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.836     1.963    yoshi_unit/clk_IBUF_BUFG
    SLICE_X14Y46         FDRE                                         r  yoshi_unit/extra_up_reg_reg[11]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y46         FDRE (Hold_fdre_C_D)         0.120     1.582    yoshi_unit/extra_up_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 yoshi_unit/x_start_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yoshi_unit/x_time_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.605%)  route 0.115ns (35.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.583     1.466    yoshi_unit/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  yoshi_unit/x_start_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  yoshi_unit/x_start_reg_reg[19]/Q
                         net (fo=2, routed)           0.115     1.745    yoshi_unit/x_start_reg[19]
    SLICE_X0Y23          LUT5 (Prop_lut5_I0_O)        0.045     1.790 r  yoshi_unit/x_time_reg[19]_i_2/O
                         net (fo=1, routed)           0.000     1.790    yoshi_unit/x_time_reg[19]_i_2_n_0
    SLICE_X0Y23          FDRE                                         r  yoshi_unit/x_time_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=176, routed)         0.851     1.978    yoshi_unit/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  yoshi_unit/x_time_reg_reg[19]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.092     1.571    yoshi_unit/x_time_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10   sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    sel_rep_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7    sel_rep_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8    sel_rep_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6    sel_rep_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11   yoshi_unit/sel_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y36   yoshi_unit/FSM_sequential_state_reg_y_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y36   yoshi_unit/FSM_sequential_state_reg_y_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y36   yoshi_unit/FSM_sequential_state_reg_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y36   yoshi_unit/FSM_sequential_state_reg_y_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y36   yoshi_unit/FSM_sequential_state_reg_y_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y36   yoshi_unit/FSM_sequential_state_reg_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y44   clk1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y44   clk1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y45   clk1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y45   clk1/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y45   clk1/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y45   clk1/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y46   clk1/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y22    yoshi_unit/FSM_sequential_x_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y22    yoshi_unit/FSM_sequential_x_state_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y23    yoshi_unit/x_start_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y23    yoshi_unit/x_start_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y33   my_platforms/walls_unit/row_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y41   yoshi_unit/jump_t_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y41   yoshi_unit/start_reg_y_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y41   yoshi_unit/start_reg_y_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y41   yoshi_unit/start_reg_y_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y22    yoshi_unit/x_time_reg_reg[13]/C



