
PowerDistribution.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002390  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000f6  00802000  00002390  00002424  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000037  008020f6  008020f6  0000251a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000251a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002578  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000168  00000000  00000000  000025b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004c80  00000000  00000000  00002720  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000974  00000000  00000000  000073a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000010ab  00000000  00000000  00007d14  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000054c  00000000  00000000  00008dc0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000024b3  00000000  00000000  0000930c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000011a7  00000000  00000000  0000b7bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000138  00000000  00000000  0000c966  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 97 00 	jmp	0x12e	; 0x12e <__ctors_end>
       4:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
       8:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
       c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      10:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      14:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      18:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      1c:	0c 94 86 02 	jmp	0x50c	; 0x50c <__vector_7>
      20:	0c 94 90 02 	jmp	0x520	; 0x520 <__vector_8>
      24:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      28:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      2c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      30:	0c 94 15 02 	jmp	0x42a	; 0x42a <__vector_12>
      34:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      38:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      3c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      40:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      44:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      48:	0c 94 ca 01 	jmp	0x394	; 0x394 <__vector_18>
      4c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      50:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      54:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      58:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      5c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      60:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      64:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      68:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      6c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      70:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      74:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      78:	0c 94 62 01 	jmp	0x2c4	; 0x2c4 <__vector_30>
      7c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      80:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      84:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      88:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      8c:	0c 94 2e 01 	jmp	0x25c	; 0x25c <__vector_35>
      90:	0c 94 fb 01 	jmp	0x3f6	; 0x3f6 <__vector_36>
      94:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      98:	0c 94 ec 01 	jmp	0x3d8	; 0x3d8 <__vector_38>
      9c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      a0:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      a4:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      a8:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      ac:	07 63       	ori	r16, 0x37	; 55
      ae:	42 36       	cpi	r20, 0x62	; 98
      b0:	b7 9b       	sbis	0x16, 7	; 22
      b2:	d8 a7       	std	Y+40, r29	; 0x28
      b4:	1a 39       	cpi	r17, 0x9A	; 154
      b6:	68 56       	subi	r22, 0x68	; 104
      b8:	18 ae       	std	Y+56, r1	; 0x38
      ba:	ba ab       	std	Y+50, r27	; 0x32
      bc:	55 8c       	ldd	r5, Z+29	; 0x1d
      be:	1d 3c       	cpi	r17, 0xCD	; 205
      c0:	b7 cc       	rjmp	.-1682   	; 0xfffffa30 <__eeprom_end+0xff7efa30>
      c2:	57 63       	ori	r21, 0x37	; 55
      c4:	bd 6d       	ori	r27, 0xDD	; 221
      c6:	ed fd       	.word	0xfded	; ????
      c8:	75 3e       	cpi	r23, 0xE5	; 229
      ca:	f6 17       	cp	r31, r22
      cc:	72 31       	cpi	r23, 0x12	; 18
      ce:	bf 00       	.word	0x00bf	; ????
      d0:	00 00       	nop
      d2:	80 3f       	cpi	r24, 0xF0	; 240
      d4:	08 00       	.word	0x0008	; ????
      d6:	00 00       	nop
      d8:	be 92       	st	-X, r11
      da:	24 49       	sbci	r18, 0x94	; 148
      dc:	12 3e       	cpi	r17, 0xE2	; 226
      de:	ab aa       	std	Y+51, r10	; 0x33
      e0:	aa 2a       	or	r10, r26
      e2:	be cd       	rjmp	.-1156   	; 0xfffffc60 <__eeprom_end+0xff7efc60>
      e4:	cc cc       	rjmp	.-1640   	; 0xfffffa7e <__eeprom_end+0xff7efa7e>
      e6:	4c 3e       	cpi	r20, 0xEC	; 236
      e8:	00 00       	nop
      ea:	00 80       	ld	r0, Z
      ec:	be ab       	std	Y+54, r27	; 0x36
      ee:	aa aa       	std	Y+50, r10	; 0x32
      f0:	aa 3e       	cpi	r26, 0xEA	; 234
      f2:	00 00       	nop
      f4:	00 00       	nop
      f6:	bf 00       	.word	0x00bf	; ????
      f8:	00 00       	nop
      fa:	80 3f       	cpi	r24, 0xF0	; 240
      fc:	00 00       	nop
      fe:	00 00       	nop
     100:	00 08       	sbc	r0, r0
     102:	41 78       	andi	r20, 0x81	; 129
     104:	d3 bb       	out	0x13, r29	; 19
     106:	43 87       	std	Z+11, r20	; 0x0b
     108:	d1 13       	cpse	r29, r17
     10a:	3d 19       	sub	r19, r13
     10c:	0e 3c       	cpi	r16, 0xCE	; 206
     10e:	c3 bd       	out	0x23, r28	; 35
     110:	42 82       	std	Z+2, r4	; 0x02
     112:	ad 2b       	or	r26, r29
     114:	3e 68       	ori	r19, 0x8E	; 142
     116:	ec 82       	std	Y+4, r14	; 0x04
     118:	76 be       	out	0x36, r7	; 54
     11a:	d9 8f       	std	Y+25, r29	; 0x19
     11c:	e1 a9       	ldd	r30, Z+49	; 0x31
     11e:	3e 4c       	sbci	r19, 0xCE	; 206
     120:	80 ef       	ldi	r24, 0xF0	; 240
     122:	ff be       	out	0x3f, r15	; 63
     124:	01 c4       	rjmp	.+2050   	; 0x928 <_Z21configureSerialNumberv+0x36a>
     126:	ff 7f       	andi	r31, 0xFF	; 255
     128:	3f 00       	.word	0x003f	; ????
     12a:	00 00       	nop
	...

0000012e <__ctors_end>:
     12e:	11 24       	eor	r1, r1
     130:	1f be       	out	0x3f, r1	; 63
     132:	cf ef       	ldi	r28, 0xFF	; 255
     134:	cd bf       	out	0x3d, r28	; 61
     136:	df e2       	ldi	r29, 0x2F	; 47
     138:	de bf       	out	0x3e, r29	; 62

0000013a <__do_copy_data>:
     13a:	10 e2       	ldi	r17, 0x20	; 32
     13c:	a0 e0       	ldi	r26, 0x00	; 0
     13e:	b0 e2       	ldi	r27, 0x20	; 32
     140:	e0 e9       	ldi	r30, 0x90	; 144
     142:	f3 e2       	ldi	r31, 0x23	; 35
     144:	02 c0       	rjmp	.+4      	; 0x14a <__do_copy_data+0x10>
     146:	05 90       	lpm	r0, Z+
     148:	0d 92       	st	X+, r0
     14a:	a6 3f       	cpi	r26, 0xF6	; 246
     14c:	b1 07       	cpc	r27, r17
     14e:	d9 f7       	brne	.-10     	; 0x146 <__do_copy_data+0xc>

00000150 <__do_clear_bss>:
     150:	21 e2       	ldi	r18, 0x21	; 33
     152:	a6 ef       	ldi	r26, 0xF6	; 246
     154:	b0 e2       	ldi	r27, 0x20	; 32
     156:	01 c0       	rjmp	.+2      	; 0x15a <.do_clear_bss_start>

00000158 <.do_clear_bss_loop>:
     158:	1d 92       	st	X+, r1

0000015a <.do_clear_bss_start>:
     15a:	ad 32       	cpi	r26, 0x2D	; 45
     15c:	b2 07       	cpc	r27, r18
     15e:	e1 f7       	brne	.-8      	; 0x158 <.do_clear_bss_loop>
     160:	0e 94 fb 06 	call	0xdf6	; 0xdf6 <main>
     164:	0c 94 c6 11 	jmp	0x238c	; 0x238c <_exit>

00000168 <__bad_interrupt>:
     168:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000016c <_Z27configureExternalOscillatorv>:
	OSC_CTRL |= OSC_RC32MEN_bm; //Setup 32Mhz crystal
	
	while(!(OSC_STATUS & OSC_RC32MRDY_bm));
	
	CCP = CCP_IOREG_gc; //Trigger protection mechanism
	CLK_CTRL = CLK_SCLKSEL_RC32M_gc; //Enable internal  32Mhz crystal
     16c:	e0 e5       	ldi	r30, 0x50	; 80
     16e:	f0 e0       	ldi	r31, 0x00	; 0
     170:	8b e4       	ldi	r24, 0x4B	; 75
     172:	82 83       	std	Z+2, r24	; 0x02
     174:	80 81       	ld	r24, Z
     176:	88 60       	ori	r24, 0x08	; 8
     178:	80 83       	st	Z, r24
     17a:	81 81       	ldd	r24, Z+1	; 0x01
     17c:	83 fd       	sbrc	r24, 3
     17e:	09 c0       	rjmp	.+18     	; 0x192 <_Z27configureExternalOscillatorv+0x26>
     180:	a0 e4       	ldi	r26, 0x40	; 64
     182:	b6 e0       	ldi	r27, 0x06	; 6
     184:	92 e0       	ldi	r25, 0x02	; 2
     186:	15 96       	adiw	r26, 0x05	; 5
     188:	9c 93       	st	X, r25
     18a:	15 97       	sbiw	r26, 0x05	; 5
     18c:	81 81       	ldd	r24, Z+1	; 0x01
     18e:	83 ff       	sbrs	r24, 3
     190:	fa cf       	rjmp	.-12     	; 0x186 <_Z27configureExternalOscillatorv+0x1a>
     192:	82 e0       	ldi	r24, 0x02	; 2
     194:	80 93 46 06 	sts	0x0646, r24	; 0x800646 <__TEXT_REGION_LENGTH__+0x700646>
     198:	88 ed       	ldi	r24, 0xD8	; 216
     19a:	84 bf       	out	0x34, r24	; 52
     19c:	e0 e5       	ldi	r30, 0x50	; 80
     19e:	f0 e0       	ldi	r31, 0x00	; 0
     1a0:	88 ec       	ldi	r24, 0xC8	; 200
     1a2:	85 83       	std	Z+5, r24	; 0x05
     1a4:	80 81       	ld	r24, Z
     1a6:	80 61       	ori	r24, 0x10	; 16
     1a8:	80 83       	st	Z, r24
     1aa:	81 81       	ldd	r24, Z+1	; 0x01
     1ac:	84 fd       	sbrc	r24, 4
     1ae:	09 c0       	rjmp	.+18     	; 0x1c2 <_Z27configureExternalOscillatorv+0x56>
     1b0:	a0 e4       	ldi	r26, 0x40	; 64
     1b2:	b6 e0       	ldi	r27, 0x06	; 6
     1b4:	92 e0       	ldi	r25, 0x02	; 2
     1b6:	15 96       	adiw	r26, 0x05	; 5
     1b8:	9c 93       	st	X, r25
     1ba:	15 97       	sbiw	r26, 0x05	; 5
     1bc:	81 81       	ldd	r24, Z+1	; 0x01
     1be:	84 ff       	sbrs	r24, 4
     1c0:	fa cf       	rjmp	.-12     	; 0x1b6 <_Z27configureExternalOscillatorv+0x4a>
     1c2:	82 e0       	ldi	r24, 0x02	; 2
     1c4:	80 93 46 06 	sts	0x0646, r24	; 0x800646 <__TEXT_REGION_LENGTH__+0x700646>
     1c8:	88 ed       	ldi	r24, 0xD8	; 216
     1ca:	84 bf       	out	0x34, r24	; 52
     1cc:	e0 e4       	ldi	r30, 0x40	; 64
     1ce:	f0 e0       	ldi	r31, 0x00	; 0
     1d0:	10 82       	st	Z, r1
     1d2:	84 bf       	out	0x34, r24	; 52
     1d4:	84 e0       	ldi	r24, 0x04	; 4
     1d6:	80 83       	st	Z, r24
     1d8:	08 95       	ret

000001da <_Z11configureIOv>:
     1da:	cf 93       	push	r28
     1dc:	df 93       	push	r29
     1de:	e0 e4       	ldi	r30, 0x40	; 64
     1e0:	f6 e0       	ldi	r31, 0x06	; 6
     1e2:	92 e0       	ldi	r25, 0x02	; 2
     1e4:	91 83       	std	Z+1, r25	; 0x01
     1e6:	21 e0       	ldi	r18, 0x01	; 1
     1e8:	21 83       	std	Z+1, r18	; 0x01
     1ea:	80 e2       	ldi	r24, 0x20	; 32
     1ec:	81 83       	std	Z+1, r24	; 0x01
     1ee:	44 e0       	ldi	r20, 0x04	; 4
     1f0:	42 83       	std	Z+2, r20	; 0x02
     1f2:	38 e0       	ldi	r19, 0x08	; 8
     1f4:	32 83       	std	Z+2, r19	; 0x02
     1f6:	58 e1       	ldi	r21, 0x18	; 24
     1f8:	52 8b       	std	Z+18, r21	; 0x12
     1fa:	53 8b       	std	Z+19, r21	; 0x13
     1fc:	c0 e0       	ldi	r28, 0x00	; 0
     1fe:	d6 e0       	ldi	r29, 0x06	; 6
     200:	2a 83       	std	Y+2, r18	; 0x02
     202:	9a 83       	std	Y+2, r25	; 0x02
     204:	a0 e6       	ldi	r26, 0x60	; 96
     206:	b6 e0       	ldi	r27, 0x06	; 6
     208:	12 96       	adiw	r26, 0x02	; 2
     20a:	2c 93       	st	X, r18
     20c:	12 97       	sbiw	r26, 0x02	; 2
     20e:	12 96       	adiw	r26, 0x02	; 2
     210:	9c 93       	st	X, r25
     212:	12 97       	sbiw	r26, 0x02	; 2
     214:	12 96       	adiw	r26, 0x02	; 2
     216:	4c 93       	st	X, r20
     218:	12 97       	sbiw	r26, 0x02	; 2
     21a:	3a 83       	std	Y+2, r19	; 0x02
     21c:	30 e1       	ldi	r19, 0x10	; 16
     21e:	3a 83       	std	Y+2, r19	; 0x02
     220:	8a 83       	std	Y+2, r24	; 0x02
     222:	50 e4       	ldi	r21, 0x40	; 64
     224:	5a 83       	std	Y+2, r21	; 0x02
     226:	50 e8       	ldi	r21, 0x80	; 128
     228:	5a 83       	std	Y+2, r21	; 0x02
     22a:	32 83       	std	Z+2, r19	; 0x02
     22c:	4a 83       	std	Y+2, r20	; 0x02
     22e:	12 96       	adiw	r26, 0x02	; 2
     230:	3c 93       	st	X, r19
     232:	12 97       	sbiw	r26, 0x02	; 2
     234:	11 96       	adiw	r26, 0x01	; 1
     236:	8c 93       	st	X, r24
     238:	11 97       	sbiw	r26, 0x01	; 1
     23a:	19 96       	adiw	r26, 0x09	; 9
     23c:	9c 93       	st	X, r25
     23e:	19 97       	sbiw	r26, 0x09	; 9
     240:	1a 96       	adiw	r26, 0x0a	; 10
     242:	3c 93       	st	X, r19
     244:	1a 97       	sbiw	r26, 0x0a	; 10
     246:	54 96       	adiw	r26, 0x14	; 20
     248:	2c 93       	st	X, r18
     24a:	54 97       	sbiw	r26, 0x14	; 20
     24c:	26 83       	std	Z+6, r18	; 0x06
     24e:	96 83       	std	Z+6, r25	; 0x06
     250:	85 83       	std	Z+5, r24	; 0x05
     252:	16 96       	adiw	r26, 0x06	; 6
     254:	8c 93       	st	X, r24
     256:	df 91       	pop	r29
     258:	cf 91       	pop	r28
     25a:	08 95       	ret

0000025c <__vector_35>:
     25c:	1f 92       	push	r1
     25e:	0f 92       	push	r0
     260:	0f b6       	in	r0, 0x3f	; 63
     262:	0f 92       	push	r0
     264:	11 24       	eor	r1, r1
     266:	8f 93       	push	r24
     268:	9f 93       	push	r25
     26a:	80 e1       	ldi	r24, 0x10	; 16
     26c:	80 93 6c 06 	sts	0x066C, r24	; 0x80066c <__TEXT_REGION_LENGTH__+0x70066c>
     270:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <PWMMeasuringStatus>
     274:	81 30       	cpi	r24, 0x01	; 1
     276:	81 f4       	brne	.+32     	; 0x298 <__vector_35+0x3c>
     278:	10 92 60 08 	sts	0x0860, r1	; 0x800860 <__TEXT_REGION_LENGTH__+0x700860>
     27c:	10 92 61 08 	sts	0x0861, r1	; 0x800861 <__TEXT_REGION_LENGTH__+0x700861>
     280:	10 92 00 20 	sts	0x2000, r1	; 0x802000 <PWMMeasuringStatus>
     284:	87 ec       	ldi	r24, 0xC7	; 199
     286:	90 e0       	ldi	r25, 0x00	; 0
     288:	01 97       	sbiw	r24, 0x01	; 1
     28a:	f1 f7       	brne	.-4      	; 0x288 <__vector_35+0x2c>
     28c:	00 c0       	rjmp	.+0      	; 0x28e <__vector_35+0x32>
     28e:	00 00       	nop
     290:	82 e0       	ldi	r24, 0x02	; 2
     292:	80 93 74 06 	sts	0x0674, r24	; 0x800674 <__TEXT_REGION_LENGTH__+0x700674>
     296:	0f c0       	rjmp	.+30     	; 0x2b6 <__vector_35+0x5a>
     298:	80 91 60 08 	lds	r24, 0x0860	; 0x800860 <__TEXT_REGION_LENGTH__+0x700860>
     29c:	90 91 61 08 	lds	r25, 0x0861	; 0x800861 <__TEXT_REGION_LENGTH__+0x700861>
     2a0:	88 0f       	add	r24, r24
     2a2:	99 1f       	adc	r25, r25
     2a4:	80 93 13 21 	sts	0x2113, r24	; 0x802113 <steeringPWMPeriod>
     2a8:	90 93 14 21 	sts	0x2114, r25	; 0x802114 <steeringPWMPeriod+0x1>
     2ac:	81 e0       	ldi	r24, 0x01	; 1
     2ae:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <PWMMeasuringStatus>
     2b2:	80 93 74 06 	sts	0x0674, r24	; 0x800674 <__TEXT_REGION_LENGTH__+0x700674>
     2b6:	9f 91       	pop	r25
     2b8:	8f 91       	pop	r24
     2ba:	0f 90       	pop	r0
     2bc:	0f be       	out	0x3f, r0	; 63
     2be:	0f 90       	pop	r0
     2c0:	1f 90       	pop	r1
     2c2:	18 95       	reti

000002c4 <__vector_30>:
     2c4:	1f 92       	push	r1
     2c6:	0f 92       	push	r0
     2c8:	0f b6       	in	r0, 0x3f	; 63
     2ca:	0f 92       	push	r0
     2cc:	11 24       	eor	r1, r1
     2ce:	8f 93       	push	r24
     2d0:	9f 93       	push	r25
     2d2:	ef 93       	push	r30
     2d4:	ff 93       	push	r31
     2d6:	f8 94       	cli
     2d8:	84 e0       	ldi	r24, 0x04	; 4
     2da:	80 93 0c 06 	sts	0x060C, r24	; 0x80060c <__TEXT_REGION_LENGTH__+0x70060c>
     2de:	80 91 24 21 	lds	r24, 0x2124	; 0x802124 <RSSI+0x1>
     2e2:	81 30       	cpi	r24, 0x01	; 1
     2e4:	61 f4       	brne	.+24     	; 0x2fe <__vector_30+0x3a>
     2e6:	80 91 08 06 	lds	r24, 0x0608	; 0x800608 <__TEXT_REGION_LENGTH__+0x700608>
     2ea:	82 fd       	sbrc	r24, 2
     2ec:	0b c0       	rjmp	.+22     	; 0x304 <__vector_30+0x40>
     2ee:	1f c0       	rjmp	.+62     	; 0x32e <__vector_30+0x6a>
     2f0:	80 91 08 06 	lds	r24, 0x0608	; 0x800608 <__TEXT_REGION_LENGTH__+0x700608>
     2f4:	82 ff       	sbrs	r24, 2
     2f6:	0d c0       	rjmp	.+26     	; 0x312 <__vector_30+0x4e>
     2f8:	1a c0       	rjmp	.+52     	; 0x32e <__vector_30+0x6a>
     2fa:	78 94       	sei
     2fc:	1c c0       	rjmp	.+56     	; 0x336 <__vector_30+0x72>
     2fe:	88 23       	and	r24, r24
     300:	b9 f3       	breq	.-18     	; 0x2f0 <__vector_30+0x2c>
     302:	15 c0       	rjmp	.+42     	; 0x32e <__vector_30+0x6a>
     304:	10 92 08 04 	sts	0x0408, r1	; 0x800408 <__TEXT_REGION_LENGTH__+0x700408>
     308:	10 92 09 04 	sts	0x0409, r1	; 0x800409 <__TEXT_REGION_LENGTH__+0x700409>
     30c:	10 92 24 21 	sts	0x2124, r1	; 0x802124 <RSSI+0x1>
     310:	f4 cf       	rjmp	.-24     	; 0x2fa <__vector_30+0x36>
     312:	80 91 08 04 	lds	r24, 0x0408	; 0x800408 <__TEXT_REGION_LENGTH__+0x700408>
     316:	90 91 09 04 	lds	r25, 0x0409	; 0x800409 <__TEXT_REGION_LENGTH__+0x700409>
     31a:	e3 e2       	ldi	r30, 0x23	; 35
     31c:	f1 e2       	ldi	r31, 0x21	; 33
     31e:	84 83       	std	Z+4, r24	; 0x04
     320:	95 83       	std	Z+5, r25	; 0x05
     322:	86 81       	ldd	r24, Z+6	; 0x06
     324:	97 81       	ldd	r25, Z+7	; 0x07
     326:	01 96       	adiw	r24, 0x01	; 1
     328:	86 83       	std	Z+6, r24	; 0x06
     32a:	97 83       	std	Z+7, r25	; 0x07
     32c:	e6 cf       	rjmp	.-52     	; 0x2fa <__vector_30+0x36>
     32e:	82 e0       	ldi	r24, 0x02	; 2
     330:	80 93 45 06 	sts	0x0645, r24	; 0x800645 <__TEXT_REGION_LENGTH__+0x700645>
     334:	e2 cf       	rjmp	.-60     	; 0x2fa <__vector_30+0x36>
     336:	ff 91       	pop	r31
     338:	ef 91       	pop	r30
     33a:	9f 91       	pop	r25
     33c:	8f 91       	pop	r24
     33e:	0f 90       	pop	r0
     340:	0f be       	out	0x3f, r0	; 63
     342:	0f 90       	pop	r0
     344:	1f 90       	pop	r1
     346:	18 95       	reti

00000348 <_Z21configureTimerCounterv>:
1S    = 0x7A12

*/
void configureTimerCounter(){
	//Configure the accurate reporting timer
	TCC4.CTRLA = TC45_CLKSEL_DIV1024_gc;	//Configure a 1024 prescaler (we want very broad timing here, exact precision isn't required)
     348:	e0 e0       	ldi	r30, 0x00	; 0
     34a:	f8 e0       	ldi	r31, 0x08	; 8
     34c:	87 e0       	ldi	r24, 0x07	; 7
     34e:	80 83       	st	Z, r24
	TCC4.PER = TC_1024_500MS;               //500mS delay
     350:	89 e0       	ldi	r24, 0x09	; 9
     352:	9d e3       	ldi	r25, 0x3D	; 61
     354:	86 a3       	std	Z+38, r24	; 0x26
     356:	97 a3       	std	Z+39, r25	; 0x27
											//Default delay value. Reference pre-calculated table up above for more information
	TCC4.CTRLB = TC45_WGMODE_NORMAL_gc;		//Configure the timer for Normal mode operation
     358:	11 82       	std	Z+1, r1	; 0x01
	TCC4.INTCTRLA = TC45_OVFINTLVL_LO_gc;	//Set a low priority overflow interrupt
     35a:	81 e0       	ldi	r24, 0x01	; 1
     35c:	86 83       	std	Z+6, r24	; 0x06

	//Configure the PWM sense module
	//Input capture described on (168)
	TCC5.CTRLA = TC45_CLKSEL_DIV64_gc;		//Configure a 64 prescaler (will count ~10,000 in 20mS)
     35e:	e0 e4       	ldi	r30, 0x40	; 64
     360:	f8 e0       	ldi	r31, 0x08	; 8
     362:	85 e0       	ldi	r24, 0x05	; 5
     364:	80 83       	st	Z, r24
	TCC5.CTRLB = TC45_WGMODE_NORMAL_gc;		//Normal operation
     366:	11 82       	std	Z+1, r1	; 0x01
	TCC5.PER   = 12000;						//This is set to be 20% longer than the 20mS cycle should be
     368:	20 ee       	ldi	r18, 0xE0	; 224
     36a:	3e e2       	ldi	r19, 0x2E	; 46
     36c:	26 a3       	std	Z+38, r18	; 0x26
     36e:	37 a3       	std	Z+39, r19	; 0x27
	
	//Is the following necessary?
	TCC5.INTCTRLA = TC45_OVFINTLVL_MED_gc;	//Set a medium priority overflow interrupt (we want the PWM generation to remain stable)
     370:	92 e0       	ldi	r25, 0x02	; 2
     372:	96 83       	std	Z+6, r25	; 0x06
											//as it will only take a few clock cycles compared to this interrupt
	
	//Configure the PWM generation module
	TCD5.CTRLA = TC45_CLKSEL_DIV64_gc;		//Configure a 64 prescaler (will count ~10,000 in 20mS)
     374:	e0 e4       	ldi	r30, 0x40	; 64
     376:	f9 e0       	ldi	r31, 0x09	; 9
     378:	80 83       	st	Z, r24
	TCD5.CTRLB = TC45_WGMODE_NORMAL_gc;		//Normal operation
     37a:	11 82       	std	Z+1, r1	; 0x01
	TCD5.PER   = 10000;						//We want to establish a 50Hz control loop here (20ms period)
     37c:	80 e1       	ldi	r24, 0x10	; 16
     37e:	97 e2       	ldi	r25, 0x27	; 39
     380:	86 a3       	std	Z+38, r24	; 0x26
     382:	97 a3       	std	Z+39, r25	; 0x27
	TCD5.INTCTRLA = TC45_OVFINTLVL_HI_gc;	//Set a high priority overflow interrupt
     384:	83 e0       	ldi	r24, 0x03	; 3
     386:	86 83       	std	Z+6, r24	; 0x06
	TCD5.INTCTRLB = TC45_CCAINTLVL_HI_gc;   
     388:	87 83       	std	Z+7, r24	; 0x07
	
	TCD5.CCA = 950;		//Initial value for compare
     38a:	86 eb       	ldi	r24, 0xB6	; 182
     38c:	93 e0       	ldi	r25, 0x03	; 3
     38e:	80 a7       	std	Z+40, r24	; 0x28
     390:	91 a7       	std	Z+41, r25	; 0x29
     392:	08 95       	ret

00000394 <__vector_18>:
}

//This triggers when a PWM signal hasn't been detected for the past ~24mS
ISR (TCC5_OVF_vect){
     394:	1f 92       	push	r1
     396:	0f 92       	push	r0
     398:	0f b6       	in	r0, 0x3f	; 63
     39a:	0f 92       	push	r0
     39c:	11 24       	eor	r1, r1
     39e:	8f 93       	push	r24
     3a0:	9f 93       	push	r25
     3a2:	ef 93       	push	r30
     3a4:	ff 93       	push	r31
	TCC5.INTFLAGS |= 0b1;  //Reset interrupt flag
     3a6:	e0 e4       	ldi	r30, 0x40	; 64
     3a8:	f8 e0       	ldi	r31, 0x08	; 8
     3aa:	84 85       	ldd	r24, Z+12	; 0x0c
     3ac:	81 60       	ori	r24, 0x01	; 1
     3ae:	84 87       	std	Z+12, r24	; 0x0c
	
	PWMMeasuringStatus = NOT_MEASURING;		//Reset the "NOT MEASURING" flag
     3b0:	81 e0       	ldi	r24, 0x01	; 1
     3b2:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <PWMMeasuringStatus>
	PORTD.PIN4CTRL = PORT_ISC_RISING_gc;	//Reconfigure the port to wait for a high pulse
     3b6:	80 93 74 06 	sts	0x0674, r24	; 0x800674 <__TEXT_REGION_LENGTH__+0x700674>
	
	steeringPWMPeriod = 1500;				//Set the steering PWM period to a stable "standby position"
     3ba:	8c ed       	ldi	r24, 0xDC	; 220
     3bc:	95 e0       	ldi	r25, 0x05	; 5
     3be:	80 93 13 21 	sts	0x2113, r24	; 0x802113 <steeringPWMPeriod>
     3c2:	90 93 14 21 	sts	0x2114, r25	; 0x802114 <steeringPWMPeriod+0x1>
}
     3c6:	ff 91       	pop	r31
     3c8:	ef 91       	pop	r30
     3ca:	9f 91       	pop	r25
     3cc:	8f 91       	pop	r24
     3ce:	0f 90       	pop	r0
     3d0:	0f be       	out	0x3f, r0	; 63
     3d2:	0f 90       	pop	r0
     3d4:	1f 90       	pop	r1
     3d6:	18 95       	reti

000003d8 <__vector_38>:
/*
Compare vector A for the PWM generation module
This situation ------\______

*/
ISR (TCD5_CCA_vect){
     3d8:	1f 92       	push	r1
     3da:	0f 92       	push	r0
     3dc:	0f b6       	in	r0, 0x3f	; 63
     3de:	0f 92       	push	r0
     3e0:	11 24       	eor	r1, r1
     3e2:	8f 93       	push	r24
	STEER_SIG_CLR();
     3e4:	80 e2       	ldi	r24, 0x20	; 32
     3e6:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
	//STATUS_SET();
}
     3ea:	8f 91       	pop	r24
     3ec:	0f 90       	pop	r0
     3ee:	0f be       	out	0x3f, r0	; 63
     3f0:	0f 90       	pop	r0
     3f2:	1f 90       	pop	r1
     3f4:	18 95       	reti

000003f6 <__vector_36>:
This situation: _____/-----

*/


ISR (TCD5_OVF_vect){
     3f6:	1f 92       	push	r1
     3f8:	0f 92       	push	r0
     3fa:	0f b6       	in	r0, 0x3f	; 63
     3fc:	0f 92       	push	r0
     3fe:	11 24       	eor	r1, r1
     400:	8f 93       	push	r24
     402:	ef 93       	push	r30
     404:	ff 93       	push	r31
	STEER_SIG_SET();
     406:	80 e2       	ldi	r24, 0x20	; 32
     408:	80 93 65 06 	sts	0x0665, r24	; 0x800665 <__TEXT_REGION_LENGTH__+0x700665>
	
	TCD5.INTFLAGS |= 0b1;
     40c:	e0 e4       	ldi	r30, 0x40	; 64
     40e:	f9 e0       	ldi	r31, 0x09	; 9
     410:	84 85       	ldd	r24, Z+12	; 0x0c
     412:	81 60       	ori	r24, 0x01	; 1
     414:	84 87       	std	Z+12, r24	; 0x0c
	
	TCD5.CNT = 0;
     416:	10 a2       	std	Z+32, r1	; 0x20
     418:	11 a2       	std	Z+33, r1	; 0x21
}
     41a:	ff 91       	pop	r31
     41c:	ef 91       	pop	r30
     41e:	8f 91       	pop	r24
     420:	0f 90       	pop	r0
     422:	0f be       	out	0x3f, r0	; 63
     424:	0f 90       	pop	r0
     426:	1f 90       	pop	r1
     428:	18 95       	reti

0000042a <__vector_12>:

//Handles compare vector for T/C 4
ISR (TCC4_OVF_vect){
     42a:	1f 92       	push	r1
     42c:	0f 92       	push	r0
     42e:	0f b6       	in	r0, 0x3f	; 63
     430:	0f 92       	push	r0
     432:	11 24       	eor	r1, r1
     434:	2f 93       	push	r18
     436:	3f 93       	push	r19
     438:	4f 93       	push	r20
     43a:	5f 93       	push	r21
     43c:	6f 93       	push	r22
     43e:	7f 93       	push	r23
     440:	8f 93       	push	r24
     442:	9f 93       	push	r25
     444:	af 93       	push	r26
     446:	ef 93       	push	r30
     448:	ff 93       	push	r31
	++longCounter;
     44a:	20 91 15 21 	lds	r18, 0x2115	; 0x802115 <longCounter>
     44e:	30 91 16 21 	lds	r19, 0x2116	; 0x802116 <longCounter+0x1>
     452:	40 91 17 21 	lds	r20, 0x2117	; 0x802117 <longCounter+0x2>
     456:	50 91 18 21 	lds	r21, 0x2118	; 0x802118 <longCounter+0x3>
     45a:	60 91 19 21 	lds	r22, 0x2119	; 0x802119 <longCounter+0x4>
     45e:	70 91 1a 21 	lds	r23, 0x211A	; 0x80211a <longCounter+0x5>
     462:	80 91 1b 21 	lds	r24, 0x211B	; 0x80211b <longCounter+0x6>
     466:	90 91 1c 21 	lds	r25, 0x211C	; 0x80211c <longCounter+0x7>
     46a:	a1 e0       	ldi	r26, 0x01	; 1
     46c:	0e 94 b3 0e 	call	0x1d66	; 0x1d66 <__adddi3_s8>
     470:	20 93 15 21 	sts	0x2115, r18	; 0x802115 <longCounter>
     474:	30 93 16 21 	sts	0x2116, r19	; 0x802116 <longCounter+0x1>
     478:	40 93 17 21 	sts	0x2117, r20	; 0x802117 <longCounter+0x2>
     47c:	50 93 18 21 	sts	0x2118, r21	; 0x802118 <longCounter+0x3>
     480:	60 93 19 21 	sts	0x2119, r22	; 0x802119 <longCounter+0x4>
     484:	70 93 1a 21 	sts	0x211A, r23	; 0x80211a <longCounter+0x5>
     488:	80 93 1b 21 	sts	0x211B, r24	; 0x80211b <longCounter+0x6>
     48c:	90 93 1c 21 	sts	0x211C, r25	; 0x80211c <longCounter+0x7>
	
	TCC4.INTFLAGS |= 0b1;  //Reset overflow interrupt
     490:	e0 e0       	ldi	r30, 0x00	; 0
     492:	f8 e0       	ldi	r31, 0x08	; 8
     494:	84 85       	ldd	r24, Z+12	; 0x0c
     496:	81 60       	ori	r24, 0x01	; 1
     498:	84 87       	std	Z+12, r24	; 0x0c
	
	broadcastStatus = 1;
     49a:	81 e0       	ldi	r24, 0x01	; 1
     49c:	80 93 1d 21 	sts	0x211D, r24	; 0x80211d <broadcastStatus>
}
     4a0:	ff 91       	pop	r31
     4a2:	ef 91       	pop	r30
     4a4:	af 91       	pop	r26
     4a6:	9f 91       	pop	r25
     4a8:	8f 91       	pop	r24
     4aa:	7f 91       	pop	r23
     4ac:	6f 91       	pop	r22
     4ae:	5f 91       	pop	r21
     4b0:	4f 91       	pop	r20
     4b2:	3f 91       	pop	r19
     4b4:	2f 91       	pop	r18
     4b6:	0f 90       	pop	r0
     4b8:	0f be       	out	0x3f, r0	; 63
     4ba:	0f 90       	pop	r0
     4bc:	1f 90       	pop	r1
     4be:	18 95       	reti

000004c0 <_Z12configureRTCv>:

/*
The real time clock is configured to handle XTend RSSI Interpret
*/
void configureRTC(){
	RTC.CTRL = RTC_CORREN_bm | RTC_PRESCALER_DIV1_gc;		//Enable the RTC correction process, and the RTC itself with no prescaler
     4c0:	e0 e0       	ldi	r30, 0x00	; 0
     4c2:	f4 e0       	ldi	r31, 0x04	; 4
     4c4:	89 e0       	ldi	r24, 0x09	; 9
     4c6:	80 83       	st	Z, r24
	RTC.INTCTRL = RTC_COMPINTLVL_LO_gc | RTC_OVFINTLVL_LO_gc; //Enable the overflow and 
     4c8:	85 e0       	ldi	r24, 0x05	; 5
     4ca:	82 83       	std	Z+2, r24	; 0x02
	
    OSC.CTRL |= OSC_RC32KEN_bm;								//Enable the 32.768kHz internal oscillator
     4cc:	a0 e5       	ldi	r26, 0x50	; 80
     4ce:	b0 e0       	ldi	r27, 0x00	; 0
     4d0:	8c 91       	ld	r24, X
     4d2:	84 60       	ori	r24, 0x04	; 4
     4d4:	8c 93       	st	X, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4d6:	8f e7       	ldi	r24, 0x7F	; 127
     4d8:	9c e0       	ldi	r25, 0x0C	; 12
     4da:	01 97       	sbiw	r24, 0x01	; 1
     4dc:	f1 f7       	brne	.-4      	; 0x4da <_Z12configureRTCv+0x1a>
     4de:	00 c0       	rjmp	.+0      	; 0x4e0 <_Z12configureRTCv+0x20>
     4e0:	00 00       	nop
	
	_delay_us(400);											//Wait for the oscillator to stabalize.
	
	CLK.RTCCTRL = CLK_RTCSRC_RCOSC32_gc;					//Set the RTC input as the 32.768kHz internal oscillator
     4e2:	a0 e4       	ldi	r26, 0x40	; 64
     4e4:	b0 e0       	ldi	r27, 0x00	; 0
     4e6:	8c e0       	ldi	r24, 0x0C	; 12
     4e8:	13 96       	adiw	r26, 0x03	; 3
     4ea:	8c 93       	st	X, r24
     4ec:	13 97       	sbiw	r26, 0x03	; 3
	CLK.RTCCTRL |= CLK_RTCEN_bm;							//Enable the clock input
     4ee:	13 96       	adiw	r26, 0x03	; 3
     4f0:	8c 91       	ld	r24, X
     4f2:	13 97       	sbiw	r26, 0x03	; 3
     4f4:	81 60       	ori	r24, 0x01	; 1
     4f6:	13 96       	adiw	r26, 0x03	; 3
     4f8:	8c 93       	st	X, r24
	
	//Testing setup code
	RTC.COMP = 16384; //~1 second? Assuming 32.768 KHz
     4fa:	80 e0       	ldi	r24, 0x00	; 0
     4fc:	90 e4       	ldi	r25, 0x40	; 64
     4fe:	84 87       	std	Z+12, r24	; 0x0c
     500:	95 87       	std	Z+13, r25	; 0x0d
	RTC.PER = 0xFF00;  //No tengo nuguien idea
     502:	80 e0       	ldi	r24, 0x00	; 0
     504:	9f ef       	ldi	r25, 0xFF	; 255
     506:	82 87       	std	Z+10, r24	; 0x0a
     508:	93 87       	std	Z+11, r25	; 0x0b
     50a:	08 95       	ret

0000050c <__vector_7>:

}

ISR(RTC_OVF_vect){
     50c:	1f 92       	push	r1
     50e:	0f 92       	push	r0
     510:	0f b6       	in	r0, 0x3f	; 63
     512:	0f 92       	push	r0
     514:	11 24       	eor	r1, r1
	
}
     516:	0f 90       	pop	r0
     518:	0f be       	out	0x3f, r0	; 63
     51a:	0f 90       	pop	r0
     51c:	1f 90       	pop	r1
     51e:	18 95       	reti

00000520 <__vector_8>:

ISR(RTC_COMP_vect){
     520:	1f 92       	push	r1
     522:	0f 92       	push	r0
     524:	0f b6       	in	r0, 0x3f	; 63
     526:	0f 92       	push	r0
     528:	11 24       	eor	r1, r1
     52a:	8f 93       	push	r24
     52c:	ef 93       	push	r30
     52e:	ff 93       	push	r31
	
	RTC.CNT = 0;
     530:	e0 e0       	ldi	r30, 0x00	; 0
     532:	f4 e0       	ldi	r31, 0x04	; 4
     534:	10 86       	std	Z+8, r1	; 0x08
     536:	11 86       	std	Z+9, r1	; 0x09
	RTC.INTFLAGS = 0x02;
     538:	82 e0       	ldi	r24, 0x02	; 2
     53a:	83 83       	std	Z+3, r24	; 0x03
	
	RSSI.countDifference = 0;
     53c:	10 92 27 21 	sts	0x2127, r1	; 0x802127 <RSSI+0x4>
     540:	10 92 28 21 	sts	0x2128, r1	; 0x802128 <RSSI+0x5>
}
     544:	ff 91       	pop	r31
     546:	ef 91       	pop	r30
     548:	8f 91       	pop	r24
     54a:	0f 90       	pop	r0
     54c:	0f be       	out	0x3f, r0	; 63
     54e:	0f 90       	pop	r0
     550:	1f 90       	pop	r1
     552:	18 95       	reti

00000554 <_Z12configureXCLv>:

void configureXCL(){
     554:	08 95       	ret

00000556 <_Z19ReadCalibrationByteh>:
/* Read NVM signature. From http://www.avrfreaks.net/forum/xmega-production-signature-row */
uint8_t ReadCalibrationByte( uint8_t index ){
	uint8_t result;

	/* Load the NVM Command register to read the calibration row. */
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
     556:	aa ec       	ldi	r26, 0xCA	; 202
     558:	b1 e0       	ldi	r27, 0x01	; 1
     55a:	92 e0       	ldi	r25, 0x02	; 2
     55c:	9c 93       	st	X, r25
	result = pgm_read_byte(index);
     55e:	e8 2f       	mov	r30, r24
     560:	f0 e0       	ldi	r31, 0x00	; 0
     562:	84 91       	lpm	r24, Z

	/* Clean up NVM Command register. */
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
     564:	1c 92       	st	X, r1

	return( result );
}
     566:	08 95       	ret

00000568 <_Z13configureADCsv>:

#include "config.h"

extern RSSI_type RSSI;

void configureADCs(){
     568:	cf 93       	push	r28
     56a:	df 93       	push	r29
	// Batt Input Voltage
	// Halve Input
	//Set to single ended input
	//Set to 12-bit mode
		
	ADCA.CTRLB = (ADC_RESOLUTION_MT12BIT_gc | ADC_CONMODE_bm);	//Sets resolution to 12 bit and sets conversion mode to signed
     56c:	c0 e0       	ldi	r28, 0x00	; 0
     56e:	d2 e0       	ldi	r29, 0x02	; 2
     570:	82 e1       	ldi	r24, 0x12	; 18
     572:	89 83       	std	Y+1, r24	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_AREFA_gc;                              //Reference the "rail splitter" 2.5v reference
     574:	80 e2       	ldi	r24, 0x20	; 32
     576:	8a 83       	std	Y+2, r24	; 0x02
	ADCA.EVCTRL = 0; //Disable events
     578:	1b 82       	std	Y+3, r1	; 0x03
	ADCA.PRESCALER = ADC_PRESCALER_DIV512_gc;
     57a:	87 e0       	ldi	r24, 0x07	; 7
     57c:	8c 83       	std	Y+4, r24	; 0x04
	ADCA.CALL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL0));
     57e:	80 e2       	ldi	r24, 0x20	; 32
     580:	0e 94 ab 02 	call	0x556	; 0x556 <_Z19ReadCalibrationByteh>
     584:	8c 87       	std	Y+12, r24	; 0x0c
	ADCA.CALH = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL1));
     586:	81 e2       	ldi	r24, 0x21	; 33
     588:	0e 94 ab 02 	call	0x556	; 0x556 <_Z19ReadCalibrationByteh>
     58c:	8d 87       	std	Y+13, r24	; 0x0d
     58e:	8f e7       	ldi	r24, 0x7F	; 127
     590:	9c e0       	ldi	r25, 0x0C	; 12
     592:	01 97       	sbiw	r24, 0x01	; 1
     594:	f1 f7       	brne	.-4      	; 0x592 <_Z13configureADCsv+0x2a>
     596:	00 c0       	rjmp	.+0      	; 0x598 <_Z13configureADCsv+0x30>
     598:	00 00       	nop
	_delay_us(400);
	//ADCA.CH0.AVGCTRL = ADC_SAMPNUM_256X_gc;
	ADCA.CH0.CTRL = (ADC_CH_GAIN_1X_gc | ADC_CH_INPUTMODE_DIFFWGAINL_gc);
     59a:	82 e0       	ldi	r24, 0x02	; 2
     59c:	88 a3       	std	Y+32, r24	; 0x20
	ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN8_gc | ADC_CH_MUXNEGL_PIN1_gc);  //Init the ADC MUX to use the PIN8 input
     59e:	81 e4       	ldi	r24, 0x41	; 65
     5a0:	89 a3       	std	Y+33, r24	; 0x21
																	 //and set the negative input to the GND
																     //reference on PORTA PIN1
	ADCA.CH0.INTCTRL = 0; // Set COMPLETE interrupts
     5a2:	1a a2       	std	Y+34, r1	; 0x22
	ADCA.CTRLA = ADC_ENABLE_bm;
     5a4:	81 e0       	ldi	r24, 0x01	; 1
     5a6:	88 83       	st	Y, r24
	//_delay_ms(1);
	//ADCA.CH0.CTRL = ADC_CH_START_bm;
	//
	//ADCA.CTRLA |= ADC_CH8START_bm;
	*/	
}	
     5a8:	df 91       	pop	r29
     5aa:	cf 91       	pop	r28
     5ac:	08 95       	ret

000005ae <_Z17ReadSignatureBytej>:
	return( result );
}

uint8_t ReadSignatureByte(uint16_t Address)
{
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
     5ae:	aa ec       	ldi	r26, 0xCA	; 202
     5b0:	b1 e0       	ldi	r27, 0x01	; 1
     5b2:	22 e0       	ldi	r18, 0x02	; 2
     5b4:	2c 93       	st	X, r18
	uint8_t Result;
	__asm__ ("lpm %0, Z\n" : "=r" (Result) : "z" (Address));
     5b6:	fc 01       	movw	r30, r24
     5b8:	84 91       	lpm	r24, Z
	//  __asm__ ("lpm \n  mov %0, r0 \n" : "=r" (Result) : "z" (Address) : "r0");
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
     5ba:	1c 92       	st	X, r1
	return Result;
}
     5bc:	08 95       	ret

000005be <_Z21configureSerialNumberv>:
/*

Note: This function requires serial and should be called after configureUSART()

*/
void configureSerialNumber(){
     5be:	2f 92       	push	r2
     5c0:	3f 92       	push	r3
     5c2:	4f 92       	push	r4
     5c4:	5f 92       	push	r5
     5c6:	6f 92       	push	r6
     5c8:	7f 92       	push	r7
     5ca:	8f 92       	push	r8
     5cc:	9f 92       	push	r9
     5ce:	af 92       	push	r10
     5d0:	bf 92       	push	r11
     5d2:	cf 92       	push	r12
     5d4:	df 92       	push	r13
     5d6:	ef 92       	push	r14
     5d8:	ff 92       	push	r15
     5da:	0f 93       	push	r16
     5dc:	1f 93       	push	r17
     5de:	cf 93       	push	r28
     5e0:	df 93       	push	r29
	DeviceSignature[ 0] = ReadSignatureByte(LOTNUM0);
     5e2:	88 e0       	ldi	r24, 0x08	; 8
     5e4:	90 e0       	ldi	r25, 0x00	; 0
     5e6:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     5ea:	c8 e0       	ldi	r28, 0x08	; 8
     5ec:	d1 e2       	ldi	r29, 0x21	; 33
     5ee:	88 83       	st	Y, r24
	DeviceSignature[ 1] = ReadSignatureByte(LOTNUM1);
     5f0:	89 e0       	ldi	r24, 0x09	; 9
     5f2:	90 e0       	ldi	r25, 0x00	; 0
     5f4:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     5f8:	89 83       	std	Y+1, r24	; 0x01
	DeviceSignature[ 2] = ReadSignatureByte(LOTNUM2);
     5fa:	8a e0       	ldi	r24, 0x0A	; 10
     5fc:	90 e0       	ldi	r25, 0x00	; 0
     5fe:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     602:	8a 83       	std	Y+2, r24	; 0x02
	DeviceSignature[ 3] = ReadSignatureByte(LOTNUM3);
     604:	8b e0       	ldi	r24, 0x0B	; 11
     606:	90 e0       	ldi	r25, 0x00	; 0
     608:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     60c:	8b 83       	std	Y+3, r24	; 0x03
	DeviceSignature[ 4] = ReadSignatureByte(LOTNUM4);
     60e:	8c e0       	ldi	r24, 0x0C	; 12
     610:	90 e0       	ldi	r25, 0x00	; 0
     612:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     616:	8c 83       	std	Y+4, r24	; 0x04
	DeviceSignature[ 5] = ReadSignatureByte(LOTNUM5);
     618:	8d e0       	ldi	r24, 0x0D	; 13
     61a:	90 e0       	ldi	r25, 0x00	; 0
     61c:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     620:	8d 83       	std	Y+5, r24	; 0x05
	DeviceSignature[ 6] = ReadSignatureByte(WAFNUM );
     622:	80 e1       	ldi	r24, 0x10	; 16
     624:	90 e0       	ldi	r25, 0x00	; 0
     626:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     62a:	8e 83       	std	Y+6, r24	; 0x06
	DeviceSignature[ 7] = ReadSignatureByte(COORDX0);
     62c:	82 e1       	ldi	r24, 0x12	; 18
     62e:	90 e0       	ldi	r25, 0x00	; 0
     630:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     634:	8f 83       	std	Y+7, r24	; 0x07
	DeviceSignature[ 8] = ReadSignatureByte(COORDX1);
     636:	83 e1       	ldi	r24, 0x13	; 19
     638:	90 e0       	ldi	r25, 0x00	; 0
     63a:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     63e:	88 87       	std	Y+8, r24	; 0x08
	DeviceSignature[ 9] = ReadSignatureByte(COORDY0);
     640:	84 e1       	ldi	r24, 0x14	; 20
     642:	90 e0       	ldi	r25, 0x00	; 0
     644:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     648:	89 87       	std	Y+9, r24	; 0x09
	DeviceSignature[10] = ReadSignatureByte(COORDY1);
     64a:	85 e1       	ldi	r24, 0x15	; 21
     64c:	90 e0       	ldi	r25, 0x00	; 0
     64e:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     652:	8a 87       	std	Y+10, r24	; 0x0a
	
	UC_LOT_NUMBER = DeviceSignature[0];
     654:	28 80       	ld	r2, Y
     656:	31 2c       	mov	r3, r1
     658:	41 2c       	mov	r4, r1
     65a:	51 2c       	mov	r5, r1
     65c:	61 2c       	mov	r6, r1
     65e:	71 2c       	mov	r7, r1
     660:	43 01       	movw	r8, r6
     662:	a9 e0       	ldi	r26, 0x09	; 9
     664:	b1 e2       	ldi	r27, 0x21	; 33
     666:	e4 e6       	ldi	r30, 0x64	; 100
     668:	f0 e0       	ldi	r31, 0x00	; 0
	
	for(int i = 1; i < 6; ++i){
		UC_LOT_NUMBER += DeviceSignature[i] * (100*i);//(DeviceSignature[i] << i*8);
     66a:	8d 91       	ld	r24, X+
     66c:	8e 9f       	mul	r24, r30
     66e:	e0 01       	movw	r28, r0
     670:	8f 9f       	mul	r24, r31
     672:	d0 0d       	add	r29, r0
     674:	11 24       	eor	r1, r1
     676:	1d 2f       	mov	r17, r29
     678:	11 0f       	add	r17, r17
     67a:	11 0b       	sbc	r17, r17
     67c:	22 2d       	mov	r18, r2
     67e:	33 2d       	mov	r19, r3
     680:	44 2d       	mov	r20, r4
     682:	55 2d       	mov	r21, r5
     684:	66 2d       	mov	r22, r6
     686:	77 2d       	mov	r23, r7
     688:	88 2d       	mov	r24, r8
     68a:	99 2d       	mov	r25, r9
     68c:	ac 2e       	mov	r10, r28
     68e:	bd 2e       	mov	r11, r29
     690:	c1 2e       	mov	r12, r17
     692:	d1 2e       	mov	r13, r17
     694:	e1 2e       	mov	r14, r17
     696:	f1 2e       	mov	r15, r17
     698:	01 2f       	mov	r16, r17
     69a:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <__adddi3>
     69e:	22 2e       	mov	r2, r18
     6a0:	33 2e       	mov	r3, r19
     6a2:	44 2e       	mov	r4, r20
     6a4:	55 2e       	mov	r5, r21
     6a6:	66 2e       	mov	r6, r22
     6a8:	77 2e       	mov	r7, r23
     6aa:	88 2e       	mov	r8, r24
     6ac:	99 2e       	mov	r9, r25
     6ae:	ec 59       	subi	r30, 0x9C	; 156
     6b0:	ff 4f       	sbci	r31, 0xFF	; 255
	DeviceSignature[ 9] = ReadSignatureByte(COORDY0);
	DeviceSignature[10] = ReadSignatureByte(COORDY1);
	
	UC_LOT_NUMBER = DeviceSignature[0];
	
	for(int i = 1; i < 6; ++i){
     6b2:	e8 35       	cpi	r30, 0x58	; 88
     6b4:	82 e0       	ldi	r24, 0x02	; 2
     6b6:	f8 07       	cpc	r31, r24
     6b8:	c1 f6       	brne	.-80     	; 0x66a <_Z21configureSerialNumberv+0xac>
     6ba:	20 92 00 21 	sts	0x2100, r2	; 0x802100 <UC_LOT_NUMBER>
     6be:	30 92 01 21 	sts	0x2101, r3	; 0x802101 <UC_LOT_NUMBER+0x1>
     6c2:	40 92 02 21 	sts	0x2102, r4	; 0x802102 <UC_LOT_NUMBER+0x2>
     6c6:	50 92 03 21 	sts	0x2103, r5	; 0x802103 <UC_LOT_NUMBER+0x3>
     6ca:	60 92 04 21 	sts	0x2104, r6	; 0x802104 <UC_LOT_NUMBER+0x4>
     6ce:	70 92 05 21 	sts	0x2105, r7	; 0x802105 <UC_LOT_NUMBER+0x5>
     6d2:	80 92 06 21 	sts	0x2106, r8	; 0x802106 <UC_LOT_NUMBER+0x6>
     6d6:	90 92 07 21 	sts	0x2107, r9	; 0x802107 <UC_LOT_NUMBER+0x7>
		UC_LOT_NUMBER += DeviceSignature[i] * (100*i);//(DeviceSignature[i] << i*8);
	}
	
	UC_WAFER_ID = DeviceSignature[6];
     6da:	e8 e0       	ldi	r30, 0x08	; 8
     6dc:	f1 e2       	ldi	r31, 0x21	; 33
     6de:	26 81       	ldd	r18, Z+6	; 0x06
	
	for(int i = 1; i < 4; ++i){  //Original stops at 5
		UC_WAFER_ID += DeviceSignature[i+6] * (100*i);
     6e0:	a7 81       	ldd	r26, Z+7	; 0x07
     6e2:	c4 e6       	ldi	r28, 0x64	; 100
     6e4:	ac 9f       	mul	r26, r28
     6e6:	d0 01       	movw	r26, r0
     6e8:	11 24       	eor	r1, r1
     6ea:	1b 2f       	mov	r17, r27
     6ec:	11 0f       	add	r17, r17
     6ee:	11 0b       	sbc	r17, r17
     6f0:	30 e0       	ldi	r19, 0x00	; 0
     6f2:	40 e0       	ldi	r20, 0x00	; 0
     6f4:	50 e0       	ldi	r21, 0x00	; 0
     6f6:	60 e0       	ldi	r22, 0x00	; 0
     6f8:	70 e0       	ldi	r23, 0x00	; 0
     6fa:	80 e0       	ldi	r24, 0x00	; 0
     6fc:	90 e0       	ldi	r25, 0x00	; 0
     6fe:	aa 2e       	mov	r10, r26
     700:	bb 2e       	mov	r11, r27
     702:	c1 2e       	mov	r12, r17
     704:	d1 2e       	mov	r13, r17
     706:	e1 2e       	mov	r14, r17
     708:	f1 2e       	mov	r15, r17
     70a:	01 2f       	mov	r16, r17
     70c:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <__adddi3>
     710:	a0 85       	ldd	r26, Z+8	; 0x08
     712:	c8 ec       	ldi	r28, 0xC8	; 200
     714:	ac 9f       	mul	r26, r28
     716:	d0 01       	movw	r26, r0
     718:	11 24       	eor	r1, r1
     71a:	1b 2f       	mov	r17, r27
     71c:	11 0f       	add	r17, r17
     71e:	11 0b       	sbc	r17, r17
     720:	aa 2e       	mov	r10, r26
     722:	bb 2e       	mov	r11, r27
     724:	c1 2e       	mov	r12, r17
     726:	d1 2e       	mov	r13, r17
     728:	e1 2e       	mov	r14, r17
     72a:	f1 2e       	mov	r15, r17
     72c:	01 2f       	mov	r16, r17
     72e:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <__adddi3>
     732:	c1 85       	ldd	r28, Z+9	; 0x09
     734:	ac e2       	ldi	r26, 0x2C	; 44
     736:	b1 e0       	ldi	r27, 0x01	; 1
     738:	ca 9f       	mul	r28, r26
     73a:	f0 01       	movw	r30, r0
     73c:	cb 9f       	mul	r28, r27
     73e:	f0 0d       	add	r31, r0
     740:	11 24       	eor	r1, r1
     742:	1f 2f       	mov	r17, r31
     744:	11 0f       	add	r17, r17
     746:	11 0b       	sbc	r17, r17
     748:	ae 2e       	mov	r10, r30
     74a:	bf 2e       	mov	r11, r31
     74c:	c1 2e       	mov	r12, r17
     74e:	d1 2e       	mov	r13, r17
     750:	e1 2e       	mov	r14, r17
     752:	f1 2e       	mov	r15, r17
     754:	01 2f       	mov	r16, r17
     756:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <__adddi3>
     75a:	20 93 f8 20 	sts	0x20F8, r18	; 0x8020f8 <UC_WAFER_ID>
     75e:	30 93 f9 20 	sts	0x20F9, r19	; 0x8020f9 <UC_WAFER_ID+0x1>
     762:	40 93 fa 20 	sts	0x20FA, r20	; 0x8020fa <UC_WAFER_ID+0x2>
     766:	50 93 fb 20 	sts	0x20FB, r21	; 0x8020fb <UC_WAFER_ID+0x3>
     76a:	60 93 fc 20 	sts	0x20FC, r22	; 0x8020fc <UC_WAFER_ID+0x4>
     76e:	70 93 fd 20 	sts	0x20FD, r23	; 0x8020fd <UC_WAFER_ID+0x5>
     772:	80 93 fe 20 	sts	0x20FE, r24	; 0x8020fe <UC_WAFER_ID+0x6>
     776:	90 93 ff 20 	sts	0x20FF, r25	; 0x8020ff <UC_WAFER_ID+0x7>
	}
	
	serialNumber = -1; //Set the default serial number to -1 ("Not assigned yet")
     77a:	8f ef       	ldi	r24, 0xFF	; 255
     77c:	9f ef       	ldi	r25, 0xFF	; 255
     77e:	80 93 f6 20 	sts	0x20F6, r24	; 0x8020f6 <__data_end>
     782:	90 93 f7 20 	sts	0x20F7, r25	; 0x8020f7 <__data_end+0x1>
	
	//Hardcoded serial number lookups (don't judge)
	if(UC_LOT_NUMBER == 0x13E91 && UC_WAFER_ID == 0x3913)
     786:	22 2d       	mov	r18, r2
     788:	33 2d       	mov	r19, r3
     78a:	44 2d       	mov	r20, r4
     78c:	55 2d       	mov	r21, r5
     78e:	66 2d       	mov	r22, r6
     790:	77 2d       	mov	r23, r7
     792:	88 2d       	mov	r24, r8
     794:	99 2d       	mov	r25, r9
     796:	21 39       	cpi	r18, 0x91	; 145
     798:	3e 43       	sbci	r19, 0x3E	; 62
     79a:	41 40       	sbci	r20, 0x01	; 1
     79c:	51 05       	cpc	r21, r1
     79e:	61 05       	cpc	r22, r1
     7a0:	71 05       	cpc	r23, r1
     7a2:	81 05       	cpc	r24, r1
     7a4:	91 05       	cpc	r25, r1
     7a6:	41 f5       	brne	.+80     	; 0x7f8 <_Z21configureSerialNumberv+0x23a>
     7a8:	20 91 f8 20 	lds	r18, 0x20F8	; 0x8020f8 <UC_WAFER_ID>
     7ac:	30 91 f9 20 	lds	r19, 0x20F9	; 0x8020f9 <UC_WAFER_ID+0x1>
     7b0:	40 91 fa 20 	lds	r20, 0x20FA	; 0x8020fa <UC_WAFER_ID+0x2>
     7b4:	50 91 fb 20 	lds	r21, 0x20FB	; 0x8020fb <UC_WAFER_ID+0x3>
     7b8:	60 91 fc 20 	lds	r22, 0x20FC	; 0x8020fc <UC_WAFER_ID+0x4>
     7bc:	70 91 fd 20 	lds	r23, 0x20FD	; 0x8020fd <UC_WAFER_ID+0x5>
     7c0:	80 91 fe 20 	lds	r24, 0x20FE	; 0x8020fe <UC_WAFER_ID+0x6>
     7c4:	90 91 ff 20 	lds	r25, 0x20FF	; 0x8020ff <UC_WAFER_ID+0x7>
     7c8:	23 31       	cpi	r18, 0x13	; 19
     7ca:	39 43       	sbci	r19, 0x39	; 57
     7cc:	41 05       	cpc	r20, r1
     7ce:	51 05       	cpc	r21, r1
     7d0:	61 05       	cpc	r22, r1
     7d2:	71 05       	cpc	r23, r1
     7d4:	81 05       	cpc	r24, r1
     7d6:	91 05       	cpc	r25, r1
     7d8:	09 f0       	breq	.+2      	; 0x7dc <_Z21configureSerialNumberv+0x21e>
     7da:	6b c0       	rjmp	.+214    	; 0x8b2 <_Z21configureSerialNumberv+0x2f4>
		serialNumber = 1;
     7dc:	81 e0       	ldi	r24, 0x01	; 1
     7de:	90 e0       	ldi	r25, 0x00	; 0
     7e0:	80 93 f6 20 	sts	0x20F6, r24	; 0x8020f6 <__data_end>
     7e4:	90 93 f7 20 	sts	0x20F7, r25	; 0x8020f7 <__data_end+0x1>
     7e8:	64 c0       	rjmp	.+200    	; 0x8b2 <_Z21configureSerialNumberv+0x2f4>
	if(UC_LOT_NUMBER == 0x13e91 && UC_WAFER_ID == 0x3337)
		serialNumber = 2;
     7ea:	82 e0       	ldi	r24, 0x02	; 2
     7ec:	90 e0       	ldi	r25, 0x00	; 0
     7ee:	80 93 f6 20 	sts	0x20F6, r24	; 0x8020f6 <__data_end>
     7f2:	90 93 f7 20 	sts	0x20F7, r25	; 0x8020f7 <__data_end+0x1>
     7f6:	14 c1       	rjmp	.+552    	; 0xa20 <_Z21configureSerialNumberv+0x462>
	if(UC_LOT_NUMBER == 0x13919 && UC_WAFER_ID == 0x1586)
     7f8:	22 2d       	mov	r18, r2
     7fa:	33 2d       	mov	r19, r3
     7fc:	44 2d       	mov	r20, r4
     7fe:	55 2d       	mov	r21, r5
     800:	66 2d       	mov	r22, r6
     802:	77 2d       	mov	r23, r7
     804:	88 2d       	mov	r24, r8
     806:	99 2d       	mov	r25, r9
     808:	29 31       	cpi	r18, 0x19	; 25
     80a:	39 43       	sbci	r19, 0x39	; 57
     80c:	41 40       	sbci	r20, 0x01	; 1
     80e:	51 05       	cpc	r21, r1
     810:	61 05       	cpc	r22, r1
     812:	71 05       	cpc	r23, r1
     814:	81 05       	cpc	r24, r1
     816:	91 05       	cpc	r25, r1
     818:	09 f0       	breq	.+2      	; 0x81c <_Z21configureSerialNumberv+0x25e>
     81a:	02 c1       	rjmp	.+516    	; 0xa20 <_Z21configureSerialNumberv+0x462>
     81c:	20 91 f8 20 	lds	r18, 0x20F8	; 0x8020f8 <UC_WAFER_ID>
     820:	30 91 f9 20 	lds	r19, 0x20F9	; 0x8020f9 <UC_WAFER_ID+0x1>
     824:	40 91 fa 20 	lds	r20, 0x20FA	; 0x8020fa <UC_WAFER_ID+0x2>
     828:	50 91 fb 20 	lds	r21, 0x20FB	; 0x8020fb <UC_WAFER_ID+0x3>
     82c:	60 91 fc 20 	lds	r22, 0x20FC	; 0x8020fc <UC_WAFER_ID+0x4>
     830:	70 91 fd 20 	lds	r23, 0x20FD	; 0x8020fd <UC_WAFER_ID+0x5>
     834:	80 91 fe 20 	lds	r24, 0x20FE	; 0x8020fe <UC_WAFER_ID+0x6>
     838:	90 91 ff 20 	lds	r25, 0x20FF	; 0x8020ff <UC_WAFER_ID+0x7>
     83c:	26 38       	cpi	r18, 0x86	; 134
     83e:	35 41       	sbci	r19, 0x15	; 21
     840:	41 05       	cpc	r20, r1
     842:	51 05       	cpc	r21, r1
     844:	61 05       	cpc	r22, r1
     846:	71 05       	cpc	r23, r1
     848:	81 05       	cpc	r24, r1
     84a:	91 05       	cpc	r25, r1
     84c:	09 f0       	breq	.+2      	; 0x850 <_Z21configureSerialNumberv+0x292>
     84e:	4c c0       	rjmp	.+152    	; 0x8e8 <_Z21configureSerialNumberv+0x32a>
		serialNumber = 3;
     850:	83 e0       	ldi	r24, 0x03	; 3
     852:	90 e0       	ldi	r25, 0x00	; 0
     854:	80 93 f6 20 	sts	0x20F6, r24	; 0x8020f6 <__data_end>
     858:	90 93 f7 20 	sts	0x20F7, r25	; 0x8020f7 <__data_end+0x1>
     85c:	45 c0       	rjmp	.+138    	; 0x8e8 <_Z21configureSerialNumberv+0x32a>
	if(UC_LOT_NUMBER == 0x13919 && UC_WAFER_ID == 0x10d6)
		serialNumber = 4;
     85e:	84 e0       	ldi	r24, 0x04	; 4
     860:	90 e0       	ldi	r25, 0x00	; 0
     862:	80 93 f6 20 	sts	0x20F6, r24	; 0x8020f6 <__data_end>
     866:	90 93 f7 20 	sts	0x20F7, r25	; 0x8020f7 <__data_end+0x1>
     86a:	58 c0       	rjmp	.+176    	; 0x91c <_Z21configureSerialNumberv+0x35e>
	if(UC_LOT_NUMBER == 0x13919 && UC_WAFER_ID == 0x2cf3)
		serialNumber = 5;
     86c:	85 e0       	ldi	r24, 0x05	; 5
     86e:	90 e0       	ldi	r25, 0x00	; 0
     870:	80 93 f6 20 	sts	0x20F6, r24	; 0x8020f6 <__data_end>
     874:	90 93 f7 20 	sts	0x20F7, r25	; 0x8020f7 <__data_end+0x1>
     878:	6b c0       	rjmp	.+214    	; 0x950 <_Z21configureSerialNumberv+0x392>
	if(UC_LOT_NUMBER == 0x13919 && UC_WAFER_ID == 0x20da)
		serialNumber = 6;
     87a:	86 e0       	ldi	r24, 0x06	; 6
     87c:	90 e0       	ldi	r25, 0x00	; 0
     87e:	80 93 f6 20 	sts	0x20F6, r24	; 0x8020f6 <__data_end>
     882:	90 93 f7 20 	sts	0x20F7, r25	; 0x8020f7 <__data_end+0x1>
     886:	7e c0       	rjmp	.+252    	; 0x984 <_Z21configureSerialNumberv+0x3c6>
	if(UC_LOT_NUMBER == 0x13919 && UC_WAFER_ID == 0x1faf)
		serialNumber = 7;
     888:	87 e0       	ldi	r24, 0x07	; 7
     88a:	90 e0       	ldi	r25, 0x00	; 0
     88c:	80 93 f6 20 	sts	0x20F6, r24	; 0x8020f6 <__data_end>
     890:	90 93 f7 20 	sts	0x20F7, r25	; 0x8020f7 <__data_end+0x1>
     894:	91 c0       	rjmp	.+290    	; 0x9b8 <_Z21configureSerialNumberv+0x3fa>
	//Need to add 8
	if(UC_LOT_NUMBER == 0x13919 && UC_WAFER_ID == 0x2075)
		serialNumber = 9;
     896:	89 e0       	ldi	r24, 0x09	; 9
     898:	90 e0       	ldi	r25, 0x00	; 0
     89a:	80 93 f6 20 	sts	0x20F6, r24	; 0x8020f6 <__data_end>
     89e:	90 93 f7 20 	sts	0x20F7, r25	; 0x8020f7 <__data_end+0x1>
     8a2:	a4 c0       	rjmp	.+328    	; 0x9ec <_Z21configureSerialNumberv+0x42e>
	if(UC_LOT_NUMBER == 0x13919 && UC_WAFER_ID == 0x2A3A)
		serialNumber = 10;
     8a4:	8a e0       	ldi	r24, 0x0A	; 10
     8a6:	90 e0       	ldi	r25, 0x00	; 0
     8a8:	80 93 f6 20 	sts	0x20F6, r24	; 0x8020f6 <__data_end>
     8ac:	90 93 f7 20 	sts	0x20F7, r25	; 0x8020f7 <__data_end+0x1>
     8b0:	b7 c0       	rjmp	.+366    	; 0xa20 <_Z21configureSerialNumberv+0x462>
	serialNumber = -1; //Set the default serial number to -1 ("Not assigned yet")
	
	//Hardcoded serial number lookups (don't judge)
	if(UC_LOT_NUMBER == 0x13E91 && UC_WAFER_ID == 0x3913)
		serialNumber = 1;
	if(UC_LOT_NUMBER == 0x13e91 && UC_WAFER_ID == 0x3337)
     8b2:	20 91 f8 20 	lds	r18, 0x20F8	; 0x8020f8 <UC_WAFER_ID>
     8b6:	30 91 f9 20 	lds	r19, 0x20F9	; 0x8020f9 <UC_WAFER_ID+0x1>
     8ba:	40 91 fa 20 	lds	r20, 0x20FA	; 0x8020fa <UC_WAFER_ID+0x2>
     8be:	50 91 fb 20 	lds	r21, 0x20FB	; 0x8020fb <UC_WAFER_ID+0x3>
     8c2:	60 91 fc 20 	lds	r22, 0x20FC	; 0x8020fc <UC_WAFER_ID+0x4>
     8c6:	70 91 fd 20 	lds	r23, 0x20FD	; 0x8020fd <UC_WAFER_ID+0x5>
     8ca:	80 91 fe 20 	lds	r24, 0x20FE	; 0x8020fe <UC_WAFER_ID+0x6>
     8ce:	90 91 ff 20 	lds	r25, 0x20FF	; 0x8020ff <UC_WAFER_ID+0x7>
     8d2:	27 33       	cpi	r18, 0x37	; 55
     8d4:	33 43       	sbci	r19, 0x33	; 51
     8d6:	41 05       	cpc	r20, r1
     8d8:	51 05       	cpc	r21, r1
     8da:	61 05       	cpc	r22, r1
     8dc:	71 05       	cpc	r23, r1
     8de:	81 05       	cpc	r24, r1
     8e0:	91 05       	cpc	r25, r1
     8e2:	09 f0       	breq	.+2      	; 0x8e6 <_Z21configureSerialNumberv+0x328>
     8e4:	9d c0       	rjmp	.+314    	; 0xa20 <_Z21configureSerialNumberv+0x462>
     8e6:	81 cf       	rjmp	.-254    	; 0x7ea <_Z21configureSerialNumberv+0x22c>
		serialNumber = 2;
	if(UC_LOT_NUMBER == 0x13919 && UC_WAFER_ID == 0x1586)
		serialNumber = 3;
	if(UC_LOT_NUMBER == 0x13919 && UC_WAFER_ID == 0x10d6)
     8e8:	20 91 f8 20 	lds	r18, 0x20F8	; 0x8020f8 <UC_WAFER_ID>
     8ec:	30 91 f9 20 	lds	r19, 0x20F9	; 0x8020f9 <UC_WAFER_ID+0x1>
     8f0:	40 91 fa 20 	lds	r20, 0x20FA	; 0x8020fa <UC_WAFER_ID+0x2>
     8f4:	50 91 fb 20 	lds	r21, 0x20FB	; 0x8020fb <UC_WAFER_ID+0x3>
     8f8:	60 91 fc 20 	lds	r22, 0x20FC	; 0x8020fc <UC_WAFER_ID+0x4>
     8fc:	70 91 fd 20 	lds	r23, 0x20FD	; 0x8020fd <UC_WAFER_ID+0x5>
     900:	80 91 fe 20 	lds	r24, 0x20FE	; 0x8020fe <UC_WAFER_ID+0x6>
     904:	90 91 ff 20 	lds	r25, 0x20FF	; 0x8020ff <UC_WAFER_ID+0x7>
     908:	26 3d       	cpi	r18, 0xD6	; 214
     90a:	30 41       	sbci	r19, 0x10	; 16
     90c:	41 05       	cpc	r20, r1
     90e:	51 05       	cpc	r21, r1
     910:	61 05       	cpc	r22, r1
     912:	71 05       	cpc	r23, r1
     914:	81 05       	cpc	r24, r1
     916:	91 05       	cpc	r25, r1
     918:	09 f4       	brne	.+2      	; 0x91c <_Z21configureSerialNumberv+0x35e>
     91a:	a1 cf       	rjmp	.-190    	; 0x85e <_Z21configureSerialNumberv+0x2a0>
		serialNumber = 4;
	if(UC_LOT_NUMBER == 0x13919 && UC_WAFER_ID == 0x2cf3)
     91c:	20 91 f8 20 	lds	r18, 0x20F8	; 0x8020f8 <UC_WAFER_ID>
     920:	30 91 f9 20 	lds	r19, 0x20F9	; 0x8020f9 <UC_WAFER_ID+0x1>
     924:	40 91 fa 20 	lds	r20, 0x20FA	; 0x8020fa <UC_WAFER_ID+0x2>
     928:	50 91 fb 20 	lds	r21, 0x20FB	; 0x8020fb <UC_WAFER_ID+0x3>
     92c:	60 91 fc 20 	lds	r22, 0x20FC	; 0x8020fc <UC_WAFER_ID+0x4>
     930:	70 91 fd 20 	lds	r23, 0x20FD	; 0x8020fd <UC_WAFER_ID+0x5>
     934:	80 91 fe 20 	lds	r24, 0x20FE	; 0x8020fe <UC_WAFER_ID+0x6>
     938:	90 91 ff 20 	lds	r25, 0x20FF	; 0x8020ff <UC_WAFER_ID+0x7>
     93c:	23 3f       	cpi	r18, 0xF3	; 243
     93e:	3c 42       	sbci	r19, 0x2C	; 44
     940:	41 05       	cpc	r20, r1
     942:	51 05       	cpc	r21, r1
     944:	61 05       	cpc	r22, r1
     946:	71 05       	cpc	r23, r1
     948:	81 05       	cpc	r24, r1
     94a:	91 05       	cpc	r25, r1
     94c:	09 f4       	brne	.+2      	; 0x950 <_Z21configureSerialNumberv+0x392>
     94e:	8e cf       	rjmp	.-228    	; 0x86c <_Z21configureSerialNumberv+0x2ae>
		serialNumber = 5;
	if(UC_LOT_NUMBER == 0x13919 && UC_WAFER_ID == 0x20da)
     950:	20 91 f8 20 	lds	r18, 0x20F8	; 0x8020f8 <UC_WAFER_ID>
     954:	30 91 f9 20 	lds	r19, 0x20F9	; 0x8020f9 <UC_WAFER_ID+0x1>
     958:	40 91 fa 20 	lds	r20, 0x20FA	; 0x8020fa <UC_WAFER_ID+0x2>
     95c:	50 91 fb 20 	lds	r21, 0x20FB	; 0x8020fb <UC_WAFER_ID+0x3>
     960:	60 91 fc 20 	lds	r22, 0x20FC	; 0x8020fc <UC_WAFER_ID+0x4>
     964:	70 91 fd 20 	lds	r23, 0x20FD	; 0x8020fd <UC_WAFER_ID+0x5>
     968:	80 91 fe 20 	lds	r24, 0x20FE	; 0x8020fe <UC_WAFER_ID+0x6>
     96c:	90 91 ff 20 	lds	r25, 0x20FF	; 0x8020ff <UC_WAFER_ID+0x7>
     970:	2a 3d       	cpi	r18, 0xDA	; 218
     972:	30 42       	sbci	r19, 0x20	; 32
     974:	41 05       	cpc	r20, r1
     976:	51 05       	cpc	r21, r1
     978:	61 05       	cpc	r22, r1
     97a:	71 05       	cpc	r23, r1
     97c:	81 05       	cpc	r24, r1
     97e:	91 05       	cpc	r25, r1
     980:	09 f4       	brne	.+2      	; 0x984 <_Z21configureSerialNumberv+0x3c6>
     982:	7b cf       	rjmp	.-266    	; 0x87a <_Z21configureSerialNumberv+0x2bc>
		serialNumber = 6;
	if(UC_LOT_NUMBER == 0x13919 && UC_WAFER_ID == 0x1faf)
     984:	20 91 f8 20 	lds	r18, 0x20F8	; 0x8020f8 <UC_WAFER_ID>
     988:	30 91 f9 20 	lds	r19, 0x20F9	; 0x8020f9 <UC_WAFER_ID+0x1>
     98c:	40 91 fa 20 	lds	r20, 0x20FA	; 0x8020fa <UC_WAFER_ID+0x2>
     990:	50 91 fb 20 	lds	r21, 0x20FB	; 0x8020fb <UC_WAFER_ID+0x3>
     994:	60 91 fc 20 	lds	r22, 0x20FC	; 0x8020fc <UC_WAFER_ID+0x4>
     998:	70 91 fd 20 	lds	r23, 0x20FD	; 0x8020fd <UC_WAFER_ID+0x5>
     99c:	80 91 fe 20 	lds	r24, 0x20FE	; 0x8020fe <UC_WAFER_ID+0x6>
     9a0:	90 91 ff 20 	lds	r25, 0x20FF	; 0x8020ff <UC_WAFER_ID+0x7>
     9a4:	2f 3a       	cpi	r18, 0xAF	; 175
     9a6:	3f 41       	sbci	r19, 0x1F	; 31
     9a8:	41 05       	cpc	r20, r1
     9aa:	51 05       	cpc	r21, r1
     9ac:	61 05       	cpc	r22, r1
     9ae:	71 05       	cpc	r23, r1
     9b0:	81 05       	cpc	r24, r1
     9b2:	91 05       	cpc	r25, r1
     9b4:	09 f4       	brne	.+2      	; 0x9b8 <_Z21configureSerialNumberv+0x3fa>
     9b6:	68 cf       	rjmp	.-304    	; 0x888 <_Z21configureSerialNumberv+0x2ca>
		serialNumber = 7;
	//Need to add 8
	if(UC_LOT_NUMBER == 0x13919 && UC_WAFER_ID == 0x2075)
     9b8:	20 91 f8 20 	lds	r18, 0x20F8	; 0x8020f8 <UC_WAFER_ID>
     9bc:	30 91 f9 20 	lds	r19, 0x20F9	; 0x8020f9 <UC_WAFER_ID+0x1>
     9c0:	40 91 fa 20 	lds	r20, 0x20FA	; 0x8020fa <UC_WAFER_ID+0x2>
     9c4:	50 91 fb 20 	lds	r21, 0x20FB	; 0x8020fb <UC_WAFER_ID+0x3>
     9c8:	60 91 fc 20 	lds	r22, 0x20FC	; 0x8020fc <UC_WAFER_ID+0x4>
     9cc:	70 91 fd 20 	lds	r23, 0x20FD	; 0x8020fd <UC_WAFER_ID+0x5>
     9d0:	80 91 fe 20 	lds	r24, 0x20FE	; 0x8020fe <UC_WAFER_ID+0x6>
     9d4:	90 91 ff 20 	lds	r25, 0x20FF	; 0x8020ff <UC_WAFER_ID+0x7>
     9d8:	25 37       	cpi	r18, 0x75	; 117
     9da:	30 42       	sbci	r19, 0x20	; 32
     9dc:	41 05       	cpc	r20, r1
     9de:	51 05       	cpc	r21, r1
     9e0:	61 05       	cpc	r22, r1
     9e2:	71 05       	cpc	r23, r1
     9e4:	81 05       	cpc	r24, r1
     9e6:	91 05       	cpc	r25, r1
     9e8:	09 f4       	brne	.+2      	; 0x9ec <_Z21configureSerialNumberv+0x42e>
     9ea:	55 cf       	rjmp	.-342    	; 0x896 <_Z21configureSerialNumberv+0x2d8>
		serialNumber = 9;
	if(UC_LOT_NUMBER == 0x13919 && UC_WAFER_ID == 0x2A3A)
     9ec:	20 91 f8 20 	lds	r18, 0x20F8	; 0x8020f8 <UC_WAFER_ID>
     9f0:	30 91 f9 20 	lds	r19, 0x20F9	; 0x8020f9 <UC_WAFER_ID+0x1>
     9f4:	40 91 fa 20 	lds	r20, 0x20FA	; 0x8020fa <UC_WAFER_ID+0x2>
     9f8:	50 91 fb 20 	lds	r21, 0x20FB	; 0x8020fb <UC_WAFER_ID+0x3>
     9fc:	60 91 fc 20 	lds	r22, 0x20FC	; 0x8020fc <UC_WAFER_ID+0x4>
     a00:	70 91 fd 20 	lds	r23, 0x20FD	; 0x8020fd <UC_WAFER_ID+0x5>
     a04:	80 91 fe 20 	lds	r24, 0x20FE	; 0x8020fe <UC_WAFER_ID+0x6>
     a08:	90 91 ff 20 	lds	r25, 0x20FF	; 0x8020ff <UC_WAFER_ID+0x7>
     a0c:	2a 33       	cpi	r18, 0x3A	; 58
     a0e:	3a 42       	sbci	r19, 0x2A	; 42
     a10:	41 05       	cpc	r20, r1
     a12:	51 05       	cpc	r21, r1
     a14:	61 05       	cpc	r22, r1
     a16:	71 05       	cpc	r23, r1
     a18:	81 05       	cpc	r24, r1
     a1a:	91 05       	cpc	r25, r1
     a1c:	09 f4       	brne	.+2      	; 0xa20 <_Z21configureSerialNumberv+0x462>
     a1e:	42 cf       	rjmp	.-380    	; 0x8a4 <_Z21configureSerialNumberv+0x2e6>
	
		SendStringPC((char *)"[Wafer ID Number: ");
		SendNumPC(UC_WAFER_ID);
		SendStringPC((char *)"]");
	#endif
}
     a20:	df 91       	pop	r29
     a22:	cf 91       	pop	r28
     a24:	1f 91       	pop	r17
     a26:	0f 91       	pop	r16
     a28:	ff 90       	pop	r15
     a2a:	ef 90       	pop	r14
     a2c:	df 90       	pop	r13
     a2e:	cf 90       	pop	r12
     a30:	bf 90       	pop	r11
     a32:	af 90       	pop	r10
     a34:	9f 90       	pop	r9
     a36:	8f 90       	pop	r8
     a38:	7f 90       	pop	r7
     a3a:	6f 90       	pop	r6
     a3c:	5f 90       	pop	r5
     a3e:	4f 90       	pop	r4
     a40:	3f 90       	pop	r3
     a42:	2f 90       	pop	r2
     a44:	08 95       	ret

00000a46 <_Z23sampleTempSensorVoltagev>:
  return adcCount * 0.0011982182628062362 + 0.0023407572383072894; //I figure the compiler will trim off what it can't actually use...
	
}

int16_t sampleTempSensorVoltage(void){
	ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN8_gc | ADC_CH_MUXNEGL_PIN1_gc);//ADC_CH_MUXNEG0_bm);
     a46:	e0 e0       	ldi	r30, 0x00	; 0
     a48:	f2 e0       	ldi	r31, 0x02	; 2
     a4a:	81 e4       	ldi	r24, 0x41	; 65
     a4c:	81 a3       	std	Z+33, r24	; 0x21
	ADCA.CH0.CTRL |= ADC_CH_START_bm;
     a4e:	80 a1       	ldd	r24, Z+32	; 0x20
     a50:	80 68       	ori	r24, 0x80	; 128
     a52:	80 a3       	std	Z+32, r24	; 0x20
     a54:	8f e7       	ldi	r24, 0x7F	; 127
     a56:	9c e0       	ldi	r25, 0x0C	; 12
     a58:	01 97       	sbiw	r24, 0x01	; 1
     a5a:	f1 f7       	brne	.-4      	; 0xa58 <_Z23sampleTempSensorVoltagev+0x12>
     a5c:	00 c0       	rjmp	.+0      	; 0xa5e <_Z23sampleTempSensorVoltagev+0x18>
     a5e:	00 00       	nop
	
	_delay_us(400);
	
	//while(((ADCA.INTFLAGS >> ADC_CH0IF_bp) & (1U << 8)) != (1U << 8)); // (1U << n) where n is the adc channel, so zero for this one
	
	while(!(ADCA.INTFLAGS & (1 << 0)));
     a60:	86 81       	ldd	r24, Z+6	; 0x06
     a62:	80 ff       	sbrs	r24, 0
     a64:	fd cf       	rjmp	.-6      	; 0xa60 <_Z23sampleTempSensorVoltagev+0x1a>
	ADCA.INTFLAGS = (1 << 0);
     a66:	e0 e0       	ldi	r30, 0x00	; 0
     a68:	f2 e0       	ldi	r31, 0x02	; 2
     a6a:	81 e0       	ldi	r24, 0x01	; 1
     a6c:	86 83       	std	Z+6, r24	; 0x06
	
	return 	ADCA.CH0.RES;
     a6e:	84 a1       	ldd	r24, Z+36	; 0x24
     a70:	95 a1       	ldd	r25, Z+37	; 0x25
}
     a72:	08 95       	ret

00000a74 <_Z20sampleBatteryVoltageh>:

int16_t sampleBatteryVoltage(uint8_t batterySelect){
	if(batterySelect == ELECTRONICS)
     a74:	81 30       	cpi	r24, 0x01	; 1
     a76:	21 f4       	brne	.+8      	; 0xa80 <_Z20sampleBatteryVoltageh+0xc>
		ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN9_gc | ADC_CH_MUXNEGL_PIN1_gc); //PIN for batt voltage sense
     a78:	89 e4       	ldi	r24, 0x49	; 73
     a7a:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <__TEXT_REGION_LENGTH__+0x700221>
     a7e:	03 c0       	rjmp	.+6      	; 0xa86 <_Z20sampleBatteryVoltageh+0x12>
	else //if (batterySelect == REAR_BATT)
		ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN10_gc | ADC_CH_MUXNEGL_PIN1_gc); //PIN for rear batt voltage sense
     a80:	81 e5       	ldi	r24, 0x51	; 81
     a82:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <__TEXT_REGION_LENGTH__+0x700221>
		
	ADCA.CH0.CTRL |= ADC_CH_START_bm;
     a86:	e0 e0       	ldi	r30, 0x00	; 0
     a88:	f2 e0       	ldi	r31, 0x02	; 2
     a8a:	80 a1       	ldd	r24, Z+32	; 0x20
     a8c:	80 68       	ori	r24, 0x80	; 128
     a8e:	80 a3       	std	Z+32, r24	; 0x20
	
	//while(((ADCA.INTFLAGS >> ADC_CH0IF_bp) & (1U << 0)) != (1U << 0)); // (1U << n) where n is the adc channel, so zero for this one
	//ADCA.INTFLAGS = ((1U << 0) << ADC_CH0IF_bp);
	while(!(ADCA.INTFLAGS & (1 << 0)));
     a90:	86 81       	ldd	r24, Z+6	; 0x06
     a92:	80 ff       	sbrs	r24, 0
     a94:	fd cf       	rjmp	.-6      	; 0xa90 <_Z20sampleBatteryVoltageh+0x1c>
	ADCA.INTFLAGS = (1 << 0);
     a96:	e0 e0       	ldi	r30, 0x00	; 0
     a98:	f2 e0       	ldi	r31, 0x02	; 2
     a9a:	81 e0       	ldi	r24, 0x01	; 1
     a9c:	86 83       	std	Z+6, r24	; 0x06
	
	return 	ADCA.CH0.RES;
     a9e:	84 a1       	ldd	r24, Z+36	; 0x24
     aa0:	95 a1       	ldd	r25, Z+37	; 0x25
}
     aa2:	08 95       	ret

00000aa4 <_Z19sampleCurrentSensorh>:

uint16_t sampleCurrentSensor(uint8_t currentSelect){
	switch(currentSelect){
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	99 f0       	breq	.+38     	; 0xace <_Z19sampleCurrentSensorh+0x2a>
     aa8:	28 f4       	brcc	.+10     	; 0xab4 <_Z19sampleCurrentSensorh+0x10>
     aaa:	88 23       	and	r24, r24
     aac:	41 f0       	breq	.+16     	; 0xabe <_Z19sampleCurrentSensorh+0x1a>
     aae:	81 30       	cpi	r24, 0x01	; 1
     ab0:	51 f0       	breq	.+20     	; 0xac6 <_Z19sampleCurrentSensorh+0x22>
     ab2:	18 c0       	rjmp	.+48     	; 0xae4 <_Z19sampleCurrentSensorh+0x40>
     ab4:	83 30       	cpi	r24, 0x03	; 3
     ab6:	79 f0       	breq	.+30     	; 0xad6 <_Z19sampleCurrentSensorh+0x32>
     ab8:	84 30       	cpi	r24, 0x04	; 4
     aba:	89 f0       	breq	.+34     	; 0xade <_Z19sampleCurrentSensorh+0x3a>
     abc:	13 c0       	rjmp	.+38     	; 0xae4 <_Z19sampleCurrentSensorh+0x40>
		case XTEND:
			ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN3_gc | ADC_CH_MUXNEGL_PIN1_gc); //PIN for xtend current sense
     abe:	89 e1       	ldi	r24, 0x19	; 25
     ac0:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <__TEXT_REGION_LENGTH__+0x700221>
			break;
     ac4:	0f c0       	rjmp	.+30     	; 0xae4 <_Z19sampleCurrentSensorh+0x40>
		case COMP:
			ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN4_gc | ADC_CH_MUXNEGL_PIN1_gc); //PIN for RPi current sense
     ac6:	81 e2       	ldi	r24, 0x21	; 33
     ac8:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <__TEXT_REGION_LENGTH__+0x700221>
			break;
     acc:	0b c0       	rjmp	.+22     	; 0xae4 <_Z19sampleCurrentSensorh+0x40>
		case SYS_5V:
			ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN5_gc | ADC_CH_MUXNEGL_PIN1_gc); //PIN for 5v_SYS current sense
     ace:	89 e2       	ldi	r24, 0x29	; 41
     ad0:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <__TEXT_REGION_LENGTH__+0x700221>
			break;
     ad4:	07 c0       	rjmp	.+14     	; 0xae4 <_Z19sampleCurrentSensorh+0x40>
		case THROTTLE:
			ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN6_gc | ADC_CH_MUXNEGL_PIN1_gc); //PIN for Throttle servo current sense
     ad6:	81 e3       	ldi	r24, 0x31	; 49
     ad8:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <__TEXT_REGION_LENGTH__+0x700221>
			break;
     adc:	03 c0       	rjmp	.+6      	; 0xae4 <_Z19sampleCurrentSensorh+0x40>
		case REAR:
			ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN7_gc | ADC_CH_MUXNEGL_PIN1_gc); //PIN for Rear Battery current sense
     ade:	89 e3       	ldi	r24, 0x39	; 57
     ae0:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <__TEXT_REGION_LENGTH__+0x700221>
			break;
	}
		
	ADCA.CH0.CTRL |= ADC_CH_START_bm;		//Start the ADC
     ae4:	e0 e0       	ldi	r30, 0x00	; 0
     ae6:	f2 e0       	ldi	r31, 0x02	; 2
     ae8:	80 a1       	ldd	r24, Z+32	; 0x20
     aea:	80 68       	ori	r24, 0x80	; 128
     aec:	80 a3       	std	Z+32, r24	; 0x20
	
	while(!(ADCA.INTFLAGS & (1 << 0)));		//Wait until the ADC has finished processing
     aee:	86 81       	ldd	r24, Z+6	; 0x06
     af0:	80 ff       	sbrs	r24, 0
     af2:	fd cf       	rjmp	.-6      	; 0xaee <_Z19sampleCurrentSensorh+0x4a>
	ADCA.INTFLAGS = (1 << 0);				//Reset the interrupt flag
     af4:	e0 e0       	ldi	r30, 0x00	; 0
     af6:	f2 e0       	ldi	r31, 0x02	; 2
     af8:	81 e0       	ldi	r24, 0x01	; 1
     afa:	86 83       	std	Z+6, r24	; 0x06
	
	return 	ADCA.CH0.RES;					//Return the result of the ADC calculation
     afc:	84 a1       	ldd	r24, Z+36	; 0x24
     afe:	95 a1       	ldd	r25, Z+37	; 0x25
	
	
	return 7;
}
     b00:	08 95       	ret

00000b02 <_Z18getEBoxTemperaturev>:


double getEBoxTemperature(){
     b02:	2f 92       	push	r2
     b04:	3f 92       	push	r3
     b06:	4f 92       	push	r4
     b08:	5f 92       	push	r5
     b0a:	6f 92       	push	r6
     b0c:	7f 92       	push	r7
     b0e:	8f 92       	push	r8
     b10:	9f 92       	push	r9
     b12:	af 92       	push	r10
     b14:	bf 92       	push	r11
     b16:	cf 92       	push	r12
     b18:	df 92       	push	r13
     b1a:	ef 92       	push	r14
     b1c:	ff 92       	push	r15
     b1e:	0f 93       	push	r16
     b20:	1f 93       	push	r17
     b22:	cf 93       	push	r28
     b24:	df 93       	push	r29
     b26:	0f 2e       	mov	r0, r31
     b28:	f4 e6       	ldi	r31, 0x64	; 100
     b2a:	6f 2e       	mov	r6, r31
     b2c:	71 2c       	mov	r7, r1
     b2e:	f0 2d       	mov	r31, r0
	
	int avgVal = 100;
	uint16_t temperature = 0;
	uint64_t sum = 0;
     b30:	41 2c       	mov	r4, r1
     b32:	51 2c       	mov	r5, r1
     b34:	81 2c       	mov	r8, r1
     b36:	91 2c       	mov	r9, r1
     b38:	d0 e0       	ldi	r29, 0x00	; 0
     b3a:	c0 e0       	ldi	r28, 0x00	; 0
     b3c:	21 2c       	mov	r2, r1
     b3e:	31 2c       	mov	r3, r1
	for(int i = 0; i < avgVal; ++i){
		sum += sampleTempSensorVoltage();
     b40:	0e 94 23 05 	call	0xa46	; 0xa46 <_Z23sampleTempSensorVoltagev>
     b44:	b9 2e       	mov	r11, r25
     b46:	a8 2e       	mov	r10, r24
     b48:	19 2f       	mov	r17, r25
     b4a:	11 0f       	add	r17, r17
     b4c:	11 0b       	sbc	r17, r17
     b4e:	24 2d       	mov	r18, r4
     b50:	35 2d       	mov	r19, r5
     b52:	48 2d       	mov	r20, r8
     b54:	59 2d       	mov	r21, r9
     b56:	6d 2f       	mov	r22, r29
     b58:	7c 2f       	mov	r23, r28
     b5a:	82 2d       	mov	r24, r2
     b5c:	93 2d       	mov	r25, r3
     b5e:	c1 2e       	mov	r12, r17
     b60:	d1 2e       	mov	r13, r17
     b62:	e1 2e       	mov	r14, r17
     b64:	f1 2e       	mov	r15, r17
     b66:	01 2f       	mov	r16, r17
     b68:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <__adddi3>
     b6c:	42 2e       	mov	r4, r18
     b6e:	53 2e       	mov	r5, r19
     b70:	84 2e       	mov	r8, r20
     b72:	95 2e       	mov	r9, r21
     b74:	d6 2f       	mov	r29, r22
     b76:	c7 2f       	mov	r28, r23
     b78:	28 2e       	mov	r2, r24
     b7a:	39 2e       	mov	r3, r25
     b7c:	81 e0       	ldi	r24, 0x01	; 1
     b7e:	68 1a       	sub	r6, r24
     b80:	71 08       	sbc	r7, r1
double getEBoxTemperature(){
	
	int avgVal = 100;
	uint16_t temperature = 0;
	uint64_t sum = 0;
	for(int i = 0; i < avgVal; ++i){
     b82:	f1 f6       	brne	.-68     	; 0xb40 <_Z18getEBoxTemperaturev+0x3e>
		sum += sampleTempSensorVoltage();
	}
	temperature = sum / avgVal;
     b84:	0f 2e       	mov	r0, r31
     b86:	f4 e6       	ldi	r31, 0x64	; 100
     b88:	af 2e       	mov	r10, r31
     b8a:	f0 2d       	mov	r31, r0
     b8c:	b1 2c       	mov	r11, r1
     b8e:	c1 2c       	mov	r12, r1
     b90:	d1 2c       	mov	r13, r1
     b92:	e1 2c       	mov	r14, r1
     b94:	f1 2c       	mov	r15, r1
     b96:	00 e0       	ldi	r16, 0x00	; 0
     b98:	10 e0       	ldi	r17, 0x00	; 0
     b9a:	24 2d       	mov	r18, r4
     b9c:	35 2d       	mov	r19, r5
     b9e:	48 2d       	mov	r20, r8
     ba0:	59 2d       	mov	r21, r9
     ba2:	6d 2f       	mov	r22, r29
     ba4:	7c 2f       	mov	r23, r28
     ba6:	82 2d       	mov	r24, r2
     ba8:	93 2d       	mov	r25, r3
     baa:	0e 94 4d 0e 	call	0x1c9a	; 0x1c9a <__udivdi3>
	  default:
		return 1;
  }*/
  
  //Testing and comparing voltages to corresponding count values resulted in this fun function:
  return adcCount * 0.0011982182628062362 + 0.0023407572383072894; //I figure the compiler will trim off what it can't actually use...
     bae:	62 2f       	mov	r22, r18
     bb0:	73 2f       	mov	r23, r19
     bb2:	80 e0       	ldi	r24, 0x00	; 0
     bb4:	90 e0       	ldi	r25, 0x00	; 0
     bb6:	0e 94 33 0b 	call	0x1666	; 0x1666 <__floatunsisf>
     bba:	29 e8       	ldi	r18, 0x89	; 137
     bbc:	3d e0       	ldi	r19, 0x0D	; 13
     bbe:	4d e9       	ldi	r20, 0x9D	; 157
     bc0:	5a e3       	ldi	r21, 0x3A	; 58
     bc2:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <__mulsf3>
     bc6:	24 e6       	ldi	r18, 0x64	; 100
     bc8:	37 e6       	ldi	r19, 0x67	; 103
     bca:	49 e1       	ldi	r20, 0x19	; 25
     bcc:	5b e3       	ldi	r21, 0x3B	; 59
     bce:	0e 94 1a 0a 	call	0x1434	; 0x1434 <__addsf3>
	
	#ifdef TMP36
		temperatureFloat = 100.0 * temperatureVoltage - 50.0;
	#endif
	#ifdef TMP37
		temperatureFloat = 50.0 * temperatureVoltage;
     bd2:	20 e0       	ldi	r18, 0x00	; 0
     bd4:	30 e0       	ldi	r19, 0x00	; 0
     bd6:	48 e4       	ldi	r20, 0x48	; 72
     bd8:	52 e4       	ldi	r21, 0x42	; 66
     bda:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <__mulsf3>
	#endif
	
	return temperatureFloat;
}
     bde:	df 91       	pop	r29
     be0:	cf 91       	pop	r28
     be2:	1f 91       	pop	r17
     be4:	0f 91       	pop	r16
     be6:	ff 90       	pop	r15
     be8:	ef 90       	pop	r14
     bea:	df 90       	pop	r13
     bec:	cf 90       	pop	r12
     bee:	bf 90       	pop	r11
     bf0:	af 90       	pop	r10
     bf2:	9f 90       	pop	r9
     bf4:	8f 90       	pop	r8
     bf6:	7f 90       	pop	r7
     bf8:	6f 90       	pop	r6
     bfa:	5f 90       	pop	r5
     bfc:	4f 90       	pop	r4
     bfe:	3f 90       	pop	r3
     c00:	2f 90       	pop	r2
     c02:	08 95       	ret

00000c04 <_Z17getBatteryVoltageh>:

double getBatteryVoltage(uint8_t batterySelect){
     c04:	4f 92       	push	r4
     c06:	5f 92       	push	r5
     c08:	6f 92       	push	r6
     c0a:	7f 92       	push	r7
     c0c:	8f 92       	push	r8
     c0e:	9f 92       	push	r9
     c10:	af 92       	push	r10
     c12:	bf 92       	push	r11
     c14:	cf 92       	push	r12
     c16:	df 92       	push	r13
     c18:	ef 92       	push	r14
     c1a:	ff 92       	push	r15
     c1c:	1f 93       	push	r17
     c1e:	cf 93       	push	r28
     c20:	df 93       	push	r29
     c22:	18 2f       	mov	r17, r24
     c24:	c4 e6       	ldi	r28, 0x64	; 100
     c26:	d0 e0       	ldi	r29, 0x00	; 0

	int avgVal = 100;
	uint32_t sum = 0;
     c28:	c1 2c       	mov	r12, r1
     c2a:	d1 2c       	mov	r13, r1
     c2c:	76 01       	movw	r14, r12
	
	for(int i = 0; i < avgVal; ++i){
		sum += sampleBatteryVoltage(batterySelect);
     c2e:	81 2f       	mov	r24, r17
     c30:	0e 94 3a 05 	call	0xa74	; 0xa74 <_Z20sampleBatteryVoltageh>
     c34:	ac 01       	movw	r20, r24
     c36:	99 0f       	add	r25, r25
     c38:	66 0b       	sbc	r22, r22
     c3a:	77 0b       	sbc	r23, r23
     c3c:	c4 0e       	add	r12, r20
     c3e:	d5 1e       	adc	r13, r21
     c40:	e6 1e       	adc	r14, r22
     c42:	f7 1e       	adc	r15, r23
     c44:	21 97       	sbiw	r28, 0x01	; 1
double getBatteryVoltage(uint8_t batterySelect){

	int avgVal = 100;
	uint32_t sum = 0;
	
	for(int i = 0; i < avgVal; ++i){
     c46:	99 f7       	brne	.-26     	; 0xc2e <_Z17getBatteryVoltageh+0x2a>
		sum += sampleBatteryVoltage(batterySelect);
	}
	uint16_t electronicsVoltageCount = sum / avgVal;
     c48:	c7 01       	movw	r24, r14
     c4a:	b6 01       	movw	r22, r12
     c4c:	24 e6       	ldi	r18, 0x64	; 100
     c4e:	30 e0       	ldi	r19, 0x00	; 0
     c50:	40 e0       	ldi	r20, 0x00	; 0
     c52:	50 e0       	ldi	r21, 0x00	; 0
     c54:	0e 94 29 0e 	call	0x1c52	; 0x1c52 <__udivmodsi4>
	  default:
		return 1;
  }*/
  
  //Testing and comparing voltages to corresponding count values resulted in this fun function:
  return adcCount * 0.0011982182628062362 + 0.0023407572383072894; //I figure the compiler will trim off what it can't actually use...
     c58:	b9 01       	movw	r22, r18
     c5a:	80 e0       	ldi	r24, 0x00	; 0
     c5c:	90 e0       	ldi	r25, 0x00	; 0
     c5e:	0e 94 33 0b 	call	0x1666	; 0x1666 <__floatunsisf>
     c62:	29 e8       	ldi	r18, 0x89	; 137
     c64:	3d e0       	ldi	r19, 0x0D	; 13
     c66:	4d e9       	ldi	r20, 0x9D	; 157
     c68:	5a e3       	ldi	r21, 0x3A	; 58
     c6a:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <__mulsf3>
     c6e:	24 e6       	ldi	r18, 0x64	; 100
     c70:	37 e6       	ldi	r19, 0x67	; 103
     c72:	49 e1       	ldi	r20, 0x19	; 25
     c74:	5b e3       	ldi	r21, 0x3B	; 59
     c76:	0e 94 1a 0a 	call	0x1434	; 0x1434 <__addsf3>
     c7a:	6b 01       	movw	r12, r22
     c7c:	7c 01       	movw	r14, r24
		SendNumPC(electronicsVoltageCount);
		SendStringPC((char *)"] ");
	#endif
	
	double electronicsVoltage = ADCCountToVoltage(electronicsVoltageCount);
	double calculatedElectronicsVoltage =  -4.1274 * pow(electronicsVoltage, 4) + 29.1147 * pow(electronicsVoltage, 3) - 75.1330 * pow(electronicsVoltage, 2) + 85.6459 * electronicsVoltage - 24.1509;
     c7e:	20 e0       	ldi	r18, 0x00	; 0
     c80:	30 e0       	ldi	r19, 0x00	; 0
     c82:	40 e8       	ldi	r20, 0x80	; 128
     c84:	50 e4       	ldi	r21, 0x40	; 64
     c86:	0e 94 52 0c 	call	0x18a4	; 0x18a4 <pow>
     c8a:	4b 01       	movw	r8, r22
     c8c:	5c 01       	movw	r10, r24
     c8e:	20 e0       	ldi	r18, 0x00	; 0
     c90:	30 e0       	ldi	r19, 0x00	; 0
     c92:	40 e4       	ldi	r20, 0x40	; 64
     c94:	50 e4       	ldi	r21, 0x40	; 64
     c96:	c7 01       	movw	r24, r14
     c98:	b6 01       	movw	r22, r12
     c9a:	0e 94 52 0c 	call	0x18a4	; 0x18a4 <pow>
     c9e:	2b 01       	movw	r4, r22
     ca0:	3c 01       	movw	r6, r24
     ca2:	29 ea       	ldi	r18, 0xA9	; 169
     ca4:	33 e1       	ldi	r19, 0x13	; 19
     ca6:	44 e8       	ldi	r20, 0x84	; 132
     ca8:	50 ec       	ldi	r21, 0xC0	; 192
     caa:	c5 01       	movw	r24, r10
     cac:	b4 01       	movw	r22, r8
     cae:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <__mulsf3>
     cb2:	4b 01       	movw	r8, r22
     cb4:	5c 01       	movw	r10, r24
     cb6:	28 ee       	ldi	r18, 0xE8	; 232
     cb8:	3a ee       	ldi	r19, 0xEA	; 234
     cba:	48 ee       	ldi	r20, 0xE8	; 232
     cbc:	51 e4       	ldi	r21, 0x41	; 65
     cbe:	c3 01       	movw	r24, r6
     cc0:	b2 01       	movw	r22, r4
     cc2:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <__mulsf3>
     cc6:	9b 01       	movw	r18, r22
     cc8:	ac 01       	movw	r20, r24
     cca:	c5 01       	movw	r24, r10
     ccc:	b4 01       	movw	r22, r8
     cce:	0e 94 1a 0a 	call	0x1434	; 0x1434 <__addsf3>
     cd2:	4b 01       	movw	r8, r22
     cd4:	5c 01       	movw	r10, r24
     cd6:	a7 01       	movw	r20, r14
     cd8:	96 01       	movw	r18, r12
     cda:	c7 01       	movw	r24, r14
     cdc:	b6 01       	movw	r22, r12
     cde:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <__mulsf3>
     ce2:	29 e1       	ldi	r18, 0x19	; 25
     ce4:	34 e4       	ldi	r19, 0x44	; 68
     ce6:	46 e9       	ldi	r20, 0x96	; 150
     ce8:	52 e4       	ldi	r21, 0x42	; 66
     cea:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <__mulsf3>
     cee:	9b 01       	movw	r18, r22
     cf0:	ac 01       	movw	r20, r24
     cf2:	c5 01       	movw	r24, r10
     cf4:	b4 01       	movw	r22, r8
     cf6:	0e 94 19 0a 	call	0x1432	; 0x1432 <__subsf3>
     cfa:	4b 01       	movw	r8, r22
     cfc:	5c 01       	movw	r10, r24
     cfe:	23 eb       	ldi	r18, 0xB3	; 179
     d00:	3a e4       	ldi	r19, 0x4A	; 74
     d02:	4b ea       	ldi	r20, 0xAB	; 171
     d04:	52 e4       	ldi	r21, 0x42	; 66
     d06:	c7 01       	movw	r24, r14
     d08:	b6 01       	movw	r22, r12
     d0a:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <__mulsf3>
     d0e:	9b 01       	movw	r18, r22
     d10:	ac 01       	movw	r20, r24
     d12:	c5 01       	movw	r24, r10
     d14:	b4 01       	movw	r22, r8
     d16:	0e 94 1a 0a 	call	0x1434	; 0x1434 <__addsf3>
     d1a:	2b e0       	ldi	r18, 0x0B	; 11
     d1c:	35 e3       	ldi	r19, 0x35	; 53
     d1e:	41 ec       	ldi	r20, 0xC1	; 193
     d20:	51 e4       	ldi	r21, 0x41	; 65
     d22:	0e 94 19 0a 	call	0x1432	; 0x1432 <__subsf3>
	SendFloatPC(electronicsVoltage);
	SendStringPC((char *)"] ");
	#endif

	return calculatedElectronicsVoltage;
}
     d26:	df 91       	pop	r29
     d28:	cf 91       	pop	r28
     d2a:	1f 91       	pop	r17
     d2c:	ff 90       	pop	r15
     d2e:	ef 90       	pop	r14
     d30:	df 90       	pop	r13
     d32:	cf 90       	pop	r12
     d34:	bf 90       	pop	r11
     d36:	af 90       	pop	r10
     d38:	9f 90       	pop	r9
     d3a:	8f 90       	pop	r8
     d3c:	7f 90       	pop	r7
     d3e:	6f 90       	pop	r6
     d40:	5f 90       	pop	r5
     d42:	4f 90       	pop	r4
     d44:	08 95       	ret

00000d46 <_Z16getSystemCurrenth>:


double getSystemCurrent(uint8_t currentSelect){
     d46:	cf 92       	push	r12
     d48:	df 92       	push	r13
     d4a:	ef 92       	push	r14
     d4c:	ff 92       	push	r15
     d4e:	1f 93       	push	r17
     d50:	cf 93       	push	r28
     d52:	df 93       	push	r29
     d54:	18 2f       	mov	r17, r24
     d56:	c4 e6       	ldi	r28, 0x64	; 100
     d58:	d0 e0       	ldi	r29, 0x00	; 0
	
	int avgVal = 100;
	uint32_t sum = 0;
     d5a:	c1 2c       	mov	r12, r1
     d5c:	d1 2c       	mov	r13, r1
     d5e:	76 01       	movw	r14, r12
	
	for(int i = 0; i < avgVal; ++i){
		sum += sampleCurrentSensor(currentSelect);
     d60:	81 2f       	mov	r24, r17
     d62:	0e 94 52 05 	call	0xaa4	; 0xaa4 <_Z19sampleCurrentSensorh>
     d66:	c8 0e       	add	r12, r24
     d68:	d9 1e       	adc	r13, r25
     d6a:	e1 1c       	adc	r14, r1
     d6c:	f1 1c       	adc	r15, r1
     d6e:	21 97       	sbiw	r28, 0x01	; 1
double getSystemCurrent(uint8_t currentSelect){
	
	int avgVal = 100;
	uint32_t sum = 0;
	
	for(int i = 0; i < avgVal; ++i){
     d70:	b9 f7       	brne	.-18     	; 0xd60 <_Z16getSystemCurrenth+0x1a>
	
	double currentSenseVoltage = ADCCountToVoltage(currentVoltageCount);
	double calculatedCurrent;
	
	double preampCurrentSenseVoltage;
	if(currentSelect == XTEND){  //The XTend current is based on 5v supply, and doesn't go through an OpAmp
     d72:	11 23       	and	r17, r17
     d74:	a1 f1       	breq	.+104    	; 0xdde <_Z16getSystemCurrenth+0x98>
	uint32_t sum = 0;
	
	for(int i = 0; i < avgVal; ++i){
		sum += sampleCurrentSensor(currentSelect);
	}
	uint16_t currentVoltageCount = sum / avgVal;
     d76:	c7 01       	movw	r24, r14
     d78:	b6 01       	movw	r22, r12
     d7a:	24 e6       	ldi	r18, 0x64	; 100
     d7c:	30 e0       	ldi	r19, 0x00	; 0
     d7e:	40 e0       	ldi	r20, 0x00	; 0
     d80:	50 e0       	ldi	r21, 0x00	; 0
     d82:	0e 94 29 0e 	call	0x1c52	; 0x1c52 <__udivmodsi4>
	  default:
		return 1;
  }*/
  
  //Testing and comparing voltages to corresponding count values resulted in this fun function:
  return adcCount * 0.0011982182628062362 + 0.0023407572383072894; //I figure the compiler will trim off what it can't actually use...
     d86:	b9 01       	movw	r22, r18
     d88:	80 e0       	ldi	r24, 0x00	; 0
     d8a:	90 e0       	ldi	r25, 0x00	; 0
     d8c:	0e 94 33 0b 	call	0x1666	; 0x1666 <__floatunsisf>
     d90:	29 e8       	ldi	r18, 0x89	; 137
     d92:	3d e0       	ldi	r19, 0x0D	; 13
     d94:	4d e9       	ldi	r20, 0x9D	; 157
     d96:	5a e3       	ldi	r21, 0x3A	; 58
     d98:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <__mulsf3>
     d9c:	24 e6       	ldi	r18, 0x64	; 100
     d9e:	37 e6       	ldi	r19, 0x67	; 103
     da0:	49 e1       	ldi	r20, 0x19	; 25
     da2:	5b e3       	ldi	r21, 0x3B	; 59
     da4:	0e 94 1a 0a 	call	0x1434	; 0x1434 <__addsf3>
	if(currentSelect == XTEND){  //The XTend current is based on 5v supply, and doesn't go through an OpAmp
		preampCurrentSenseVoltage = 7.7; //This measurement is actually impossible... whoops
		calculatedCurrent = 7.7;
	}
	else{  //Anyother case besides XTend (e.g. ACS powered with 3v3
		preampCurrentSenseVoltage = -(currentSenseVoltage/1.5) + 3.3;
     da8:	20 e0       	ldi	r18, 0x00	; 0
     daa:	30 e0       	ldi	r19, 0x00	; 0
     dac:	40 ec       	ldi	r20, 0xC0	; 192
     dae:	5f e3       	ldi	r21, 0x3F	; 63
     db0:	0e 94 8b 0a 	call	0x1516	; 0x1516 <__divsf3>
     db4:	9b 01       	movw	r18, r22
     db6:	ac 01       	movw	r20, r24
     db8:	63 e3       	ldi	r22, 0x33	; 51
     dba:	73 e3       	ldi	r23, 0x33	; 51
     dbc:	83 e5       	ldi	r24, 0x53	; 83
     dbe:	90 e4       	ldi	r25, 0x40	; 64
     dc0:	0e 94 19 0a 	call	0x1432	; 0x1432 <__subsf3>
		calculatedCurrent = (preampCurrentSenseVoltage - 1.65) / 0.055;
     dc4:	23 e3       	ldi	r18, 0x33	; 51
     dc6:	33 e3       	ldi	r19, 0x33	; 51
     dc8:	43 ed       	ldi	r20, 0xD3	; 211
     dca:	5f e3       	ldi	r21, 0x3F	; 63
     dcc:	0e 94 19 0a 	call	0x1432	; 0x1432 <__subsf3>
     dd0:	2e ea       	ldi	r18, 0xAE	; 174
     dd2:	37 e4       	ldi	r19, 0x47	; 71
     dd4:	41 e6       	ldi	r20, 0x61	; 97
     dd6:	5d e3       	ldi	r21, 0x3D	; 61
     dd8:	0e 94 8b 0a 	call	0x1516	; 0x1516 <__divsf3>
     ddc:	04 c0       	rjmp	.+8      	; 0xde6 <_Z16getSystemCurrenth+0xa0>
	double calculatedCurrent;
	
	double preampCurrentSenseVoltage;
	if(currentSelect == XTEND){  //The XTend current is based on 5v supply, and doesn't go through an OpAmp
		preampCurrentSenseVoltage = 7.7; //This measurement is actually impossible... whoops
		calculatedCurrent = 7.7;
     dde:	66 e6       	ldi	r22, 0x66	; 102
     de0:	76 e6       	ldi	r23, 0x66	; 102
     de2:	86 ef       	ldi	r24, 0xF6	; 246
     de4:	90 e4       	ldi	r25, 0x40	; 64
	SendFloatPC(preampCurrentSenseVoltage);
	SendStringPC((char *)"] ");
	#endif

	return calculatedCurrent;
}
     de6:	df 91       	pop	r29
     de8:	cf 91       	pop	r28
     dea:	1f 91       	pop	r17
     dec:	ff 90       	pop	r15
     dee:	ef 90       	pop	r14
     df0:	df 90       	pop	r13
     df2:	cf 90       	pop	r12
     df4:	08 95       	ret

00000df6 <main>:

#define REMOTE_START_CHECK 0x1
#define REMOTE_STOP_CHECK  0x2

int main(void)
{
     df6:	cf 93       	push	r28
     df8:	df 93       	push	r29
     dfa:	cd b7       	in	r28, 0x3d	; 61
     dfc:	de b7       	in	r29, 0x3e	; 62
     dfe:	60 97       	sbiw	r28, 0x10	; 16
     e00:	cd bf       	out	0x3d, r28	; 61
     e02:	de bf       	out	0x3e, r29	; 62
	configureIO();
     e04:	0e 94 ed 00 	call	0x1da	; 0x1da <_Z11configureIOv>
	configureExternalOscillator();
     e08:	0e 94 b6 00 	call	0x16c	; 0x16c <_Z27configureExternalOscillatorv>
	configureUSART();					//Set up for 57600 Baud
     e0c:	0e 94 f0 09 	call	0x13e0	; 0x13e0 <_Z14configureUSARTv>
	configureTimerCounter();
     e10:	0e 94 a4 01 	call	0x348	; 0x348 <_Z21configureTimerCounterv>
	configureADCs();
     e14:	0e 94 b4 02 	call	0x568	; 0x568 <_Z13configureADCsv>
	configureRTC();
     e18:	0e 94 60 02 	call	0x4c0	; 0x4c0 <_Z12configureRTCv>
	configureXCL();
     e1c:	0e 94 aa 02 	call	0x554	; 0x554 <_Z12configureXCLv>
	configureSerialNumber();
     e20:	0e 94 df 02 	call	0x5be	; 0x5be <_Z21configureSerialNumberv>
		
	LOW_LEVEL_INTERRUPTS_ENABLE();
     e24:	e0 ea       	ldi	r30, 0xA0	; 160
     e26:	f0 e0       	ldi	r31, 0x00	; 0
     e28:	82 81       	ldd	r24, Z+2	; 0x02
     e2a:	81 60       	ori	r24, 0x01	; 1
     e2c:	82 83       	std	Z+2, r24	; 0x02
	MED_LEVEL_INTERRUPTS_ENABLE();
     e2e:	82 81       	ldd	r24, Z+2	; 0x02
     e30:	82 60       	ori	r24, 0x02	; 2
     e32:	82 83       	std	Z+2, r24	; 0x02
	HIGH_LEVEL_INTERRUPTS_ENABLE();
     e34:	82 81       	ldd	r24, Z+2	; 0x02
     e36:	84 60       	ori	r24, 0x04	; 4
     e38:	82 83       	std	Z+2, r24	; 0x02
	sei();								//Enable global interrupts
     e3a:	78 94       	sei
	
	uint8_t receivedUSARTData;
	
	RSSI.measuring = NOT_MEASURING;
     e3c:	e3 e2       	ldi	r30, 0x23	; 35
     e3e:	f1 e2       	ldi	r31, 0x21	; 33
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	81 83       	std	Z+1, r24	; 0x01
	RSSI.timeDifference = 0;
     e44:	12 82       	std	Z+2, r1	; 0x02
     e46:	13 82       	std	Z+3, r1	; 0x03
	RSSI.sampleCount = 0;
     e48:	16 82       	std	Z+6, r1	; 0x06
     e4a:	17 82       	std	Z+7, r1	; 0x07

	//Init string with basic documentation
	SendStringPC("\n\r#[INIT ROSS PDB]\n\r");
     e4c:	83 e0       	ldi	r24, 0x03	; 3
     e4e:	90 e2       	ldi	r25, 0x20	; 32
     e50:	0e 94 54 09 	call	0x12a8	; 0x12a8 <_Z12SendStringPCPKc>
	SendStringPC("#Firmware version ");
     e54:	88 e1       	ldi	r24, 0x18	; 24
     e56:	90 e2       	ldi	r25, 0x20	; 32
     e58:	0e 94 54 09 	call	0x12a8	; 0x12a8 <_Z12SendStringPCPKc>
	SendStringPC(FIRMWARE_VERSION_STR);
     e5c:	8b e2       	ldi	r24, 0x2B	; 43
     e5e:	90 e2       	ldi	r25, 0x20	; 32
     e60:	0e 94 54 09 	call	0x12a8	; 0x12a8 <_Z12SendStringPCPKc>
	SendStringPC("\n\r#Serial Number: ");
     e64:	8e e2       	ldi	r24, 0x2E	; 46
     e66:	90 e2       	ldi	r25, 0x20	; 32
     e68:	0e 94 54 09 	call	0x12a8	; 0x12a8 <_Z12SendStringPCPKc>
	if(serialNumber == -1)
     e6c:	80 91 f6 20 	lds	r24, 0x20F6	; 0x8020f6 <__data_end>
     e70:	90 91 f7 20 	lds	r25, 0x20F7	; 0x8020f7 <__data_end+0x1>
     e74:	8f 3f       	cpi	r24, 0xFF	; 255
     e76:	2f ef       	ldi	r18, 0xFF	; 255
     e78:	92 07       	cpc	r25, r18
     e7a:	29 f4       	brne	.+10     	; 0xe86 <main+0x90>
		SendStringPC("NOT SET");
     e7c:	81 e4       	ldi	r24, 0x41	; 65
     e7e:	90 e2       	ldi	r25, 0x20	; 32
     e80:	0e 94 54 09 	call	0x12a8	; 0x12a8 <_Z12SendStringPCPKc>
     e84:	02 c0       	rjmp	.+4      	; 0xe8a <main+0x94>
	else
		SendNumPC(serialNumber);
     e86:	0e 94 7f 09 	call	0x12fe	; 0x12fe <_Z9SendNumPCi>
	SendStringPC("\n\r#Msg format: Electronics Batt Volt | Rear Batt Volt | Ebox Temperature | 5v_SYS Curr | 5v_Comp Curr | Throttle Current | XTend RSSI | \"Remote Input\" \n\r");
     e8a:	89 e4       	ldi	r24, 0x49	; 73
     e8c:	90 e2       	ldi	r25, 0x20	; 32
     e8e:	0e 94 54 09 	call	0x12a8	; 0x12a8 <_Z12SendStringPCPKc>
			
			//Steering Override processing
			if(receivedUSARTData >= 71 && receivedUSARTData <= 87){		//Then we need to process a PWM override
				pixhawkOverride = 1;
				manualPWMOutput = receivedUSARTData * 50 - 2450;  //This will generate the correct output per https://goo.gl/7wYL6b
				if(CHECK_DIP_SW_2()){	//5 second update time
     e92:	0f 2e       	mov	r0, r31
     e94:	f0 e4       	ldi	r31, 0x40	; 64
     e96:	6f 2e       	mov	r6, r31
     e98:	f6 e0       	ldi	r31, 0x06	; 6
     e9a:	7f 2e       	mov	r7, r31
     e9c:	f0 2d       	mov	r31, r0
						pixhawkOverrideCountdown = 10;
					else
						pixhawkOverrideCountdown = 50;
				}
				else {	//1 second update time
					if(TCC4.PER == TC_1024_100MS)
     e9e:	21 2c       	mov	r2, r1
     ea0:	68 94       	set
     ea2:	33 24       	eor	r3, r3
     ea4:	33 f8       	bld	r3, 3
				}
			}
		}		
		
		//Check for commands from the ON/OFF Switch
		if(USART_IsRXComplete(&ONOFF_USART)){
     ea6:	00 ec       	ldi	r16, 0xC0	; 192
     ea8:	19 e0       	ldi	r17, 0x09	; 9
					if(TCC4.PER == TC_1024_100MS)
						pixhawkOverrideCountdown = 10;
					else if(TCC4.PER == TC_1024_500MS)
						pixhawkOverrideCountdown = 2;
					else
						pixhawkOverrideCountdown = 10;
     eaa:	0f 2e       	mov	r0, r31
     eac:	fa e0       	ldi	r31, 0x0A	; 10
     eae:	4f 2e       	mov	r4, r31
     eb0:	51 2c       	mov	r5, r1
     eb2:	f0 2d       	mov	r31, r0
				pixhawkOverrideCountdown = 0;
			}
			
			//Steering Override processing
			if(receivedUSARTData >= 71 && receivedUSARTData <= 87){		//Then we need to process a PWM override
				pixhawkOverride = 1;
     eb4:	cc 24       	eor	r12, r12
     eb6:	c3 94       	inc	r12
				manualPWMOutput = receivedUSARTData * 50 - 2450;  //This will generate the correct output per https://goo.gl/7wYL6b
     eb8:	0f 2e       	mov	r0, r31
     eba:	f2 e3       	ldi	r31, 0x32	; 50
     ebc:	bf 2e       	mov	r11, r31
     ebe:	f0 2d       	mov	r31, r0
			
			//Rear relay processing
			if(receivedUSARTData == 'y')
				REAR_RELAY_SET();
			else if(receivedUSARTData == 'n')
				REAR_RELAY_CLR();
     ec0:	68 94       	set
     ec2:	99 24       	eor	r9, r9
     ec4:	95 f8       	bld	r9, 5
			if(receivedUSARTData == 10){	//Remote start requested
				remoteInput = REMOTE_START_CHECK;
				remoteOutputCountdown = STATIC_STATUS_OUTPUT_COUNT;
			}	
			else if(receivedUSARTData == 20){	//Remote stop requested
				remoteInput = REMOTE_STOP_CHECK;
     ec6:	68 94       	set
     ec8:	88 24       	eor	r8, r8
     eca:	81 f8       	bld	r8, 1
				remoteOutputCountdown = STATIC_STATUS_OUTPUT_COUNT;
     ecc:	0f 2e       	mov	r0, r31
     ece:	f5 e0       	ldi	r31, 0x05	; 5
     ed0:	af 2e       	mov	r10, r31
     ed2:	f0 2d       	mov	r31, r0
		
		if(pixhawkOverride){	//If we do want to override the signal
			TC_PWM_SET(manualPWMOutput);	//Output the desired override PWM output
		}
		else {  //We don't want to overrride the signal
			TC_PWM_SET(steeringPWMPeriod);	//Output the Pixhawk PWM signal
     ed4:	0f 2e       	mov	r0, r31
     ed6:	f0 e4       	ldi	r31, 0x40	; 64
     ed8:	ef 2e       	mov	r14, r31
     eda:	f9 e0       	ldi	r31, 0x09	; 9
     edc:	ff 2e       	mov	r15, r31
     ede:	f0 2d       	mov	r31, r0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ee0:	8f e3       	ldi	r24, 0x3F	; 63
     ee2:	9f e1       	ldi	r25, 0x1F	; 31
     ee4:	01 97       	sbiw	r24, 0x01	; 1
     ee6:	f1 f7       	brne	.-4      	; 0xee4 <main+0xee>
     ee8:	00 c0       	rjmp	.+0      	; 0xeea <main+0xf4>
     eea:	00 00       	nop
    {

		_delay_ms(1);

		//Check for commands from the computer
		if(USART_IsRXComplete(&COMP_USART)){
     eec:	80 91 c1 08 	lds	r24, 0x08C1	; 0x8008c1 <__TEXT_REGION_LENGTH__+0x7008c1>
     ef0:	88 23       	and	r24, r24
     ef2:	0c f0       	brlt	.+2      	; 0xef6 <main+0x100>
     ef4:	6f c0       	rjmp	.+222    	; 0xfd4 <main+0x1de>
			receivedUSARTData = USART_GetChar(&COMP_USART);
     ef6:	e0 ec       	ldi	r30, 0xC0	; 192
     ef8:	f8 e0       	ldi	r31, 0x08	; 8
     efa:	d0 80       	ld	r13, Z
			
			//Check if the inputted command is within the range to be
			//forwarded to the ON/OFF switch
			if(receivedUSARTData >= 30 && receivedUSARTData <= 65){
     efc:	82 ee       	ldi	r24, 0xE2	; 226
     efe:	8d 0d       	add	r24, r13
     f00:	84 32       	cpi	r24, 0x24	; 36
     f02:	18 f4       	brcc	.+6      	; 0xf0a <main+0x114>
				SendCharONOFF(receivedUSARTData);
     f04:	8d 2d       	mov	r24, r13
     f06:	0e 94 64 09 	call	0x12c8	; 0x12c8 <_Z13SendCharONOFFc>
			}
			
			//Rear relay processing
			if(receivedUSARTData == 'y')
     f0a:	f9 e7       	ldi	r31, 0x79	; 121
     f0c:	df 12       	cpse	r13, r31
     f0e:	03 c0       	rjmp	.+6      	; 0xf16 <main+0x120>
				REAR_RELAY_SET();
     f10:	f3 01       	movw	r30, r6
     f12:	95 82       	std	Z+5, r9	; 0x05
     f14:	10 c0       	rjmp	.+32     	; 0xf36 <main+0x140>
			else if(receivedUSARTData == 'n')
     f16:	fe e6       	ldi	r31, 0x6E	; 110
     f18:	df 12       	cpse	r13, r31
     f1a:	03 c0       	rjmp	.+6      	; 0xf22 <main+0x12c>
				REAR_RELAY_CLR();
     f1c:	f3 01       	movw	r30, r6
     f1e:	96 82       	std	Z+6, r9	; 0x06
     f20:	0a c0       	rjmp	.+20     	; 0xf36 <main+0x140>
			
			//Override canceling
			if(receivedUSARTData == 70){  //Then we need to cancel our override (if it exists)
     f22:	f6 e4       	ldi	r31, 0x46	; 70
     f24:	df 12       	cpse	r13, r31
     f26:	07 c0       	rjmp	.+14     	; 0xf36 <main+0x140>
				pixhawkOverride = 0;
     f28:	10 92 20 21 	sts	0x2120, r1	; 0x802120 <pixhawkOverride>
				pixhawkOverrideCountdown = 0;
     f2c:	10 92 1e 21 	sts	0x211E, r1	; 0x80211e <pixhawkOverrideCountdown>
     f30:	10 92 1f 21 	sts	0x211F, r1	; 0x80211f <pixhawkOverrideCountdown+0x1>
     f34:	4f c0       	rjmp	.+158    	; 0xfd4 <main+0x1de>
			}
			
			//Steering Override processing
			if(receivedUSARTData >= 71 && receivedUSARTData <= 87){		//Then we need to process a PWM override
     f36:	89 eb       	ldi	r24, 0xB9	; 185
     f38:	8d 0d       	add	r24, r13
     f3a:	81 31       	cpi	r24, 0x11	; 17
     f3c:	08 f0       	brcs	.+2      	; 0xf40 <main+0x14a>
     f3e:	4a c0       	rjmp	.+148    	; 0xfd4 <main+0x1de>
				pixhawkOverride = 1;
     f40:	c0 92 20 21 	sts	0x2120, r12	; 0x802120 <pixhawkOverride>
				manualPWMOutput = receivedUSARTData * 50 - 2450;  //This will generate the correct output per https://goo.gl/7wYL6b
     f44:	bd 9c       	mul	r11, r13
     f46:	c0 01       	movw	r24, r0
     f48:	11 24       	eor	r1, r1
     f4a:	82 59       	subi	r24, 0x92	; 146
     f4c:	99 40       	sbci	r25, 0x09	; 9
     f4e:	80 93 01 20 	sts	0x2001, r24	; 0x802001 <manualPWMOutput>
     f52:	90 93 02 20 	sts	0x2002, r25	; 0x802002 <manualPWMOutput+0x1>
				if(CHECK_DIP_SW_2()){	//5 second update time
     f56:	f3 01       	movw	r30, r6
     f58:	80 85       	ldd	r24, Z+8	; 0x08
     f5a:	82 fd       	sbrc	r24, 2
     f5c:	1f c0       	rjmp	.+62     	; 0xf9c <main+0x1a6>
					if(TCC4.PER == TC_1024_100MS)
     f5e:	f1 01       	movw	r30, r2
     f60:	86 a1       	ldd	r24, Z+38	; 0x26
     f62:	97 a1       	ldd	r25, Z+39	; 0x27
     f64:	85 33       	cpi	r24, 0x35	; 53
     f66:	9c 40       	sbci	r25, 0x0C	; 12
     f68:	39 f4       	brne	.+14     	; 0xf78 <main+0x182>
						pixhawkOverrideCountdown = 50;
     f6a:	82 e3       	ldi	r24, 0x32	; 50
     f6c:	90 e0       	ldi	r25, 0x00	; 0
     f6e:	80 93 1e 21 	sts	0x211E, r24	; 0x80211e <pixhawkOverrideCountdown>
     f72:	90 93 1f 21 	sts	0x211F, r25	; 0x80211f <pixhawkOverrideCountdown+0x1>
     f76:	2e c0       	rjmp	.+92     	; 0xfd4 <main+0x1de>
					else if(TCC4.PER == TC_1024_500MS)
     f78:	f1 01       	movw	r30, r2
     f7a:	86 a1       	ldd	r24, Z+38	; 0x26
     f7c:	97 a1       	ldd	r25, Z+39	; 0x27
     f7e:	89 30       	cpi	r24, 0x09	; 9
     f80:	9d 43       	sbci	r25, 0x3D	; 61
     f82:	29 f4       	brne	.+10     	; 0xf8e <main+0x198>
						pixhawkOverrideCountdown = 10;
     f84:	40 92 1e 21 	sts	0x211E, r4	; 0x80211e <pixhawkOverrideCountdown>
     f88:	50 92 1f 21 	sts	0x211F, r5	; 0x80211f <pixhawkOverrideCountdown+0x1>
     f8c:	23 c0       	rjmp	.+70     	; 0xfd4 <main+0x1de>
					else
						pixhawkOverrideCountdown = 50;
     f8e:	82 e3       	ldi	r24, 0x32	; 50
     f90:	90 e0       	ldi	r25, 0x00	; 0
     f92:	80 93 1e 21 	sts	0x211E, r24	; 0x80211e <pixhawkOverrideCountdown>
     f96:	90 93 1f 21 	sts	0x211F, r25	; 0x80211f <pixhawkOverrideCountdown+0x1>
     f9a:	1c c0       	rjmp	.+56     	; 0xfd4 <main+0x1de>
				}
				else {	//1 second update time
					if(TCC4.PER == TC_1024_100MS)
     f9c:	f1 01       	movw	r30, r2
     f9e:	86 a1       	ldd	r24, Z+38	; 0x26
     fa0:	97 a1       	ldd	r25, Z+39	; 0x27
     fa2:	85 33       	cpi	r24, 0x35	; 53
     fa4:	9c 40       	sbci	r25, 0x0C	; 12
     fa6:	29 f4       	brne	.+10     	; 0xfb2 <main+0x1bc>
						pixhawkOverrideCountdown = 10;
     fa8:	40 92 1e 21 	sts	0x211E, r4	; 0x80211e <pixhawkOverrideCountdown>
     fac:	50 92 1f 21 	sts	0x211F, r5	; 0x80211f <pixhawkOverrideCountdown+0x1>
     fb0:	11 c0       	rjmp	.+34     	; 0xfd4 <main+0x1de>
					else if(TCC4.PER == TC_1024_500MS)
     fb2:	f1 01       	movw	r30, r2
     fb4:	86 a1       	ldd	r24, Z+38	; 0x26
     fb6:	97 a1       	ldd	r25, Z+39	; 0x27
     fb8:	89 30       	cpi	r24, 0x09	; 9
     fba:	9d 43       	sbci	r25, 0x3D	; 61
     fbc:	39 f4       	brne	.+14     	; 0xfcc <main+0x1d6>
						pixhawkOverrideCountdown = 2;
     fbe:	82 e0       	ldi	r24, 0x02	; 2
     fc0:	90 e0       	ldi	r25, 0x00	; 0
     fc2:	80 93 1e 21 	sts	0x211E, r24	; 0x80211e <pixhawkOverrideCountdown>
     fc6:	90 93 1f 21 	sts	0x211F, r25	; 0x80211f <pixhawkOverrideCountdown+0x1>
     fca:	04 c0       	rjmp	.+8      	; 0xfd4 <main+0x1de>
					else
						pixhawkOverrideCountdown = 10;
     fcc:	40 92 1e 21 	sts	0x211E, r4	; 0x80211e <pixhawkOverrideCountdown>
     fd0:	50 92 1f 21 	sts	0x211F, r5	; 0x80211f <pixhawkOverrideCountdown+0x1>
				}
			}
		}		
		
		//Check for commands from the ON/OFF Switch
		if(USART_IsRXComplete(&ONOFF_USART)){
     fd4:	f8 01       	movw	r30, r16
     fd6:	81 81       	ldd	r24, Z+1	; 0x01
     fd8:	88 23       	and	r24, r24
     fda:	74 f4       	brge	.+28     	; 0xff8 <main+0x202>
			receivedUSARTData = USART_GetChar(&ONOFF_USART);
     fdc:	80 81       	ld	r24, Z
			//CHECK FOR IF START OR STOP COMMAND
			if(receivedUSARTData == 10){	//Remote start requested
     fde:	8a 30       	cpi	r24, 0x0A	; 10
     fe0:	29 f4       	brne	.+10     	; 0xfec <main+0x1f6>
				remoteInput = REMOTE_START_CHECK;
     fe2:	c0 92 22 21 	sts	0x2122, r12	; 0x802122 <remoteInput>
				remoteOutputCountdown = STATIC_STATUS_OUTPUT_COUNT;
     fe6:	a0 92 21 21 	sts	0x2121, r10	; 0x802121 <remoteOutputCountdown>
     fea:	06 c0       	rjmp	.+12     	; 0xff8 <main+0x202>
			}	
			else if(receivedUSARTData == 20){	//Remote stop requested
     fec:	84 31       	cpi	r24, 0x14	; 20
     fee:	21 f4       	brne	.+8      	; 0xff8 <main+0x202>
				remoteInput = REMOTE_STOP_CHECK;
     ff0:	80 92 22 21 	sts	0x2122, r8	; 0x802122 <remoteInput>
				remoteOutputCountdown = STATIC_STATUS_OUTPUT_COUNT;
     ff4:	a0 92 21 21 	sts	0x2121, r10	; 0x802121 <remoteOutputCountdown>
			}
		}
		
		if(pixhawkOverride){	//If we do want to override the signal
     ff8:	80 91 20 21 	lds	r24, 0x2120	; 0x802120 <pixhawkOverride>
     ffc:	88 23       	and	r24, r24
     ffe:	a1 f0       	breq	.+40     	; 0x1028 <main+0x232>
			TC_PWM_SET(manualPWMOutput);	//Output the desired override PWM output
    1000:	60 91 01 20 	lds	r22, 0x2001	; 0x802001 <manualPWMOutput>
    1004:	70 91 02 20 	lds	r23, 0x2002	; 0x802002 <manualPWMOutput+0x1>
    1008:	80 e0       	ldi	r24, 0x00	; 0
    100a:	90 e0       	ldi	r25, 0x00	; 0
    100c:	0e 94 33 0b 	call	0x1666	; 0x1666 <__floatunsisf>
    1010:	20 e0       	ldi	r18, 0x00	; 0
    1012:	30 e0       	ldi	r19, 0x00	; 0
    1014:	40 e0       	ldi	r20, 0x00	; 0
    1016:	5f e3       	ldi	r21, 0x3F	; 63
    1018:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <__mulsf3>
    101c:	0e 94 04 0b 	call	0x1608	; 0x1608 <__fixunssfsi>
    1020:	f7 01       	movw	r30, r14
    1022:	60 a7       	std	Z+40, r22	; 0x28
    1024:	71 a7       	std	Z+41, r23	; 0x29
    1026:	13 c0       	rjmp	.+38     	; 0x104e <main+0x258>
		}
		else {  //We don't want to overrride the signal
			TC_PWM_SET(steeringPWMPeriod);	//Output the Pixhawk PWM signal
    1028:	60 91 13 21 	lds	r22, 0x2113	; 0x802113 <steeringPWMPeriod>
    102c:	70 91 14 21 	lds	r23, 0x2114	; 0x802114 <steeringPWMPeriod+0x1>
    1030:	80 e0       	ldi	r24, 0x00	; 0
    1032:	90 e0       	ldi	r25, 0x00	; 0
    1034:	0e 94 33 0b 	call	0x1666	; 0x1666 <__floatunsisf>
    1038:	20 e0       	ldi	r18, 0x00	; 0
    103a:	30 e0       	ldi	r19, 0x00	; 0
    103c:	40 e0       	ldi	r20, 0x00	; 0
    103e:	5f e3       	ldi	r21, 0x3F	; 63
    1040:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <__mulsf3>
    1044:	0e 94 04 0b 	call	0x1608	; 0x1608 <__fixunssfsi>
    1048:	f7 01       	movw	r30, r14
    104a:	60 a7       	std	Z+40, r22	; 0x28
    104c:	71 a7       	std	Z+41, r23	; 0x29
		}
		
		if(broadcastStatus){  //This variable becomes true every interval that the user wants info reported
    104e:	80 91 1d 21 	lds	r24, 0x211D	; 0x80211d <broadcastStatus>
    1052:	88 23       	and	r24, r24
    1054:	09 f4       	brne	.+2      	; 0x1058 <main+0x262>
    1056:	44 cf       	rjmp	.-376    	; 0xee0 <main+0xea>
			broadcastStatus = 0;
    1058:	10 92 1d 21 	sts	0x211D, r1	; 0x80211d <broadcastStatus>
			
			TCC4.CNT = 0;	//We want to ensure the counter is 0 so that we can 
    105c:	f1 01       	movw	r30, r2
    105e:	10 a2       	std	Z+32, r1	; 0x20
    1060:	11 a2       	std	Z+33, r1	; 0x21
							//have a consistent report time. (We don't want to throw
							//out the accuracy of the TC)
			
			//Calculated desired output values
			double EBoxTemp = getEBoxTemperature();
    1062:	0e 94 81 05 	call	0xb02	; 0xb02 <_Z18getEBoxTemperaturev>
    1066:	69 83       	std	Y+1, r22	; 0x01
    1068:	7a 83       	std	Y+2, r23	; 0x02
    106a:	8b 83       	std	Y+3, r24	; 0x03
    106c:	9c 83       	std	Y+4, r25	; 0x04
			double electronicsBatteryVoltage = getBatteryVoltage(ELECTRONICS);
    106e:	81 e0       	ldi	r24, 0x01	; 1
    1070:	0e 94 02 06 	call	0xc04	; 0xc04 <_Z17getBatteryVoltageh>
    1074:	6b 01       	movw	r12, r22
    1076:	7c 01       	movw	r14, r24
			double rearBatteryVoltage = getBatteryVoltage(REAR_BATT);
    1078:	80 e0       	ldi	r24, 0x00	; 0
    107a:	0e 94 02 06 	call	0xc04	; 0xc04 <_Z17getBatteryVoltageh>
    107e:	4b 01       	movw	r8, r22
    1080:	5c 01       	movw	r10, r24
			//double XTendCurrent = getSystemCurrent(THROTTLE);
			double sysCurrent = getSystemCurrent(SYS_5V);
    1082:	82 e0       	ldi	r24, 0x02	; 2
    1084:	0e 94 a3 06 	call	0xd46	; 0xd46 <_Z16getSystemCurrenth>
    1088:	6d 83       	std	Y+5, r22	; 0x05
    108a:	7e 83       	std	Y+6, r23	; 0x06
    108c:	8f 83       	std	Y+7, r24	; 0x07
    108e:	98 87       	std	Y+8, r25	; 0x08
			double compCurrent = getSystemCurrent(COMP);
    1090:	81 e0       	ldi	r24, 0x01	; 1
    1092:	0e 94 a3 06 	call	0xd46	; 0xd46 <_Z16getSystemCurrenth>
    1096:	69 87       	std	Y+9, r22	; 0x09
    1098:	7a 87       	std	Y+10, r23	; 0x0a
    109a:	8b 87       	std	Y+11, r24	; 0x0b
    109c:	9c 87       	std	Y+12, r25	; 0x0c
			double throttleCurrent = getSystemCurrent(THROTTLE);
    109e:	83 e0       	ldi	r24, 0x03	; 3
    10a0:	0e 94 a3 06 	call	0xd46	; 0xd46 <_Z16getSystemCurrenth>
    10a4:	6d 87       	std	Y+13, r22	; 0x0d
    10a6:	7e 87       	std	Y+14, r23	; 0x0e
    10a8:	8f 87       	std	Y+15, r24	; 0x0f
    10aa:	98 8b       	std	Y+16, r25	; 0x10
		}
    }
}

uint16_t inline getXTendRSSI(){
	RTC.CNT = 0;
    10ac:	10 92 08 04 	sts	0x0408, r1	; 0x800408 <__TEXT_REGION_LENGTH__+0x700408>
    10b0:	10 92 09 04 	sts	0x0409, r1	; 0x800409 <__TEXT_REGION_LENGTH__+0x700409>
				
	//Get RSSI from XTend
	RSSI.measuring = 0;
    10b4:	10 92 24 21 	sts	0x2124, r1	; 0x802124 <RSSI+0x1>
	do{   //Wait until we have a "Low" signal on the RSSI (wait for this ----\_____)
		_delay_us(50);
					
		if(RTC.CNT > RSSI_MAX_COUNT)
    10b8:	e0 e0       	ldi	r30, 0x00	; 0
    10ba:	f4 e0       	ldi	r31, 0x04	; 4
		break;
					
	}while(READ_RSSI_PIN());
    10bc:	a0 e0       	ldi	r26, 0x00	; 0
    10be:	b6 e0       	ldi	r27, 0x06	; 6
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    10c0:	8f e8       	ldi	r24, 0x8F	; 143
    10c2:	91 e0       	ldi	r25, 0x01	; 1
    10c4:	01 97       	sbiw	r24, 0x01	; 1
    10c6:	f1 f7       	brne	.-4      	; 0x10c4 <main+0x2ce>
    10c8:	00 c0       	rjmp	.+0      	; 0x10ca <main+0x2d4>
    10ca:	00 00       	nop
	//Get RSSI from XTend
	RSSI.measuring = 0;
	do{   //Wait until we have a "Low" signal on the RSSI (wait for this ----\_____)
		_delay_us(50);
					
		if(RTC.CNT > RSSI_MAX_COUNT)
    10cc:	80 85       	ldd	r24, Z+8	; 0x08
    10ce:	91 85       	ldd	r25, Z+9	; 0x09
    10d0:	82 31       	cpi	r24, 0x12	; 18
    10d2:	91 40       	sbci	r25, 0x01	; 1
    10d4:	28 f4       	brcc	.+10     	; 0x10e0 <main+0x2ea>
		break;
					
	}while(READ_RSSI_PIN());
    10d6:	18 96       	adiw	r26, 0x08	; 8
    10d8:	8c 91       	ld	r24, X
    10da:	18 97       	sbiw	r26, 0x08	; 8
uint16_t inline getXTendRSSI(){
	RTC.CNT = 0;
				
	//Get RSSI from XTend
	RSSI.measuring = 0;
	do{   //Wait until we have a "Low" signal on the RSSI (wait for this ----\_____)
    10dc:	82 fd       	sbrc	r24, 2
    10de:	f0 cf       	rjmp	.-32     	; 0x10c0 <main+0x2ca>
	}while(READ_RSSI_PIN());
				
	do{  //Wait until we have a "High" signal on the RSSI (wait for this ____/----)
		_delay_us(50);
					
		if(RTC.CNT > RSSI_MAX_COUNT)
    10e0:	e0 e0       	ldi	r30, 0x00	; 0
    10e2:	f4 e0       	ldi	r31, 0x04	; 4
		break;
	}while(!READ_RSSI_PIN());
    10e4:	a0 e0       	ldi	r26, 0x00	; 0
    10e6:	b6 e0       	ldi	r27, 0x06	; 6
    10e8:	8f e8       	ldi	r24, 0x8F	; 143
    10ea:	91 e0       	ldi	r25, 0x01	; 1
    10ec:	01 97       	sbiw	r24, 0x01	; 1
    10ee:	f1 f7       	brne	.-4      	; 0x10ec <main+0x2f6>
    10f0:	00 c0       	rjmp	.+0      	; 0x10f2 <main+0x2fc>
    10f2:	00 00       	nop
	}while(READ_RSSI_PIN());
				
	do{  //Wait until we have a "High" signal on the RSSI (wait for this ____/----)
		_delay_us(50);
					
		if(RTC.CNT > RSSI_MAX_COUNT)
    10f4:	80 85       	ldd	r24, Z+8	; 0x08
    10f6:	91 85       	ldd	r25, Z+9	; 0x09
    10f8:	82 31       	cpi	r24, 0x12	; 18
    10fa:	91 40       	sbci	r25, 0x01	; 1
    10fc:	28 f4       	brcc	.+10     	; 0x1108 <main+0x312>
		break;
	}while(!READ_RSSI_PIN());
    10fe:	18 96       	adiw	r26, 0x08	; 8
    1100:	8c 91       	ld	r24, X
    1102:	18 97       	sbiw	r26, 0x08	; 8
		if(RTC.CNT > RSSI_MAX_COUNT)
		break;
					
	}while(READ_RSSI_PIN());
				
	do{  //Wait until we have a "High" signal on the RSSI (wait for this ____/----)
    1104:	82 ff       	sbrs	r24, 2
    1106:	f0 cf       	rjmp	.-32     	; 0x10e8 <main+0x2f2>
					
		if(RTC.CNT > RSSI_MAX_COUNT)
		break;
	}while(!READ_RSSI_PIN());
				
	RTC.CNT = 0;  //Start counting
    1108:	10 92 08 04 	sts	0x0408, r1	; 0x800408 <__TEXT_REGION_LENGTH__+0x700408>
    110c:	10 92 09 04 	sts	0x0409, r1	; 0x800409 <__TEXT_REGION_LENGTH__+0x700409>
				
	do{   //Wait until we have a "Low" signal on the RSSI (wait for this ----\_____)
		_delay_us(50);
					
		if(RTC.CNT > RSSI_MAX_COUNT)
    1110:	e0 e0       	ldi	r30, 0x00	; 0
    1112:	f4 e0       	ldi	r31, 0x04	; 4
		break;
	}while(READ_RSSI_PIN());
    1114:	a0 e0       	ldi	r26, 0x00	; 0
    1116:	b6 e0       	ldi	r27, 0x06	; 6
    1118:	8f e8       	ldi	r24, 0x8F	; 143
    111a:	91 e0       	ldi	r25, 0x01	; 1
    111c:	01 97       	sbiw	r24, 0x01	; 1
    111e:	f1 f7       	brne	.-4      	; 0x111c <main+0x326>
    1120:	00 c0       	rjmp	.+0      	; 0x1122 <main+0x32c>
    1122:	00 00       	nop
	RTC.CNT = 0;  //Start counting
				
	do{   //Wait until we have a "Low" signal on the RSSI (wait for this ----\_____)
		_delay_us(50);
					
		if(RTC.CNT > RSSI_MAX_COUNT)
    1124:	80 85       	ldd	r24, Z+8	; 0x08
    1126:	91 85       	ldd	r25, Z+9	; 0x09
    1128:	82 31       	cpi	r24, 0x12	; 18
    112a:	91 40       	sbci	r25, 0x01	; 1
    112c:	28 f4       	brcc	.+10     	; 0x1138 <main+0x342>
		break;
	}while(READ_RSSI_PIN());
    112e:	18 96       	adiw	r26, 0x08	; 8
    1130:	8c 91       	ld	r24, X
    1132:	18 97       	sbiw	r26, 0x08	; 8
		break;
	}while(!READ_RSSI_PIN());
				
	RTC.CNT = 0;  //Start counting
				
	do{   //Wait until we have a "Low" signal on the RSSI (wait for this ----\_____)
    1134:	82 fd       	sbrc	r24, 2
    1136:	f0 cf       	rjmp	.-32     	; 0x1118 <main+0x322>
					
		if(RTC.CNT > RSSI_MAX_COUNT)
		break;
	}while(READ_RSSI_PIN());
				
	RSSI.countDifference = RTC.CNT;
    1138:	80 91 08 04 	lds	r24, 0x0408	; 0x800408 <__TEXT_REGION_LENGTH__+0x700408>
    113c:	90 91 09 04 	lds	r25, 0x0409	; 0x800409 <__TEXT_REGION_LENGTH__+0x700409>
    1140:	e3 e2       	ldi	r30, 0x23	; 35
    1142:	f1 e2       	ldi	r31, 0x21	; 33
    1144:	84 83       	std	Z+4, r24	; 0x04
    1146:	95 83       	std	Z+5, r25	; 0x05
	
	RSSI.value = (100 * RSSI.countDifference) / RSSI_MAX_COUNT;
    1148:	24 81       	ldd	r18, Z+4	; 0x04
    114a:	35 81       	ldd	r19, Z+5	; 0x05
    114c:	44 e6       	ldi	r20, 0x64	; 100
    114e:	42 9f       	mul	r20, r18
    1150:	c0 01       	movw	r24, r0
    1152:	43 9f       	mul	r20, r19
    1154:	90 0d       	add	r25, r0
    1156:	11 24       	eor	r1, r1
    1158:	61 e1       	ldi	r22, 0x11	; 17
    115a:	71 e0       	ldi	r23, 0x01	; 1
    115c:	0e 94 15 0e 	call	0x1c2a	; 0x1c2a <__udivmodhi4>
    1160:	60 83       	st	Z, r22
				
	RSSI.sampleCount++;
    1162:	86 81       	ldd	r24, Z+6	; 0x06
    1164:	97 81       	ldd	r25, Z+7	; 0x07
    1166:	01 96       	adiw	r24, 0x01	; 1
    1168:	86 83       	std	Z+6, r24	; 0x06
    116a:	97 83       	std	Z+7, r25	; 0x07
	
	return RSSI.countDifference;
    116c:	84 81       	ldd	r24, Z+4	; 0x04
    116e:	95 81       	ldd	r25, Z+5	; 0x05
			
			
			//Actually output the desired values
			//Not the most elegant code in the world, but it works...
			
			SendFloatPC(electronicsBatteryVoltage);	//Send the battery voltage
    1170:	c7 01       	movw	r24, r14
    1172:	b6 01       	movw	r22, r12
    1174:	0e 94 96 09 	call	0x132c	; 0x132c <_Z11SendFloatPCd>
			SendStringPC("|");
    1178:	83 ee       	ldi	r24, 0xE3	; 227
    117a:	90 e2       	ldi	r25, 0x20	; 32
    117c:	0e 94 54 09 	call	0x12a8	; 0x12a8 <_Z12SendStringPCPKc>
			if(rearBatteryVoltage < 0)
    1180:	20 e0       	ldi	r18, 0x00	; 0
    1182:	30 e0       	ldi	r19, 0x00	; 0
    1184:	a9 01       	movw	r20, r18
    1186:	c5 01       	movw	r24, r10
    1188:	b4 01       	movw	r22, r8
    118a:	0e 94 86 0a 	call	0x150c	; 0x150c <__cmpsf2>
    118e:	88 23       	and	r24, r24
    1190:	34 f4       	brge	.+12     	; 0x119e <main+0x3a8>
				SendFloatPC((double) 0);
    1192:	60 e0       	ldi	r22, 0x00	; 0
    1194:	70 e0       	ldi	r23, 0x00	; 0
    1196:	cb 01       	movw	r24, r22
    1198:	0e 94 96 09 	call	0x132c	; 0x132c <_Z11SendFloatPCd>
    119c:	04 c0       	rjmp	.+8      	; 0x11a6 <main+0x3b0>
			else
				SendFloatPC(rearBatteryVoltage);		//Send the rear battery voltage
    119e:	c5 01       	movw	r24, r10
    11a0:	b4 01       	movw	r22, r8
    11a2:	0e 94 96 09 	call	0x132c	; 0x132c <_Z11SendFloatPCd>
			SendStringPC("|");
    11a6:	83 ee       	ldi	r24, 0xE3	; 227
    11a8:	90 e2       	ldi	r25, 0x20	; 32
    11aa:	0e 94 54 09 	call	0x12a8	; 0x12a8 <_Z12SendStringPCPKc>
			SendFloatPC(EBoxTemp);	//Send the EBox Temperature
    11ae:	69 81       	ldd	r22, Y+1	; 0x01
    11b0:	7a 81       	ldd	r23, Y+2	; 0x02
    11b2:	8b 81       	ldd	r24, Y+3	; 0x03
    11b4:	9c 81       	ldd	r25, Y+4	; 0x04
    11b6:	0e 94 96 09 	call	0x132c	; 0x132c <_Z11SendFloatPCd>
			SendStringPC("|");
    11ba:	83 ee       	ldi	r24, 0xE3	; 227
    11bc:	90 e2       	ldi	r25, 0x20	; 32
    11be:	0e 94 54 09 	call	0x12a8	; 0x12a8 <_Z12SendStringPCPKc>
			SendFloatPC(sysCurrent);		//Send 5v_SYS Curr
    11c2:	6d 81       	ldd	r22, Y+5	; 0x05
    11c4:	7e 81       	ldd	r23, Y+6	; 0x06
    11c6:	8f 81       	ldd	r24, Y+7	; 0x07
    11c8:	98 85       	ldd	r25, Y+8	; 0x08
    11ca:	0e 94 96 09 	call	0x132c	; 0x132c <_Z11SendFloatPCd>
			SendStringPC("|");
    11ce:	83 ee       	ldi	r24, 0xE3	; 227
    11d0:	90 e2       	ldi	r25, 0x20	; 32
    11d2:	0e 94 54 09 	call	0x12a8	; 0x12a8 <_Z12SendStringPCPKc>
			SendFloatPC(compCurrent);		//Send computer Curr (RPi)
    11d6:	69 85       	ldd	r22, Y+9	; 0x09
    11d8:	7a 85       	ldd	r23, Y+10	; 0x0a
    11da:	8b 85       	ldd	r24, Y+11	; 0x0b
    11dc:	9c 85       	ldd	r25, Y+12	; 0x0c
    11de:	0e 94 96 09 	call	0x132c	; 0x132c <_Z11SendFloatPCd>
			SendStringPC("|");
    11e2:	83 ee       	ldi	r24, 0xE3	; 227
    11e4:	90 e2       	ldi	r25, 0x20	; 32
    11e6:	0e 94 54 09 	call	0x12a8	; 0x12a8 <_Z12SendStringPCPKc>
			SendFloatPC(throttleCurrent);
    11ea:	6d 85       	ldd	r22, Y+13	; 0x0d
    11ec:	7e 85       	ldd	r23, Y+14	; 0x0e
    11ee:	8f 85       	ldd	r24, Y+15	; 0x0f
    11f0:	98 89       	ldd	r25, Y+16	; 0x10
    11f2:	0e 94 96 09 	call	0x132c	; 0x132c <_Z11SendFloatPCd>
			SendStringPC("|");
    11f6:	83 ee       	ldi	r24, 0xE3	; 227
    11f8:	90 e2       	ldi	r25, 0x20	; 32
    11fa:	0e 94 54 09 	call	0x12a8	; 0x12a8 <_Z12SendStringPCPKc>
			SendNumPC(RSSI.value);
    11fe:	0f 2e       	mov	r0, r31
    1200:	f3 e2       	ldi	r31, 0x23	; 35
    1202:	ef 2e       	mov	r14, r31
    1204:	f1 e2       	ldi	r31, 0x21	; 33
    1206:	ff 2e       	mov	r15, r31
    1208:	f0 2d       	mov	r31, r0
    120a:	f7 01       	movw	r30, r14
    120c:	80 81       	ld	r24, Z
    120e:	0e 94 67 09 	call	0x12ce	; 0x12ce <_Z9SendNumPCh>
			if(RSSI.value == 0)
    1212:	f7 01       	movw	r30, r14
    1214:	80 81       	ld	r24, Z
    1216:	81 11       	cpse	r24, r1
    1218:	04 c0       	rjmp	.+8      	; 0x1222 <main+0x42c>
				SendStringPC("0");
    121a:	85 ee       	ldi	r24, 0xE5	; 229
    121c:	90 e2       	ldi	r25, 0x20	; 32
    121e:	0e 94 54 09 	call	0x12a8	; 0x12a8 <_Z12SendStringPCPKc>
			SendStringPC((char *)"|");
    1222:	83 ee       	ldi	r24, 0xE3	; 227
    1224:	90 e2       	ldi	r25, 0x20	; 32
    1226:	0e 94 44 09 	call	0x1288	; 0x1288 <_Z12SendStringPCPc>
			SendNumPC(remoteInput);
    122a:	80 91 22 21 	lds	r24, 0x2122	; 0x802122 <remoteInput>
    122e:	0e 94 67 09 	call	0x12ce	; 0x12ce <_Z9SendNumPCh>
			//SendStringPC((char *)"|");
			
			debuggingOutput();
			
			//Newline
			SendStringPC((char *)"\n\r");
    1232:	80 ee       	ldi	r24, 0xE0	; 224
    1234:	90 e2       	ldi	r25, 0x20	; 32
    1236:	0e 94 44 09 	call	0x1288	; 0x1288 <_Z12SendStringPCPc>
	
			//Check if we have outputs that need to "expire"
			if(--remoteOutputCountdown == 0){
    123a:	80 91 21 21 	lds	r24, 0x2121	; 0x802121 <remoteOutputCountdown>
    123e:	81 50       	subi	r24, 0x01	; 1
    1240:	80 93 21 21 	sts	0x2121, r24	; 0x802121 <remoteOutputCountdown>
    1244:	81 11       	cpse	r24, r1
    1246:	02 c0       	rjmp	.+4      	; 0x124c <main+0x456>
				remoteInput = 0;
    1248:	10 92 22 21 	sts	0x2122, r1	; 0x802122 <remoteInput>
			}
			
			//Check on the output overriding
			if(pixhawkOverrideCountdown){	//If we are still counting down, this also means that
    124c:	80 91 1e 21 	lds	r24, 0x211E	; 0x80211e <pixhawkOverrideCountdown>
    1250:	90 91 1f 21 	lds	r25, 0x211F	; 0x80211f <pixhawkOverrideCountdown+0x1>
    1254:	00 97       	sbiw	r24, 0x00	; 0
    1256:	31 f0       	breq	.+12     	; 0x1264 <main+0x46e>
											//we are currently overriding our output
				--pixhawkOverrideCountdown;	//Decrement our counter
    1258:	01 97       	sbiw	r24, 0x01	; 1
    125a:	80 93 1e 21 	sts	0x211E, r24	; 0x80211e <pixhawkOverrideCountdown>
    125e:	90 93 1f 21 	sts	0x211F, r25	; 0x80211f <pixhawkOverrideCountdown+0x1>
    1262:	02 c0       	rjmp	.+4      	; 0x1268 <main+0x472>
			}
			else {	//If we are not counting down, then we want to ensure we are outputting the Pixhawk PWM
				pixhawkOverride = 0;
    1264:	10 92 20 21 	sts	0x2120, r1	; 0x802120 <pixhawkOverride>
			}
	
			//Check the updating speed setting
			//The speed shouldn't be set lower than maybe 75mS due to RSSI processing time
			//Be careful if you change these, as they are referenced elsewhere (e.g. Override controls)
			if(CHECK_DIP_SW_1()){
    1268:	f3 01       	movw	r30, r6
    126a:	80 85       	ldd	r24, Z+8	; 0x08
    126c:	83 fd       	sbrc	r24, 3
    126e:	06 c0       	rjmp	.+12     	; 0x127c <main+0x486>
				TCC4.PER = TC_1024_100MS;  //100mS delay
    1270:	85 e3       	ldi	r24, 0x35	; 53
    1272:	9c e0       	ldi	r25, 0x0C	; 12
    1274:	f1 01       	movw	r30, r2
    1276:	86 a3       	std	Z+38, r24	; 0x26
    1278:	97 a3       	std	Z+39, r25	; 0x27
    127a:	1c ce       	rjmp	.-968    	; 0xeb4 <main+0xbe>
			}
			else{
				TCC4.PER = TC_1024_500MS;  //500mS delay
    127c:	89 e0       	ldi	r24, 0x09	; 9
    127e:	9d e3       	ldi	r25, 0x3D	; 61
    1280:	f1 01       	movw	r30, r2
    1282:	86 a3       	std	Z+38, r24	; 0x26
    1284:	97 a3       	std	Z+39, r25	; 0x27
    1286:	16 ce       	rjmp	.-980    	; 0xeb4 <main+0xbe>

00001288 <_Z12SendStringPCPc>:
		sprintf(buffer,"%lx%lx", tempMSB, tempLSB);		
	else
		sprintf(buffer,"%lx", tempLSB);		
	
	SendStringPC(buffer);
}
    1288:	fc 01       	movw	r30, r24
    128a:	20 81       	ld	r18, Z
    128c:	22 23       	and	r18, r18
    128e:	59 f0       	breq	.+22     	; 0x12a6 <_Z12SendStringPCPc+0x1e>
    1290:	dc 01       	movw	r26, r24
    1292:	11 96       	adiw	r26, 0x01	; 1
    1294:	e0 ec       	ldi	r30, 0xC0	; 192
    1296:	f8 e0       	ldi	r31, 0x08	; 8
    1298:	91 81       	ldd	r25, Z+1	; 0x01
    129a:	95 ff       	sbrs	r25, 5
    129c:	fd cf       	rjmp	.-6      	; 0x1298 <_Z12SendStringPCPc+0x10>
    129e:	20 83       	st	Z, r18
    12a0:	2d 91       	ld	r18, X+
    12a2:	21 11       	cpse	r18, r1
    12a4:	f9 cf       	rjmp	.-14     	; 0x1298 <_Z12SendStringPCPc+0x10>
    12a6:	08 95       	ret

000012a8 <_Z12SendStringPCPKc>:
    12a8:	fc 01       	movw	r30, r24
    12aa:	20 81       	ld	r18, Z
    12ac:	22 23       	and	r18, r18
    12ae:	59 f0       	breq	.+22     	; 0x12c6 <_Z12SendStringPCPKc+0x1e>
    12b0:	dc 01       	movw	r26, r24
    12b2:	11 96       	adiw	r26, 0x01	; 1
    12b4:	e0 ec       	ldi	r30, 0xC0	; 192
    12b6:	f8 e0       	ldi	r31, 0x08	; 8
    12b8:	91 81       	ldd	r25, Z+1	; 0x01
    12ba:	95 ff       	sbrs	r25, 5
    12bc:	fd cf       	rjmp	.-6      	; 0x12b8 <_Z12SendStringPCPKc+0x10>
    12be:	20 83       	st	Z, r18
    12c0:	2d 91       	ld	r18, X+
    12c2:	21 11       	cpse	r18, r1
    12c4:	f9 cf       	rjmp	.-14     	; 0x12b8 <_Z12SendStringPCPKc+0x10>
    12c6:	08 95       	ret

000012c8 <_Z13SendCharONOFFc>:
    12c8:	80 93 c0 09 	sts	0x09C0, r24	; 0x8009c0 <__TEXT_REGION_LENGTH__+0x7009c0>
    12cc:	08 95       	ret

000012ce <_Z9SendNumPCh>:
    12ce:	cf 93       	push	r28
    12d0:	df 93       	push	r29
    12d2:	cd b7       	in	r28, 0x3d	; 61
    12d4:	de b7       	in	r29, 0x3e	; 62
    12d6:	2a 97       	sbiw	r28, 0x0a	; 10
    12d8:	cd bf       	out	0x3d, r28	; 61
    12da:	de bf       	out	0x3e, r29	; 62
    12dc:	4a e0       	ldi	r20, 0x0A	; 10
    12de:	be 01       	movw	r22, r28
    12e0:	6f 5f       	subi	r22, 0xFF	; 255
    12e2:	7f 4f       	sbci	r23, 0xFF	; 255
    12e4:	90 e0       	ldi	r25, 0x00	; 0
    12e6:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <__itoa_ncheck>
    12ea:	ce 01       	movw	r24, r28
    12ec:	01 96       	adiw	r24, 0x01	; 1
    12ee:	0e 94 44 09 	call	0x1288	; 0x1288 <_Z12SendStringPCPc>
    12f2:	2a 96       	adiw	r28, 0x0a	; 10
    12f4:	cd bf       	out	0x3d, r28	; 61
    12f6:	de bf       	out	0x3e, r29	; 62
    12f8:	df 91       	pop	r29
    12fa:	cf 91       	pop	r28
    12fc:	08 95       	ret

000012fe <_Z9SendNumPCi>:
    12fe:	cf 93       	push	r28
    1300:	df 93       	push	r29
    1302:	cd b7       	in	r28, 0x3d	; 61
    1304:	de b7       	in	r29, 0x3e	; 62
    1306:	64 97       	sbiw	r28, 0x14	; 20
    1308:	cd bf       	out	0x3d, r28	; 61
    130a:	de bf       	out	0x3e, r29	; 62
    130c:	4a e0       	ldi	r20, 0x0A	; 10
    130e:	be 01       	movw	r22, r28
    1310:	6f 5f       	subi	r22, 0xFF	; 255
    1312:	7f 4f       	sbci	r23, 0xFF	; 255
    1314:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <__itoa_ncheck>
    1318:	ce 01       	movw	r24, r28
    131a:	01 96       	adiw	r24, 0x01	; 1
    131c:	0e 94 44 09 	call	0x1288	; 0x1288 <_Z12SendStringPCPc>
    1320:	64 96       	adiw	r28, 0x14	; 20
    1322:	cd bf       	out	0x3d, r28	; 61
    1324:	de bf       	out	0x3e, r29	; 62
    1326:	df 91       	pop	r29
    1328:	cf 91       	pop	r28
    132a:	08 95       	ret

0000132c <_Z11SendFloatPCd>:

void SendFloatPC(double numToSend){
    132c:	8f 92       	push	r8
    132e:	9f 92       	push	r9
    1330:	af 92       	push	r10
    1332:	bf 92       	push	r11
    1334:	cf 92       	push	r12
    1336:	df 92       	push	r13
    1338:	ef 92       	push	r14
    133a:	ff 92       	push	r15
    133c:	0f 93       	push	r16
    133e:	1f 93       	push	r17
    1340:	cf 93       	push	r28
    1342:	df 93       	push	r29
    1344:	cd b7       	in	r28, 0x3d	; 61
    1346:	de b7       	in	r29, 0x3e	; 62
    1348:	c4 56       	subi	r28, 0x64	; 100
    134a:	d1 09       	sbc	r29, r1
    134c:	cd bf       	out	0x3d, r28	; 61
    134e:	de bf       	out	0x3e, r29	; 62
    1350:	4b 01       	movw	r8, r22
    1352:	5c 01       	movw	r10, r24
	char buffer[100];
	
	int d1 = numToSend;
    1354:	0e 94 fd 0a 	call	0x15fa	; 0x15fa <__fixsfsi>
    1358:	6b 01       	movw	r12, r22
    135a:	7c 01       	movw	r14, r24
	float f2 = numToSend - d1;
    135c:	07 2e       	mov	r0, r23
    135e:	00 0c       	add	r0, r0
    1360:	88 0b       	sbc	r24, r24
    1362:	99 0b       	sbc	r25, r25
    1364:	0e 94 35 0b 	call	0x166a	; 0x166a <__floatsisf>
    1368:	9b 01       	movw	r18, r22
    136a:	ac 01       	movw	r20, r24
    136c:	c5 01       	movw	r24, r10
    136e:	b4 01       	movw	r22, r8
    1370:	0e 94 19 0a 	call	0x1432	; 0x1432 <__subsf3>
	int d2 = trunc(f2 * 10000);
    1374:	20 e0       	ldi	r18, 0x00	; 0
    1376:	30 e4       	ldi	r19, 0x40	; 64
    1378:	4c e1       	ldi	r20, 0x1C	; 28
    137a:	56 e4       	ldi	r21, 0x46	; 70
    137c:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <__mulsf3>
    1380:	0e 94 a2 0c 	call	0x1944	; 0x1944 <trunc>
    1384:	0e 94 fd 0a 	call	0x15fa	; 0x15fa <__fixsfsi>
	
	sprintf(buffer, "%d.%04d", d1, abs(d2));
    1388:	9b 01       	movw	r18, r22
    138a:	77 23       	and	r23, r23
    138c:	24 f4       	brge	.+8      	; 0x1396 <_Z11SendFloatPCd+0x6a>
    138e:	22 27       	eor	r18, r18
    1390:	33 27       	eor	r19, r19
    1392:	26 1b       	sub	r18, r22
    1394:	37 0b       	sbc	r19, r23
    1396:	3f 93       	push	r19
    1398:	2f 93       	push	r18
    139a:	df 92       	push	r13
    139c:	cf 92       	push	r12
    139e:	8e ee       	ldi	r24, 0xEE	; 238
    13a0:	90 e2       	ldi	r25, 0x20	; 32
    13a2:	9f 93       	push	r25
    13a4:	8f 93       	push	r24
    13a6:	8e 01       	movw	r16, r28
    13a8:	0f 5f       	subi	r16, 0xFF	; 255
    13aa:	1f 4f       	sbci	r17, 0xFF	; 255
    13ac:	1f 93       	push	r17
    13ae:	0f 93       	push	r16
    13b0:	0e 94 e4 0e 	call	0x1dc8	; 0x1dc8 <sprintf>
	
	//sprintf(buffer, "%f", numToSend);
	SendStringPC(buffer);
    13b4:	c8 01       	movw	r24, r16
    13b6:	0e 94 44 09 	call	0x1288	; 0x1288 <_Z12SendStringPCPc>
    13ba:	cd bf       	out	0x3d, r28	; 61
    13bc:	de bf       	out	0x3e, r29	; 62
}
    13be:	cc 59       	subi	r28, 0x9C	; 156
    13c0:	df 4f       	sbci	r29, 0xFF	; 255
    13c2:	cd bf       	out	0x3d, r28	; 61
    13c4:	de bf       	out	0x3e, r29	; 62
    13c6:	df 91       	pop	r29
    13c8:	cf 91       	pop	r28
    13ca:	1f 91       	pop	r17
    13cc:	0f 91       	pop	r16
    13ce:	ff 90       	pop	r15
    13d0:	ef 90       	pop	r14
    13d2:	df 90       	pop	r13
    13d4:	cf 90       	pop	r12
    13d6:	bf 90       	pop	r11
    13d8:	af 90       	pop	r10
    13da:	9f 90       	pop	r9
    13dc:	8f 90       	pop	r8
    13de:	08 95       	ret

000013e0 <_Z14configureUSARTv>:

void configureUSART(void){
	/**** ENABLE COMUPTER USART ****/
	
	//Set TX (pin7) to be output
	PORTC.DIRSET = PIN7_bm;
    13e0:	e0 e4       	ldi	r30, 0x40	; 64
    13e2:	f6 e0       	ldi	r31, 0x06	; 6
    13e4:	40 e8       	ldi	r20, 0x80	; 128
    13e6:	41 83       	std	Z+1, r20	; 0x01
	//Set RX (pin6) to be input
	PORTC.DIRCLR = PIN6_bm;
    13e8:	30 e4       	ldi	r19, 0x40	; 64
    13ea:	32 83       	std	Z+2, r19	; 0x02
	
	//Enable alternate pin location for USART0 in PORTC
	PORTC.REMAP |= (1 << 4);
    13ec:	86 85       	ldd	r24, Z+14	; 0x0e
    13ee:	80 61       	ori	r24, 0x10	; 16
    13f0:	86 87       	std	Z+14, r24	; 0x0e
	
	USART_Format_Set(&COMP_USART, USART_CHSIZE_8BIT_gc, USART_PMODE_DISABLED_gc, false);
    13f2:	e0 ec       	ldi	r30, 0xC0	; 192
    13f4:	f8 e0       	ldi	r31, 0x08	; 8
    13f6:	23 e0       	ldi	r18, 0x03	; 3
    13f8:	24 83       	std	Z+4, r18	; 0x04
	
	//Enable a 57600 baudrate
	USART_Baudrate_Set(&COMP_USART, 34, 0);
    13fa:	92 e2       	ldi	r25, 0x22	; 34
    13fc:	96 83       	std	Z+6, r25	; 0x06
    13fe:	17 82       	std	Z+7, r1	; 0x07
	
	// Enable both RX and TX.
	USART_Rx_Enable(&COMP_USART);
    1400:	83 81       	ldd	r24, Z+3	; 0x03
    1402:	80 61       	ori	r24, 0x10	; 16
    1404:	83 83       	std	Z+3, r24	; 0x03
	USART_Tx_Enable(&COMP_USART);
    1406:	83 81       	ldd	r24, Z+3	; 0x03
    1408:	88 60       	ori	r24, 0x08	; 8
    140a:	83 83       	std	Z+3, r24	; 0x03
	
	/**** ENABLE ON/OFF SWITCH USART ****/
	
	//Set TX (pin7) to be output
	PORTD.DIRSET = PIN7_bm;
    140c:	e0 e6       	ldi	r30, 0x60	; 96
    140e:	f6 e0       	ldi	r31, 0x06	; 6
    1410:	41 83       	std	Z+1, r20	; 0x01
	//Set RX (pin6) to be input
	PORTD.DIRCLR = PIN6_bm;
    1412:	32 83       	std	Z+2, r19	; 0x02
	
	//Enable alternate pin location for USART0 in PORTC
	PORTD.REMAP |= (1 << 4);
    1414:	86 85       	ldd	r24, Z+14	; 0x0e
    1416:	80 61       	ori	r24, 0x10	; 16
    1418:	86 87       	std	Z+14, r24	; 0x0e
	
	USART_Format_Set(&ONOFF_USART, USART_CHSIZE_8BIT_gc, USART_PMODE_DISABLED_gc, false);
    141a:	e0 ec       	ldi	r30, 0xC0	; 192
    141c:	f9 e0       	ldi	r31, 0x09	; 9
    141e:	24 83       	std	Z+4, r18	; 0x04
	
	//Enable a 57600 baudrate
	USART_Baudrate_Set(&ONOFF_USART, 34, 0);
    1420:	96 83       	std	Z+6, r25	; 0x06
    1422:	17 82       	std	Z+7, r1	; 0x07
	
	// Enable both RX and TX.
	USART_Rx_Enable(&ONOFF_USART);
    1424:	83 81       	ldd	r24, Z+3	; 0x03
    1426:	80 61       	ori	r24, 0x10	; 16
    1428:	83 83       	std	Z+3, r24	; 0x03
	USART_Tx_Enable(&ONOFF_USART);
    142a:	83 81       	ldd	r24, Z+3	; 0x03
    142c:	88 60       	ori	r24, 0x08	; 8
    142e:	83 83       	std	Z+3, r24	; 0x03
    1430:	08 95       	ret

00001432 <__subsf3>:
    1432:	50 58       	subi	r21, 0x80	; 128

00001434 <__addsf3>:
    1434:	bb 27       	eor	r27, r27
    1436:	aa 27       	eor	r26, r26
    1438:	0e 94 31 0a 	call	0x1462	; 0x1462 <__addsf3x>
    143c:	0c 94 ab 0b 	jmp	0x1756	; 0x1756 <__fp_round>
    1440:	0e 94 9d 0b 	call	0x173a	; 0x173a <__fp_pscA>
    1444:	38 f0       	brcs	.+14     	; 0x1454 <__addsf3+0x20>
    1446:	0e 94 a4 0b 	call	0x1748	; 0x1748 <__fp_pscB>
    144a:	20 f0       	brcs	.+8      	; 0x1454 <__addsf3+0x20>
    144c:	39 f4       	brne	.+14     	; 0x145c <__addsf3+0x28>
    144e:	9f 3f       	cpi	r25, 0xFF	; 255
    1450:	19 f4       	brne	.+6      	; 0x1458 <__addsf3+0x24>
    1452:	26 f4       	brtc	.+8      	; 0x145c <__addsf3+0x28>
    1454:	0c 94 9a 0b 	jmp	0x1734	; 0x1734 <__fp_nan>
    1458:	0e f4       	brtc	.+2      	; 0x145c <__addsf3+0x28>
    145a:	e0 95       	com	r30
    145c:	e7 fb       	bst	r30, 7
    145e:	0c 94 94 0b 	jmp	0x1728	; 0x1728 <__fp_inf>

00001462 <__addsf3x>:
    1462:	e9 2f       	mov	r30, r25
    1464:	0e 94 bc 0b 	call	0x1778	; 0x1778 <__fp_split3>
    1468:	58 f3       	brcs	.-42     	; 0x1440 <__addsf3+0xc>
    146a:	ba 17       	cp	r27, r26
    146c:	62 07       	cpc	r22, r18
    146e:	73 07       	cpc	r23, r19
    1470:	84 07       	cpc	r24, r20
    1472:	95 07       	cpc	r25, r21
    1474:	20 f0       	brcs	.+8      	; 0x147e <__addsf3x+0x1c>
    1476:	79 f4       	brne	.+30     	; 0x1496 <__addsf3x+0x34>
    1478:	a6 f5       	brtc	.+104    	; 0x14e2 <__addsf3x+0x80>
    147a:	0c 94 de 0b 	jmp	0x17bc	; 0x17bc <__fp_zero>
    147e:	0e f4       	brtc	.+2      	; 0x1482 <__addsf3x+0x20>
    1480:	e0 95       	com	r30
    1482:	0b 2e       	mov	r0, r27
    1484:	ba 2f       	mov	r27, r26
    1486:	a0 2d       	mov	r26, r0
    1488:	0b 01       	movw	r0, r22
    148a:	b9 01       	movw	r22, r18
    148c:	90 01       	movw	r18, r0
    148e:	0c 01       	movw	r0, r24
    1490:	ca 01       	movw	r24, r20
    1492:	a0 01       	movw	r20, r0
    1494:	11 24       	eor	r1, r1
    1496:	ff 27       	eor	r31, r31
    1498:	59 1b       	sub	r21, r25
    149a:	99 f0       	breq	.+38     	; 0x14c2 <__addsf3x+0x60>
    149c:	59 3f       	cpi	r21, 0xF9	; 249
    149e:	50 f4       	brcc	.+20     	; 0x14b4 <__addsf3x+0x52>
    14a0:	50 3e       	cpi	r21, 0xE0	; 224
    14a2:	68 f1       	brcs	.+90     	; 0x14fe <__addsf3x+0x9c>
    14a4:	1a 16       	cp	r1, r26
    14a6:	f0 40       	sbci	r31, 0x00	; 0
    14a8:	a2 2f       	mov	r26, r18
    14aa:	23 2f       	mov	r18, r19
    14ac:	34 2f       	mov	r19, r20
    14ae:	44 27       	eor	r20, r20
    14b0:	58 5f       	subi	r21, 0xF8	; 248
    14b2:	f3 cf       	rjmp	.-26     	; 0x149a <__addsf3x+0x38>
    14b4:	46 95       	lsr	r20
    14b6:	37 95       	ror	r19
    14b8:	27 95       	ror	r18
    14ba:	a7 95       	ror	r26
    14bc:	f0 40       	sbci	r31, 0x00	; 0
    14be:	53 95       	inc	r21
    14c0:	c9 f7       	brne	.-14     	; 0x14b4 <__addsf3x+0x52>
    14c2:	7e f4       	brtc	.+30     	; 0x14e2 <__addsf3x+0x80>
    14c4:	1f 16       	cp	r1, r31
    14c6:	ba 0b       	sbc	r27, r26
    14c8:	62 0b       	sbc	r22, r18
    14ca:	73 0b       	sbc	r23, r19
    14cc:	84 0b       	sbc	r24, r20
    14ce:	ba f0       	brmi	.+46     	; 0x14fe <__addsf3x+0x9c>
    14d0:	91 50       	subi	r25, 0x01	; 1
    14d2:	a1 f0       	breq	.+40     	; 0x14fc <__addsf3x+0x9a>
    14d4:	ff 0f       	add	r31, r31
    14d6:	bb 1f       	adc	r27, r27
    14d8:	66 1f       	adc	r22, r22
    14da:	77 1f       	adc	r23, r23
    14dc:	88 1f       	adc	r24, r24
    14de:	c2 f7       	brpl	.-16     	; 0x14d0 <__addsf3x+0x6e>
    14e0:	0e c0       	rjmp	.+28     	; 0x14fe <__addsf3x+0x9c>
    14e2:	ba 0f       	add	r27, r26
    14e4:	62 1f       	adc	r22, r18
    14e6:	73 1f       	adc	r23, r19
    14e8:	84 1f       	adc	r24, r20
    14ea:	48 f4       	brcc	.+18     	; 0x14fe <__addsf3x+0x9c>
    14ec:	87 95       	ror	r24
    14ee:	77 95       	ror	r23
    14f0:	67 95       	ror	r22
    14f2:	b7 95       	ror	r27
    14f4:	f7 95       	ror	r31
    14f6:	9e 3f       	cpi	r25, 0xFE	; 254
    14f8:	08 f0       	brcs	.+2      	; 0x14fc <__addsf3x+0x9a>
    14fa:	b0 cf       	rjmp	.-160    	; 0x145c <__addsf3+0x28>
    14fc:	93 95       	inc	r25
    14fe:	88 0f       	add	r24, r24
    1500:	08 f0       	brcs	.+2      	; 0x1504 <__addsf3x+0xa2>
    1502:	99 27       	eor	r25, r25
    1504:	ee 0f       	add	r30, r30
    1506:	97 95       	ror	r25
    1508:	87 95       	ror	r24
    150a:	08 95       	ret

0000150c <__cmpsf2>:
    150c:	0e 94 70 0b 	call	0x16e0	; 0x16e0 <__fp_cmp>
    1510:	08 f4       	brcc	.+2      	; 0x1514 <__cmpsf2+0x8>
    1512:	81 e0       	ldi	r24, 0x01	; 1
    1514:	08 95       	ret

00001516 <__divsf3>:
    1516:	0e 94 9f 0a 	call	0x153e	; 0x153e <__divsf3x>
    151a:	0c 94 ab 0b 	jmp	0x1756	; 0x1756 <__fp_round>
    151e:	0e 94 a4 0b 	call	0x1748	; 0x1748 <__fp_pscB>
    1522:	58 f0       	brcs	.+22     	; 0x153a <__divsf3+0x24>
    1524:	0e 94 9d 0b 	call	0x173a	; 0x173a <__fp_pscA>
    1528:	40 f0       	brcs	.+16     	; 0x153a <__divsf3+0x24>
    152a:	29 f4       	brne	.+10     	; 0x1536 <__divsf3+0x20>
    152c:	5f 3f       	cpi	r21, 0xFF	; 255
    152e:	29 f0       	breq	.+10     	; 0x153a <__divsf3+0x24>
    1530:	0c 94 94 0b 	jmp	0x1728	; 0x1728 <__fp_inf>
    1534:	51 11       	cpse	r21, r1
    1536:	0c 94 df 0b 	jmp	0x17be	; 0x17be <__fp_szero>
    153a:	0c 94 9a 0b 	jmp	0x1734	; 0x1734 <__fp_nan>

0000153e <__divsf3x>:
    153e:	0e 94 bc 0b 	call	0x1778	; 0x1778 <__fp_split3>
    1542:	68 f3       	brcs	.-38     	; 0x151e <__divsf3+0x8>

00001544 <__divsf3_pse>:
    1544:	99 23       	and	r25, r25
    1546:	b1 f3       	breq	.-20     	; 0x1534 <__divsf3+0x1e>
    1548:	55 23       	and	r21, r21
    154a:	91 f3       	breq	.-28     	; 0x1530 <__divsf3+0x1a>
    154c:	95 1b       	sub	r25, r21
    154e:	55 0b       	sbc	r21, r21
    1550:	bb 27       	eor	r27, r27
    1552:	aa 27       	eor	r26, r26
    1554:	62 17       	cp	r22, r18
    1556:	73 07       	cpc	r23, r19
    1558:	84 07       	cpc	r24, r20
    155a:	38 f0       	brcs	.+14     	; 0x156a <__divsf3_pse+0x26>
    155c:	9f 5f       	subi	r25, 0xFF	; 255
    155e:	5f 4f       	sbci	r21, 0xFF	; 255
    1560:	22 0f       	add	r18, r18
    1562:	33 1f       	adc	r19, r19
    1564:	44 1f       	adc	r20, r20
    1566:	aa 1f       	adc	r26, r26
    1568:	a9 f3       	breq	.-22     	; 0x1554 <__divsf3_pse+0x10>
    156a:	35 d0       	rcall	.+106    	; 0x15d6 <__divsf3_pse+0x92>
    156c:	0e 2e       	mov	r0, r30
    156e:	3a f0       	brmi	.+14     	; 0x157e <__divsf3_pse+0x3a>
    1570:	e0 e8       	ldi	r30, 0x80	; 128
    1572:	32 d0       	rcall	.+100    	; 0x15d8 <__divsf3_pse+0x94>
    1574:	91 50       	subi	r25, 0x01	; 1
    1576:	50 40       	sbci	r21, 0x00	; 0
    1578:	e6 95       	lsr	r30
    157a:	00 1c       	adc	r0, r0
    157c:	ca f7       	brpl	.-14     	; 0x1570 <__divsf3_pse+0x2c>
    157e:	2b d0       	rcall	.+86     	; 0x15d6 <__divsf3_pse+0x92>
    1580:	fe 2f       	mov	r31, r30
    1582:	29 d0       	rcall	.+82     	; 0x15d6 <__divsf3_pse+0x92>
    1584:	66 0f       	add	r22, r22
    1586:	77 1f       	adc	r23, r23
    1588:	88 1f       	adc	r24, r24
    158a:	bb 1f       	adc	r27, r27
    158c:	26 17       	cp	r18, r22
    158e:	37 07       	cpc	r19, r23
    1590:	48 07       	cpc	r20, r24
    1592:	ab 07       	cpc	r26, r27
    1594:	b0 e8       	ldi	r27, 0x80	; 128
    1596:	09 f0       	breq	.+2      	; 0x159a <__divsf3_pse+0x56>
    1598:	bb 0b       	sbc	r27, r27
    159a:	80 2d       	mov	r24, r0
    159c:	bf 01       	movw	r22, r30
    159e:	ff 27       	eor	r31, r31
    15a0:	93 58       	subi	r25, 0x83	; 131
    15a2:	5f 4f       	sbci	r21, 0xFF	; 255
    15a4:	3a f0       	brmi	.+14     	; 0x15b4 <__divsf3_pse+0x70>
    15a6:	9e 3f       	cpi	r25, 0xFE	; 254
    15a8:	51 05       	cpc	r21, r1
    15aa:	78 f0       	brcs	.+30     	; 0x15ca <__divsf3_pse+0x86>
    15ac:	0c 94 94 0b 	jmp	0x1728	; 0x1728 <__fp_inf>
    15b0:	0c 94 df 0b 	jmp	0x17be	; 0x17be <__fp_szero>
    15b4:	5f 3f       	cpi	r21, 0xFF	; 255
    15b6:	e4 f3       	brlt	.-8      	; 0x15b0 <__divsf3_pse+0x6c>
    15b8:	98 3e       	cpi	r25, 0xE8	; 232
    15ba:	d4 f3       	brlt	.-12     	; 0x15b0 <__divsf3_pse+0x6c>
    15bc:	86 95       	lsr	r24
    15be:	77 95       	ror	r23
    15c0:	67 95       	ror	r22
    15c2:	b7 95       	ror	r27
    15c4:	f7 95       	ror	r31
    15c6:	9f 5f       	subi	r25, 0xFF	; 255
    15c8:	c9 f7       	brne	.-14     	; 0x15bc <__divsf3_pse+0x78>
    15ca:	88 0f       	add	r24, r24
    15cc:	91 1d       	adc	r25, r1
    15ce:	96 95       	lsr	r25
    15d0:	87 95       	ror	r24
    15d2:	97 f9       	bld	r25, 7
    15d4:	08 95       	ret
    15d6:	e1 e0       	ldi	r30, 0x01	; 1
    15d8:	66 0f       	add	r22, r22
    15da:	77 1f       	adc	r23, r23
    15dc:	88 1f       	adc	r24, r24
    15de:	bb 1f       	adc	r27, r27
    15e0:	62 17       	cp	r22, r18
    15e2:	73 07       	cpc	r23, r19
    15e4:	84 07       	cpc	r24, r20
    15e6:	ba 07       	cpc	r27, r26
    15e8:	20 f0       	brcs	.+8      	; 0x15f2 <__divsf3_pse+0xae>
    15ea:	62 1b       	sub	r22, r18
    15ec:	73 0b       	sbc	r23, r19
    15ee:	84 0b       	sbc	r24, r20
    15f0:	ba 0b       	sbc	r27, r26
    15f2:	ee 1f       	adc	r30, r30
    15f4:	88 f7       	brcc	.-30     	; 0x15d8 <__divsf3_pse+0x94>
    15f6:	e0 95       	com	r30
    15f8:	08 95       	ret

000015fa <__fixsfsi>:
    15fa:	0e 94 04 0b 	call	0x1608	; 0x1608 <__fixunssfsi>
    15fe:	68 94       	set
    1600:	b1 11       	cpse	r27, r1
    1602:	0c 94 df 0b 	jmp	0x17be	; 0x17be <__fp_szero>
    1606:	08 95       	ret

00001608 <__fixunssfsi>:
    1608:	0e 94 c4 0b 	call	0x1788	; 0x1788 <__fp_splitA>
    160c:	88 f0       	brcs	.+34     	; 0x1630 <__fixunssfsi+0x28>
    160e:	9f 57       	subi	r25, 0x7F	; 127
    1610:	98 f0       	brcs	.+38     	; 0x1638 <__fixunssfsi+0x30>
    1612:	b9 2f       	mov	r27, r25
    1614:	99 27       	eor	r25, r25
    1616:	b7 51       	subi	r27, 0x17	; 23
    1618:	b0 f0       	brcs	.+44     	; 0x1646 <__fixunssfsi+0x3e>
    161a:	e1 f0       	breq	.+56     	; 0x1654 <__fixunssfsi+0x4c>
    161c:	66 0f       	add	r22, r22
    161e:	77 1f       	adc	r23, r23
    1620:	88 1f       	adc	r24, r24
    1622:	99 1f       	adc	r25, r25
    1624:	1a f0       	brmi	.+6      	; 0x162c <__fixunssfsi+0x24>
    1626:	ba 95       	dec	r27
    1628:	c9 f7       	brne	.-14     	; 0x161c <__fixunssfsi+0x14>
    162a:	14 c0       	rjmp	.+40     	; 0x1654 <__fixunssfsi+0x4c>
    162c:	b1 30       	cpi	r27, 0x01	; 1
    162e:	91 f0       	breq	.+36     	; 0x1654 <__fixunssfsi+0x4c>
    1630:	0e 94 de 0b 	call	0x17bc	; 0x17bc <__fp_zero>
    1634:	b1 e0       	ldi	r27, 0x01	; 1
    1636:	08 95       	ret
    1638:	0c 94 de 0b 	jmp	0x17bc	; 0x17bc <__fp_zero>
    163c:	67 2f       	mov	r22, r23
    163e:	78 2f       	mov	r23, r24
    1640:	88 27       	eor	r24, r24
    1642:	b8 5f       	subi	r27, 0xF8	; 248
    1644:	39 f0       	breq	.+14     	; 0x1654 <__fixunssfsi+0x4c>
    1646:	b9 3f       	cpi	r27, 0xF9	; 249
    1648:	cc f3       	brlt	.-14     	; 0x163c <__fixunssfsi+0x34>
    164a:	86 95       	lsr	r24
    164c:	77 95       	ror	r23
    164e:	67 95       	ror	r22
    1650:	b3 95       	inc	r27
    1652:	d9 f7       	brne	.-10     	; 0x164a <__fixunssfsi+0x42>
    1654:	3e f4       	brtc	.+14     	; 0x1664 <__fixunssfsi+0x5c>
    1656:	90 95       	com	r25
    1658:	80 95       	com	r24
    165a:	70 95       	com	r23
    165c:	61 95       	neg	r22
    165e:	7f 4f       	sbci	r23, 0xFF	; 255
    1660:	8f 4f       	sbci	r24, 0xFF	; 255
    1662:	9f 4f       	sbci	r25, 0xFF	; 255
    1664:	08 95       	ret

00001666 <__floatunsisf>:
    1666:	e8 94       	clt
    1668:	09 c0       	rjmp	.+18     	; 0x167c <__floatsisf+0x12>

0000166a <__floatsisf>:
    166a:	97 fb       	bst	r25, 7
    166c:	3e f4       	brtc	.+14     	; 0x167c <__floatsisf+0x12>
    166e:	90 95       	com	r25
    1670:	80 95       	com	r24
    1672:	70 95       	com	r23
    1674:	61 95       	neg	r22
    1676:	7f 4f       	sbci	r23, 0xFF	; 255
    1678:	8f 4f       	sbci	r24, 0xFF	; 255
    167a:	9f 4f       	sbci	r25, 0xFF	; 255
    167c:	99 23       	and	r25, r25
    167e:	a9 f0       	breq	.+42     	; 0x16aa <__floatsisf+0x40>
    1680:	f9 2f       	mov	r31, r25
    1682:	96 e9       	ldi	r25, 0x96	; 150
    1684:	bb 27       	eor	r27, r27
    1686:	93 95       	inc	r25
    1688:	f6 95       	lsr	r31
    168a:	87 95       	ror	r24
    168c:	77 95       	ror	r23
    168e:	67 95       	ror	r22
    1690:	b7 95       	ror	r27
    1692:	f1 11       	cpse	r31, r1
    1694:	f8 cf       	rjmp	.-16     	; 0x1686 <__floatsisf+0x1c>
    1696:	fa f4       	brpl	.+62     	; 0x16d6 <__floatsisf+0x6c>
    1698:	bb 0f       	add	r27, r27
    169a:	11 f4       	brne	.+4      	; 0x16a0 <__floatsisf+0x36>
    169c:	60 ff       	sbrs	r22, 0
    169e:	1b c0       	rjmp	.+54     	; 0x16d6 <__floatsisf+0x6c>
    16a0:	6f 5f       	subi	r22, 0xFF	; 255
    16a2:	7f 4f       	sbci	r23, 0xFF	; 255
    16a4:	8f 4f       	sbci	r24, 0xFF	; 255
    16a6:	9f 4f       	sbci	r25, 0xFF	; 255
    16a8:	16 c0       	rjmp	.+44     	; 0x16d6 <__floatsisf+0x6c>
    16aa:	88 23       	and	r24, r24
    16ac:	11 f0       	breq	.+4      	; 0x16b2 <__floatsisf+0x48>
    16ae:	96 e9       	ldi	r25, 0x96	; 150
    16b0:	11 c0       	rjmp	.+34     	; 0x16d4 <__floatsisf+0x6a>
    16b2:	77 23       	and	r23, r23
    16b4:	21 f0       	breq	.+8      	; 0x16be <__floatsisf+0x54>
    16b6:	9e e8       	ldi	r25, 0x8E	; 142
    16b8:	87 2f       	mov	r24, r23
    16ba:	76 2f       	mov	r23, r22
    16bc:	05 c0       	rjmp	.+10     	; 0x16c8 <__floatsisf+0x5e>
    16be:	66 23       	and	r22, r22
    16c0:	71 f0       	breq	.+28     	; 0x16de <__floatsisf+0x74>
    16c2:	96 e8       	ldi	r25, 0x86	; 134
    16c4:	86 2f       	mov	r24, r22
    16c6:	70 e0       	ldi	r23, 0x00	; 0
    16c8:	60 e0       	ldi	r22, 0x00	; 0
    16ca:	2a f0       	brmi	.+10     	; 0x16d6 <__floatsisf+0x6c>
    16cc:	9a 95       	dec	r25
    16ce:	66 0f       	add	r22, r22
    16d0:	77 1f       	adc	r23, r23
    16d2:	88 1f       	adc	r24, r24
    16d4:	da f7       	brpl	.-10     	; 0x16cc <__floatsisf+0x62>
    16d6:	88 0f       	add	r24, r24
    16d8:	96 95       	lsr	r25
    16da:	87 95       	ror	r24
    16dc:	97 f9       	bld	r25, 7
    16de:	08 95       	ret

000016e0 <__fp_cmp>:
    16e0:	99 0f       	add	r25, r25
    16e2:	00 08       	sbc	r0, r0
    16e4:	55 0f       	add	r21, r21
    16e6:	aa 0b       	sbc	r26, r26
    16e8:	e0 e8       	ldi	r30, 0x80	; 128
    16ea:	fe ef       	ldi	r31, 0xFE	; 254
    16ec:	16 16       	cp	r1, r22
    16ee:	17 06       	cpc	r1, r23
    16f0:	e8 07       	cpc	r30, r24
    16f2:	f9 07       	cpc	r31, r25
    16f4:	c0 f0       	brcs	.+48     	; 0x1726 <__fp_cmp+0x46>
    16f6:	12 16       	cp	r1, r18
    16f8:	13 06       	cpc	r1, r19
    16fa:	e4 07       	cpc	r30, r20
    16fc:	f5 07       	cpc	r31, r21
    16fe:	98 f0       	brcs	.+38     	; 0x1726 <__fp_cmp+0x46>
    1700:	62 1b       	sub	r22, r18
    1702:	73 0b       	sbc	r23, r19
    1704:	84 0b       	sbc	r24, r20
    1706:	95 0b       	sbc	r25, r21
    1708:	39 f4       	brne	.+14     	; 0x1718 <__fp_cmp+0x38>
    170a:	0a 26       	eor	r0, r26
    170c:	61 f0       	breq	.+24     	; 0x1726 <__fp_cmp+0x46>
    170e:	23 2b       	or	r18, r19
    1710:	24 2b       	or	r18, r20
    1712:	25 2b       	or	r18, r21
    1714:	21 f4       	brne	.+8      	; 0x171e <__fp_cmp+0x3e>
    1716:	08 95       	ret
    1718:	0a 26       	eor	r0, r26
    171a:	09 f4       	brne	.+2      	; 0x171e <__fp_cmp+0x3e>
    171c:	a1 40       	sbci	r26, 0x01	; 1
    171e:	a6 95       	lsr	r26
    1720:	8f ef       	ldi	r24, 0xFF	; 255
    1722:	81 1d       	adc	r24, r1
    1724:	81 1d       	adc	r24, r1
    1726:	08 95       	ret

00001728 <__fp_inf>:
    1728:	97 f9       	bld	r25, 7
    172a:	9f 67       	ori	r25, 0x7F	; 127
    172c:	80 e8       	ldi	r24, 0x80	; 128
    172e:	70 e0       	ldi	r23, 0x00	; 0
    1730:	60 e0       	ldi	r22, 0x00	; 0
    1732:	08 95       	ret

00001734 <__fp_nan>:
    1734:	9f ef       	ldi	r25, 0xFF	; 255
    1736:	80 ec       	ldi	r24, 0xC0	; 192
    1738:	08 95       	ret

0000173a <__fp_pscA>:
    173a:	00 24       	eor	r0, r0
    173c:	0a 94       	dec	r0
    173e:	16 16       	cp	r1, r22
    1740:	17 06       	cpc	r1, r23
    1742:	18 06       	cpc	r1, r24
    1744:	09 06       	cpc	r0, r25
    1746:	08 95       	ret

00001748 <__fp_pscB>:
    1748:	00 24       	eor	r0, r0
    174a:	0a 94       	dec	r0
    174c:	12 16       	cp	r1, r18
    174e:	13 06       	cpc	r1, r19
    1750:	14 06       	cpc	r1, r20
    1752:	05 06       	cpc	r0, r21
    1754:	08 95       	ret

00001756 <__fp_round>:
    1756:	09 2e       	mov	r0, r25
    1758:	03 94       	inc	r0
    175a:	00 0c       	add	r0, r0
    175c:	11 f4       	brne	.+4      	; 0x1762 <__fp_round+0xc>
    175e:	88 23       	and	r24, r24
    1760:	52 f0       	brmi	.+20     	; 0x1776 <__fp_round+0x20>
    1762:	bb 0f       	add	r27, r27
    1764:	40 f4       	brcc	.+16     	; 0x1776 <__fp_round+0x20>
    1766:	bf 2b       	or	r27, r31
    1768:	11 f4       	brne	.+4      	; 0x176e <__fp_round+0x18>
    176a:	60 ff       	sbrs	r22, 0
    176c:	04 c0       	rjmp	.+8      	; 0x1776 <__fp_round+0x20>
    176e:	6f 5f       	subi	r22, 0xFF	; 255
    1770:	7f 4f       	sbci	r23, 0xFF	; 255
    1772:	8f 4f       	sbci	r24, 0xFF	; 255
    1774:	9f 4f       	sbci	r25, 0xFF	; 255
    1776:	08 95       	ret

00001778 <__fp_split3>:
    1778:	57 fd       	sbrc	r21, 7
    177a:	90 58       	subi	r25, 0x80	; 128
    177c:	44 0f       	add	r20, r20
    177e:	55 1f       	adc	r21, r21
    1780:	59 f0       	breq	.+22     	; 0x1798 <__fp_splitA+0x10>
    1782:	5f 3f       	cpi	r21, 0xFF	; 255
    1784:	71 f0       	breq	.+28     	; 0x17a2 <__fp_splitA+0x1a>
    1786:	47 95       	ror	r20

00001788 <__fp_splitA>:
    1788:	88 0f       	add	r24, r24
    178a:	97 fb       	bst	r25, 7
    178c:	99 1f       	adc	r25, r25
    178e:	61 f0       	breq	.+24     	; 0x17a8 <__fp_splitA+0x20>
    1790:	9f 3f       	cpi	r25, 0xFF	; 255
    1792:	79 f0       	breq	.+30     	; 0x17b2 <__fp_splitA+0x2a>
    1794:	87 95       	ror	r24
    1796:	08 95       	ret
    1798:	12 16       	cp	r1, r18
    179a:	13 06       	cpc	r1, r19
    179c:	14 06       	cpc	r1, r20
    179e:	55 1f       	adc	r21, r21
    17a0:	f2 cf       	rjmp	.-28     	; 0x1786 <__fp_split3+0xe>
    17a2:	46 95       	lsr	r20
    17a4:	f1 df       	rcall	.-30     	; 0x1788 <__fp_splitA>
    17a6:	08 c0       	rjmp	.+16     	; 0x17b8 <__fp_splitA+0x30>
    17a8:	16 16       	cp	r1, r22
    17aa:	17 06       	cpc	r1, r23
    17ac:	18 06       	cpc	r1, r24
    17ae:	99 1f       	adc	r25, r25
    17b0:	f1 cf       	rjmp	.-30     	; 0x1794 <__fp_splitA+0xc>
    17b2:	86 95       	lsr	r24
    17b4:	71 05       	cpc	r23, r1
    17b6:	61 05       	cpc	r22, r1
    17b8:	08 94       	sec
    17ba:	08 95       	ret

000017bc <__fp_zero>:
    17bc:	e8 94       	clt

000017be <__fp_szero>:
    17be:	bb 27       	eor	r27, r27
    17c0:	66 27       	eor	r22, r22
    17c2:	77 27       	eor	r23, r23
    17c4:	cb 01       	movw	r24, r22
    17c6:	97 f9       	bld	r25, 7
    17c8:	08 95       	ret

000017ca <__mulsf3>:
    17ca:	0e 94 f8 0b 	call	0x17f0	; 0x17f0 <__mulsf3x>
    17ce:	0c 94 ab 0b 	jmp	0x1756	; 0x1756 <__fp_round>
    17d2:	0e 94 9d 0b 	call	0x173a	; 0x173a <__fp_pscA>
    17d6:	38 f0       	brcs	.+14     	; 0x17e6 <__mulsf3+0x1c>
    17d8:	0e 94 a4 0b 	call	0x1748	; 0x1748 <__fp_pscB>
    17dc:	20 f0       	brcs	.+8      	; 0x17e6 <__mulsf3+0x1c>
    17de:	95 23       	and	r25, r21
    17e0:	11 f0       	breq	.+4      	; 0x17e6 <__mulsf3+0x1c>
    17e2:	0c 94 94 0b 	jmp	0x1728	; 0x1728 <__fp_inf>
    17e6:	0c 94 9a 0b 	jmp	0x1734	; 0x1734 <__fp_nan>
    17ea:	11 24       	eor	r1, r1
    17ec:	0c 94 df 0b 	jmp	0x17be	; 0x17be <__fp_szero>

000017f0 <__mulsf3x>:
    17f0:	0e 94 bc 0b 	call	0x1778	; 0x1778 <__fp_split3>
    17f4:	70 f3       	brcs	.-36     	; 0x17d2 <__mulsf3+0x8>

000017f6 <__mulsf3_pse>:
    17f6:	95 9f       	mul	r25, r21
    17f8:	c1 f3       	breq	.-16     	; 0x17ea <__mulsf3+0x20>
    17fa:	95 0f       	add	r25, r21
    17fc:	50 e0       	ldi	r21, 0x00	; 0
    17fe:	55 1f       	adc	r21, r21
    1800:	62 9f       	mul	r22, r18
    1802:	f0 01       	movw	r30, r0
    1804:	72 9f       	mul	r23, r18
    1806:	bb 27       	eor	r27, r27
    1808:	f0 0d       	add	r31, r0
    180a:	b1 1d       	adc	r27, r1
    180c:	63 9f       	mul	r22, r19
    180e:	aa 27       	eor	r26, r26
    1810:	f0 0d       	add	r31, r0
    1812:	b1 1d       	adc	r27, r1
    1814:	aa 1f       	adc	r26, r26
    1816:	64 9f       	mul	r22, r20
    1818:	66 27       	eor	r22, r22
    181a:	b0 0d       	add	r27, r0
    181c:	a1 1d       	adc	r26, r1
    181e:	66 1f       	adc	r22, r22
    1820:	82 9f       	mul	r24, r18
    1822:	22 27       	eor	r18, r18
    1824:	b0 0d       	add	r27, r0
    1826:	a1 1d       	adc	r26, r1
    1828:	62 1f       	adc	r22, r18
    182a:	73 9f       	mul	r23, r19
    182c:	b0 0d       	add	r27, r0
    182e:	a1 1d       	adc	r26, r1
    1830:	62 1f       	adc	r22, r18
    1832:	83 9f       	mul	r24, r19
    1834:	a0 0d       	add	r26, r0
    1836:	61 1d       	adc	r22, r1
    1838:	22 1f       	adc	r18, r18
    183a:	74 9f       	mul	r23, r20
    183c:	33 27       	eor	r19, r19
    183e:	a0 0d       	add	r26, r0
    1840:	61 1d       	adc	r22, r1
    1842:	23 1f       	adc	r18, r19
    1844:	84 9f       	mul	r24, r20
    1846:	60 0d       	add	r22, r0
    1848:	21 1d       	adc	r18, r1
    184a:	82 2f       	mov	r24, r18
    184c:	76 2f       	mov	r23, r22
    184e:	6a 2f       	mov	r22, r26
    1850:	11 24       	eor	r1, r1
    1852:	9f 57       	subi	r25, 0x7F	; 127
    1854:	50 40       	sbci	r21, 0x00	; 0
    1856:	9a f0       	brmi	.+38     	; 0x187e <__mulsf3_pse+0x88>
    1858:	f1 f0       	breq	.+60     	; 0x1896 <__mulsf3_pse+0xa0>
    185a:	88 23       	and	r24, r24
    185c:	4a f0       	brmi	.+18     	; 0x1870 <__mulsf3_pse+0x7a>
    185e:	ee 0f       	add	r30, r30
    1860:	ff 1f       	adc	r31, r31
    1862:	bb 1f       	adc	r27, r27
    1864:	66 1f       	adc	r22, r22
    1866:	77 1f       	adc	r23, r23
    1868:	88 1f       	adc	r24, r24
    186a:	91 50       	subi	r25, 0x01	; 1
    186c:	50 40       	sbci	r21, 0x00	; 0
    186e:	a9 f7       	brne	.-22     	; 0x185a <__mulsf3_pse+0x64>
    1870:	9e 3f       	cpi	r25, 0xFE	; 254
    1872:	51 05       	cpc	r21, r1
    1874:	80 f0       	brcs	.+32     	; 0x1896 <__mulsf3_pse+0xa0>
    1876:	0c 94 94 0b 	jmp	0x1728	; 0x1728 <__fp_inf>
    187a:	0c 94 df 0b 	jmp	0x17be	; 0x17be <__fp_szero>
    187e:	5f 3f       	cpi	r21, 0xFF	; 255
    1880:	e4 f3       	brlt	.-8      	; 0x187a <__mulsf3_pse+0x84>
    1882:	98 3e       	cpi	r25, 0xE8	; 232
    1884:	d4 f3       	brlt	.-12     	; 0x187a <__mulsf3_pse+0x84>
    1886:	86 95       	lsr	r24
    1888:	77 95       	ror	r23
    188a:	67 95       	ror	r22
    188c:	b7 95       	ror	r27
    188e:	f7 95       	ror	r31
    1890:	e7 95       	ror	r30
    1892:	9f 5f       	subi	r25, 0xFF	; 255
    1894:	c1 f7       	brne	.-16     	; 0x1886 <__mulsf3_pse+0x90>
    1896:	fe 2b       	or	r31, r30
    1898:	88 0f       	add	r24, r24
    189a:	91 1d       	adc	r25, r1
    189c:	96 95       	lsr	r25
    189e:	87 95       	ror	r24
    18a0:	97 f9       	bld	r25, 7
    18a2:	08 95       	ret

000018a4 <pow>:
    18a4:	fa 01       	movw	r30, r20
    18a6:	ee 0f       	add	r30, r30
    18a8:	ff 1f       	adc	r31, r31
    18aa:	30 96       	adiw	r30, 0x00	; 0
    18ac:	21 05       	cpc	r18, r1
    18ae:	31 05       	cpc	r19, r1
    18b0:	a1 f1       	breq	.+104    	; 0x191a <pow+0x76>
    18b2:	61 15       	cp	r22, r1
    18b4:	71 05       	cpc	r23, r1
    18b6:	61 f4       	brne	.+24     	; 0x18d0 <pow+0x2c>
    18b8:	80 38       	cpi	r24, 0x80	; 128
    18ba:	bf e3       	ldi	r27, 0x3F	; 63
    18bc:	9b 07       	cpc	r25, r27
    18be:	49 f1       	breq	.+82     	; 0x1912 <pow+0x6e>
    18c0:	68 94       	set
    18c2:	90 38       	cpi	r25, 0x80	; 128
    18c4:	81 05       	cpc	r24, r1
    18c6:	61 f0       	breq	.+24     	; 0x18e0 <pow+0x3c>
    18c8:	80 38       	cpi	r24, 0x80	; 128
    18ca:	bf ef       	ldi	r27, 0xFF	; 255
    18cc:	9b 07       	cpc	r25, r27
    18ce:	41 f0       	breq	.+16     	; 0x18e0 <pow+0x3c>
    18d0:	99 23       	and	r25, r25
    18d2:	4a f5       	brpl	.+82     	; 0x1926 <pow+0x82>
    18d4:	ff 3f       	cpi	r31, 0xFF	; 255
    18d6:	e1 05       	cpc	r30, r1
    18d8:	31 05       	cpc	r19, r1
    18da:	21 05       	cpc	r18, r1
    18dc:	19 f1       	breq	.+70     	; 0x1924 <pow+0x80>
    18de:	e8 94       	clt
    18e0:	08 94       	sec
    18e2:	e7 95       	ror	r30
    18e4:	d9 01       	movw	r26, r18
    18e6:	aa 23       	and	r26, r26
    18e8:	29 f4       	brne	.+10     	; 0x18f4 <pow+0x50>
    18ea:	ab 2f       	mov	r26, r27
    18ec:	be 2f       	mov	r27, r30
    18ee:	f8 5f       	subi	r31, 0xF8	; 248
    18f0:	d0 f3       	brcs	.-12     	; 0x18e6 <pow+0x42>
    18f2:	10 c0       	rjmp	.+32     	; 0x1914 <pow+0x70>
    18f4:	ff 5f       	subi	r31, 0xFF	; 255
    18f6:	70 f4       	brcc	.+28     	; 0x1914 <pow+0x70>
    18f8:	a6 95       	lsr	r26
    18fa:	e0 f7       	brcc	.-8      	; 0x18f4 <pow+0x50>
    18fc:	f7 39       	cpi	r31, 0x97	; 151
    18fe:	50 f0       	brcs	.+20     	; 0x1914 <pow+0x70>
    1900:	19 f0       	breq	.+6      	; 0x1908 <pow+0x64>
    1902:	ff 3a       	cpi	r31, 0xAF	; 175
    1904:	38 f4       	brcc	.+14     	; 0x1914 <pow+0x70>
    1906:	9f 77       	andi	r25, 0x7F	; 127
    1908:	9f 93       	push	r25
    190a:	0d d0       	rcall	.+26     	; 0x1926 <pow+0x82>
    190c:	0f 90       	pop	r0
    190e:	07 fc       	sbrc	r0, 7
    1910:	90 58       	subi	r25, 0x80	; 128
    1912:	08 95       	ret
    1914:	46 f0       	brts	.+16     	; 0x1926 <pow+0x82>
    1916:	0c 94 9a 0b 	jmp	0x1734	; 0x1734 <__fp_nan>
    191a:	60 e0       	ldi	r22, 0x00	; 0
    191c:	70 e0       	ldi	r23, 0x00	; 0
    191e:	80 e8       	ldi	r24, 0x80	; 128
    1920:	9f e3       	ldi	r25, 0x3F	; 63
    1922:	08 95       	ret
    1924:	4f e7       	ldi	r20, 0x7F	; 127
    1926:	9f 77       	andi	r25, 0x7F	; 127
    1928:	5f 93       	push	r21
    192a:	4f 93       	push	r20
    192c:	3f 93       	push	r19
    192e:	2f 93       	push	r18
    1930:	0e 94 99 0d 	call	0x1b32	; 0x1b32 <log>
    1934:	2f 91       	pop	r18
    1936:	3f 91       	pop	r19
    1938:	4f 91       	pop	r20
    193a:	5f 91       	pop	r21
    193c:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <__mulsf3>
    1940:	0c 94 b5 0c 	jmp	0x196a	; 0x196a <exp>

00001944 <trunc>:
    1944:	0e 94 37 0d 	call	0x1a6e	; 0x1a6e <__fp_trunc>
    1948:	30 f0       	brcs	.+12     	; 0x1956 <trunc+0x12>
    194a:	9f 37       	cpi	r25, 0x7F	; 127
    194c:	10 f4       	brcc	.+4      	; 0x1952 <trunc+0xe>
    194e:	0c 94 df 0b 	jmp	0x17be	; 0x17be <__fp_szero>
    1952:	0c 94 e7 0c 	jmp	0x19ce	; 0x19ce <__fp_mintl>
    1956:	0c 94 02 0d 	jmp	0x1a04	; 0x1a04 <__fp_mpack>
    195a:	29 f4       	brne	.+10     	; 0x1966 <trunc+0x22>
    195c:	16 f0       	brts	.+4      	; 0x1962 <trunc+0x1e>
    195e:	0c 94 94 0b 	jmp	0x1728	; 0x1728 <__fp_inf>
    1962:	0c 94 de 0b 	jmp	0x17bc	; 0x17bc <__fp_zero>
    1966:	0c 94 9a 0b 	jmp	0x1734	; 0x1734 <__fp_nan>

0000196a <exp>:
    196a:	0e 94 c4 0b 	call	0x1788	; 0x1788 <__fp_splitA>
    196e:	a8 f3       	brcs	.-22     	; 0x195a <trunc+0x16>
    1970:	96 38       	cpi	r25, 0x86	; 134
    1972:	a0 f7       	brcc	.-24     	; 0x195c <trunc+0x18>
    1974:	07 f8       	bld	r0, 7
    1976:	0f 92       	push	r0
    1978:	e8 94       	clt
    197a:	2b e3       	ldi	r18, 0x3B	; 59
    197c:	3a ea       	ldi	r19, 0xAA	; 170
    197e:	48 eb       	ldi	r20, 0xB8	; 184
    1980:	5f e7       	ldi	r21, 0x7F	; 127
    1982:	0e 94 fb 0b 	call	0x17f6	; 0x17f6 <__mulsf3_pse>
    1986:	0f 92       	push	r0
    1988:	0f 92       	push	r0
    198a:	0f 92       	push	r0
    198c:	4d b7       	in	r20, 0x3d	; 61
    198e:	5e b7       	in	r21, 0x3e	; 62
    1990:	0f 92       	push	r0
    1992:	0e 94 e1 0d 	call	0x1bc2	; 0x1bc2 <modf>
    1996:	ec ea       	ldi	r30, 0xAC	; 172
    1998:	f0 e0       	ldi	r31, 0x00	; 0
    199a:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <__fp_powser>
    199e:	4f 91       	pop	r20
    19a0:	5f 91       	pop	r21
    19a2:	ef 91       	pop	r30
    19a4:	ff 91       	pop	r31
    19a6:	e5 95       	asr	r30
    19a8:	ee 1f       	adc	r30, r30
    19aa:	ff 1f       	adc	r31, r31
    19ac:	49 f0       	breq	.+18     	; 0x19c0 <exp+0x56>
    19ae:	fe 57       	subi	r31, 0x7E	; 126
    19b0:	e0 68       	ori	r30, 0x80	; 128
    19b2:	44 27       	eor	r20, r20
    19b4:	ee 0f       	add	r30, r30
    19b6:	44 1f       	adc	r20, r20
    19b8:	fa 95       	dec	r31
    19ba:	e1 f7       	brne	.-8      	; 0x19b4 <exp+0x4a>
    19bc:	41 95       	neg	r20
    19be:	55 0b       	sbc	r21, r21
    19c0:	0e 94 5b 0d 	call	0x1ab6	; 0x1ab6 <ldexp>
    19c4:	0f 90       	pop	r0
    19c6:	07 fe       	sbrs	r0, 7
    19c8:	0c 94 4f 0d 	jmp	0x1a9e	; 0x1a9e <inverse>
    19cc:	08 95       	ret

000019ce <__fp_mintl>:
    19ce:	88 23       	and	r24, r24
    19d0:	71 f4       	brne	.+28     	; 0x19ee <__fp_mintl+0x20>
    19d2:	77 23       	and	r23, r23
    19d4:	21 f0       	breq	.+8      	; 0x19de <__fp_mintl+0x10>
    19d6:	98 50       	subi	r25, 0x08	; 8
    19d8:	87 2b       	or	r24, r23
    19da:	76 2f       	mov	r23, r22
    19dc:	07 c0       	rjmp	.+14     	; 0x19ec <__fp_mintl+0x1e>
    19de:	66 23       	and	r22, r22
    19e0:	11 f4       	brne	.+4      	; 0x19e6 <__fp_mintl+0x18>
    19e2:	99 27       	eor	r25, r25
    19e4:	0d c0       	rjmp	.+26     	; 0x1a00 <__fp_mintl+0x32>
    19e6:	90 51       	subi	r25, 0x10	; 16
    19e8:	86 2b       	or	r24, r22
    19ea:	70 e0       	ldi	r23, 0x00	; 0
    19ec:	60 e0       	ldi	r22, 0x00	; 0
    19ee:	2a f0       	brmi	.+10     	; 0x19fa <__fp_mintl+0x2c>
    19f0:	9a 95       	dec	r25
    19f2:	66 0f       	add	r22, r22
    19f4:	77 1f       	adc	r23, r23
    19f6:	88 1f       	adc	r24, r24
    19f8:	da f7       	brpl	.-10     	; 0x19f0 <__fp_mintl+0x22>
    19fa:	88 0f       	add	r24, r24
    19fc:	96 95       	lsr	r25
    19fe:	87 95       	ror	r24
    1a00:	97 f9       	bld	r25, 7
    1a02:	08 95       	ret

00001a04 <__fp_mpack>:
    1a04:	9f 3f       	cpi	r25, 0xFF	; 255
    1a06:	31 f0       	breq	.+12     	; 0x1a14 <__fp_mpack_finite+0xc>

00001a08 <__fp_mpack_finite>:
    1a08:	91 50       	subi	r25, 0x01	; 1
    1a0a:	20 f4       	brcc	.+8      	; 0x1a14 <__fp_mpack_finite+0xc>
    1a0c:	87 95       	ror	r24
    1a0e:	77 95       	ror	r23
    1a10:	67 95       	ror	r22
    1a12:	b7 95       	ror	r27
    1a14:	88 0f       	add	r24, r24
    1a16:	91 1d       	adc	r25, r1
    1a18:	96 95       	lsr	r25
    1a1a:	87 95       	ror	r24
    1a1c:	97 f9       	bld	r25, 7
    1a1e:	08 95       	ret

00001a20 <__fp_powser>:
    1a20:	df 93       	push	r29
    1a22:	cf 93       	push	r28
    1a24:	1f 93       	push	r17
    1a26:	0f 93       	push	r16
    1a28:	ff 92       	push	r15
    1a2a:	ef 92       	push	r14
    1a2c:	df 92       	push	r13
    1a2e:	7b 01       	movw	r14, r22
    1a30:	8c 01       	movw	r16, r24
    1a32:	68 94       	set
    1a34:	06 c0       	rjmp	.+12     	; 0x1a42 <__fp_powser+0x22>
    1a36:	da 2e       	mov	r13, r26
    1a38:	ef 01       	movw	r28, r30
    1a3a:	0e 94 f8 0b 	call	0x17f0	; 0x17f0 <__mulsf3x>
    1a3e:	fe 01       	movw	r30, r28
    1a40:	e8 94       	clt
    1a42:	a5 91       	lpm	r26, Z+
    1a44:	25 91       	lpm	r18, Z+
    1a46:	35 91       	lpm	r19, Z+
    1a48:	45 91       	lpm	r20, Z+
    1a4a:	55 91       	lpm	r21, Z+
    1a4c:	a6 f3       	brts	.-24     	; 0x1a36 <__fp_powser+0x16>
    1a4e:	ef 01       	movw	r28, r30
    1a50:	0e 94 31 0a 	call	0x1462	; 0x1462 <__addsf3x>
    1a54:	fe 01       	movw	r30, r28
    1a56:	97 01       	movw	r18, r14
    1a58:	a8 01       	movw	r20, r16
    1a5a:	da 94       	dec	r13
    1a5c:	69 f7       	brne	.-38     	; 0x1a38 <__fp_powser+0x18>
    1a5e:	df 90       	pop	r13
    1a60:	ef 90       	pop	r14
    1a62:	ff 90       	pop	r15
    1a64:	0f 91       	pop	r16
    1a66:	1f 91       	pop	r17
    1a68:	cf 91       	pop	r28
    1a6a:	df 91       	pop	r29
    1a6c:	08 95       	ret

00001a6e <__fp_trunc>:
    1a6e:	0e 94 c4 0b 	call	0x1788	; 0x1788 <__fp_splitA>
    1a72:	a0 f0       	brcs	.+40     	; 0x1a9c <__fp_trunc+0x2e>
    1a74:	be e7       	ldi	r27, 0x7E	; 126
    1a76:	b9 17       	cp	r27, r25
    1a78:	88 f4       	brcc	.+34     	; 0x1a9c <__fp_trunc+0x2e>
    1a7a:	bb 27       	eor	r27, r27
    1a7c:	9f 38       	cpi	r25, 0x8F	; 143
    1a7e:	60 f4       	brcc	.+24     	; 0x1a98 <__fp_trunc+0x2a>
    1a80:	16 16       	cp	r1, r22
    1a82:	b1 1d       	adc	r27, r1
    1a84:	67 2f       	mov	r22, r23
    1a86:	78 2f       	mov	r23, r24
    1a88:	88 27       	eor	r24, r24
    1a8a:	98 5f       	subi	r25, 0xF8	; 248
    1a8c:	f7 cf       	rjmp	.-18     	; 0x1a7c <__fp_trunc+0xe>
    1a8e:	86 95       	lsr	r24
    1a90:	77 95       	ror	r23
    1a92:	67 95       	ror	r22
    1a94:	b1 1d       	adc	r27, r1
    1a96:	93 95       	inc	r25
    1a98:	96 39       	cpi	r25, 0x96	; 150
    1a9a:	c8 f3       	brcs	.-14     	; 0x1a8e <__fp_trunc+0x20>
    1a9c:	08 95       	ret

00001a9e <inverse>:
    1a9e:	9b 01       	movw	r18, r22
    1aa0:	ac 01       	movw	r20, r24
    1aa2:	60 e0       	ldi	r22, 0x00	; 0
    1aa4:	70 e0       	ldi	r23, 0x00	; 0
    1aa6:	80 e8       	ldi	r24, 0x80	; 128
    1aa8:	9f e3       	ldi	r25, 0x3F	; 63
    1aaa:	0c 94 8b 0a 	jmp	0x1516	; 0x1516 <__divsf3>
    1aae:	0c 94 94 0b 	jmp	0x1728	; 0x1728 <__fp_inf>
    1ab2:	0c 94 02 0d 	jmp	0x1a04	; 0x1a04 <__fp_mpack>

00001ab6 <ldexp>:
    1ab6:	0e 94 c4 0b 	call	0x1788	; 0x1788 <__fp_splitA>
    1aba:	d8 f3       	brcs	.-10     	; 0x1ab2 <inverse+0x14>
    1abc:	99 23       	and	r25, r25
    1abe:	c9 f3       	breq	.-14     	; 0x1ab2 <inverse+0x14>
    1ac0:	94 0f       	add	r25, r20
    1ac2:	51 1d       	adc	r21, r1
    1ac4:	a3 f3       	brvs	.-24     	; 0x1aae <inverse+0x10>
    1ac6:	91 50       	subi	r25, 0x01	; 1
    1ac8:	50 40       	sbci	r21, 0x00	; 0
    1aca:	94 f0       	brlt	.+36     	; 0x1af0 <ldexp+0x3a>
    1acc:	59 f0       	breq	.+22     	; 0x1ae4 <ldexp+0x2e>
    1ace:	88 23       	and	r24, r24
    1ad0:	32 f0       	brmi	.+12     	; 0x1ade <ldexp+0x28>
    1ad2:	66 0f       	add	r22, r22
    1ad4:	77 1f       	adc	r23, r23
    1ad6:	88 1f       	adc	r24, r24
    1ad8:	91 50       	subi	r25, 0x01	; 1
    1ada:	50 40       	sbci	r21, 0x00	; 0
    1adc:	c1 f7       	brne	.-16     	; 0x1ace <ldexp+0x18>
    1ade:	9e 3f       	cpi	r25, 0xFE	; 254
    1ae0:	51 05       	cpc	r21, r1
    1ae2:	2c f7       	brge	.-54     	; 0x1aae <inverse+0x10>
    1ae4:	88 0f       	add	r24, r24
    1ae6:	91 1d       	adc	r25, r1
    1ae8:	96 95       	lsr	r25
    1aea:	87 95       	ror	r24
    1aec:	97 f9       	bld	r25, 7
    1aee:	08 95       	ret
    1af0:	5f 3f       	cpi	r21, 0xFF	; 255
    1af2:	ac f0       	brlt	.+42     	; 0x1b1e <ldexp+0x68>
    1af4:	98 3e       	cpi	r25, 0xE8	; 232
    1af6:	9c f0       	brlt	.+38     	; 0x1b1e <ldexp+0x68>
    1af8:	bb 27       	eor	r27, r27
    1afa:	86 95       	lsr	r24
    1afc:	77 95       	ror	r23
    1afe:	67 95       	ror	r22
    1b00:	b7 95       	ror	r27
    1b02:	08 f4       	brcc	.+2      	; 0x1b06 <ldexp+0x50>
    1b04:	b1 60       	ori	r27, 0x01	; 1
    1b06:	93 95       	inc	r25
    1b08:	c1 f7       	brne	.-16     	; 0x1afa <ldexp+0x44>
    1b0a:	bb 0f       	add	r27, r27
    1b0c:	58 f7       	brcc	.-42     	; 0x1ae4 <ldexp+0x2e>
    1b0e:	11 f4       	brne	.+4      	; 0x1b14 <ldexp+0x5e>
    1b10:	60 ff       	sbrs	r22, 0
    1b12:	e8 cf       	rjmp	.-48     	; 0x1ae4 <ldexp+0x2e>
    1b14:	6f 5f       	subi	r22, 0xFF	; 255
    1b16:	7f 4f       	sbci	r23, 0xFF	; 255
    1b18:	8f 4f       	sbci	r24, 0xFF	; 255
    1b1a:	9f 4f       	sbci	r25, 0xFF	; 255
    1b1c:	e3 cf       	rjmp	.-58     	; 0x1ae4 <ldexp+0x2e>
    1b1e:	0c 94 df 0b 	jmp	0x17be	; 0x17be <__fp_szero>
    1b22:	16 f0       	brts	.+4      	; 0x1b28 <ldexp+0x72>
    1b24:	0c 94 02 0d 	jmp	0x1a04	; 0x1a04 <__fp_mpack>
    1b28:	0c 94 9a 0b 	jmp	0x1734	; 0x1734 <__fp_nan>
    1b2c:	68 94       	set
    1b2e:	0c 94 94 0b 	jmp	0x1728	; 0x1728 <__fp_inf>

00001b32 <log>:
    1b32:	0e 94 c4 0b 	call	0x1788	; 0x1788 <__fp_splitA>
    1b36:	a8 f3       	brcs	.-22     	; 0x1b22 <ldexp+0x6c>
    1b38:	99 23       	and	r25, r25
    1b3a:	c1 f3       	breq	.-16     	; 0x1b2c <ldexp+0x76>
    1b3c:	ae f3       	brts	.-22     	; 0x1b28 <ldexp+0x72>
    1b3e:	df 93       	push	r29
    1b40:	cf 93       	push	r28
    1b42:	1f 93       	push	r17
    1b44:	0f 93       	push	r16
    1b46:	ff 92       	push	r15
    1b48:	c9 2f       	mov	r28, r25
    1b4a:	dd 27       	eor	r29, r29
    1b4c:	88 23       	and	r24, r24
    1b4e:	2a f0       	brmi	.+10     	; 0x1b5a <log+0x28>
    1b50:	21 97       	sbiw	r28, 0x01	; 1
    1b52:	66 0f       	add	r22, r22
    1b54:	77 1f       	adc	r23, r23
    1b56:	88 1f       	adc	r24, r24
    1b58:	da f7       	brpl	.-10     	; 0x1b50 <log+0x1e>
    1b5a:	20 e0       	ldi	r18, 0x00	; 0
    1b5c:	30 e0       	ldi	r19, 0x00	; 0
    1b5e:	40 e8       	ldi	r20, 0x80	; 128
    1b60:	5f eb       	ldi	r21, 0xBF	; 191
    1b62:	9f e3       	ldi	r25, 0x3F	; 63
    1b64:	88 39       	cpi	r24, 0x98	; 152
    1b66:	20 f0       	brcs	.+8      	; 0x1b70 <log+0x3e>
    1b68:	80 3e       	cpi	r24, 0xE0	; 224
    1b6a:	38 f0       	brcs	.+14     	; 0x1b7a <log+0x48>
    1b6c:	21 96       	adiw	r28, 0x01	; 1
    1b6e:	8f 77       	andi	r24, 0x7F	; 127
    1b70:	0e 94 1a 0a 	call	0x1434	; 0x1434 <__addsf3>
    1b74:	e4 ed       	ldi	r30, 0xD4	; 212
    1b76:	f0 e0       	ldi	r31, 0x00	; 0
    1b78:	04 c0       	rjmp	.+8      	; 0x1b82 <log+0x50>
    1b7a:	0e 94 1a 0a 	call	0x1434	; 0x1434 <__addsf3>
    1b7e:	e1 e0       	ldi	r30, 0x01	; 1
    1b80:	f1 e0       	ldi	r31, 0x01	; 1
    1b82:	0e 94 10 0d 	call	0x1a20	; 0x1a20 <__fp_powser>
    1b86:	8b 01       	movw	r16, r22
    1b88:	be 01       	movw	r22, r28
    1b8a:	ec 01       	movw	r28, r24
    1b8c:	fb 2e       	mov	r15, r27
    1b8e:	6f 57       	subi	r22, 0x7F	; 127
    1b90:	71 09       	sbc	r23, r1
    1b92:	75 95       	asr	r23
    1b94:	77 1f       	adc	r23, r23
    1b96:	88 0b       	sbc	r24, r24
    1b98:	99 0b       	sbc	r25, r25
    1b9a:	0e 94 35 0b 	call	0x166a	; 0x166a <__floatsisf>
    1b9e:	28 e1       	ldi	r18, 0x18	; 24
    1ba0:	32 e7       	ldi	r19, 0x72	; 114
    1ba2:	41 e3       	ldi	r20, 0x31	; 49
    1ba4:	5f e3       	ldi	r21, 0x3F	; 63
    1ba6:	0e 94 f8 0b 	call	0x17f0	; 0x17f0 <__mulsf3x>
    1baa:	af 2d       	mov	r26, r15
    1bac:	98 01       	movw	r18, r16
    1bae:	ae 01       	movw	r20, r28
    1bb0:	ff 90       	pop	r15
    1bb2:	0f 91       	pop	r16
    1bb4:	1f 91       	pop	r17
    1bb6:	cf 91       	pop	r28
    1bb8:	df 91       	pop	r29
    1bba:	0e 94 31 0a 	call	0x1462	; 0x1462 <__addsf3x>
    1bbe:	0c 94 ab 0b 	jmp	0x1756	; 0x1756 <__fp_round>

00001bc2 <modf>:
    1bc2:	fa 01       	movw	r30, r20
    1bc4:	dc 01       	movw	r26, r24
    1bc6:	aa 0f       	add	r26, r26
    1bc8:	bb 1f       	adc	r27, r27
    1bca:	9b 01       	movw	r18, r22
    1bcc:	ac 01       	movw	r20, r24
    1bce:	bf 57       	subi	r27, 0x7F	; 127
    1bd0:	28 f4       	brcc	.+10     	; 0x1bdc <modf+0x1a>
    1bd2:	22 27       	eor	r18, r18
    1bd4:	33 27       	eor	r19, r19
    1bd6:	44 27       	eor	r20, r20
    1bd8:	50 78       	andi	r21, 0x80	; 128
    1bda:	20 c0       	rjmp	.+64     	; 0x1c1c <modf+0x5a>
    1bdc:	b7 51       	subi	r27, 0x17	; 23
    1bde:	90 f4       	brcc	.+36     	; 0x1c04 <modf+0x42>
    1be0:	ab 2f       	mov	r26, r27
    1be2:	00 24       	eor	r0, r0
    1be4:	46 95       	lsr	r20
    1be6:	37 95       	ror	r19
    1be8:	27 95       	ror	r18
    1bea:	01 1c       	adc	r0, r1
    1bec:	a3 95       	inc	r26
    1bee:	d2 f3       	brmi	.-12     	; 0x1be4 <modf+0x22>
    1bf0:	00 20       	and	r0, r0
    1bf2:	71 f0       	breq	.+28     	; 0x1c10 <modf+0x4e>
    1bf4:	22 0f       	add	r18, r18
    1bf6:	33 1f       	adc	r19, r19
    1bf8:	44 1f       	adc	r20, r20
    1bfa:	b3 95       	inc	r27
    1bfc:	da f3       	brmi	.-10     	; 0x1bf4 <modf+0x32>
    1bfe:	0e d0       	rcall	.+28     	; 0x1c1c <modf+0x5a>
    1c00:	0c 94 19 0a 	jmp	0x1432	; 0x1432 <__subsf3>
    1c04:	61 30       	cpi	r22, 0x01	; 1
    1c06:	71 05       	cpc	r23, r1
    1c08:	a0 e8       	ldi	r26, 0x80	; 128
    1c0a:	8a 07       	cpc	r24, r26
    1c0c:	b9 46       	sbci	r27, 0x69	; 105
    1c0e:	30 f4       	brcc	.+12     	; 0x1c1c <modf+0x5a>
    1c10:	9b 01       	movw	r18, r22
    1c12:	ac 01       	movw	r20, r24
    1c14:	66 27       	eor	r22, r22
    1c16:	77 27       	eor	r23, r23
    1c18:	88 27       	eor	r24, r24
    1c1a:	90 78       	andi	r25, 0x80	; 128
    1c1c:	30 96       	adiw	r30, 0x00	; 0
    1c1e:	21 f0       	breq	.+8      	; 0x1c28 <modf+0x66>
    1c20:	20 83       	st	Z, r18
    1c22:	31 83       	std	Z+1, r19	; 0x01
    1c24:	42 83       	std	Z+2, r20	; 0x02
    1c26:	53 83       	std	Z+3, r21	; 0x03
    1c28:	08 95       	ret

00001c2a <__udivmodhi4>:
    1c2a:	aa 1b       	sub	r26, r26
    1c2c:	bb 1b       	sub	r27, r27
    1c2e:	51 e1       	ldi	r21, 0x11	; 17
    1c30:	07 c0       	rjmp	.+14     	; 0x1c40 <__udivmodhi4_ep>

00001c32 <__udivmodhi4_loop>:
    1c32:	aa 1f       	adc	r26, r26
    1c34:	bb 1f       	adc	r27, r27
    1c36:	a6 17       	cp	r26, r22
    1c38:	b7 07       	cpc	r27, r23
    1c3a:	10 f0       	brcs	.+4      	; 0x1c40 <__udivmodhi4_ep>
    1c3c:	a6 1b       	sub	r26, r22
    1c3e:	b7 0b       	sbc	r27, r23

00001c40 <__udivmodhi4_ep>:
    1c40:	88 1f       	adc	r24, r24
    1c42:	99 1f       	adc	r25, r25
    1c44:	5a 95       	dec	r21
    1c46:	a9 f7       	brne	.-22     	; 0x1c32 <__udivmodhi4_loop>
    1c48:	80 95       	com	r24
    1c4a:	90 95       	com	r25
    1c4c:	bc 01       	movw	r22, r24
    1c4e:	cd 01       	movw	r24, r26
    1c50:	08 95       	ret

00001c52 <__udivmodsi4>:
    1c52:	a1 e2       	ldi	r26, 0x21	; 33
    1c54:	1a 2e       	mov	r1, r26
    1c56:	aa 1b       	sub	r26, r26
    1c58:	bb 1b       	sub	r27, r27
    1c5a:	fd 01       	movw	r30, r26
    1c5c:	0d c0       	rjmp	.+26     	; 0x1c78 <__udivmodsi4_ep>

00001c5e <__udivmodsi4_loop>:
    1c5e:	aa 1f       	adc	r26, r26
    1c60:	bb 1f       	adc	r27, r27
    1c62:	ee 1f       	adc	r30, r30
    1c64:	ff 1f       	adc	r31, r31
    1c66:	a2 17       	cp	r26, r18
    1c68:	b3 07       	cpc	r27, r19
    1c6a:	e4 07       	cpc	r30, r20
    1c6c:	f5 07       	cpc	r31, r21
    1c6e:	20 f0       	brcs	.+8      	; 0x1c78 <__udivmodsi4_ep>
    1c70:	a2 1b       	sub	r26, r18
    1c72:	b3 0b       	sbc	r27, r19
    1c74:	e4 0b       	sbc	r30, r20
    1c76:	f5 0b       	sbc	r31, r21

00001c78 <__udivmodsi4_ep>:
    1c78:	66 1f       	adc	r22, r22
    1c7a:	77 1f       	adc	r23, r23
    1c7c:	88 1f       	adc	r24, r24
    1c7e:	99 1f       	adc	r25, r25
    1c80:	1a 94       	dec	r1
    1c82:	69 f7       	brne	.-38     	; 0x1c5e <__udivmodsi4_loop>
    1c84:	60 95       	com	r22
    1c86:	70 95       	com	r23
    1c88:	80 95       	com	r24
    1c8a:	90 95       	com	r25
    1c8c:	9b 01       	movw	r18, r22
    1c8e:	ac 01       	movw	r20, r24
    1c90:	bd 01       	movw	r22, r26
    1c92:	cf 01       	movw	r24, r30
    1c94:	08 95       	ret

00001c96 <__umoddi3>:
    1c96:	68 94       	set
    1c98:	01 c0       	rjmp	.+2      	; 0x1c9c <__udivdi3_umoddi3>

00001c9a <__udivdi3>:
    1c9a:	e8 94       	clt

00001c9c <__udivdi3_umoddi3>:
    1c9c:	8f 92       	push	r8
    1c9e:	9f 92       	push	r9
    1ca0:	cf 93       	push	r28
    1ca2:	df 93       	push	r29
    1ca4:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <__udivmod64>
    1ca8:	df 91       	pop	r29
    1caa:	cf 91       	pop	r28
    1cac:	9f 90       	pop	r9
    1cae:	8f 90       	pop	r8
    1cb0:	08 95       	ret

00001cb2 <__udivmod64>:
    1cb2:	88 24       	eor	r8, r8
    1cb4:	99 24       	eor	r9, r9
    1cb6:	f4 01       	movw	r30, r8
    1cb8:	e4 01       	movw	r28, r8
    1cba:	b0 e4       	ldi	r27, 0x40	; 64
    1cbc:	9f 93       	push	r25
    1cbe:	aa 27       	eor	r26, r26
    1cc0:	9a 15       	cp	r25, r10
    1cc2:	8b 04       	cpc	r8, r11
    1cc4:	9c 04       	cpc	r9, r12
    1cc6:	ed 05       	cpc	r30, r13
    1cc8:	fe 05       	cpc	r31, r14
    1cca:	cf 05       	cpc	r28, r15
    1ccc:	d0 07       	cpc	r29, r16
    1cce:	a1 07       	cpc	r26, r17
    1cd0:	98 f4       	brcc	.+38     	; 0x1cf8 <__udivmod64+0x46>
    1cd2:	ad 2f       	mov	r26, r29
    1cd4:	dc 2f       	mov	r29, r28
    1cd6:	cf 2f       	mov	r28, r31
    1cd8:	fe 2f       	mov	r31, r30
    1cda:	e9 2d       	mov	r30, r9
    1cdc:	98 2c       	mov	r9, r8
    1cde:	89 2e       	mov	r8, r25
    1ce0:	98 2f       	mov	r25, r24
    1ce2:	87 2f       	mov	r24, r23
    1ce4:	76 2f       	mov	r23, r22
    1ce6:	65 2f       	mov	r22, r21
    1ce8:	54 2f       	mov	r21, r20
    1cea:	43 2f       	mov	r20, r19
    1cec:	32 2f       	mov	r19, r18
    1cee:	22 27       	eor	r18, r18
    1cf0:	b8 50       	subi	r27, 0x08	; 8
    1cf2:	31 f7       	brne	.-52     	; 0x1cc0 <__udivmod64+0xe>
    1cf4:	bf 91       	pop	r27
    1cf6:	27 c0       	rjmp	.+78     	; 0x1d46 <__udivmod64+0x94>
    1cf8:	1b 2e       	mov	r1, r27
    1cfa:	bf 91       	pop	r27
    1cfc:	bb 27       	eor	r27, r27
    1cfe:	22 0f       	add	r18, r18
    1d00:	33 1f       	adc	r19, r19
    1d02:	44 1f       	adc	r20, r20
    1d04:	55 1f       	adc	r21, r21
    1d06:	66 1f       	adc	r22, r22
    1d08:	77 1f       	adc	r23, r23
    1d0a:	88 1f       	adc	r24, r24
    1d0c:	99 1f       	adc	r25, r25
    1d0e:	88 1c       	adc	r8, r8
    1d10:	99 1c       	adc	r9, r9
    1d12:	ee 1f       	adc	r30, r30
    1d14:	ff 1f       	adc	r31, r31
    1d16:	cc 1f       	adc	r28, r28
    1d18:	dd 1f       	adc	r29, r29
    1d1a:	aa 1f       	adc	r26, r26
    1d1c:	bb 1f       	adc	r27, r27
    1d1e:	8a 14       	cp	r8, r10
    1d20:	9b 04       	cpc	r9, r11
    1d22:	ec 05       	cpc	r30, r12
    1d24:	fd 05       	cpc	r31, r13
    1d26:	ce 05       	cpc	r28, r14
    1d28:	df 05       	cpc	r29, r15
    1d2a:	a0 07       	cpc	r26, r16
    1d2c:	b1 07       	cpc	r27, r17
    1d2e:	48 f0       	brcs	.+18     	; 0x1d42 <__udivmod64+0x90>
    1d30:	8a 18       	sub	r8, r10
    1d32:	9b 08       	sbc	r9, r11
    1d34:	ec 09       	sbc	r30, r12
    1d36:	fd 09       	sbc	r31, r13
    1d38:	ce 09       	sbc	r28, r14
    1d3a:	df 09       	sbc	r29, r15
    1d3c:	a0 0b       	sbc	r26, r16
    1d3e:	b1 0b       	sbc	r27, r17
    1d40:	21 60       	ori	r18, 0x01	; 1
    1d42:	1a 94       	dec	r1
    1d44:	e1 f6       	brne	.-72     	; 0x1cfe <__udivmod64+0x4c>
    1d46:	2e f4       	brtc	.+10     	; 0x1d52 <__udivmod64+0xa0>
    1d48:	94 01       	movw	r18, r8
    1d4a:	af 01       	movw	r20, r30
    1d4c:	be 01       	movw	r22, r28
    1d4e:	cd 01       	movw	r24, r26
    1d50:	00 0c       	add	r0, r0
    1d52:	08 95       	ret

00001d54 <__adddi3>:
    1d54:	2a 0d       	add	r18, r10
    1d56:	3b 1d       	adc	r19, r11
    1d58:	4c 1d       	adc	r20, r12
    1d5a:	5d 1d       	adc	r21, r13
    1d5c:	6e 1d       	adc	r22, r14
    1d5e:	7f 1d       	adc	r23, r15
    1d60:	80 1f       	adc	r24, r16
    1d62:	91 1f       	adc	r25, r17
    1d64:	08 95       	ret

00001d66 <__adddi3_s8>:
    1d66:	00 24       	eor	r0, r0
    1d68:	a7 fd       	sbrc	r26, 7
    1d6a:	00 94       	com	r0
    1d6c:	2a 0f       	add	r18, r26
    1d6e:	30 1d       	adc	r19, r0
    1d70:	40 1d       	adc	r20, r0
    1d72:	50 1d       	adc	r21, r0
    1d74:	60 1d       	adc	r22, r0
    1d76:	70 1d       	adc	r23, r0
    1d78:	80 1d       	adc	r24, r0
    1d7a:	90 1d       	adc	r25, r0
    1d7c:	08 95       	ret

00001d7e <__itoa_ncheck>:
    1d7e:	bb 27       	eor	r27, r27
    1d80:	4a 30       	cpi	r20, 0x0A	; 10
    1d82:	31 f4       	brne	.+12     	; 0x1d90 <__itoa_ncheck+0x12>
    1d84:	99 23       	and	r25, r25
    1d86:	22 f4       	brpl	.+8      	; 0x1d90 <__itoa_ncheck+0x12>
    1d88:	bd e2       	ldi	r27, 0x2D	; 45
    1d8a:	90 95       	com	r25
    1d8c:	81 95       	neg	r24
    1d8e:	9f 4f       	sbci	r25, 0xFF	; 255
    1d90:	0c 94 cb 0e 	jmp	0x1d96	; 0x1d96 <__utoa_common>

00001d94 <__utoa_ncheck>:
    1d94:	bb 27       	eor	r27, r27

00001d96 <__utoa_common>:
    1d96:	fb 01       	movw	r30, r22
    1d98:	55 27       	eor	r21, r21
    1d9a:	aa 27       	eor	r26, r26
    1d9c:	88 0f       	add	r24, r24
    1d9e:	99 1f       	adc	r25, r25
    1da0:	aa 1f       	adc	r26, r26
    1da2:	a4 17       	cp	r26, r20
    1da4:	10 f0       	brcs	.+4      	; 0x1daa <__utoa_common+0x14>
    1da6:	a4 1b       	sub	r26, r20
    1da8:	83 95       	inc	r24
    1daa:	50 51       	subi	r21, 0x10	; 16
    1dac:	b9 f7       	brne	.-18     	; 0x1d9c <__utoa_common+0x6>
    1dae:	a0 5d       	subi	r26, 0xD0	; 208
    1db0:	aa 33       	cpi	r26, 0x3A	; 58
    1db2:	08 f0       	brcs	.+2      	; 0x1db6 <__utoa_common+0x20>
    1db4:	a9 5d       	subi	r26, 0xD9	; 217
    1db6:	a1 93       	st	Z+, r26
    1db8:	00 97       	sbiw	r24, 0x00	; 0
    1dba:	79 f7       	brne	.-34     	; 0x1d9a <__utoa_common+0x4>
    1dbc:	b1 11       	cpse	r27, r1
    1dbe:	b1 93       	st	Z+, r27
    1dc0:	11 92       	st	Z+, r1
    1dc2:	cb 01       	movw	r24, r22
    1dc4:	0c 94 ef 10 	jmp	0x21de	; 0x21de <strrev>

00001dc8 <sprintf>:
    1dc8:	ae e0       	ldi	r26, 0x0E	; 14
    1dca:	b0 e0       	ldi	r27, 0x00	; 0
    1dcc:	ea ee       	ldi	r30, 0xEA	; 234
    1dce:	fe e0       	ldi	r31, 0x0E	; 14
    1dd0:	0c 94 a3 11 	jmp	0x2346	; 0x2346 <__prologue_saves__+0x1c>
    1dd4:	0d 89       	ldd	r16, Y+21	; 0x15
    1dd6:	1e 89       	ldd	r17, Y+22	; 0x16
    1dd8:	86 e0       	ldi	r24, 0x06	; 6
    1dda:	8c 83       	std	Y+4, r24	; 0x04
    1ddc:	09 83       	std	Y+1, r16	; 0x01
    1dde:	1a 83       	std	Y+2, r17	; 0x02
    1de0:	8f ef       	ldi	r24, 0xFF	; 255
    1de2:	9f e7       	ldi	r25, 0x7F	; 127
    1de4:	8d 83       	std	Y+5, r24	; 0x05
    1de6:	9e 83       	std	Y+6, r25	; 0x06
    1de8:	ae 01       	movw	r20, r28
    1dea:	47 5e       	subi	r20, 0xE7	; 231
    1dec:	5f 4f       	sbci	r21, 0xFF	; 255
    1dee:	6f 89       	ldd	r22, Y+23	; 0x17
    1df0:	78 8d       	ldd	r23, Y+24	; 0x18
    1df2:	ce 01       	movw	r24, r28
    1df4:	01 96       	adiw	r24, 0x01	; 1
    1df6:	0e 94 07 0f 	call	0x1e0e	; 0x1e0e <vfprintf>
    1dfa:	2f 81       	ldd	r18, Y+7	; 0x07
    1dfc:	38 85       	ldd	r19, Y+8	; 0x08
    1dfe:	f8 01       	movw	r30, r16
    1e00:	e2 0f       	add	r30, r18
    1e02:	f3 1f       	adc	r31, r19
    1e04:	10 82       	st	Z, r1
    1e06:	2e 96       	adiw	r28, 0x0e	; 14
    1e08:	e4 e0       	ldi	r30, 0x04	; 4
    1e0a:	0c 94 bc 11 	jmp	0x2378	; 0x2378 <__epilogue_restores__+0x1c>

00001e0e <vfprintf>:
    1e0e:	ac e0       	ldi	r26, 0x0C	; 12
    1e10:	b0 e0       	ldi	r27, 0x00	; 0
    1e12:	ed e0       	ldi	r30, 0x0D	; 13
    1e14:	ff e0       	ldi	r31, 0x0F	; 15
    1e16:	0c 94 95 11 	jmp	0x232a	; 0x232a <__prologue_saves__>
    1e1a:	7c 01       	movw	r14, r24
    1e1c:	6b 01       	movw	r12, r22
    1e1e:	8a 01       	movw	r16, r20
    1e20:	fc 01       	movw	r30, r24
    1e22:	16 82       	std	Z+6, r1	; 0x06
    1e24:	17 82       	std	Z+7, r1	; 0x07
    1e26:	83 81       	ldd	r24, Z+3	; 0x03
    1e28:	81 ff       	sbrs	r24, 1
    1e2a:	bd c1       	rjmp	.+890    	; 0x21a6 <vfprintf+0x398>
    1e2c:	ce 01       	movw	r24, r28
    1e2e:	01 96       	adiw	r24, 0x01	; 1
    1e30:	4c 01       	movw	r8, r24
    1e32:	f7 01       	movw	r30, r14
    1e34:	93 81       	ldd	r25, Z+3	; 0x03
    1e36:	f6 01       	movw	r30, r12
    1e38:	93 fd       	sbrc	r25, 3
    1e3a:	85 91       	lpm	r24, Z+
    1e3c:	93 ff       	sbrs	r25, 3
    1e3e:	81 91       	ld	r24, Z+
    1e40:	6f 01       	movw	r12, r30
    1e42:	88 23       	and	r24, r24
    1e44:	09 f4       	brne	.+2      	; 0x1e48 <vfprintf+0x3a>
    1e46:	ab c1       	rjmp	.+854    	; 0x219e <vfprintf+0x390>
    1e48:	85 32       	cpi	r24, 0x25	; 37
    1e4a:	39 f4       	brne	.+14     	; 0x1e5a <vfprintf+0x4c>
    1e4c:	93 fd       	sbrc	r25, 3
    1e4e:	85 91       	lpm	r24, Z+
    1e50:	93 ff       	sbrs	r25, 3
    1e52:	81 91       	ld	r24, Z+
    1e54:	6f 01       	movw	r12, r30
    1e56:	85 32       	cpi	r24, 0x25	; 37
    1e58:	29 f4       	brne	.+10     	; 0x1e64 <vfprintf+0x56>
    1e5a:	b7 01       	movw	r22, r14
    1e5c:	90 e0       	ldi	r25, 0x00	; 0
    1e5e:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fputc>
    1e62:	e7 cf       	rjmp	.-50     	; 0x1e32 <vfprintf+0x24>
    1e64:	51 2c       	mov	r5, r1
    1e66:	31 2c       	mov	r3, r1
    1e68:	20 e0       	ldi	r18, 0x00	; 0
    1e6a:	20 32       	cpi	r18, 0x20	; 32
    1e6c:	a0 f4       	brcc	.+40     	; 0x1e96 <vfprintf+0x88>
    1e6e:	8b 32       	cpi	r24, 0x2B	; 43
    1e70:	69 f0       	breq	.+26     	; 0x1e8c <vfprintf+0x7e>
    1e72:	30 f4       	brcc	.+12     	; 0x1e80 <vfprintf+0x72>
    1e74:	80 32       	cpi	r24, 0x20	; 32
    1e76:	59 f0       	breq	.+22     	; 0x1e8e <vfprintf+0x80>
    1e78:	83 32       	cpi	r24, 0x23	; 35
    1e7a:	69 f4       	brne	.+26     	; 0x1e96 <vfprintf+0x88>
    1e7c:	20 61       	ori	r18, 0x10	; 16
    1e7e:	2c c0       	rjmp	.+88     	; 0x1ed8 <vfprintf+0xca>
    1e80:	8d 32       	cpi	r24, 0x2D	; 45
    1e82:	39 f0       	breq	.+14     	; 0x1e92 <vfprintf+0x84>
    1e84:	80 33       	cpi	r24, 0x30	; 48
    1e86:	39 f4       	brne	.+14     	; 0x1e96 <vfprintf+0x88>
    1e88:	21 60       	ori	r18, 0x01	; 1
    1e8a:	26 c0       	rjmp	.+76     	; 0x1ed8 <vfprintf+0xca>
    1e8c:	22 60       	ori	r18, 0x02	; 2
    1e8e:	24 60       	ori	r18, 0x04	; 4
    1e90:	23 c0       	rjmp	.+70     	; 0x1ed8 <vfprintf+0xca>
    1e92:	28 60       	ori	r18, 0x08	; 8
    1e94:	21 c0       	rjmp	.+66     	; 0x1ed8 <vfprintf+0xca>
    1e96:	27 fd       	sbrc	r18, 7
    1e98:	27 c0       	rjmp	.+78     	; 0x1ee8 <vfprintf+0xda>
    1e9a:	30 ed       	ldi	r19, 0xD0	; 208
    1e9c:	38 0f       	add	r19, r24
    1e9e:	3a 30       	cpi	r19, 0x0A	; 10
    1ea0:	78 f4       	brcc	.+30     	; 0x1ec0 <vfprintf+0xb2>
    1ea2:	26 ff       	sbrs	r18, 6
    1ea4:	06 c0       	rjmp	.+12     	; 0x1eb2 <vfprintf+0xa4>
    1ea6:	fa e0       	ldi	r31, 0x0A	; 10
    1ea8:	5f 9e       	mul	r5, r31
    1eaa:	30 0d       	add	r19, r0
    1eac:	11 24       	eor	r1, r1
    1eae:	53 2e       	mov	r5, r19
    1eb0:	13 c0       	rjmp	.+38     	; 0x1ed8 <vfprintf+0xca>
    1eb2:	8a e0       	ldi	r24, 0x0A	; 10
    1eb4:	38 9e       	mul	r3, r24
    1eb6:	30 0d       	add	r19, r0
    1eb8:	11 24       	eor	r1, r1
    1eba:	33 2e       	mov	r3, r19
    1ebc:	20 62       	ori	r18, 0x20	; 32
    1ebe:	0c c0       	rjmp	.+24     	; 0x1ed8 <vfprintf+0xca>
    1ec0:	8e 32       	cpi	r24, 0x2E	; 46
    1ec2:	21 f4       	brne	.+8      	; 0x1ecc <vfprintf+0xbe>
    1ec4:	26 fd       	sbrc	r18, 6
    1ec6:	6b c1       	rjmp	.+726    	; 0x219e <vfprintf+0x390>
    1ec8:	20 64       	ori	r18, 0x40	; 64
    1eca:	06 c0       	rjmp	.+12     	; 0x1ed8 <vfprintf+0xca>
    1ecc:	8c 36       	cpi	r24, 0x6C	; 108
    1ece:	11 f4       	brne	.+4      	; 0x1ed4 <vfprintf+0xc6>
    1ed0:	20 68       	ori	r18, 0x80	; 128
    1ed2:	02 c0       	rjmp	.+4      	; 0x1ed8 <vfprintf+0xca>
    1ed4:	88 36       	cpi	r24, 0x68	; 104
    1ed6:	41 f4       	brne	.+16     	; 0x1ee8 <vfprintf+0xda>
    1ed8:	f6 01       	movw	r30, r12
    1eda:	93 fd       	sbrc	r25, 3
    1edc:	85 91       	lpm	r24, Z+
    1ede:	93 ff       	sbrs	r25, 3
    1ee0:	81 91       	ld	r24, Z+
    1ee2:	6f 01       	movw	r12, r30
    1ee4:	81 11       	cpse	r24, r1
    1ee6:	c1 cf       	rjmp	.-126    	; 0x1e6a <vfprintf+0x5c>
    1ee8:	98 2f       	mov	r25, r24
    1eea:	9f 7d       	andi	r25, 0xDF	; 223
    1eec:	95 54       	subi	r25, 0x45	; 69
    1eee:	93 30       	cpi	r25, 0x03	; 3
    1ef0:	28 f4       	brcc	.+10     	; 0x1efc <vfprintf+0xee>
    1ef2:	0c 5f       	subi	r16, 0xFC	; 252
    1ef4:	1f 4f       	sbci	r17, 0xFF	; 255
    1ef6:	ff e3       	ldi	r31, 0x3F	; 63
    1ef8:	f9 83       	std	Y+1, r31	; 0x01
    1efa:	0d c0       	rjmp	.+26     	; 0x1f16 <vfprintf+0x108>
    1efc:	83 36       	cpi	r24, 0x63	; 99
    1efe:	31 f0       	breq	.+12     	; 0x1f0c <vfprintf+0xfe>
    1f00:	83 37       	cpi	r24, 0x73	; 115
    1f02:	71 f0       	breq	.+28     	; 0x1f20 <vfprintf+0x112>
    1f04:	83 35       	cpi	r24, 0x53	; 83
    1f06:	09 f0       	breq	.+2      	; 0x1f0a <vfprintf+0xfc>
    1f08:	5b c0       	rjmp	.+182    	; 0x1fc0 <vfprintf+0x1b2>
    1f0a:	22 c0       	rjmp	.+68     	; 0x1f50 <vfprintf+0x142>
    1f0c:	f8 01       	movw	r30, r16
    1f0e:	80 81       	ld	r24, Z
    1f10:	89 83       	std	Y+1, r24	; 0x01
    1f12:	0e 5f       	subi	r16, 0xFE	; 254
    1f14:	1f 4f       	sbci	r17, 0xFF	; 255
    1f16:	44 24       	eor	r4, r4
    1f18:	43 94       	inc	r4
    1f1a:	51 2c       	mov	r5, r1
    1f1c:	54 01       	movw	r10, r8
    1f1e:	15 c0       	rjmp	.+42     	; 0x1f4a <vfprintf+0x13c>
    1f20:	38 01       	movw	r6, r16
    1f22:	f2 e0       	ldi	r31, 0x02	; 2
    1f24:	6f 0e       	add	r6, r31
    1f26:	71 1c       	adc	r7, r1
    1f28:	f8 01       	movw	r30, r16
    1f2a:	a0 80       	ld	r10, Z
    1f2c:	b1 80       	ldd	r11, Z+1	; 0x01
    1f2e:	26 ff       	sbrs	r18, 6
    1f30:	03 c0       	rjmp	.+6      	; 0x1f38 <vfprintf+0x12a>
    1f32:	65 2d       	mov	r22, r5
    1f34:	70 e0       	ldi	r23, 0x00	; 0
    1f36:	02 c0       	rjmp	.+4      	; 0x1f3c <vfprintf+0x12e>
    1f38:	6f ef       	ldi	r22, 0xFF	; 255
    1f3a:	7f ef       	ldi	r23, 0xFF	; 255
    1f3c:	c5 01       	movw	r24, r10
    1f3e:	2c 87       	std	Y+12, r18	; 0x0c
    1f40:	0e 94 e4 10 	call	0x21c8	; 0x21c8 <strnlen>
    1f44:	2c 01       	movw	r4, r24
    1f46:	83 01       	movw	r16, r6
    1f48:	2c 85       	ldd	r18, Y+12	; 0x0c
    1f4a:	2f 77       	andi	r18, 0x7F	; 127
    1f4c:	22 2e       	mov	r2, r18
    1f4e:	17 c0       	rjmp	.+46     	; 0x1f7e <vfprintf+0x170>
    1f50:	38 01       	movw	r6, r16
    1f52:	f2 e0       	ldi	r31, 0x02	; 2
    1f54:	6f 0e       	add	r6, r31
    1f56:	71 1c       	adc	r7, r1
    1f58:	f8 01       	movw	r30, r16
    1f5a:	a0 80       	ld	r10, Z
    1f5c:	b1 80       	ldd	r11, Z+1	; 0x01
    1f5e:	26 ff       	sbrs	r18, 6
    1f60:	03 c0       	rjmp	.+6      	; 0x1f68 <vfprintf+0x15a>
    1f62:	65 2d       	mov	r22, r5
    1f64:	70 e0       	ldi	r23, 0x00	; 0
    1f66:	02 c0       	rjmp	.+4      	; 0x1f6c <vfprintf+0x15e>
    1f68:	6f ef       	ldi	r22, 0xFF	; 255
    1f6a:	7f ef       	ldi	r23, 0xFF	; 255
    1f6c:	c5 01       	movw	r24, r10
    1f6e:	2c 87       	std	Y+12, r18	; 0x0c
    1f70:	0e 94 d9 10 	call	0x21b2	; 0x21b2 <strnlen_P>
    1f74:	2c 01       	movw	r4, r24
    1f76:	2c 85       	ldd	r18, Y+12	; 0x0c
    1f78:	20 68       	ori	r18, 0x80	; 128
    1f7a:	22 2e       	mov	r2, r18
    1f7c:	83 01       	movw	r16, r6
    1f7e:	23 fc       	sbrc	r2, 3
    1f80:	1b c0       	rjmp	.+54     	; 0x1fb8 <vfprintf+0x1aa>
    1f82:	83 2d       	mov	r24, r3
    1f84:	90 e0       	ldi	r25, 0x00	; 0
    1f86:	48 16       	cp	r4, r24
    1f88:	59 06       	cpc	r5, r25
    1f8a:	b0 f4       	brcc	.+44     	; 0x1fb8 <vfprintf+0x1aa>
    1f8c:	b7 01       	movw	r22, r14
    1f8e:	80 e2       	ldi	r24, 0x20	; 32
    1f90:	90 e0       	ldi	r25, 0x00	; 0
    1f92:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fputc>
    1f96:	3a 94       	dec	r3
    1f98:	f4 cf       	rjmp	.-24     	; 0x1f82 <vfprintf+0x174>
    1f9a:	f5 01       	movw	r30, r10
    1f9c:	27 fc       	sbrc	r2, 7
    1f9e:	85 91       	lpm	r24, Z+
    1fa0:	27 fe       	sbrs	r2, 7
    1fa2:	81 91       	ld	r24, Z+
    1fa4:	5f 01       	movw	r10, r30
    1fa6:	b7 01       	movw	r22, r14
    1fa8:	90 e0       	ldi	r25, 0x00	; 0
    1faa:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fputc>
    1fae:	31 10       	cpse	r3, r1
    1fb0:	3a 94       	dec	r3
    1fb2:	f1 e0       	ldi	r31, 0x01	; 1
    1fb4:	4f 1a       	sub	r4, r31
    1fb6:	51 08       	sbc	r5, r1
    1fb8:	41 14       	cp	r4, r1
    1fba:	51 04       	cpc	r5, r1
    1fbc:	71 f7       	brne	.-36     	; 0x1f9a <vfprintf+0x18c>
    1fbe:	e5 c0       	rjmp	.+458    	; 0x218a <vfprintf+0x37c>
    1fc0:	84 36       	cpi	r24, 0x64	; 100
    1fc2:	11 f0       	breq	.+4      	; 0x1fc8 <vfprintf+0x1ba>
    1fc4:	89 36       	cpi	r24, 0x69	; 105
    1fc6:	39 f5       	brne	.+78     	; 0x2016 <vfprintf+0x208>
    1fc8:	f8 01       	movw	r30, r16
    1fca:	27 ff       	sbrs	r18, 7
    1fcc:	07 c0       	rjmp	.+14     	; 0x1fdc <vfprintf+0x1ce>
    1fce:	60 81       	ld	r22, Z
    1fd0:	71 81       	ldd	r23, Z+1	; 0x01
    1fd2:	82 81       	ldd	r24, Z+2	; 0x02
    1fd4:	93 81       	ldd	r25, Z+3	; 0x03
    1fd6:	0c 5f       	subi	r16, 0xFC	; 252
    1fd8:	1f 4f       	sbci	r17, 0xFF	; 255
    1fda:	08 c0       	rjmp	.+16     	; 0x1fec <vfprintf+0x1de>
    1fdc:	60 81       	ld	r22, Z
    1fde:	71 81       	ldd	r23, Z+1	; 0x01
    1fe0:	07 2e       	mov	r0, r23
    1fe2:	00 0c       	add	r0, r0
    1fe4:	88 0b       	sbc	r24, r24
    1fe6:	99 0b       	sbc	r25, r25
    1fe8:	0e 5f       	subi	r16, 0xFE	; 254
    1fea:	1f 4f       	sbci	r17, 0xFF	; 255
    1fec:	2f 76       	andi	r18, 0x6F	; 111
    1fee:	72 2e       	mov	r7, r18
    1ff0:	97 ff       	sbrs	r25, 7
    1ff2:	09 c0       	rjmp	.+18     	; 0x2006 <vfprintf+0x1f8>
    1ff4:	90 95       	com	r25
    1ff6:	80 95       	com	r24
    1ff8:	70 95       	com	r23
    1ffa:	61 95       	neg	r22
    1ffc:	7f 4f       	sbci	r23, 0xFF	; 255
    1ffe:	8f 4f       	sbci	r24, 0xFF	; 255
    2000:	9f 4f       	sbci	r25, 0xFF	; 255
    2002:	20 68       	ori	r18, 0x80	; 128
    2004:	72 2e       	mov	r7, r18
    2006:	2a e0       	ldi	r18, 0x0A	; 10
    2008:	30 e0       	ldi	r19, 0x00	; 0
    200a:	a4 01       	movw	r20, r8
    200c:	0e 94 37 11 	call	0x226e	; 0x226e <__ultoa_invert>
    2010:	a8 2e       	mov	r10, r24
    2012:	a8 18       	sub	r10, r8
    2014:	44 c0       	rjmp	.+136    	; 0x209e <vfprintf+0x290>
    2016:	85 37       	cpi	r24, 0x75	; 117
    2018:	29 f4       	brne	.+10     	; 0x2024 <vfprintf+0x216>
    201a:	2f 7e       	andi	r18, 0xEF	; 239
    201c:	b2 2e       	mov	r11, r18
    201e:	2a e0       	ldi	r18, 0x0A	; 10
    2020:	30 e0       	ldi	r19, 0x00	; 0
    2022:	25 c0       	rjmp	.+74     	; 0x206e <vfprintf+0x260>
    2024:	f2 2f       	mov	r31, r18
    2026:	f9 7f       	andi	r31, 0xF9	; 249
    2028:	bf 2e       	mov	r11, r31
    202a:	8f 36       	cpi	r24, 0x6F	; 111
    202c:	c1 f0       	breq	.+48     	; 0x205e <vfprintf+0x250>
    202e:	18 f4       	brcc	.+6      	; 0x2036 <vfprintf+0x228>
    2030:	88 35       	cpi	r24, 0x58	; 88
    2032:	79 f0       	breq	.+30     	; 0x2052 <vfprintf+0x244>
    2034:	b4 c0       	rjmp	.+360    	; 0x219e <vfprintf+0x390>
    2036:	80 37       	cpi	r24, 0x70	; 112
    2038:	19 f0       	breq	.+6      	; 0x2040 <vfprintf+0x232>
    203a:	88 37       	cpi	r24, 0x78	; 120
    203c:	21 f0       	breq	.+8      	; 0x2046 <vfprintf+0x238>
    203e:	af c0       	rjmp	.+350    	; 0x219e <vfprintf+0x390>
    2040:	2f 2f       	mov	r18, r31
    2042:	20 61       	ori	r18, 0x10	; 16
    2044:	b2 2e       	mov	r11, r18
    2046:	b4 fe       	sbrs	r11, 4
    2048:	0d c0       	rjmp	.+26     	; 0x2064 <vfprintf+0x256>
    204a:	8b 2d       	mov	r24, r11
    204c:	84 60       	ori	r24, 0x04	; 4
    204e:	b8 2e       	mov	r11, r24
    2050:	09 c0       	rjmp	.+18     	; 0x2064 <vfprintf+0x256>
    2052:	24 ff       	sbrs	r18, 4
    2054:	0a c0       	rjmp	.+20     	; 0x206a <vfprintf+0x25c>
    2056:	9f 2f       	mov	r25, r31
    2058:	96 60       	ori	r25, 0x06	; 6
    205a:	b9 2e       	mov	r11, r25
    205c:	06 c0       	rjmp	.+12     	; 0x206a <vfprintf+0x25c>
    205e:	28 e0       	ldi	r18, 0x08	; 8
    2060:	30 e0       	ldi	r19, 0x00	; 0
    2062:	05 c0       	rjmp	.+10     	; 0x206e <vfprintf+0x260>
    2064:	20 e1       	ldi	r18, 0x10	; 16
    2066:	30 e0       	ldi	r19, 0x00	; 0
    2068:	02 c0       	rjmp	.+4      	; 0x206e <vfprintf+0x260>
    206a:	20 e1       	ldi	r18, 0x10	; 16
    206c:	32 e0       	ldi	r19, 0x02	; 2
    206e:	f8 01       	movw	r30, r16
    2070:	b7 fe       	sbrs	r11, 7
    2072:	07 c0       	rjmp	.+14     	; 0x2082 <vfprintf+0x274>
    2074:	60 81       	ld	r22, Z
    2076:	71 81       	ldd	r23, Z+1	; 0x01
    2078:	82 81       	ldd	r24, Z+2	; 0x02
    207a:	93 81       	ldd	r25, Z+3	; 0x03
    207c:	0c 5f       	subi	r16, 0xFC	; 252
    207e:	1f 4f       	sbci	r17, 0xFF	; 255
    2080:	06 c0       	rjmp	.+12     	; 0x208e <vfprintf+0x280>
    2082:	60 81       	ld	r22, Z
    2084:	71 81       	ldd	r23, Z+1	; 0x01
    2086:	80 e0       	ldi	r24, 0x00	; 0
    2088:	90 e0       	ldi	r25, 0x00	; 0
    208a:	0e 5f       	subi	r16, 0xFE	; 254
    208c:	1f 4f       	sbci	r17, 0xFF	; 255
    208e:	a4 01       	movw	r20, r8
    2090:	0e 94 37 11 	call	0x226e	; 0x226e <__ultoa_invert>
    2094:	a8 2e       	mov	r10, r24
    2096:	a8 18       	sub	r10, r8
    2098:	fb 2d       	mov	r31, r11
    209a:	ff 77       	andi	r31, 0x7F	; 127
    209c:	7f 2e       	mov	r7, r31
    209e:	76 fe       	sbrs	r7, 6
    20a0:	0b c0       	rjmp	.+22     	; 0x20b8 <vfprintf+0x2aa>
    20a2:	37 2d       	mov	r19, r7
    20a4:	3e 7f       	andi	r19, 0xFE	; 254
    20a6:	a5 14       	cp	r10, r5
    20a8:	50 f4       	brcc	.+20     	; 0x20be <vfprintf+0x2b0>
    20aa:	74 fe       	sbrs	r7, 4
    20ac:	0a c0       	rjmp	.+20     	; 0x20c2 <vfprintf+0x2b4>
    20ae:	72 fc       	sbrc	r7, 2
    20b0:	08 c0       	rjmp	.+16     	; 0x20c2 <vfprintf+0x2b4>
    20b2:	37 2d       	mov	r19, r7
    20b4:	3e 7e       	andi	r19, 0xEE	; 238
    20b6:	05 c0       	rjmp	.+10     	; 0x20c2 <vfprintf+0x2b4>
    20b8:	ba 2c       	mov	r11, r10
    20ba:	37 2d       	mov	r19, r7
    20bc:	03 c0       	rjmp	.+6      	; 0x20c4 <vfprintf+0x2b6>
    20be:	ba 2c       	mov	r11, r10
    20c0:	01 c0       	rjmp	.+2      	; 0x20c4 <vfprintf+0x2b6>
    20c2:	b5 2c       	mov	r11, r5
    20c4:	34 ff       	sbrs	r19, 4
    20c6:	0d c0       	rjmp	.+26     	; 0x20e2 <vfprintf+0x2d4>
    20c8:	fe 01       	movw	r30, r28
    20ca:	ea 0d       	add	r30, r10
    20cc:	f1 1d       	adc	r31, r1
    20ce:	80 81       	ld	r24, Z
    20d0:	80 33       	cpi	r24, 0x30	; 48
    20d2:	11 f4       	brne	.+4      	; 0x20d8 <vfprintf+0x2ca>
    20d4:	39 7e       	andi	r19, 0xE9	; 233
    20d6:	09 c0       	rjmp	.+18     	; 0x20ea <vfprintf+0x2dc>
    20d8:	32 ff       	sbrs	r19, 2
    20da:	06 c0       	rjmp	.+12     	; 0x20e8 <vfprintf+0x2da>
    20dc:	b3 94       	inc	r11
    20de:	b3 94       	inc	r11
    20e0:	04 c0       	rjmp	.+8      	; 0x20ea <vfprintf+0x2dc>
    20e2:	83 2f       	mov	r24, r19
    20e4:	86 78       	andi	r24, 0x86	; 134
    20e6:	09 f0       	breq	.+2      	; 0x20ea <vfprintf+0x2dc>
    20e8:	b3 94       	inc	r11
    20ea:	33 fd       	sbrc	r19, 3
    20ec:	13 c0       	rjmp	.+38     	; 0x2114 <vfprintf+0x306>
    20ee:	30 ff       	sbrs	r19, 0
    20f0:	06 c0       	rjmp	.+12     	; 0x20fe <vfprintf+0x2f0>
    20f2:	5a 2c       	mov	r5, r10
    20f4:	b3 14       	cp	r11, r3
    20f6:	18 f4       	brcc	.+6      	; 0x20fe <vfprintf+0x2f0>
    20f8:	53 0c       	add	r5, r3
    20fa:	5b 18       	sub	r5, r11
    20fc:	b3 2c       	mov	r11, r3
    20fe:	b3 14       	cp	r11, r3
    2100:	68 f4       	brcc	.+26     	; 0x211c <vfprintf+0x30e>
    2102:	b7 01       	movw	r22, r14
    2104:	80 e2       	ldi	r24, 0x20	; 32
    2106:	90 e0       	ldi	r25, 0x00	; 0
    2108:	3c 87       	std	Y+12, r19	; 0x0c
    210a:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fputc>
    210e:	b3 94       	inc	r11
    2110:	3c 85       	ldd	r19, Y+12	; 0x0c
    2112:	f5 cf       	rjmp	.-22     	; 0x20fe <vfprintf+0x2f0>
    2114:	b3 14       	cp	r11, r3
    2116:	10 f4       	brcc	.+4      	; 0x211c <vfprintf+0x30e>
    2118:	3b 18       	sub	r3, r11
    211a:	01 c0       	rjmp	.+2      	; 0x211e <vfprintf+0x310>
    211c:	31 2c       	mov	r3, r1
    211e:	34 ff       	sbrs	r19, 4
    2120:	12 c0       	rjmp	.+36     	; 0x2146 <vfprintf+0x338>
    2122:	b7 01       	movw	r22, r14
    2124:	80 e3       	ldi	r24, 0x30	; 48
    2126:	90 e0       	ldi	r25, 0x00	; 0
    2128:	3c 87       	std	Y+12, r19	; 0x0c
    212a:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fputc>
    212e:	3c 85       	ldd	r19, Y+12	; 0x0c
    2130:	32 ff       	sbrs	r19, 2
    2132:	17 c0       	rjmp	.+46     	; 0x2162 <vfprintf+0x354>
    2134:	31 fd       	sbrc	r19, 1
    2136:	03 c0       	rjmp	.+6      	; 0x213e <vfprintf+0x330>
    2138:	88 e7       	ldi	r24, 0x78	; 120
    213a:	90 e0       	ldi	r25, 0x00	; 0
    213c:	02 c0       	rjmp	.+4      	; 0x2142 <vfprintf+0x334>
    213e:	88 e5       	ldi	r24, 0x58	; 88
    2140:	90 e0       	ldi	r25, 0x00	; 0
    2142:	b7 01       	movw	r22, r14
    2144:	0c c0       	rjmp	.+24     	; 0x215e <vfprintf+0x350>
    2146:	83 2f       	mov	r24, r19
    2148:	86 78       	andi	r24, 0x86	; 134
    214a:	59 f0       	breq	.+22     	; 0x2162 <vfprintf+0x354>
    214c:	31 ff       	sbrs	r19, 1
    214e:	02 c0       	rjmp	.+4      	; 0x2154 <vfprintf+0x346>
    2150:	8b e2       	ldi	r24, 0x2B	; 43
    2152:	01 c0       	rjmp	.+2      	; 0x2156 <vfprintf+0x348>
    2154:	80 e2       	ldi	r24, 0x20	; 32
    2156:	37 fd       	sbrc	r19, 7
    2158:	8d e2       	ldi	r24, 0x2D	; 45
    215a:	b7 01       	movw	r22, r14
    215c:	90 e0       	ldi	r25, 0x00	; 0
    215e:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fputc>
    2162:	a5 14       	cp	r10, r5
    2164:	38 f4       	brcc	.+14     	; 0x2174 <vfprintf+0x366>
    2166:	b7 01       	movw	r22, r14
    2168:	80 e3       	ldi	r24, 0x30	; 48
    216a:	90 e0       	ldi	r25, 0x00	; 0
    216c:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fputc>
    2170:	5a 94       	dec	r5
    2172:	f7 cf       	rjmp	.-18     	; 0x2162 <vfprintf+0x354>
    2174:	aa 94       	dec	r10
    2176:	f4 01       	movw	r30, r8
    2178:	ea 0d       	add	r30, r10
    217a:	f1 1d       	adc	r31, r1
    217c:	80 81       	ld	r24, Z
    217e:	b7 01       	movw	r22, r14
    2180:	90 e0       	ldi	r25, 0x00	; 0
    2182:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fputc>
    2186:	a1 10       	cpse	r10, r1
    2188:	f5 cf       	rjmp	.-22     	; 0x2174 <vfprintf+0x366>
    218a:	33 20       	and	r3, r3
    218c:	09 f4       	brne	.+2      	; 0x2190 <vfprintf+0x382>
    218e:	51 ce       	rjmp	.-862    	; 0x1e32 <vfprintf+0x24>
    2190:	b7 01       	movw	r22, r14
    2192:	80 e2       	ldi	r24, 0x20	; 32
    2194:	90 e0       	ldi	r25, 0x00	; 0
    2196:	0e 94 ff 10 	call	0x21fe	; 0x21fe <fputc>
    219a:	3a 94       	dec	r3
    219c:	f6 cf       	rjmp	.-20     	; 0x218a <vfprintf+0x37c>
    219e:	f7 01       	movw	r30, r14
    21a0:	86 81       	ldd	r24, Z+6	; 0x06
    21a2:	97 81       	ldd	r25, Z+7	; 0x07
    21a4:	02 c0       	rjmp	.+4      	; 0x21aa <vfprintf+0x39c>
    21a6:	8f ef       	ldi	r24, 0xFF	; 255
    21a8:	9f ef       	ldi	r25, 0xFF	; 255
    21aa:	2c 96       	adiw	r28, 0x0c	; 12
    21ac:	e2 e1       	ldi	r30, 0x12	; 18
    21ae:	0c 94 ae 11 	jmp	0x235c	; 0x235c <__epilogue_restores__>

000021b2 <strnlen_P>:
    21b2:	fc 01       	movw	r30, r24
    21b4:	05 90       	lpm	r0, Z+
    21b6:	61 50       	subi	r22, 0x01	; 1
    21b8:	70 40       	sbci	r23, 0x00	; 0
    21ba:	01 10       	cpse	r0, r1
    21bc:	d8 f7       	brcc	.-10     	; 0x21b4 <strnlen_P+0x2>
    21be:	80 95       	com	r24
    21c0:	90 95       	com	r25
    21c2:	8e 0f       	add	r24, r30
    21c4:	9f 1f       	adc	r25, r31
    21c6:	08 95       	ret

000021c8 <strnlen>:
    21c8:	fc 01       	movw	r30, r24
    21ca:	61 50       	subi	r22, 0x01	; 1
    21cc:	70 40       	sbci	r23, 0x00	; 0
    21ce:	01 90       	ld	r0, Z+
    21d0:	01 10       	cpse	r0, r1
    21d2:	d8 f7       	brcc	.-10     	; 0x21ca <strnlen+0x2>
    21d4:	80 95       	com	r24
    21d6:	90 95       	com	r25
    21d8:	8e 0f       	add	r24, r30
    21da:	9f 1f       	adc	r25, r31
    21dc:	08 95       	ret

000021de <strrev>:
    21de:	dc 01       	movw	r26, r24
    21e0:	fc 01       	movw	r30, r24
    21e2:	67 2f       	mov	r22, r23
    21e4:	71 91       	ld	r23, Z+
    21e6:	77 23       	and	r23, r23
    21e8:	e1 f7       	brne	.-8      	; 0x21e2 <strrev+0x4>
    21ea:	32 97       	sbiw	r30, 0x02	; 2
    21ec:	04 c0       	rjmp	.+8      	; 0x21f6 <strrev+0x18>
    21ee:	7c 91       	ld	r23, X
    21f0:	6d 93       	st	X+, r22
    21f2:	70 83       	st	Z, r23
    21f4:	62 91       	ld	r22, -Z
    21f6:	ae 17       	cp	r26, r30
    21f8:	bf 07       	cpc	r27, r31
    21fa:	c8 f3       	brcs	.-14     	; 0x21ee <strrev+0x10>
    21fc:	08 95       	ret

000021fe <fputc>:
    21fe:	0f 93       	push	r16
    2200:	1f 93       	push	r17
    2202:	cf 93       	push	r28
    2204:	df 93       	push	r29
    2206:	fb 01       	movw	r30, r22
    2208:	23 81       	ldd	r18, Z+3	; 0x03
    220a:	21 fd       	sbrc	r18, 1
    220c:	03 c0       	rjmp	.+6      	; 0x2214 <fputc+0x16>
    220e:	8f ef       	ldi	r24, 0xFF	; 255
    2210:	9f ef       	ldi	r25, 0xFF	; 255
    2212:	28 c0       	rjmp	.+80     	; 0x2264 <fputc+0x66>
    2214:	22 ff       	sbrs	r18, 2
    2216:	16 c0       	rjmp	.+44     	; 0x2244 <fputc+0x46>
    2218:	46 81       	ldd	r20, Z+6	; 0x06
    221a:	57 81       	ldd	r21, Z+7	; 0x07
    221c:	24 81       	ldd	r18, Z+4	; 0x04
    221e:	35 81       	ldd	r19, Z+5	; 0x05
    2220:	42 17       	cp	r20, r18
    2222:	53 07       	cpc	r21, r19
    2224:	44 f4       	brge	.+16     	; 0x2236 <fputc+0x38>
    2226:	a0 81       	ld	r26, Z
    2228:	b1 81       	ldd	r27, Z+1	; 0x01
    222a:	9d 01       	movw	r18, r26
    222c:	2f 5f       	subi	r18, 0xFF	; 255
    222e:	3f 4f       	sbci	r19, 0xFF	; 255
    2230:	20 83       	st	Z, r18
    2232:	31 83       	std	Z+1, r19	; 0x01
    2234:	8c 93       	st	X, r24
    2236:	26 81       	ldd	r18, Z+6	; 0x06
    2238:	37 81       	ldd	r19, Z+7	; 0x07
    223a:	2f 5f       	subi	r18, 0xFF	; 255
    223c:	3f 4f       	sbci	r19, 0xFF	; 255
    223e:	26 83       	std	Z+6, r18	; 0x06
    2240:	37 83       	std	Z+7, r19	; 0x07
    2242:	10 c0       	rjmp	.+32     	; 0x2264 <fputc+0x66>
    2244:	eb 01       	movw	r28, r22
    2246:	09 2f       	mov	r16, r25
    2248:	18 2f       	mov	r17, r24
    224a:	00 84       	ldd	r0, Z+8	; 0x08
    224c:	f1 85       	ldd	r31, Z+9	; 0x09
    224e:	e0 2d       	mov	r30, r0
    2250:	09 95       	icall
    2252:	89 2b       	or	r24, r25
    2254:	e1 f6       	brne	.-72     	; 0x220e <fputc+0x10>
    2256:	8e 81       	ldd	r24, Y+6	; 0x06
    2258:	9f 81       	ldd	r25, Y+7	; 0x07
    225a:	01 96       	adiw	r24, 0x01	; 1
    225c:	8e 83       	std	Y+6, r24	; 0x06
    225e:	9f 83       	std	Y+7, r25	; 0x07
    2260:	81 2f       	mov	r24, r17
    2262:	90 2f       	mov	r25, r16
    2264:	df 91       	pop	r29
    2266:	cf 91       	pop	r28
    2268:	1f 91       	pop	r17
    226a:	0f 91       	pop	r16
    226c:	08 95       	ret

0000226e <__ultoa_invert>:
    226e:	fa 01       	movw	r30, r20
    2270:	aa 27       	eor	r26, r26
    2272:	28 30       	cpi	r18, 0x08	; 8
    2274:	51 f1       	breq	.+84     	; 0x22ca <__ultoa_invert+0x5c>
    2276:	20 31       	cpi	r18, 0x10	; 16
    2278:	81 f1       	breq	.+96     	; 0x22da <__ultoa_invert+0x6c>
    227a:	e8 94       	clt
    227c:	6f 93       	push	r22
    227e:	6e 7f       	andi	r22, 0xFE	; 254
    2280:	6e 5f       	subi	r22, 0xFE	; 254
    2282:	7f 4f       	sbci	r23, 0xFF	; 255
    2284:	8f 4f       	sbci	r24, 0xFF	; 255
    2286:	9f 4f       	sbci	r25, 0xFF	; 255
    2288:	af 4f       	sbci	r26, 0xFF	; 255
    228a:	b1 e0       	ldi	r27, 0x01	; 1
    228c:	3e d0       	rcall	.+124    	; 0x230a <__ultoa_invert+0x9c>
    228e:	b4 e0       	ldi	r27, 0x04	; 4
    2290:	3c d0       	rcall	.+120    	; 0x230a <__ultoa_invert+0x9c>
    2292:	67 0f       	add	r22, r23
    2294:	78 1f       	adc	r23, r24
    2296:	89 1f       	adc	r24, r25
    2298:	9a 1f       	adc	r25, r26
    229a:	a1 1d       	adc	r26, r1
    229c:	68 0f       	add	r22, r24
    229e:	79 1f       	adc	r23, r25
    22a0:	8a 1f       	adc	r24, r26
    22a2:	91 1d       	adc	r25, r1
    22a4:	a1 1d       	adc	r26, r1
    22a6:	6a 0f       	add	r22, r26
    22a8:	71 1d       	adc	r23, r1
    22aa:	81 1d       	adc	r24, r1
    22ac:	91 1d       	adc	r25, r1
    22ae:	a1 1d       	adc	r26, r1
    22b0:	20 d0       	rcall	.+64     	; 0x22f2 <__ultoa_invert+0x84>
    22b2:	09 f4       	brne	.+2      	; 0x22b6 <__ultoa_invert+0x48>
    22b4:	68 94       	set
    22b6:	3f 91       	pop	r19
    22b8:	2a e0       	ldi	r18, 0x0A	; 10
    22ba:	26 9f       	mul	r18, r22
    22bc:	11 24       	eor	r1, r1
    22be:	30 19       	sub	r19, r0
    22c0:	30 5d       	subi	r19, 0xD0	; 208
    22c2:	31 93       	st	Z+, r19
    22c4:	de f6       	brtc	.-74     	; 0x227c <__ultoa_invert+0xe>
    22c6:	cf 01       	movw	r24, r30
    22c8:	08 95       	ret
    22ca:	46 2f       	mov	r20, r22
    22cc:	47 70       	andi	r20, 0x07	; 7
    22ce:	40 5d       	subi	r20, 0xD0	; 208
    22d0:	41 93       	st	Z+, r20
    22d2:	b3 e0       	ldi	r27, 0x03	; 3
    22d4:	0f d0       	rcall	.+30     	; 0x22f4 <__ultoa_invert+0x86>
    22d6:	c9 f7       	brne	.-14     	; 0x22ca <__ultoa_invert+0x5c>
    22d8:	f6 cf       	rjmp	.-20     	; 0x22c6 <__ultoa_invert+0x58>
    22da:	46 2f       	mov	r20, r22
    22dc:	4f 70       	andi	r20, 0x0F	; 15
    22de:	40 5d       	subi	r20, 0xD0	; 208
    22e0:	4a 33       	cpi	r20, 0x3A	; 58
    22e2:	18 f0       	brcs	.+6      	; 0x22ea <__ultoa_invert+0x7c>
    22e4:	49 5d       	subi	r20, 0xD9	; 217
    22e6:	31 fd       	sbrc	r19, 1
    22e8:	40 52       	subi	r20, 0x20	; 32
    22ea:	41 93       	st	Z+, r20
    22ec:	02 d0       	rcall	.+4      	; 0x22f2 <__ultoa_invert+0x84>
    22ee:	a9 f7       	brne	.-22     	; 0x22da <__ultoa_invert+0x6c>
    22f0:	ea cf       	rjmp	.-44     	; 0x22c6 <__ultoa_invert+0x58>
    22f2:	b4 e0       	ldi	r27, 0x04	; 4
    22f4:	a6 95       	lsr	r26
    22f6:	97 95       	ror	r25
    22f8:	87 95       	ror	r24
    22fa:	77 95       	ror	r23
    22fc:	67 95       	ror	r22
    22fe:	ba 95       	dec	r27
    2300:	c9 f7       	brne	.-14     	; 0x22f4 <__ultoa_invert+0x86>
    2302:	00 97       	sbiw	r24, 0x00	; 0
    2304:	61 05       	cpc	r22, r1
    2306:	71 05       	cpc	r23, r1
    2308:	08 95       	ret
    230a:	9b 01       	movw	r18, r22
    230c:	ac 01       	movw	r20, r24
    230e:	0a 2e       	mov	r0, r26
    2310:	06 94       	lsr	r0
    2312:	57 95       	ror	r21
    2314:	47 95       	ror	r20
    2316:	37 95       	ror	r19
    2318:	27 95       	ror	r18
    231a:	ba 95       	dec	r27
    231c:	c9 f7       	brne	.-14     	; 0x2310 <__ultoa_invert+0xa2>
    231e:	62 0f       	add	r22, r18
    2320:	73 1f       	adc	r23, r19
    2322:	84 1f       	adc	r24, r20
    2324:	95 1f       	adc	r25, r21
    2326:	a0 1d       	adc	r26, r0
    2328:	08 95       	ret

0000232a <__prologue_saves__>:
    232a:	2f 92       	push	r2
    232c:	3f 92       	push	r3
    232e:	4f 92       	push	r4
    2330:	5f 92       	push	r5
    2332:	6f 92       	push	r6
    2334:	7f 92       	push	r7
    2336:	8f 92       	push	r8
    2338:	9f 92       	push	r9
    233a:	af 92       	push	r10
    233c:	bf 92       	push	r11
    233e:	cf 92       	push	r12
    2340:	df 92       	push	r13
    2342:	ef 92       	push	r14
    2344:	ff 92       	push	r15
    2346:	0f 93       	push	r16
    2348:	1f 93       	push	r17
    234a:	cf 93       	push	r28
    234c:	df 93       	push	r29
    234e:	cd b7       	in	r28, 0x3d	; 61
    2350:	de b7       	in	r29, 0x3e	; 62
    2352:	ca 1b       	sub	r28, r26
    2354:	db 0b       	sbc	r29, r27
    2356:	cd bf       	out	0x3d, r28	; 61
    2358:	de bf       	out	0x3e, r29	; 62
    235a:	09 94       	ijmp

0000235c <__epilogue_restores__>:
    235c:	2a 88       	ldd	r2, Y+18	; 0x12
    235e:	39 88       	ldd	r3, Y+17	; 0x11
    2360:	48 88       	ldd	r4, Y+16	; 0x10
    2362:	5f 84       	ldd	r5, Y+15	; 0x0f
    2364:	6e 84       	ldd	r6, Y+14	; 0x0e
    2366:	7d 84       	ldd	r7, Y+13	; 0x0d
    2368:	8c 84       	ldd	r8, Y+12	; 0x0c
    236a:	9b 84       	ldd	r9, Y+11	; 0x0b
    236c:	aa 84       	ldd	r10, Y+10	; 0x0a
    236e:	b9 84       	ldd	r11, Y+9	; 0x09
    2370:	c8 84       	ldd	r12, Y+8	; 0x08
    2372:	df 80       	ldd	r13, Y+7	; 0x07
    2374:	ee 80       	ldd	r14, Y+6	; 0x06
    2376:	fd 80       	ldd	r15, Y+5	; 0x05
    2378:	0c 81       	ldd	r16, Y+4	; 0x04
    237a:	1b 81       	ldd	r17, Y+3	; 0x03
    237c:	aa 81       	ldd	r26, Y+2	; 0x02
    237e:	b9 81       	ldd	r27, Y+1	; 0x01
    2380:	ce 0f       	add	r28, r30
    2382:	d1 1d       	adc	r29, r1
    2384:	cd bf       	out	0x3d, r28	; 61
    2386:	de bf       	out	0x3e, r29	; 62
    2388:	ed 01       	movw	r28, r26
    238a:	08 95       	ret

0000238c <_exit>:
    238c:	f8 94       	cli

0000238e <__stop_program>:
    238e:	ff cf       	rjmp	.-2      	; 0x238e <__stop_program>
