// Seed: 1706381904
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  assign module_1.id_2 = 0;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_24 = 32'd65,
    parameter id_27 = 32'd47,
    parameter id_32 = 32'd71,
    parameter id_4  = 32'd76
) (
    input tri1 id_0,
    input tri1 id_1[-1  -  1 : id_24],
    output tri1 id_2,
    input wand id_3
    , id_34,
    input uwire _id_4,
    input tri0 id_5,
    input supply1 id_6,
    output tri id_7,
    input tri id_8,
    output supply1 id_9,
    output supply0 id_10,
    input wire id_11,
    output logic id_12,
    output wor id_13
    , id_35, id_36, id_37,
    output wor id_14,
    input wor id_15,
    input tri id_16,
    input wire id_17,
    input wor id_18,
    input wor id_19,
    input supply1 id_20,
    output wor id_21,
    output uwire id_22,
    output wor id_23,
    input uwire _id_24,
    input tri0 id_25,
    input wor id_26,
    input wand _id_27,
    output wand id_28,
    output supply0 id_29,
    output tri1 id_30,
    input wor id_31,
    input supply0 _id_32
);
  wire id_38 = id_32;
  wire id_39, id_40, id_41[id_27 : id_4], id_42, id_43;
  initial id_12 <= -1'b0;
  logic id_44[id_32 : 1], id_45, id_46 = id_37;
  module_0 modCall_1 (
      id_44,
      id_38,
      id_36,
      id_43,
      id_45,
      id_43,
      id_34,
      id_36,
      id_38,
      id_43,
      id_34,
      id_37,
      id_40,
      id_41,
      id_36,
      id_40
  );
  logic id_47;
  assign id_23 = 1'b0;
endmodule
