// Seed: 3565560795
program module_0 (
    output supply0 id_0,
    input tri id_1,
    input wire id_2,
    input tri id_3,
    output tri id_4,
    input wor id_5
);
  supply1 id_7 = -1 == id_1;
  assign module_1.id_1 = 0;
endprogram
module module_1 (
    input wor id_0,
    input tri1 id_1
    , id_5,
    input tri1 id_2,
    output supply1 id_3
);
  wire id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_1,
      id_3,
      id_2
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd79
) (
    output uwire id_0,
    input  wor   id_1,
    input  wor   id_2,
    output wor   _id_3
);
  logic [id_3 : 1] id_5;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
