{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680806634332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680806634332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  6 15:43:54 2023 " "Processing started: Thu Apr  6 15:43:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680806634332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806634332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador -c contador " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806634332 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Analysis & Synthesis" 0 -1 1680806634441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680806634505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680806634506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640362 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640363 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640363 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logDesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logDesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logDesvio-comportamento " "Found design unit 1: logDesvio-comportamento" {  } { { "logDesvio.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/logDesvio.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640363 ""} { "Info" "ISGN_ENTITY_NAME" "1 logDesvio " "Found entity 1: logDesvio" {  } { { "logDesvio.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/logDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LEDs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LEDs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-comportamento " "Found design unit 1: LEDs-comportamento" {  } { { "LEDs.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/LEDs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640364 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "LEDs.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/LEDs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-comportamento " "Found design unit 1: flipflop-comportamento" {  } { { "flipflop.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640364 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/flipflop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640364 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640364 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-arquiteturaa " "Found design unit 1: processador-arquiteturaa" {  } { { "processador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/processador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640365 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x2-comportamento " "Found design unit 1: muxGenerico4x2-comportamento" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640365 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x2 " "Found entity 1: muxGenerico4x2" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640366 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640366 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderInstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderInstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640366 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640367 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640367 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arquitetura " "Found design unit 1: contador-arquitetura" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640367 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680806640367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador " "Elaborating entity \"contador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680806640406 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SW contador.vhd(15) " "VHDL Signal Declaration warning at contador.vhd(15): used implicit default value for signal \"SW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680806640407 "|contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "contador.vhd" "\\gravar:detectorSub0" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680806640408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:Processador " "Elaborating entity \"processador\" for hierarchy \"processador:Processador\"" {  } { { "contador.vhd" "Processador" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680806640408 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hab_read processador.vhd(45) " "Verilog HDL or VHDL warning at processador.vhd(45): object \"hab_read\" assigned a value but never read" {  } { { "processador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/processador.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680806640409 "|contador|processador:Processador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hab_wrt processador.vhd(46) " "Verilog HDL or VHDL warning at processador.vhd(46): object \"hab_wrt\" assigned a value but never read" {  } { { "processador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/processador.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680806640409 "|contador|processador:Processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:Processador\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:Processador\|muxGenerico2x1:MUX1\"" {  } { { "processador.vhd" "MUX1" { Text "/home/antonio/Desktop/Desing_Computadores/contador/processador.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680806640409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processador:Processador\|registradorGenerico:REGA " "Elaborating entity \"registradorGenerico\" for hierarchy \"processador:Processador\|registradorGenerico:REGA\"" {  } { { "processador.vhd" "REGA" { Text "/home/antonio/Desktop/Desing_Computadores/contador/processador.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680806640410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processador:Processador\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"processador:Processador\|registradorGenerico:PC\"" {  } { { "processador.vhd" "PC" { Text "/home/antonio/Desktop/Desing_Computadores/contador/processador.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680806640410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante processador:Processador\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"processador:Processador\|somaConstante:incrementaPC\"" {  } { { "processador.vhd" "incrementaPC" { Text "/home/antonio/Desktop/Desing_Computadores/contador/processador.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680806640410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub processador:Processador\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"processador:Processador\|ULASomaSub:ULA1\"" {  } { { "processador.vhd" "ULA1" { Text "/home/antonio/Desktop/Desing_Computadores/contador/processador.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680806640411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM processador:Processador\|memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"processador:Processador\|memoriaROM:ROM1\"" {  } { { "processador.vhd" "ROM1" { Text "/home/antonio/Desktop/Desing_Computadores/contador/processador.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680806640411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru processador:Processador\|decoderInstru:decoder " "Elaborating entity \"decoderInstru\" for hierarchy \"processador:Processador\|decoderInstru:decoder\"" {  } { { "processador.vhd" "decoder" { Text "/home/antonio/Desktop/Desing_Computadores/contador/processador.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680806640412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logDesvio processador:Processador\|logDesvio:Log_Desvio " "Elaborating entity \"logDesvio\" for hierarchy \"processador:Processador\|logDesvio:Log_Desvio\"" {  } { { "processador.vhd" "Log_Desvio" { Text "/home/antonio/Desktop/Desing_Computadores/contador/processador.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680806640412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop processador:Processador\|flipflop:flag_ula " "Elaborating entity \"flipflop\" for hierarchy \"processador:Processador\|flipflop:flag_ula\"" {  } { { "processador.vhd" "flag_ula" { Text "/home/antonio/Desktop/Desing_Computadores/contador/processador.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680806640413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x2 processador:Processador\|muxGenerico4x2:MUX_JMP " "Elaborating entity \"muxGenerico4x2\" for hierarchy \"processador:Processador\|muxGenerico4x2:MUX_JMP\"" {  } { { "processador.vhd" "MUX_JMP" { Text "/home/antonio/Desktop/Desing_Computadores/contador/processador.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680806640413 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[0\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[0\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640414 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[1\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[1\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640414 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[2\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[2\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640414 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[3\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[3\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640414 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[4\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[4\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640414 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[5\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[5\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640414 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[6\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[6\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640414 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[7\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[7\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640414 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[8\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[8\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806640414 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "contador.vhd" "RAM" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680806640414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:Decoder678 " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:Decoder678\"" {  } { { "contador.vhd" "Decoder678" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680806640415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:BLOCO_LEDs " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:BLOCO_LEDs\"" {  } { { "contador.vhd" "BLOCO_LEDs" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680806640415 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "/home/antonio/Desktop/Desing_Computadores/contador/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1680806640618 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1680806640618 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[0\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1680806640623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[1\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1680806640623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[2\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1680806640623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[3\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1680806640623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[4\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1680806640623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[5\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1680806640623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[6\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1680806640623 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[7\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1680806640623 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1680806640623 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[0\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[0\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680806640627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[1\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[1\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680806640627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[2\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[2\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680806640627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[3\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[3\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680806640627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[4\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[4\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680806640627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[5\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[5\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680806640627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[6\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[6\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680806640627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[7\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[7\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680806640627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[8\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[8\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1680806640627 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[0\] GND " "Pin \"SW\[0\]\" is stuck at GND" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680806640913 "|contador|SW[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[1\] GND " "Pin \"SW\[1\]\" is stuck at GND" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680806640913 "|contador|SW[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[2\] GND " "Pin \"SW\[2\]\" is stuck at GND" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680806640913 "|contador|SW[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[3\] GND " "Pin \"SW\[3\]\" is stuck at GND" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680806640913 "|contador|SW[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[4\] GND " "Pin \"SW\[4\]\" is stuck at GND" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680806640913 "|contador|SW[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[5\] GND " "Pin \"SW\[5\]\" is stuck at GND" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680806640913 "|contador|SW[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[6\] GND " "Pin \"SW\[6\]\" is stuck at GND" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680806640913 "|contador|SW[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[7\] GND " "Pin \"SW\[7\]\" is stuck at GND" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680806640913 "|contador|SW[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[8\] GND " "Pin \"SW\[8\]\" is stuck at GND" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680806640913 "|contador|SW[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[9\] GND " "Pin \"SW\[9\]\" is stuck at GND" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680806640913 "|contador|SW[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[10\] GND " "Pin \"SW\[10\]\" is stuck at GND" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680806640913 "|contador|SW[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[11\] GND " "Pin \"SW\[11\]\" is stuck at GND" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680806640913 "|contador|SW[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SW\[12\] GND " "Pin \"SW\[12\]\" is stuck at GND" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680806640913 "|contador|SW[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680806640913 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680806640972 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "265 " "265 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680806641229 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680806641299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680806641299 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680806641327 "|contador|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680806641327 "|contador|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680806641327 "|contador|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680806641327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680806641328 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680806641328 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680806641328 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680806641328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680806641335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  6 15:44:01 2023 " "Processing ended: Thu Apr  6 15:44:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680806641335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680806641335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680806641335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680806641335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1680806641904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680806641904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  6 15:44:01 2023 " "Processing started: Thu Apr  6 15:44:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680806641904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1680806641904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off contador -c contador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1680806641904 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1680806641928 ""}
{ "Info" "0" "" "Project  = contador" {  } {  } 0 0 "Project  = contador" 0 0 "Fitter" 0 0 1680806641928 ""}
{ "Info" "0" "" "Revision = contador" {  } {  } 0 0 "Revision = contador" 0 0 "Fitter" 0 0 1680806641928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1680806642022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1680806642022 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "contador 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"contador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1680806642025 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1680806642057 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1680806642058 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1680806642401 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1680806642417 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1680806642451 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 37 " "No exact pin location assignment(s) for 12 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1680806642558 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B0L 3.3-V LVTTL LEDR\[0\] " "I/O bank B0L does not support I/O standard 3.3-V LVTTL for pin LEDR\[0\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[0] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1680806642558 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B0L 3.3-V LVTTL LEDR\[1\] " "I/O bank B0L does not support I/O standard 3.3-V LVTTL for pin LEDR\[1\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[1] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1680806642558 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B0L 3.3-V LVTTL LEDR\[2\] " "I/O bank B0L does not support I/O standard 3.3-V LVTTL for pin LEDR\[2\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[2] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1680806642558 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B0L 3.3-V LVTTL LEDR\[3\] " "I/O bank B0L does not support I/O standard 3.3-V LVTTL for pin LEDR\[3\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[3] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1680806642558 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B0L 3.3-V LVTTL LEDR\[4\] " "I/O bank B0L does not support I/O standard 3.3-V LVTTL for pin LEDR\[4\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[4] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1680806642558 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B0L 3.3-V LVTTL LEDR\[5\] " "I/O bank B0L does not support I/O standard 3.3-V LVTTL for pin LEDR\[5\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[5] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1680806642558 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B0L 3.3-V LVTTL LEDR\[6\] " "I/O bank B0L does not support I/O standard 3.3-V LVTTL for pin LEDR\[6\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[6] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1680806642559 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B0L 3.3-V LVTTL LEDR\[7\] " "I/O bank B0L does not support I/O standard 3.3-V LVTTL for pin LEDR\[7\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[7] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1680806642559 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B1L 3.3-V LVTTL LEDR\[8\] " "I/O bank B1L does not support I/O standard 3.3-V LVTTL for pin LEDR\[8\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[8] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1680806642559 ""}
{ "Error" "EFIOMGR_IO_BANK_INVALID_IOSTD" "B1L 3.3-V LVTTL LEDR\[9\] " "I/O bank B1L does not support I/O standard 3.3-V LVTTL for pin LEDR\[9\]" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LEDR[9] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169044 "I/O bank %1!s! does not support I/O standard %2!s! for pin %3!s!" 0 0 "Fitter" 0 -1 1680806642559 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680806642559 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1680806642620 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "13 " "Following 13 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SW\[0\] GND " "Pin SW\[0\] has GND driving its datain port" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680806642621 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SW\[1\] GND " "Pin SW\[1\] has GND driving its datain port" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680806642621 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SW\[2\] GND " "Pin SW\[2\] has GND driving its datain port" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680806642621 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SW\[3\] GND " "Pin SW\[3\] has GND driving its datain port" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680806642621 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SW\[4\] GND " "Pin SW\[4\] has GND driving its datain port" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680806642621 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SW\[5\] GND " "Pin SW\[5\] has GND driving its datain port" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680806642621 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SW\[6\] GND " "Pin SW\[6\] has GND driving its datain port" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680806642621 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SW\[7\] GND " "Pin SW\[7\] has GND driving its datain port" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680806642621 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SW\[8\] GND " "Pin SW\[8\] has GND driving its datain port" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680806642621 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SW\[9\] GND " "Pin SW\[9\] has GND driving its datain port" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680806642621 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SW\[10\] GND " "Pin SW\[10\] has GND driving its datain port" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[10] } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680806642621 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SW\[11\] GND " "Pin SW\[11\] has GND driving its datain port" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[11] } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680806642621 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SW\[12\] GND " "Pin SW\[12\] has GND driving its datain port" {  } { { "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/antonio/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[12] } } } { "contador.vhd" "" { Text "/home/antonio/Desktop/Desing_Computadores/contador/contador.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/antonio/Desktop/Desing_Computadores/contador/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1680806642621 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1680806642621 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1680806642622 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 11 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 11 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680806642676 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr  6 15:44:02 2023 " "Processing ended: Thu Apr  6 15:44:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680806642676 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680806642676 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680806642676 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1680806642675 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 46 s " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 46 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1680806642735 ""}
