

================================================================
== Vitis HLS Report for 'single_heap_sort_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Tue Apr 25 23:13:37 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.754 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |        ?|        ?|         5|          5|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 5, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%largest_2 = alloca i32 1"   --->   Operation 8 'alloca' 'largest_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln53_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %zext_ln53"   --->   Operation 9 'read' 'zext_ln53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln53_cast = zext i22 %zext_ln53_read"   --->   Operation 10 'zext' 'zext_ln53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.41ns)   --->   "%store_ln0 = store i32 %zext_ln53_cast, i32 %largest_2"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%largest = load i32 %largest_2" [sort_seperate_bucket/single_heap_sort.c:18]   --->   Operation 13 'load' 'largest' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sort_seperate_bucket/single_heap_sort.c:15]   --->   Operation 15 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln18 = shl i32 %largest, i32 1" [sort_seperate_bucket/single_heap_sort.c:18]   --->   Operation 16 'shl' 'shl_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%left = or i32 %shl_ln18, i32 1" [sort_seperate_bucket/single_heap_sort.c:18]   --->   Operation 17 'or' 'left' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.88ns)   --->   "%right = add i32 %shl_ln18, i32 2" [sort_seperate_bucket/single_heap_sort.c:19]   --->   Operation 18 'add' 'right' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.85ns)   --->   "%icmp_ln22 = icmp_slt  i32 %left, i32 5000000" [sort_seperate_bucket/single_heap_sort.c:22]   --->   Operation 19 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %if.end.i, void %land.lhs.true.i" [sort_seperate_bucket/single_heap_sort.c:22]   --->   Operation 20 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i32 %left" [sort_seperate_bucket/single_heap_sort.c:22]   --->   Operation 21 'zext' 'zext_ln22' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr i32 %data, i64 0, i64 %zext_ln22" [sort_seperate_bucket/single_heap_sort.c:22]   --->   Operation 22 'getelementptr' 'data_addr_2' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.24ns)   --->   "%data_load = load i23 %data_addr_2" [sort_seperate_bucket/single_heap_sort.c:22]   --->   Operation 23 'load' 'data_load' <Predicate = (icmp_ln22)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i32 %largest" [sort_seperate_bucket/single_heap_sort.c:22]   --->   Operation 24 'zext' 'zext_ln22_1' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_addr_3 = getelementptr i32 %data, i64 0, i64 %zext_ln22_1" [sort_seperate_bucket/single_heap_sort.c:22]   --->   Operation 25 'getelementptr' 'data_addr_3' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.24ns)   --->   "%data_load_1 = load i23 %data_addr_3" [sort_seperate_bucket/single_heap_sort.c:22]   --->   Operation 26 'load' 'data_load_1' <Predicate = (icmp_ln22)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>

State 2 <SV = 1> <Delay = 2.75>
ST_2 : Operation 27 [1/2] (1.24ns)   --->   "%data_load = load i23 %data_addr_2" [sort_seperate_bucket/single_heap_sort.c:22]   --->   Operation 27 'load' 'data_load' <Predicate = (icmp_ln22)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 28 [1/2] (1.24ns)   --->   "%data_load_1 = load i23 %data_addr_3" [sort_seperate_bucket/single_heap_sort.c:22]   --->   Operation 28 'load' 'data_load_1' <Predicate = (icmp_ln22)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 29 [1/1] (0.85ns)   --->   "%icmp_ln22_1 = icmp_sgt  i32 %data_load, i32 %data_load_1" [sort_seperate_bucket/single_heap_sort.c:22]   --->   Operation 29 'icmp' 'icmp_ln22_1' <Predicate = (icmp_ln22)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.22ns)   --->   "%select_ln22 = select i1 %icmp_ln22_1, i32 %left, i32 %largest" [sort_seperate_bucket/single_heap_sort.c:22]   --->   Operation 30 'select' 'select_ln22' <Predicate = (icmp_ln22)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.41ns)   --->   "%store_ln22 = store i32 %select_ln22, i32 %largest_2" [sort_seperate_bucket/single_heap_sort.c:22]   --->   Operation 31 'store' 'store_ln22' <Predicate = (icmp_ln22)> <Delay = 0.41>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln22 = br void %if.end.i" [sort_seperate_bucket/single_heap_sort.c:22]   --->   Operation 32 'br' 'br_ln22' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%icmp_ln26 = icmp_slt  i32 %right, i32 5000000" [sort_seperate_bucket/single_heap_sort.c:26]   --->   Operation 33 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %if.end14.i, void %land.lhs.true7.i" [sort_seperate_bucket/single_heap_sort.c:26]   --->   Operation 34 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%largest_2_load = load i32 %largest_2" [sort_seperate_bucket/single_heap_sort.c:26]   --->   Operation 35 'load' 'largest_2_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i32 %right" [sort_seperate_bucket/single_heap_sort.c:26]   --->   Operation 36 'zext' 'zext_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%data_addr_5 = getelementptr i32 %data, i64 0, i64 %zext_ln26" [sort_seperate_bucket/single_heap_sort.c:26]   --->   Operation 37 'getelementptr' 'data_addr_5' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.24ns)   --->   "%data_load_4 = load i23 %data_addr_5" [sort_seperate_bucket/single_heap_sort.c:26]   --->   Operation 38 'load' 'data_load_4' <Predicate = (icmp_ln26)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i32 %largest_2_load" [sort_seperate_bucket/single_heap_sort.c:26]   --->   Operation 39 'zext' 'zext_ln26_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln26_1" [sort_seperate_bucket/single_heap_sort.c:26]   --->   Operation 40 'getelementptr' 'data_addr' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.24ns)   --->   "%data_load_5 = load i23 %data_addr" [sort_seperate_bucket/single_heap_sort.c:26]   --->   Operation 41 'load' 'data_load_5' <Predicate = (icmp_ln26)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>

State 3 <SV = 2> <Delay = 2.75>
ST_3 : Operation 42 [1/2] (1.24ns)   --->   "%data_load_4 = load i23 %data_addr_5" [sort_seperate_bucket/single_heap_sort.c:26]   --->   Operation 42 'load' 'data_load_4' <Predicate = (icmp_ln26)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_3 : Operation 43 [1/2] (1.24ns)   --->   "%data_load_5 = load i23 %data_addr" [sort_seperate_bucket/single_heap_sort.c:26]   --->   Operation 43 'load' 'data_load_5' <Predicate = (icmp_ln26)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_3 : Operation 44 [1/1] (0.85ns)   --->   "%icmp_ln26_1 = icmp_sgt  i32 %data_load_4, i32 %data_load_5" [sort_seperate_bucket/single_heap_sort.c:26]   --->   Operation 44 'icmp' 'icmp_ln26_1' <Predicate = (icmp_ln26)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.22ns)   --->   "%select_ln26 = select i1 %icmp_ln26_1, i32 %right, i32 %largest_2_load" [sort_seperate_bucket/single_heap_sort.c:26]   --->   Operation 45 'select' 'select_ln26' <Predicate = (icmp_ln26)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.41ns)   --->   "%store_ln26 = store i32 %select_ln26, i32 %largest_2" [sort_seperate_bucket/single_heap_sort.c:26]   --->   Operation 46 'store' 'store_ln26' <Predicate = (icmp_ln26)> <Delay = 0.41>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln26 = br void %if.end14.i" [sort_seperate_bucket/single_heap_sort.c:26]   --->   Operation 47 'br' 'br_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%largest_3 = load i32 %largest_2" [sort_seperate_bucket/single_heap_sort.c:34]   --->   Operation 48 'load' 'largest_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.85ns)   --->   "%icmp_ln30 = icmp_eq  i32 %largest_3, i32 %largest" [sort_seperate_bucket/single_heap_sort.c:30]   --->   Operation 49 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %cleanup.cont.i, void %single_maxHeapify.exit.exitStub" [sort_seperate_bucket/single_heap_sort.c:30]   --->   Operation 50 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i32 %largest" [sort_seperate_bucket/single_heap_sort.c:34]   --->   Operation 51 'zext' 'zext_ln34' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%data_addr_6 = getelementptr i32 %data, i64 0, i64 %zext_ln34" [sort_seperate_bucket/single_heap_sort.c:34]   --->   Operation 52 'getelementptr' 'data_addr_6' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i32 %largest_3" [sort_seperate_bucket/single_heap_sort.c:34]   --->   Operation 53 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%data_addr_7 = getelementptr i32 %data, i64 0, i64 %zext_ln34_1" [sort_seperate_bucket/single_heap_sort.c:34]   --->   Operation 54 'getelementptr' 'data_addr_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (1.24ns)   --->   "%temp = load i23 %data_addr_6" [sort_seperate_bucket/single_heap_sort.c:9]   --->   Operation 55 'load' 'temp' <Predicate = (!icmp_ln30)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_3 : Operation 56 [2/2] (1.24ns)   --->   "%data_load_7 = load i23 %data_addr_7" [sort_seperate_bucket/single_heap_sort.c:10]   --->   Operation 56 'load' 'data_load_7' <Predicate = (!icmp_ln30)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.49>
ST_4 : Operation 57 [1/2] (1.24ns)   --->   "%temp = load i23 %data_addr_6" [sort_seperate_bucket/single_heap_sort.c:9]   --->   Operation 57 'load' 'temp' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_4 : Operation 58 [1/2] (1.24ns)   --->   "%data_load_7 = load i23 %data_addr_7" [sort_seperate_bucket/single_heap_sort.c:10]   --->   Operation 58 'load' 'data_load_7' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_4 : Operation 59 [1/1] (1.24ns)   --->   "%store_ln10 = store i32 %data_load_7, i23 %data_addr_6" [sort_seperate_bucket/single_heap_sort.c:10]   --->   Operation 59 'store' 'store_ln10' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>

State 5 <SV = 4> <Delay = 1.24>
ST_5 : Operation 60 [1/1] (1.24ns)   --->   "%store_ln11 = store i32 %temp, i23 %data_addr_7" [sort_seperate_bucket/single_heap_sort.c:11]   --->   Operation 60 'store' 'store_ln11' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5000000> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln16 = br void %while.body.i" [sort_seperate_bucket/single_heap_sort.c:16]   --->   Operation 61 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln53]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
largest_2         (alloca       ) [ 011100]
zext_ln53_read    (read         ) [ 000000]
zext_ln53_cast    (zext         ) [ 000000]
store_ln0         (store        ) [ 000000]
br_ln0            (br           ) [ 000000]
largest           (load         ) [ 001100]
specpipeline_ln0  (specpipeline ) [ 000000]
specloopname_ln15 (specloopname ) [ 000000]
shl_ln18          (shl          ) [ 000000]
left              (or           ) [ 001000]
right             (add          ) [ 001100]
icmp_ln22         (icmp         ) [ 011000]
br_ln22           (br           ) [ 000000]
zext_ln22         (zext         ) [ 000000]
data_addr_2       (getelementptr) [ 001000]
zext_ln22_1       (zext         ) [ 000000]
data_addr_3       (getelementptr) [ 001000]
data_load         (load         ) [ 000000]
data_load_1       (load         ) [ 000000]
icmp_ln22_1       (icmp         ) [ 000000]
select_ln22       (select       ) [ 000000]
store_ln22        (store        ) [ 000000]
br_ln22           (br           ) [ 000000]
icmp_ln26         (icmp         ) [ 001100]
br_ln26           (br           ) [ 000000]
largest_2_load    (load         ) [ 000100]
zext_ln26         (zext         ) [ 000000]
data_addr_5       (getelementptr) [ 000100]
zext_ln26_1       (zext         ) [ 000000]
data_addr         (getelementptr) [ 000100]
data_load_4       (load         ) [ 000000]
data_load_5       (load         ) [ 000000]
icmp_ln26_1       (icmp         ) [ 000000]
select_ln26       (select       ) [ 000000]
store_ln26        (store        ) [ 000000]
br_ln26           (br           ) [ 000000]
largest_3         (load         ) [ 000000]
icmp_ln30         (icmp         ) [ 000100]
br_ln30           (br           ) [ 000000]
zext_ln34         (zext         ) [ 000000]
data_addr_6       (getelementptr) [ 000010]
zext_ln34_1       (zext         ) [ 000000]
data_addr_7       (getelementptr) [ 000011]
temp              (load         ) [ 000001]
data_load_7       (load         ) [ 000000]
store_ln10        (store        ) [ 000000]
store_ln11        (store        ) [ 000000]
br_ln16           (br           ) [ 000000]
ret_ln0           (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln53">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="largest_2_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="largest_2/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="zext_ln53_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="22" slack="0"/>
<pin id="32" dir="0" index="1" bw="22" slack="0"/>
<pin id="33" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln53_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="data_addr_2_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="32" slack="0"/>
<pin id="40" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_2/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="23" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="0"/>
<pin id="46" dir="0" index="2" bw="0" slack="0"/>
<pin id="48" dir="0" index="4" bw="23" slack="1"/>
<pin id="49" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="50" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="32" slack="0"/>
<pin id="51" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_load/1 data_load_1/1 data_load_4/2 data_load_5/2 temp/3 data_load_7/3 store_ln10/4 store_ln11/5 "/>
</bind>
</comp>

<comp id="53" class="1004" name="data_addr_3_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="32" slack="0"/>
<pin id="57" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_3/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="data_addr_5_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="32" slack="0"/>
<pin id="65" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_5/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="data_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="32" slack="0"/>
<pin id="73" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="data_addr_6_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_6/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="data_addr_7_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_7/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="largest/1 largest_2_load/2 largest_3/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/2 icmp_ln26_1/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln53_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="22" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="22" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="shl_ln18_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="left_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="left/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="right_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="3" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="right/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln22_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="24" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln22_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln22_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="select_ln22_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="0" index="2" bw="32" slack="1"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln22_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln26_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="24" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln26_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln26_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln26_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2"/>
<pin id="174" dir="0" index="2" bw="32" slack="1"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln26_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln30_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln34_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln34_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/3 "/>
</bind>
</comp>

<comp id="196" class="1005" name="largest_2_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="largest_2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="largest_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="largest "/>
</bind>
</comp>

<comp id="211" class="1005" name="left_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left "/>
</bind>
</comp>

<comp id="216" class="1005" name="right_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right "/>
</bind>
</comp>

<comp id="223" class="1005" name="icmp_ln22_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="227" class="1005" name="data_addr_2_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="23" slack="1"/>
<pin id="229" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="data_addr_3_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="23" slack="1"/>
<pin id="234" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_3 "/>
</bind>
</comp>

<comp id="237" class="1005" name="icmp_ln26_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="241" class="1005" name="largest_2_load_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="largest_2_load "/>
</bind>
</comp>

<comp id="246" class="1005" name="data_addr_5_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="23" slack="1"/>
<pin id="248" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_5 "/>
</bind>
</comp>

<comp id="251" class="1005" name="data_addr_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="23" slack="1"/>
<pin id="253" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="259" class="1005" name="data_addr_6_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="23" slack="1"/>
<pin id="261" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_6 "/>
</bind>
</comp>

<comp id="265" class="1005" name="data_addr_7_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="23" slack="1"/>
<pin id="267" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_7 "/>
</bind>
</comp>

<comp id="271" class="1005" name="temp_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="34"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="24" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="52"><net_src comp="36" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="24" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="60"><net_src comp="53" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="68"><net_src comp="61" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="69" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="77" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="92"><net_src comp="84" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="93"><net_src comp="43" pin="3"/><net_sink comp="43" pin=1"/></net>

<net id="101"><net_src comp="43" pin="7"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="43" pin="3"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="30" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="94" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="112" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="118" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="118" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="144"><net_src comp="94" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="151"><net_src comp="97" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="162" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="169"><net_src comp="94" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="176"><net_src comp="97" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="94" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="194"><net_src comp="94" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="199"><net_src comp="26" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="207"><net_src comp="94" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="214"><net_src comp="118" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="219"><net_src comp="124" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="226"><net_src comp="130" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="36" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="235"><net_src comp="53" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="240"><net_src comp="157" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="94" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="249"><net_src comp="61" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="254"><net_src comp="69" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="262"><net_src comp="77" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="268"><net_src comp="84" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="274"><net_src comp="43" pin="7"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="43" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {4 5 }
 - Input state : 
	Port: single_heap_sort_Pipeline_VITIS_LOOP_16_1 : zext_ln53 | {1 }
	Port: single_heap_sort_Pipeline_VITIS_LOOP_16_1 : data | {1 2 3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		largest : 1
		shl_ln18 : 2
		left : 2
		right : 2
		icmp_ln22 : 2
		br_ln22 : 3
		zext_ln22 : 2
		data_addr_2 : 3
		data_load : 4
		zext_ln22_1 : 2
		data_addr_3 : 3
		data_load_1 : 4
	State 2
		icmp_ln22_1 : 1
		select_ln22 : 2
		store_ln22 : 3
		br_ln26 : 1
		data_addr_5 : 1
		data_load_4 : 2
		zext_ln26_1 : 1
		data_addr : 2
		data_load_5 : 3
	State 3
		icmp_ln26_1 : 1
		select_ln26 : 2
		store_ln26 : 3
		icmp_ln30 : 1
		br_ln30 : 2
		data_addr_6 : 1
		zext_ln34_1 : 1
		data_addr_7 : 2
		temp : 2
		data_load_7 : 3
	State 4
		store_ln10 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         grp_fu_97         |    0    |    20   |
|   icmp   |      icmp_ln22_fu_130     |    0    |    20   |
|          |      icmp_ln26_fu_157     |    0    |    20   |
|          |      icmp_ln30_fu_182     |    0    |    20   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln22_fu_146    |    0    |    32   |
|          |     select_ln26_fu_171    |    0    |    32   |
|----------|---------------------------|---------|---------|
|    add   |        right_fu_124       |    0    |    39   |
|----------|---------------------------|---------|---------|
|   read   | zext_ln53_read_read_fu_30 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   zext_ln53_cast_fu_103   |    0    |    0    |
|          |      zext_ln22_fu_136     |    0    |    0    |
|          |     zext_ln22_1_fu_141    |    0    |    0    |
|   zext   |      zext_ln26_fu_162     |    0    |    0    |
|          |     zext_ln26_1_fu_166    |    0    |    0    |
|          |      zext_ln34_fu_187     |    0    |    0    |
|          |     zext_ln34_1_fu_191    |    0    |    0    |
|----------|---------------------------|---------|---------|
|    shl   |      shl_ln18_fu_112      |    0    |    0    |
|----------|---------------------------|---------|---------|
|    or    |        left_fu_118        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   183   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  data_addr_2_reg_227 |   23   |
|  data_addr_3_reg_232 |   23   |
|  data_addr_5_reg_246 |   23   |
|  data_addr_6_reg_259 |   23   |
|  data_addr_7_reg_265 |   23   |
|   data_addr_reg_251  |   23   |
|   icmp_ln22_reg_223  |    1   |
|   icmp_ln26_reg_237  |    1   |
|largest_2_load_reg_241|   32   |
|   largest_2_reg_196  |   32   |
|    largest_reg_204   |   32   |
|     left_reg_211     |   32   |
|     right_reg_216    |   32   |
|     temp_reg_271     |   32   |
+----------------------+--------+
|         Total        |   332  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   7  |  23  |   161  ||    37   |
| grp_access_fu_43 |  p2  |   7  |   0  |    0   ||    37   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   161  || 1.10257 ||    74   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   183  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   74   |
|  Register |    -   |   332  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   332  |   257  |
+-----------+--------+--------+--------+
