module ULA (input [7:0]SrcA, SrcB, input [2:0]control, output [7:0]result, output Z);
  
  always @ (*) 
    
    begin
    
      case(control)

        1'd0: result = SrcA & SrcB;
        1'd1: result = SrcA | SrcB;
        1'd2: result = SrcA + SrcB;
        1'd6: result = SrcA + ~(SrcB) + 1;
        1'd7: result = SrcA < SrcB ? 1 : 0;

    end
      
endmodule 