{
  "module_name": "rt2800.h",
  "hash_id": "e028a992f2f83fa9d1522b20fd2f64bd13f8c33d04c1065609d1688071864fc9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ralink/rt2x00/rt2800.h",
  "human_readable_source": " \n \n\n \n\n#ifndef RT2800_H\n#define RT2800_H\n\n \n#define RF2820\t\t\t\t0x0001\n#define RF2850\t\t\t\t0x0002\n#define RF2720\t\t\t\t0x0003\n#define RF2750\t\t\t\t0x0004\n#define RF3020\t\t\t\t0x0005\n#define RF2020\t\t\t\t0x0006\n#define RF3021\t\t\t\t0x0007\n#define RF3022\t\t\t\t0x0008\n#define RF3052\t\t\t\t0x0009\n#define RF2853\t\t\t\t0x000a\n#define RF3320\t\t\t\t0x000b\n#define RF3322\t\t\t\t0x000c\n#define RF3053\t\t\t\t0x000d\n#define RF5592\t\t\t\t0x000f\n#define RF3070\t\t\t\t0x3070\n#define RF3290\t\t\t\t0x3290\n#define RF3853\t\t\t\t0x3853\n#define RF5350\t\t\t\t0x5350\n#define RF5360\t\t\t\t0x5360\n#define RF5362\t\t\t\t0x5362\n#define RF5370\t\t\t\t0x5370\n#define RF5372\t\t\t\t0x5372\n#define RF5390\t\t\t\t0x5390\n#define RF5392\t\t\t\t0x5392\n#define RF7620\t\t\t\t0x7620\n\n \n#define REV_RT2860C\t\t\t0x0100\n#define REV_RT2860D\t\t\t0x0101\n#define REV_RT2872E\t\t\t0x0200\n#define REV_RT3070E\t\t\t0x0200\n#define REV_RT3070F\t\t\t0x0201\n#define REV_RT3071E\t\t\t0x0211\n#define REV_RT3090E\t\t\t0x0211\n#define REV_RT3390E\t\t\t0x0211\n#define REV_RT3593E\t\t\t0x0211\n#define REV_RT5390F\t\t\t0x0502\n#define REV_RT5370G\t\t\t0x0503\n#define REV_RT5390R\t\t\t0x1502\n#define REV_RT5592C\t\t\t0x0221\n\n#define DEFAULT_RSSI_OFFSET\t\t120\n\n \n#define CSR_REG_BASE\t\t\t0x1000\n#define CSR_REG_SIZE\t\t\t0x0800\n#define EEPROM_BASE\t\t\t0x0000\n#define EEPROM_SIZE\t\t\t0x0200\n#define BBP_BASE\t\t\t0x0000\n#define BBP_SIZE\t\t\t0x00ff\n#define RF_BASE\t\t\t\t0x0004\n#define RF_SIZE\t\t\t\t0x0010\n#define RFCSR_BASE\t\t\t0x0000\n#define RFCSR_SIZE\t\t\t0x0040\n\n \n#define NUM_TX_QUEUES\t\t\t4\n\n \n\n\n \n#define MAC_CSR0_3290\t\t\t0x0000\n\n \n#define E2PROM_CSR\t\t\t0x0004\n#define E2PROM_CSR_DATA_CLOCK\t\tFIELD32(0x00000001)\n#define E2PROM_CSR_CHIP_SELECT\t\tFIELD32(0x00000002)\n#define E2PROM_CSR_DATA_IN\t\tFIELD32(0x00000004)\n#define E2PROM_CSR_DATA_OUT\t\tFIELD32(0x00000008)\n#define E2PROM_CSR_TYPE\t\t\tFIELD32(0x00000030)\n#define E2PROM_CSR_LOAD_STATUS\t\tFIELD32(0x00000040)\n#define E2PROM_CSR_RELOAD\t\tFIELD32(0x00000080)\n\n \n#define CMB_CTRL\t\t0x0020\n#define AUX_OPT_BIT0\t\tFIELD32(0x00000001)\n#define AUX_OPT_BIT1\t\tFIELD32(0x00000002)\n#define AUX_OPT_BIT2\t\tFIELD32(0x00000004)\n#define AUX_OPT_BIT3\t\tFIELD32(0x00000008)\n#define AUX_OPT_BIT4\t\tFIELD32(0x00000010)\n#define AUX_OPT_BIT5\t\tFIELD32(0x00000020)\n#define AUX_OPT_BIT6\t\tFIELD32(0x00000040)\n#define AUX_OPT_BIT7\t\tFIELD32(0x00000080)\n#define AUX_OPT_BIT8\t\tFIELD32(0x00000100)\n#define AUX_OPT_BIT9\t\tFIELD32(0x00000200)\n#define AUX_OPT_BIT10\t\tFIELD32(0x00000400)\n#define AUX_OPT_BIT11\t\tFIELD32(0x00000800)\n#define AUX_OPT_BIT12\t\tFIELD32(0x00001000)\n#define AUX_OPT_BIT13\t\tFIELD32(0x00002000)\n#define AUX_OPT_BIT14\t\tFIELD32(0x00004000)\n#define AUX_OPT_BIT15\t\tFIELD32(0x00008000)\n#define LDO25_LEVEL\t\tFIELD32(0x00030000)\n#define LDO25_LARGEA\t\tFIELD32(0x00040000)\n#define LDO25_FRC_ON\t\tFIELD32(0x00080000)\n#define CMB_RSV\t\t\tFIELD32(0x00300000)\n#define XTAL_RDY\t\tFIELD32(0x00400000)\n#define PLL_LD\t\t\tFIELD32(0x00800000)\n#define LDO_CORE_LEVEL\t\tFIELD32(0x0F000000)\n#define LDO_BGSEL\t\tFIELD32(0x30000000)\n#define LDO3_EN\t\t\tFIELD32(0x40000000)\n#define LDO0_EN\t\t\tFIELD32(0x80000000)\n\n \n#define EFUSE_CTRL_3290\t\t\t0x0024\n\n \n#define EFUSE_DATA3_3290\t\t0x0028\n\n \n#define EFUSE_DATA2_3290\t\t0x002c\n\n \n#define EFUSE_DATA1_3290\t\t0x0030\n\n \n#define EFUSE_DATA0_3290\t\t0x0034\n\n \n#define OSC_CTRL\t\t0x0038\n#define OSC_REF_CYCLE\t\tFIELD32(0x00001fff)\n#define OSC_RSV\t\t\tFIELD32(0x0000e000)\n#define OSC_CAL_CNT\t\tFIELD32(0x0fff0000)\n#define OSC_CAL_ACK\t\tFIELD32(0x10000000)\n#define OSC_CLK_32K_VLD\t\tFIELD32(0x20000000)\n#define OSC_CAL_REQ\t\tFIELD32(0x40000000)\n#define OSC_ROSC_EN\t\tFIELD32(0x80000000)\n\n \n#define COEX_CFG0\t\t0x0040\n#define COEX_CFG_ANT\t\tFIELD32(0xff000000)\n \n#define COEX_CFG1\t\t0x0044\n\n \n#define COEX_CFG2\t\t0x0048\n#define BT_COEX_CFG1\t\tFIELD32(0xff000000)\n#define BT_COEX_CFG0\t\tFIELD32(0x00ff0000)\n#define WL_COEX_CFG1\t\tFIELD32(0x0000ff00)\n#define WL_COEX_CFG0\t\tFIELD32(0x000000ff)\n \n#define PLL_CTRL\t\t0x0050\n#define PLL_RESERVED_INPUT1\tFIELD32(0x000000ff)\n#define PLL_RESERVED_INPUT2\tFIELD32(0x0000ff00)\n#define PLL_CONTROL\t\tFIELD32(0x00070000)\n#define PLL_LPF_R1\t\tFIELD32(0x00080000)\n#define PLL_LPF_C1_CTRL\t\tFIELD32(0x00300000)\n#define PLL_LPF_C2_CTRL\t\tFIELD32(0x00c00000)\n#define PLL_CP_CURRENT_CTRL\tFIELD32(0x03000000)\n#define PLL_PFD_DELAY_CTRL\tFIELD32(0x0c000000)\n#define PLL_LOCK_CTRL\t\tFIELD32(0x70000000)\n#define PLL_VBGBK_EN\t\tFIELD32(0x80000000)\n\n\n \n#define WLAN_FUN_CTRL\t\t\t0x0080\n#define WLAN_EN\t\t\t\tFIELD32(0x00000001)\n#define WLAN_CLK_EN\t\t\tFIELD32(0x00000002)\n#define WLAN_RSV1\t\t\tFIELD32(0x00000004)\n#define WLAN_RESET\t\t\tFIELD32(0x00000008)\n#define PCIE_APP0_CLK_REQ\t\tFIELD32(0x00000010)\n#define FRC_WL_ANT_SET\t\t\tFIELD32(0x00000020)\n#define INV_TR_SW0\t\t\tFIELD32(0x00000040)\n#define WLAN_GPIO_IN_BIT0\t\tFIELD32(0x00000100)\n#define WLAN_GPIO_IN_BIT1\t\tFIELD32(0x00000200)\n#define WLAN_GPIO_IN_BIT2\t\tFIELD32(0x00000400)\n#define WLAN_GPIO_IN_BIT3\t\tFIELD32(0x00000800)\n#define WLAN_GPIO_IN_BIT4\t\tFIELD32(0x00001000)\n#define WLAN_GPIO_IN_BIT5\t\tFIELD32(0x00002000)\n#define WLAN_GPIO_IN_BIT6\t\tFIELD32(0x00004000)\n#define WLAN_GPIO_IN_BIT7\t\tFIELD32(0x00008000)\n#define WLAN_GPIO_IN_BIT_ALL\t\tFIELD32(0x0000ff00)\n#define WLAN_GPIO_OUT_BIT0\t\tFIELD32(0x00010000)\n#define WLAN_GPIO_OUT_BIT1\t\tFIELD32(0x00020000)\n#define WLAN_GPIO_OUT_BIT2\t\tFIELD32(0x00040000)\n#define WLAN_GPIO_OUT_BIT3\t\tFIELD32(0x00050000)\n#define WLAN_GPIO_OUT_BIT4\t\tFIELD32(0x00100000)\n#define WLAN_GPIO_OUT_BIT5\t\tFIELD32(0x00200000)\n#define WLAN_GPIO_OUT_BIT6\t\tFIELD32(0x00400000)\n#define WLAN_GPIO_OUT_BIT7\t\tFIELD32(0x00800000)\n#define WLAN_GPIO_OUT_BIT_ALL\t\tFIELD32(0x00ff0000)\n#define WLAN_GPIO_OUT_OE_BIT0\t\tFIELD32(0x01000000)\n#define WLAN_GPIO_OUT_OE_BIT1\t\tFIELD32(0x02000000)\n#define WLAN_GPIO_OUT_OE_BIT2\t\tFIELD32(0x04000000)\n#define WLAN_GPIO_OUT_OE_BIT3\t\tFIELD32(0x08000000)\n#define WLAN_GPIO_OUT_OE_BIT4\t\tFIELD32(0x10000000)\n#define WLAN_GPIO_OUT_OE_BIT5\t\tFIELD32(0x20000000)\n#define WLAN_GPIO_OUT_OE_BIT6\t\tFIELD32(0x40000000)\n#define WLAN_GPIO_OUT_OE_BIT7\t\tFIELD32(0x80000000)\n#define WLAN_GPIO_OUT_OE_BIT_ALL\tFIELD32(0xff000000)\n\n \n#define AUX_CTRL\t\t\t0x10c\n#define AUX_CTRL_WAKE_PCIE_EN\t\tFIELD32(0x00000002)\n#define AUX_CTRL_FORCE_PCIE_CLK\t\tFIELD32(0x00000400)\n\n \n#define OPT_14_CSR\t\t\t0x0114\n#define OPT_14_CSR_BIT0\t\t\tFIELD32(0x00000001)\n\n \n#define INT_SOURCE_CSR\t\t\t0x0200\n#define INT_SOURCE_CSR_RXDELAYINT\tFIELD32(0x00000001)\n#define INT_SOURCE_CSR_TXDELAYINT\tFIELD32(0x00000002)\n#define INT_SOURCE_CSR_RX_DONE\t\tFIELD32(0x00000004)\n#define INT_SOURCE_CSR_AC0_DMA_DONE\tFIELD32(0x00000008)\n#define INT_SOURCE_CSR_AC1_DMA_DONE\tFIELD32(0x00000010)\n#define INT_SOURCE_CSR_AC2_DMA_DONE\tFIELD32(0x00000020)\n#define INT_SOURCE_CSR_AC3_DMA_DONE\tFIELD32(0x00000040)\n#define INT_SOURCE_CSR_HCCA_DMA_DONE\tFIELD32(0x00000080)\n#define INT_SOURCE_CSR_MGMT_DMA_DONE\tFIELD32(0x00000100)\n#define INT_SOURCE_CSR_MCU_COMMAND\tFIELD32(0x00000200)\n#define INT_SOURCE_CSR_RXTX_COHERENT\tFIELD32(0x00000400)\n#define INT_SOURCE_CSR_TBTT\t\tFIELD32(0x00000800)\n#define INT_SOURCE_CSR_PRE_TBTT\t\tFIELD32(0x00001000)\n#define INT_SOURCE_CSR_TX_FIFO_STATUS\tFIELD32(0x00002000)\n#define INT_SOURCE_CSR_AUTO_WAKEUP\tFIELD32(0x00004000)\n#define INT_SOURCE_CSR_GPTIMER\t\tFIELD32(0x00008000)\n#define INT_SOURCE_CSR_RX_COHERENT\tFIELD32(0x00010000)\n#define INT_SOURCE_CSR_TX_COHERENT\tFIELD32(0x00020000)\n\n \n#define INT_MASK_CSR\t\t\t0x0204\n#define INT_MASK_CSR_RXDELAYINT\t\tFIELD32(0x00000001)\n#define INT_MASK_CSR_TXDELAYINT\t\tFIELD32(0x00000002)\n#define INT_MASK_CSR_RX_DONE\t\tFIELD32(0x00000004)\n#define INT_MASK_CSR_AC0_DMA_DONE\tFIELD32(0x00000008)\n#define INT_MASK_CSR_AC1_DMA_DONE\tFIELD32(0x00000010)\n#define INT_MASK_CSR_AC2_DMA_DONE\tFIELD32(0x00000020)\n#define INT_MASK_CSR_AC3_DMA_DONE\tFIELD32(0x00000040)\n#define INT_MASK_CSR_HCCA_DMA_DONE\tFIELD32(0x00000080)\n#define INT_MASK_CSR_MGMT_DMA_DONE\tFIELD32(0x00000100)\n#define INT_MASK_CSR_MCU_COMMAND\tFIELD32(0x00000200)\n#define INT_MASK_CSR_RXTX_COHERENT\tFIELD32(0x00000400)\n#define INT_MASK_CSR_TBTT\t\tFIELD32(0x00000800)\n#define INT_MASK_CSR_PRE_TBTT\t\tFIELD32(0x00001000)\n#define INT_MASK_CSR_TX_FIFO_STATUS\tFIELD32(0x00002000)\n#define INT_MASK_CSR_AUTO_WAKEUP\tFIELD32(0x00004000)\n#define INT_MASK_CSR_GPTIMER\t\tFIELD32(0x00008000)\n#define INT_MASK_CSR_RX_COHERENT\tFIELD32(0x00010000)\n#define INT_MASK_CSR_TX_COHERENT\tFIELD32(0x00020000)\n\n \n#define WPDMA_GLO_CFG \t\t\t0x0208\n#define WPDMA_GLO_CFG_ENABLE_TX_DMA\tFIELD32(0x00000001)\n#define WPDMA_GLO_CFG_TX_DMA_BUSY    \tFIELD32(0x00000002)\n#define WPDMA_GLO_CFG_ENABLE_RX_DMA\tFIELD32(0x00000004)\n#define WPDMA_GLO_CFG_RX_DMA_BUSY\tFIELD32(0x00000008)\n#define WPDMA_GLO_CFG_WP_DMA_BURST_SIZE\tFIELD32(0x00000030)\n#define WPDMA_GLO_CFG_TX_WRITEBACK_DONE\tFIELD32(0x00000040)\n#define WPDMA_GLO_CFG_BIG_ENDIAN\tFIELD32(0x00000080)\n#define WPDMA_GLO_CFG_RX_HDR_SCATTER\tFIELD32(0x0000ff00)\n#define WPDMA_GLO_CFG_HDR_SEG_LEN\tFIELD32(0xffff0000)\n\n \n#define WPDMA_RST_IDX \t\t\t0x020c\n#define WPDMA_RST_IDX_DTX_IDX0\t\tFIELD32(0x00000001)\n#define WPDMA_RST_IDX_DTX_IDX1\t\tFIELD32(0x00000002)\n#define WPDMA_RST_IDX_DTX_IDX2\t\tFIELD32(0x00000004)\n#define WPDMA_RST_IDX_DTX_IDX3\t\tFIELD32(0x00000008)\n#define WPDMA_RST_IDX_DTX_IDX4\t\tFIELD32(0x00000010)\n#define WPDMA_RST_IDX_DTX_IDX5\t\tFIELD32(0x00000020)\n#define WPDMA_RST_IDX_DRX_IDX0\t\tFIELD32(0x00010000)\n\n \n#define DELAY_INT_CFG\t\t\t0x0210\n#define DELAY_INT_CFG_RXMAX_PTIME\tFIELD32(0x000000ff)\n#define DELAY_INT_CFG_RXMAX_PINT\tFIELD32(0x00007f00)\n#define DELAY_INT_CFG_RXDLY_INT_EN\tFIELD32(0x00008000)\n#define DELAY_INT_CFG_TXMAX_PTIME\tFIELD32(0x00ff0000)\n#define DELAY_INT_CFG_TXMAX_PINT\tFIELD32(0x7f000000)\n#define DELAY_INT_CFG_TXDLY_INT_EN\tFIELD32(0x80000000)\n\n \n#define WMM_AIFSN_CFG\t\t\t0x0214\n#define WMM_AIFSN_CFG_AIFSN0\t\tFIELD32(0x0000000f)\n#define WMM_AIFSN_CFG_AIFSN1\t\tFIELD32(0x000000f0)\n#define WMM_AIFSN_CFG_AIFSN2\t\tFIELD32(0x00000f00)\n#define WMM_AIFSN_CFG_AIFSN3\t\tFIELD32(0x0000f000)\n\n \n#define WMM_CWMIN_CFG\t\t\t0x0218\n#define WMM_CWMIN_CFG_CWMIN0\t\tFIELD32(0x0000000f)\n#define WMM_CWMIN_CFG_CWMIN1\t\tFIELD32(0x000000f0)\n#define WMM_CWMIN_CFG_CWMIN2\t\tFIELD32(0x00000f00)\n#define WMM_CWMIN_CFG_CWMIN3\t\tFIELD32(0x0000f000)\n\n \n#define WMM_CWMAX_CFG\t\t\t0x021c\n#define WMM_CWMAX_CFG_CWMAX0\t\tFIELD32(0x0000000f)\n#define WMM_CWMAX_CFG_CWMAX1\t\tFIELD32(0x000000f0)\n#define WMM_CWMAX_CFG_CWMAX2\t\tFIELD32(0x00000f00)\n#define WMM_CWMAX_CFG_CWMAX3\t\tFIELD32(0x0000f000)\n\n \n#define WMM_TXOP0_CFG\t\t\t0x0220\n#define WMM_TXOP0_CFG_AC0TXOP\t\tFIELD32(0x0000ffff)\n#define WMM_TXOP0_CFG_AC1TXOP\t\tFIELD32(0xffff0000)\n\n \n#define WMM_TXOP1_CFG\t\t\t0x0224\n#define WMM_TXOP1_CFG_AC2TXOP\t\tFIELD32(0x0000ffff)\n#define WMM_TXOP1_CFG_AC3TXOP\t\tFIELD32(0xffff0000)\n\n \n#define GPIO_CTRL\t\t\t0x0228\n#define GPIO_CTRL_VAL0\t\t\tFIELD32(0x00000001)\n#define GPIO_CTRL_VAL1\t\t\tFIELD32(0x00000002)\n#define GPIO_CTRL_VAL2\t\t\tFIELD32(0x00000004)\n#define GPIO_CTRL_VAL3\t\t\tFIELD32(0x00000008)\n#define GPIO_CTRL_VAL4\t\t\tFIELD32(0x00000010)\n#define GPIO_CTRL_VAL5\t\t\tFIELD32(0x00000020)\n#define GPIO_CTRL_VAL6\t\t\tFIELD32(0x00000040)\n#define GPIO_CTRL_VAL7\t\t\tFIELD32(0x00000080)\n#define GPIO_CTRL_DIR0\t\t\tFIELD32(0x00000100)\n#define GPIO_CTRL_DIR1\t\t\tFIELD32(0x00000200)\n#define GPIO_CTRL_DIR2\t\t\tFIELD32(0x00000400)\n#define GPIO_CTRL_DIR3\t\t\tFIELD32(0x00000800)\n#define GPIO_CTRL_DIR4\t\t\tFIELD32(0x00001000)\n#define GPIO_CTRL_DIR5\t\t\tFIELD32(0x00002000)\n#define GPIO_CTRL_DIR6\t\t\tFIELD32(0x00004000)\n#define GPIO_CTRL_DIR7\t\t\tFIELD32(0x00008000)\n#define GPIO_CTRL_VAL8\t\t\tFIELD32(0x00010000)\n#define GPIO_CTRL_VAL9\t\t\tFIELD32(0x00020000)\n#define GPIO_CTRL_VAL10\t\t\tFIELD32(0x00040000)\n#define GPIO_CTRL_DIR8\t\t\tFIELD32(0x01000000)\n#define GPIO_CTRL_DIR9\t\t\tFIELD32(0x02000000)\n#define GPIO_CTRL_DIR10\t\t\tFIELD32(0x04000000)\n\n \n#define MCU_CMD_CFG\t\t\t0x022c\n\n \n#define TX_BASE_PTR0\t\t\t0x0230\n#define TX_MAX_CNT0\t\t\t0x0234\n#define TX_CTX_IDX0\t\t\t0x0238\n#define TX_DTX_IDX0\t\t\t0x023c\n\n \n#define TX_BASE_PTR1\t\t\t0x0240\n#define TX_MAX_CNT1\t\t\t0x0244\n#define TX_CTX_IDX1\t\t\t0x0248\n#define TX_DTX_IDX1\t\t\t0x024c\n\n \n#define TX_BASE_PTR2\t\t\t0x0250\n#define TX_MAX_CNT2\t\t\t0x0254\n#define TX_CTX_IDX2\t\t\t0x0258\n#define TX_DTX_IDX2\t\t\t0x025c\n\n \n#define TX_BASE_PTR3\t\t\t0x0260\n#define TX_MAX_CNT3\t\t\t0x0264\n#define TX_CTX_IDX3\t\t\t0x0268\n#define TX_DTX_IDX3\t\t\t0x026c\n\n \n#define TX_BASE_PTR4\t\t\t0x0270\n#define TX_MAX_CNT4\t\t\t0x0274\n#define TX_CTX_IDX4\t\t\t0x0278\n#define TX_DTX_IDX4\t\t\t0x027c\n\n \n#define TX_BASE_PTR5\t\t\t0x0280\n#define TX_MAX_CNT5\t\t\t0x0284\n#define TX_CTX_IDX5\t\t\t0x0288\n#define TX_DTX_IDX5\t\t\t0x028c\n\n \n#define RX_BASE_PTR\t\t\t0x0290\n#define RX_MAX_CNT\t\t\t0x0294\n#define RX_CRX_IDX\t\t\t0x0298\n#define RX_DRX_IDX\t\t\t0x029c\n\n \n#define USB_DMA_CFG\t\t\t0x02a0\n#define USB_DMA_CFG_RX_BULK_AGG_TIMEOUT\tFIELD32(0x000000ff)\n#define USB_DMA_CFG_RX_BULK_AGG_LIMIT\tFIELD32(0x0000ff00)\n#define USB_DMA_CFG_PHY_CLEAR\t\tFIELD32(0x00010000)\n#define USB_DMA_CFG_TX_CLEAR\t\tFIELD32(0x00080000)\n#define USB_DMA_CFG_TXOP_HALT\t\tFIELD32(0x00100000)\n#define USB_DMA_CFG_RX_BULK_AGG_EN\tFIELD32(0x00200000)\n#define USB_DMA_CFG_RX_BULK_EN\t\tFIELD32(0x00400000)\n#define USB_DMA_CFG_TX_BULK_EN\t\tFIELD32(0x00800000)\n#define USB_DMA_CFG_EP_OUT_VALID\tFIELD32(0x3f000000)\n#define USB_DMA_CFG_RX_BUSY\t\tFIELD32(0x40000000)\n#define USB_DMA_CFG_TX_BUSY\t\tFIELD32(0x80000000)\n\n \n#define US_CYC_CNT\t\t\t0x02a4\n#define US_CYC_CNT_BT_MODE_EN\t\tFIELD32(0x00000100)\n#define US_CYC_CNT_CLOCK_CYCLE\t\tFIELD32(0x000000ff)\n\n \n#define PBF_SYS_CTRL\t\t\t0x0400\n#define PBF_SYS_CTRL_READY\t\tFIELD32(0x00000080)\n#define PBF_SYS_CTRL_HOST_RAM_WRITE\tFIELD32(0x00010000)\n\n \n#define HOST_CMD_CSR\t\t\t0x0404\n#define HOST_CMD_CSR_HOST_COMMAND\tFIELD32(0x000000ff)\n\n \n#define PBF_CFG\t\t\t\t0x0408\n#define PBF_MAX_PCNT\t\t\t0x040c\n#define PBF_CTRL\t\t\t0x0410\n#define PBF_INT_STA\t\t\t0x0414\n#define PBF_INT_ENA\t\t\t0x0418\n\n \n#define BCN_OFFSET0\t\t\t0x042c\n#define BCN_OFFSET0_BCN0\t\tFIELD32(0x000000ff)\n#define BCN_OFFSET0_BCN1\t\tFIELD32(0x0000ff00)\n#define BCN_OFFSET0_BCN2\t\tFIELD32(0x00ff0000)\n#define BCN_OFFSET0_BCN3\t\tFIELD32(0xff000000)\n\n \n#define BCN_OFFSET1\t\t\t0x0430\n#define BCN_OFFSET1_BCN4\t\tFIELD32(0x000000ff)\n#define BCN_OFFSET1_BCN5\t\tFIELD32(0x0000ff00)\n#define BCN_OFFSET1_BCN6\t\tFIELD32(0x00ff0000)\n#define BCN_OFFSET1_BCN7\t\tFIELD32(0xff000000)\n\n \n#define TXRXQ_PCNT\t\t\t0x0438\n#define TXRXQ_PCNT_TX0Q\t\t\tFIELD32(0x000000ff)\n#define TXRXQ_PCNT_TX1Q\t\t\tFIELD32(0x0000ff00)\n#define TXRXQ_PCNT_TX2Q\t\t\tFIELD32(0x00ff0000)\n#define TXRXQ_PCNT_RX0Q\t\t\tFIELD32(0xff000000)\n\n \n#define PBF_DBG\t\t\t\t0x043c\n\n \n#define\tRF_CSR_CFG\t\t\t0x0500\n#define RF_CSR_CFG_DATA\t\t\tFIELD32(0x000000ff)\n#define RF_CSR_CFG_REGNUM\t\tFIELD32(0x00003f00)\n#define RF_CSR_CFG_WRITE\t\tFIELD32(0x00010000)\n#define RF_CSR_CFG_BUSY\t\t\tFIELD32(0x00020000)\n\n \n#define RF_CSR_CFG_DATA_MT7620\t\tFIELD32(0x0000ff00)\n#define RF_CSR_CFG_REGNUM_MT7620\tFIELD32(0x03ff0000)\n#define RF_CSR_CFG_WRITE_MT7620\t\tFIELD32(0x00000010)\n#define RF_CSR_CFG_BUSY_MT7620\t\tFIELD32(0x00000001)\n\n \n#define RF_CONTROL0\t\t\t0x0518\n#define RF_BYPASS0\t\t\t0x051c\n#define RF_CONTROL1\t\t\t0x0520\n#define RF_BYPASS1\t\t\t0x0524\n#define RF_CONTROL2\t\t\t0x0528\n#define RF_BYPASS2\t\t\t0x052c\n#define RF_CONTROL3\t\t\t0x0530\n#define RF_BYPASS3\t\t\t0x0534\n\n \n#define EFUSE_CTRL\t\t\t0x0580\n#define EFUSE_CTRL_ADDRESS_IN\t\tFIELD32(0x03fe0000)\n#define EFUSE_CTRL_MODE\t\t\tFIELD32(0x000000c0)\n#define EFUSE_CTRL_KICK\t\t\tFIELD32(0x40000000)\n#define EFUSE_CTRL_PRESENT\t\tFIELD32(0x80000000)\n\n \n#define EFUSE_DATA0\t\t\t0x0590\n\n \n#define EFUSE_DATA1\t\t\t0x0594\n\n \n#define EFUSE_DATA2\t\t\t0x0598\n\n \n#define EFUSE_DATA3\t\t\t0x059c\n\n \n#define LDO_CFG0\t\t\t0x05d4\n#define LDO_CFG0_DELAY3\t\t\tFIELD32(0x000000ff)\n#define LDO_CFG0_DELAY2\t\t\tFIELD32(0x0000ff00)\n#define LDO_CFG0_DELAY1\t\t\tFIELD32(0x00ff0000)\n#define LDO_CFG0_BGSEL\t\t\tFIELD32(0x03000000)\n#define LDO_CFG0_LDO_CORE_VLEVEL\tFIELD32(0x1c000000)\n#define LD0_CFG0_LDO25_LEVEL\t\tFIELD32(0x60000000)\n#define LDO_CFG0_LDO25_LARGEA\t\tFIELD32(0x80000000)\n\n \n#define GPIO_SWITCH\t\t\t0x05dc\n#define GPIO_SWITCH_0\t\t\tFIELD32(0x00000001)\n#define GPIO_SWITCH_1\t\t\tFIELD32(0x00000002)\n#define GPIO_SWITCH_2\t\t\tFIELD32(0x00000004)\n#define GPIO_SWITCH_3\t\t\tFIELD32(0x00000008)\n#define GPIO_SWITCH_4\t\t\tFIELD32(0x00000010)\n#define GPIO_SWITCH_5\t\t\tFIELD32(0x00000020)\n#define GPIO_SWITCH_6\t\t\tFIELD32(0x00000040)\n#define GPIO_SWITCH_7\t\t\tFIELD32(0x00000080)\n\n \n#define MAC_DEBUG_INDEX\t\t\t0x05e8\n#define MAC_DEBUG_INDEX_XTAL\t\tFIELD32(0x80000000)\n\n \n\n \n#define MAC_CSR0\t\t\t0x1000\n#define MAC_CSR0_REVISION\t\tFIELD32(0x0000ffff)\n#define MAC_CSR0_CHIPSET\t\tFIELD32(0xffff0000)\n\n \n#define MAC_SYS_CTRL\t\t\t0x1004\n#define MAC_SYS_CTRL_RESET_CSR\t\tFIELD32(0x00000001)\n#define MAC_SYS_CTRL_RESET_BBP\t\tFIELD32(0x00000002)\n#define MAC_SYS_CTRL_ENABLE_TX\t\tFIELD32(0x00000004)\n#define MAC_SYS_CTRL_ENABLE_RX\t\tFIELD32(0x00000008)\n#define MAC_SYS_CTRL_CONTINUOUS_TX\tFIELD32(0x00000010)\n#define MAC_SYS_CTRL_LOOPBACK\t\tFIELD32(0x00000020)\n#define MAC_SYS_CTRL_WLAN_HALT\t\tFIELD32(0x00000040)\n#define MAC_SYS_CTRL_RX_TIMESTAMP\tFIELD32(0x00000080)\n\n \n#define MAC_ADDR_DW0\t\t\t0x1008\n#define MAC_ADDR_DW0_BYTE0\t\tFIELD32(0x000000ff)\n#define MAC_ADDR_DW0_BYTE1\t\tFIELD32(0x0000ff00)\n#define MAC_ADDR_DW0_BYTE2\t\tFIELD32(0x00ff0000)\n#define MAC_ADDR_DW0_BYTE3\t\tFIELD32(0xff000000)\n\n \n#define MAC_ADDR_DW1\t\t\t0x100c\n#define MAC_ADDR_DW1_BYTE4\t\tFIELD32(0x000000ff)\n#define MAC_ADDR_DW1_BYTE5\t\tFIELD32(0x0000ff00)\n#define MAC_ADDR_DW1_UNICAST_TO_ME_MASK\tFIELD32(0x00ff0000)\n\n \n#define MAC_BSSID_DW0\t\t\t0x1010\n#define MAC_BSSID_DW0_BYTE0\t\tFIELD32(0x000000ff)\n#define MAC_BSSID_DW0_BYTE1\t\tFIELD32(0x0000ff00)\n#define MAC_BSSID_DW0_BYTE2\t\tFIELD32(0x00ff0000)\n#define MAC_BSSID_DW0_BYTE3\t\tFIELD32(0xff000000)\n\n \n#define MAC_BSSID_DW1\t\t\t0x1014\n#define MAC_BSSID_DW1_BYTE4\t\tFIELD32(0x000000ff)\n#define MAC_BSSID_DW1_BYTE5\t\tFIELD32(0x0000ff00)\n#define MAC_BSSID_DW1_BSS_ID_MASK\tFIELD32(0x00030000)\n#define MAC_BSSID_DW1_BSS_BCN_NUM\tFIELD32(0x001c0000)\n\n \n#define MAX_LEN_CFG\t\t\t0x1018\n#define MAX_LEN_CFG_MAX_MPDU\t\tFIELD32(0x00000fff)\n#define MAX_LEN_CFG_MAX_PSDU\t\tFIELD32(0x00003000)\n#define MAX_LEN_CFG_MIN_PSDU\t\tFIELD32(0x0000c000)\n#define MAX_LEN_CFG_MIN_MPDU\t\tFIELD32(0x000f0000)\n\n \n#define BBP_CSR_CFG\t\t\t0x101c\n#define BBP_CSR_CFG_VALUE\t\tFIELD32(0x000000ff)\n#define BBP_CSR_CFG_REGNUM\t\tFIELD32(0x0000ff00)\n#define BBP_CSR_CFG_READ_CONTROL\tFIELD32(0x00010000)\n#define BBP_CSR_CFG_BUSY\t\tFIELD32(0x00020000)\n#define BBP_CSR_CFG_BBP_PAR_DUR\t\tFIELD32(0x00040000)\n#define BBP_CSR_CFG_BBP_RW_MODE\t\tFIELD32(0x00080000)\n\n \n#define RF_CSR_CFG0\t\t\t0x1020\n#define RF_CSR_CFG0_REGID_AND_VALUE\tFIELD32(0x00ffffff)\n#define RF_CSR_CFG0_BITWIDTH\t\tFIELD32(0x1f000000)\n#define RF_CSR_CFG0_REG_VALUE_BW\tFIELD32(0x1fffffff)\n#define RF_CSR_CFG0_STANDBYMODE\t\tFIELD32(0x20000000)\n#define RF_CSR_CFG0_SEL\t\t\tFIELD32(0x40000000)\n#define RF_CSR_CFG0_BUSY\t\tFIELD32(0x80000000)\n\n \n#define RF_CSR_CFG1\t\t\t0x1024\n#define RF_CSR_CFG1_REGID_AND_VALUE\tFIELD32(0x00ffffff)\n#define RF_CSR_CFG1_RFGAP\t\tFIELD32(0x1f000000)\n\n \n#define RF_CSR_CFG2\t\t\t0x1028\n#define RF_CSR_CFG2_VALUE\t\tFIELD32(0x00ffffff)\n\n \n#define LED_CFG\t\t\t\t0x102c\n#define LED_CFG_ON_PERIOD\t\tFIELD32(0x000000ff)\n#define LED_CFG_OFF_PERIOD\t\tFIELD32(0x0000ff00)\n#define LED_CFG_SLOW_BLINK_PERIOD\tFIELD32(0x003f0000)\n#define LED_CFG_R_LED_MODE\t\tFIELD32(0x03000000)\n#define LED_CFG_G_LED_MODE\t\tFIELD32(0x0c000000)\n#define LED_CFG_Y_LED_MODE\t\tFIELD32(0x30000000)\n#define LED_CFG_LED_POLAR\t\tFIELD32(0x40000000)\n\n \n#define AMPDU_BA_WINSIZE\t\t0x1040\n#define AMPDU_BA_WINSIZE_FORCE_WINSIZE_ENABLE FIELD32(0x00000020)\n#define AMPDU_BA_WINSIZE_FORCE_WINSIZE\tFIELD32(0x0000001f)\n\n \n#define XIFS_TIME_CFG\t\t\t0x1100\n#define XIFS_TIME_CFG_CCKM_SIFS_TIME\tFIELD32(0x000000ff)\n#define XIFS_TIME_CFG_OFDM_SIFS_TIME\tFIELD32(0x0000ff00)\n#define XIFS_TIME_CFG_OFDM_XIFS_TIME\tFIELD32(0x000f0000)\n#define XIFS_TIME_CFG_EIFS\t\tFIELD32(0x1ff00000)\n#define XIFS_TIME_CFG_BB_RXEND_ENABLE\tFIELD32(0x20000000)\n\n \n#define BKOFF_SLOT_CFG\t\t\t0x1104\n#define BKOFF_SLOT_CFG_SLOT_TIME\tFIELD32(0x000000ff)\n#define BKOFF_SLOT_CFG_CC_DELAY_TIME\tFIELD32(0x0000ff00)\n\n \n#define NAV_TIME_CFG\t\t\t0x1108\n#define NAV_TIME_CFG_SIFS\t\tFIELD32(0x000000ff)\n#define NAV_TIME_CFG_SLOT_TIME\t\tFIELD32(0x0000ff00)\n#define NAV_TIME_CFG_EIFS\t\tFIELD32(0x01ff0000)\n#define NAV_TIME_ZERO_SIFS\t\tFIELD32(0x02000000)\n\n \n#define CH_TIME_CFG     \t        0x110c\n#define CH_TIME_CFG_EIFS_BUSY\t\tFIELD32(0x00000010)\n#define CH_TIME_CFG_NAV_BUSY\t\tFIELD32(0x00000008)\n#define CH_TIME_CFG_RX_BUSY\t\tFIELD32(0x00000004)\n#define CH_TIME_CFG_TX_BUSY\t\tFIELD32(0x00000002)\n#define CH_TIME_CFG_TMR_EN\t\tFIELD32(0x00000001)\n\n \n#define PBF_LIFE_TIMER     \t        0x1110\n\n \n#define BCN_TIME_CFG\t\t\t0x1114\n#define BCN_TIME_CFG_BEACON_INTERVAL\tFIELD32(0x0000ffff)\n#define BCN_TIME_CFG_TSF_TICKING\tFIELD32(0x00010000)\n#define BCN_TIME_CFG_TSF_SYNC\t\tFIELD32(0x00060000)\n#define BCN_TIME_CFG_TBTT_ENABLE\tFIELD32(0x00080000)\n#define BCN_TIME_CFG_BEACON_GEN\t\tFIELD32(0x00100000)\n#define BCN_TIME_CFG_TX_TIME_COMPENSATE\tFIELD32(0xf0000000)\n\n \n#define TBTT_SYNC_CFG\t\t\t0x1118\n#define TBTT_SYNC_CFG_TBTT_ADJUST\tFIELD32(0x000000ff)\n#define TBTT_SYNC_CFG_BCN_EXP_WIN\tFIELD32(0x0000ff00)\n#define TBTT_SYNC_CFG_BCN_AIFSN\t\tFIELD32(0x000f0000)\n#define TBTT_SYNC_CFG_BCN_CWMIN\t\tFIELD32(0x00f00000)\n\n \n#define TSF_TIMER_DW0\t\t\t0x111c\n#define TSF_TIMER_DW0_LOW_WORD\t\tFIELD32(0xffffffff)\n\n \n#define TSF_TIMER_DW1\t\t\t0x1120\n#define TSF_TIMER_DW1_HIGH_WORD\t\tFIELD32(0xffffffff)\n\n \n#define TBTT_TIMER\t\t\t0x1124\n\n \n#define INT_TIMER_CFG\t\t\t0x1128\n#define INT_TIMER_CFG_PRE_TBTT_TIMER\tFIELD32(0x0000ffff)\n#define INT_TIMER_CFG_GP_TIMER\t\tFIELD32(0xffff0000)\n\n \n#define INT_TIMER_EN\t\t\t0x112c\n#define INT_TIMER_EN_PRE_TBTT_TIMER\tFIELD32(0x00000001)\n#define INT_TIMER_EN_GP_TIMER\t\tFIELD32(0x00000002)\n\n \n#define CH_IDLE_STA\t\t\t0x1130\n\n \n#define CH_BUSY_STA\t\t\t0x1134\n\n \n#define CH_BUSY_STA_SEC\t\t\t0x1138\n\n \n#define MAC_STATUS_CFG\t\t\t0x1200\n#define MAC_STATUS_CFG_BBP_RF_BUSY\tFIELD32(0x00000003)\n#define MAC_STATUS_CFG_BBP_RF_BUSY_TX\tFIELD32(0x00000001)\n#define MAC_STATUS_CFG_BBP_RF_BUSY_RX\tFIELD32(0x00000002)\n\n \n#define PWR_PIN_CFG\t\t\t0x1204\n\n \n#define AUTOWAKEUP_CFG\t\t\t0x1208\n#define AUTOWAKEUP_CFG_AUTO_LEAD_TIME\tFIELD32(0x000000ff)\n#define AUTOWAKEUP_CFG_TBCN_BEFORE_WAKE\tFIELD32(0x00007f00)\n#define AUTOWAKEUP_CFG_AUTOWAKE\t\tFIELD32(0x00008000)\n\n \n#define MIMO_PS_CFG\t\t\t0x1210\n#define MIMO_PS_CFG_MMPS_BB_EN\t\tFIELD32(0x00000001)\n#define MIMO_PS_CFG_MMPS_RX_ANT_NUM\tFIELD32(0x00000006)\n#define MIMO_PS_CFG_MMPS_RF_EN\t\tFIELD32(0x00000008)\n#define MIMO_PS_CFG_RX_STBY_POL\t\tFIELD32(0x00000010)\n#define MIMO_PS_CFG_RX_RX_STBY0\t\tFIELD32(0x00000020)\n\n \n#define EDCA_AC0_CFG\t\t\t0x1300\n#define EDCA_AC0_CFG_TX_OP\t\tFIELD32(0x000000ff)\n#define EDCA_AC0_CFG_AIFSN\t\tFIELD32(0x00000f00)\n#define EDCA_AC0_CFG_CWMIN\t\tFIELD32(0x0000f000)\n#define EDCA_AC0_CFG_CWMAX\t\tFIELD32(0x000f0000)\n\n \n#define EDCA_AC1_CFG\t\t\t0x1304\n#define EDCA_AC1_CFG_TX_OP\t\tFIELD32(0x000000ff)\n#define EDCA_AC1_CFG_AIFSN\t\tFIELD32(0x00000f00)\n#define EDCA_AC1_CFG_CWMIN\t\tFIELD32(0x0000f000)\n#define EDCA_AC1_CFG_CWMAX\t\tFIELD32(0x000f0000)\n\n \n#define EDCA_AC2_CFG\t\t\t0x1308\n#define EDCA_AC2_CFG_TX_OP\t\tFIELD32(0x000000ff)\n#define EDCA_AC2_CFG_AIFSN\t\tFIELD32(0x00000f00)\n#define EDCA_AC2_CFG_CWMIN\t\tFIELD32(0x0000f000)\n#define EDCA_AC2_CFG_CWMAX\t\tFIELD32(0x000f0000)\n\n \n#define EDCA_AC3_CFG\t\t\t0x130c\n#define EDCA_AC3_CFG_TX_OP\t\tFIELD32(0x000000ff)\n#define EDCA_AC3_CFG_AIFSN\t\tFIELD32(0x00000f00)\n#define EDCA_AC3_CFG_CWMIN\t\tFIELD32(0x0000f000)\n#define EDCA_AC3_CFG_CWMAX\t\tFIELD32(0x000f0000)\n\n \n#define EDCA_TID_AC_MAP\t\t\t0x1310\n\n \n#define TX_PWR_CFG_RATE0\t\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_RATE1\t\tFIELD32(0x000000f0)\n#define TX_PWR_CFG_RATE2\t\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_RATE3\t\tFIELD32(0x0000f000)\n#define TX_PWR_CFG_RATE4\t\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_RATE5\t\tFIELD32(0x00f00000)\n#define TX_PWR_CFG_RATE6\t\tFIELD32(0x0f000000)\n#define TX_PWR_CFG_RATE7\t\tFIELD32(0xf0000000)\n\n \n#define TX_PWR_CFG_0\t\t\t0x1314\n#define TX_PWR_CFG_0_1MBS\t\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_0_2MBS\t\tFIELD32(0x000000f0)\n#define TX_PWR_CFG_0_55MBS\t\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_0_11MBS\t\tFIELD32(0x0000f000)\n#define TX_PWR_CFG_0_6MBS\t\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_0_9MBS\t\tFIELD32(0x00f00000)\n#define TX_PWR_CFG_0_12MBS\t\tFIELD32(0x0f000000)\n#define TX_PWR_CFG_0_18MBS\t\tFIELD32(0xf0000000)\n \n#define TX_PWR_CFG_0_CCK1_CH0\t\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_0_CCK1_CH1\t\tFIELD32(0x000000f0)\n#define TX_PWR_CFG_0_CCK5_CH0\t\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_0_CCK5_CH1\t\tFIELD32(0x0000f000)\n#define TX_PWR_CFG_0_OFDM6_CH0\t\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_0_OFDM6_CH1\t\tFIELD32(0x00f00000)\n#define TX_PWR_CFG_0_OFDM12_CH0\t\tFIELD32(0x0f000000)\n#define TX_PWR_CFG_0_OFDM12_CH1\t\tFIELD32(0xf0000000)\n \n#define TX_PWR_CFG_0B_1MBS_2MBS\t\tFIELD32(0x000000ff)\n#define TX_PWR_CFG_0B_5MBS_11MBS\t\tFIELD32(0x0000ff00)\n#define TX_PWR_CFG_0B_6MBS_9MBS\t\tFIELD32(0x00ff0000)\n#define TX_PWR_CFG_0B_12MBS_18MBS\tFIELD32(0xff000000)\n\n\n \n#define TX_PWR_CFG_1\t\t\t0x1318\n#define TX_PWR_CFG_1_24MBS\t\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_1_36MBS\t\tFIELD32(0x000000f0)\n#define TX_PWR_CFG_1_48MBS\t\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_1_54MBS\t\tFIELD32(0x0000f000)\n#define TX_PWR_CFG_1_MCS0\t\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_1_MCS1\t\tFIELD32(0x00f00000)\n#define TX_PWR_CFG_1_MCS2\t\tFIELD32(0x0f000000)\n#define TX_PWR_CFG_1_MCS3\t\tFIELD32(0xf0000000)\n \n#define TX_PWR_CFG_1_OFDM24_CH0\t\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_1_OFDM24_CH1\t\tFIELD32(0x000000f0)\n#define TX_PWR_CFG_1_OFDM48_CH0\t\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_1_OFDM48_CH1\t\tFIELD32(0x0000f000)\n#define TX_PWR_CFG_1_MCS0_CH0\t\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_1_MCS0_CH1\t\tFIELD32(0x00f00000)\n#define TX_PWR_CFG_1_MCS2_CH0\t\tFIELD32(0x0f000000)\n#define TX_PWR_CFG_1_MCS2_CH1\t\tFIELD32(0xf0000000)\n \n#define TX_PWR_CFG_1B_24MBS_36MBS\tFIELD32(0x000000ff)\n#define TX_PWR_CFG_1B_48MBS\t\tFIELD32(0x0000ff00)\n#define TX_PWR_CFG_1B_MCS0_MCS1\t\tFIELD32(0x00ff0000)\n#define TX_PWR_CFG_1B_MCS2_MCS3\t\tFIELD32(0xff000000)\n\n \n#define TX_PWR_CFG_2\t\t\t0x131c\n#define TX_PWR_CFG_2_MCS4\t\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_2_MCS5\t\tFIELD32(0x000000f0)\n#define TX_PWR_CFG_2_MCS6\t\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_2_MCS7\t\tFIELD32(0x0000f000)\n#define TX_PWR_CFG_2_MCS8\t\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_2_MCS9\t\tFIELD32(0x00f00000)\n#define TX_PWR_CFG_2_MCS10\t\tFIELD32(0x0f000000)\n#define TX_PWR_CFG_2_MCS11\t\tFIELD32(0xf0000000)\n \n#define TX_PWR_CFG_2_MCS4_CH0\t\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_2_MCS4_CH1\t\tFIELD32(0x000000f0)\n#define TX_PWR_CFG_2_MCS6_CH0\t\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_2_MCS6_CH1\t\tFIELD32(0x0000f000)\n#define TX_PWR_CFG_2_MCS8_CH0\t\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_2_MCS8_CH1\t\tFIELD32(0x00f00000)\n#define TX_PWR_CFG_2_MCS10_CH0\t\tFIELD32(0x0f000000)\n#define TX_PWR_CFG_2_MCS10_CH1\t\tFIELD32(0xf0000000)\n \n#define TX_PWR_CFG_2B_MCS4_MCS5\t\tFIELD32(0x000000ff)\n#define TX_PWR_CFG_2B_MCS6_MCS7\t\tFIELD32(0x0000ff00)\n#define TX_PWR_CFG_2B_MCS8_MCS9\t\tFIELD32(0x00ff0000)\n#define TX_PWR_CFG_2B_MCS10_MCS11\tFIELD32(0xff000000)\n\n \n#define TX_PWR_CFG_3\t\t\t0x1320\n#define TX_PWR_CFG_3_MCS12\t\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_3_MCS13\t\tFIELD32(0x000000f0)\n#define TX_PWR_CFG_3_MCS14\t\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_3_MCS15\t\tFIELD32(0x0000f000)\n#define TX_PWR_CFG_3_UNKNOWN1\t\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_3_UNKNOWN2\t\tFIELD32(0x00f00000)\n#define TX_PWR_CFG_3_UNKNOWN3\t\tFIELD32(0x0f000000)\n#define TX_PWR_CFG_3_UNKNOWN4\t\tFIELD32(0xf0000000)\n \n#define TX_PWR_CFG_3_MCS12_CH0\t\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_3_MCS12_CH1\t\tFIELD32(0x000000f0)\n#define TX_PWR_CFG_3_MCS14_CH0\t\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_3_MCS14_CH1\t\tFIELD32(0x0000f000)\n#define TX_PWR_CFG_3_STBC0_CH0\t\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_3_STBC0_CH1\t\tFIELD32(0x00f00000)\n#define TX_PWR_CFG_3_STBC2_CH0\t\tFIELD32(0x0f000000)\n#define TX_PWR_CFG_3_STBC2_CH1\t\tFIELD32(0xf0000000)\n \n#define TX_PWR_CFG_3B_MCS12_MCS13\tFIELD32(0x000000ff)\n#define TX_PWR_CFG_3B_MCS14\t\tFIELD32(0x0000ff00)\n#define TX_PWR_CFG_3B_STBC_MCS0_MCS1\tFIELD32(0x00ff0000)\n#define TX_PWR_CFG_3B_STBC_MCS2_MSC3\tFIELD32(0xff000000)\n\n \n#define TX_PWR_CFG_4\t\t\t0x1324\n#define TX_PWR_CFG_4_UNKNOWN5\t\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_4_UNKNOWN6\t\tFIELD32(0x000000f0)\n#define TX_PWR_CFG_4_UNKNOWN7\t\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_4_UNKNOWN8\t\tFIELD32(0x0000f000)\n \n#define TX_PWR_CFG_4_STBC4_CH0\t\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_4_STBC4_CH1\t\tFIELD32(0x000000f0)\n#define TX_PWR_CFG_4_STBC6_CH0\t\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_4_STBC6_CH1\t\tFIELD32(0x0000f000)\n \n#define TX_PWR_CFG_4B_STBC_MCS4_MCS5\tFIELD32(0x000000ff)\n#define TX_PWR_CFG_4B_STBC_MCS6\t\tFIELD32(0x0000ff00)\n\n \n#define TX_PIN_CFG\t\t\t0x1328\n#define TX_PIN_CFG_PA_PE_DISABLE\t0xfcfffff0\n#define TX_PIN_CFG_PA_PE_A0_EN\t\tFIELD32(0x00000001)\n#define TX_PIN_CFG_PA_PE_G0_EN\t\tFIELD32(0x00000002)\n#define TX_PIN_CFG_PA_PE_A1_EN\t\tFIELD32(0x00000004)\n#define TX_PIN_CFG_PA_PE_G1_EN\t\tFIELD32(0x00000008)\n#define TX_PIN_CFG_PA_PE_A0_POL\t\tFIELD32(0x00000010)\n#define TX_PIN_CFG_PA_PE_G0_POL\t\tFIELD32(0x00000020)\n#define TX_PIN_CFG_PA_PE_A1_POL\t\tFIELD32(0x00000040)\n#define TX_PIN_CFG_PA_PE_G1_POL\t\tFIELD32(0x00000080)\n#define TX_PIN_CFG_LNA_PE_A0_EN\t\tFIELD32(0x00000100)\n#define TX_PIN_CFG_LNA_PE_G0_EN\t\tFIELD32(0x00000200)\n#define TX_PIN_CFG_LNA_PE_A1_EN\t\tFIELD32(0x00000400)\n#define TX_PIN_CFG_LNA_PE_G1_EN\t\tFIELD32(0x00000800)\n#define TX_PIN_CFG_LNA_PE_A0_POL\tFIELD32(0x00001000)\n#define TX_PIN_CFG_LNA_PE_G0_POL\tFIELD32(0x00002000)\n#define TX_PIN_CFG_LNA_PE_A1_POL\tFIELD32(0x00004000)\n#define TX_PIN_CFG_LNA_PE_G1_POL\tFIELD32(0x00008000)\n#define TX_PIN_CFG_RFTR_EN\t\tFIELD32(0x00010000)\n#define TX_PIN_CFG_RFTR_POL\t\tFIELD32(0x00020000)\n#define TX_PIN_CFG_TRSW_EN\t\tFIELD32(0x00040000)\n#define TX_PIN_CFG_TRSW_POL\t\tFIELD32(0x00080000)\n#define TX_PIN_CFG_RFRX_EN\t\tFIELD32(0x00100000)\n#define TX_PIN_CFG_RFRX_POL\t\tFIELD32(0x00200000)\n#define TX_PIN_CFG_PA_PE_A2_EN\t\tFIELD32(0x01000000)\n#define TX_PIN_CFG_PA_PE_G2_EN\t\tFIELD32(0x02000000)\n#define TX_PIN_CFG_PA_PE_A2_POL\t\tFIELD32(0x04000000)\n#define TX_PIN_CFG_PA_PE_G2_POL\t\tFIELD32(0x08000000)\n#define TX_PIN_CFG_LNA_PE_A2_EN\t\tFIELD32(0x10000000)\n#define TX_PIN_CFG_LNA_PE_G2_EN\t\tFIELD32(0x20000000)\n#define TX_PIN_CFG_LNA_PE_A2_POL\tFIELD32(0x40000000)\n#define TX_PIN_CFG_LNA_PE_G2_POL\tFIELD32(0x80000000)\n\n \n#define TX_BAND_CFG\t\t\t0x132c\n#define TX_BAND_CFG_HT40_MINUS\t\tFIELD32(0x00000001)\n#define TX_BAND_CFG_A\t\t\tFIELD32(0x00000002)\n#define TX_BAND_CFG_BG\t\t\tFIELD32(0x00000004)\n\n \n#define TX_SW_CFG0\t\t\t0x1330\n\n \n#define TX_SW_CFG1\t\t\t0x1334\n\n \n#define TX_SW_CFG2\t\t\t0x1338\n\n \n#define TXOP_THRES_CFG\t\t\t0x133c\n\n \n#define TXOP_CTRL_CFG\t\t\t0x1340\n#define TXOP_CTRL_CFG_TIMEOUT_TRUN_EN\tFIELD32(0x00000001)\n#define TXOP_CTRL_CFG_AC_TRUN_EN\tFIELD32(0x00000002)\n#define TXOP_CTRL_CFG_TXRATEGRP_TRUN_EN\tFIELD32(0x00000004)\n#define TXOP_CTRL_CFG_USER_MODE_TRUN_EN\tFIELD32(0x00000008)\n#define TXOP_CTRL_CFG_MIMO_PS_TRUN_EN\tFIELD32(0x00000010)\n#define TXOP_CTRL_CFG_RESERVED_TRUN_EN\tFIELD32(0x00000020)\n#define TXOP_CTRL_CFG_LSIG_TXOP_EN\tFIELD32(0x00000040)\n#define TXOP_CTRL_CFG_EXT_CCA_EN\tFIELD32(0x00000080)\n#define TXOP_CTRL_CFG_EXT_CCA_DLY\tFIELD32(0x0000ff00)\n#define TXOP_CTRL_CFG_EXT_CWMIN\t\tFIELD32(0x000f0000)\n\n \n#define TX_RTS_CFG\t\t\t0x1344\n#define TX_RTS_CFG_AUTO_RTS_RETRY_LIMIT\tFIELD32(0x000000ff)\n#define TX_RTS_CFG_RTS_THRES\t\tFIELD32(0x00ffff00)\n#define TX_RTS_CFG_RTS_FBK_EN\t\tFIELD32(0x01000000)\n\n \n#define TX_TIMEOUT_CFG\t\t\t0x1348\n#define TX_TIMEOUT_CFG_MPDU_LIFETIME\tFIELD32(0x000000f0)\n#define TX_TIMEOUT_CFG_RX_ACK_TIMEOUT\tFIELD32(0x0000ff00)\n#define TX_TIMEOUT_CFG_TX_OP_TIMEOUT\tFIELD32(0x00ff0000)\n\n \n#define TX_RTY_CFG\t\t\t0x134c\n#define TX_RTY_CFG_SHORT_RTY_LIMIT\tFIELD32(0x000000ff)\n#define TX_RTY_CFG_LONG_RTY_LIMIT\tFIELD32(0x0000ff00)\n#define TX_RTY_CFG_LONG_RTY_THRE\tFIELD32(0x0fff0000)\n#define TX_RTY_CFG_NON_AGG_RTY_MODE\tFIELD32(0x10000000)\n#define TX_RTY_CFG_AGG_RTY_MODE\t\tFIELD32(0x20000000)\n#define TX_RTY_CFG_TX_AUTO_FB_ENABLE\tFIELD32(0x40000000)\n\n \n#define TX_LINK_CFG\t\t\t0x1350\n#define TX_LINK_CFG_REMOTE_MFB_LIFETIME\tFIELD32(0x000000ff)\n#define TX_LINK_CFG_MFB_ENABLE\t\tFIELD32(0x00000100)\n#define TX_LINK_CFG_REMOTE_UMFS_ENABLE\tFIELD32(0x00000200)\n#define TX_LINK_CFG_TX_MRQ_EN\t\tFIELD32(0x00000400)\n#define TX_LINK_CFG_TX_RDG_EN\t\tFIELD32(0x00000800)\n#define TX_LINK_CFG_TX_CF_ACK_EN\tFIELD32(0x00001000)\n#define TX_LINK_CFG_REMOTE_MFB\t\tFIELD32(0x00ff0000)\n#define TX_LINK_CFG_REMOTE_MFS\t\tFIELD32(0xff000000)\n\n \n#define HT_FBK_CFG0\t\t\t0x1354\n#define HT_FBK_CFG0_HTMCS0FBK\t\tFIELD32(0x0000000f)\n#define HT_FBK_CFG0_HTMCS1FBK\t\tFIELD32(0x000000f0)\n#define HT_FBK_CFG0_HTMCS2FBK\t\tFIELD32(0x00000f00)\n#define HT_FBK_CFG0_HTMCS3FBK\t\tFIELD32(0x0000f000)\n#define HT_FBK_CFG0_HTMCS4FBK\t\tFIELD32(0x000f0000)\n#define HT_FBK_CFG0_HTMCS5FBK\t\tFIELD32(0x00f00000)\n#define HT_FBK_CFG0_HTMCS6FBK\t\tFIELD32(0x0f000000)\n#define HT_FBK_CFG0_HTMCS7FBK\t\tFIELD32(0xf0000000)\n\n \n#define HT_FBK_CFG1\t\t\t0x1358\n#define HT_FBK_CFG1_HTMCS8FBK\t\tFIELD32(0x0000000f)\n#define HT_FBK_CFG1_HTMCS9FBK\t\tFIELD32(0x000000f0)\n#define HT_FBK_CFG1_HTMCS10FBK\t\tFIELD32(0x00000f00)\n#define HT_FBK_CFG1_HTMCS11FBK\t\tFIELD32(0x0000f000)\n#define HT_FBK_CFG1_HTMCS12FBK\t\tFIELD32(0x000f0000)\n#define HT_FBK_CFG1_HTMCS13FBK\t\tFIELD32(0x00f00000)\n#define HT_FBK_CFG1_HTMCS14FBK\t\tFIELD32(0x0f000000)\n#define HT_FBK_CFG1_HTMCS15FBK\t\tFIELD32(0xf0000000)\n\n \n#define LG_FBK_CFG0\t\t\t0x135c\n#define LG_FBK_CFG0_OFDMMCS0FBK\t\tFIELD32(0x0000000f)\n#define LG_FBK_CFG0_OFDMMCS1FBK\t\tFIELD32(0x000000f0)\n#define LG_FBK_CFG0_OFDMMCS2FBK\t\tFIELD32(0x00000f00)\n#define LG_FBK_CFG0_OFDMMCS3FBK\t\tFIELD32(0x0000f000)\n#define LG_FBK_CFG0_OFDMMCS4FBK\t\tFIELD32(0x000f0000)\n#define LG_FBK_CFG0_OFDMMCS5FBK\t\tFIELD32(0x00f00000)\n#define LG_FBK_CFG0_OFDMMCS6FBK\t\tFIELD32(0x0f000000)\n#define LG_FBK_CFG0_OFDMMCS7FBK\t\tFIELD32(0xf0000000)\n\n \n#define LG_FBK_CFG1\t\t\t0x1360\n#define LG_FBK_CFG0_CCKMCS0FBK\t\tFIELD32(0x0000000f)\n#define LG_FBK_CFG0_CCKMCS1FBK\t\tFIELD32(0x000000f0)\n#define LG_FBK_CFG0_CCKMCS2FBK\t\tFIELD32(0x00000f00)\n#define LG_FBK_CFG0_CCKMCS3FBK\t\tFIELD32(0x0000f000)\n\n \n#define CCK_PROT_CFG\t\t\t0x1364\n#define CCK_PROT_CFG_PROTECT_RATE\tFIELD32(0x0000ffff)\n#define CCK_PROT_CFG_PROTECT_CTRL\tFIELD32(0x00030000)\n#define CCK_PROT_CFG_PROTECT_NAV_SHORT\tFIELD32(0x00040000)\n#define CCK_PROT_CFG_PROTECT_NAV_LONG\tFIELD32(0x00080000)\n#define CCK_PROT_CFG_TX_OP_ALLOW_CCK\tFIELD32(0x00100000)\n#define CCK_PROT_CFG_TX_OP_ALLOW_OFDM\tFIELD32(0x00200000)\n#define CCK_PROT_CFG_TX_OP_ALLOW_MM20\tFIELD32(0x00400000)\n#define CCK_PROT_CFG_TX_OP_ALLOW_MM40\tFIELD32(0x00800000)\n#define CCK_PROT_CFG_TX_OP_ALLOW_GF20\tFIELD32(0x01000000)\n#define CCK_PROT_CFG_TX_OP_ALLOW_GF40\tFIELD32(0x02000000)\n#define CCK_PROT_CFG_RTS_TH_EN\t\tFIELD32(0x04000000)\n\n \n#define OFDM_PROT_CFG\t\t\t0x1368\n#define OFDM_PROT_CFG_PROTECT_RATE\tFIELD32(0x0000ffff)\n#define OFDM_PROT_CFG_PROTECT_CTRL\tFIELD32(0x00030000)\n#define OFDM_PROT_CFG_PROTECT_NAV_SHORT\tFIELD32(0x00040000)\n#define OFDM_PROT_CFG_PROTECT_NAV_LONG\tFIELD32(0x00080000)\n#define OFDM_PROT_CFG_TX_OP_ALLOW_CCK\tFIELD32(0x00100000)\n#define OFDM_PROT_CFG_TX_OP_ALLOW_OFDM\tFIELD32(0x00200000)\n#define OFDM_PROT_CFG_TX_OP_ALLOW_MM20\tFIELD32(0x00400000)\n#define OFDM_PROT_CFG_TX_OP_ALLOW_MM40\tFIELD32(0x00800000)\n#define OFDM_PROT_CFG_TX_OP_ALLOW_GF20\tFIELD32(0x01000000)\n#define OFDM_PROT_CFG_TX_OP_ALLOW_GF40\tFIELD32(0x02000000)\n#define OFDM_PROT_CFG_RTS_TH_EN\t\tFIELD32(0x04000000)\n\n \n#define MM20_PROT_CFG\t\t\t0x136c\n#define MM20_PROT_CFG_PROTECT_RATE\tFIELD32(0x0000ffff)\n#define MM20_PROT_CFG_PROTECT_CTRL\tFIELD32(0x00030000)\n#define MM20_PROT_CFG_PROTECT_NAV_SHORT\tFIELD32(0x00040000)\n#define MM20_PROT_CFG_PROTECT_NAV_LONG\tFIELD32(0x00080000)\n#define MM20_PROT_CFG_TX_OP_ALLOW_CCK\tFIELD32(0x00100000)\n#define MM20_PROT_CFG_TX_OP_ALLOW_OFDM\tFIELD32(0x00200000)\n#define MM20_PROT_CFG_TX_OP_ALLOW_MM20\tFIELD32(0x00400000)\n#define MM20_PROT_CFG_TX_OP_ALLOW_MM40\tFIELD32(0x00800000)\n#define MM20_PROT_CFG_TX_OP_ALLOW_GF20\tFIELD32(0x01000000)\n#define MM20_PROT_CFG_TX_OP_ALLOW_GF40\tFIELD32(0x02000000)\n#define MM20_PROT_CFG_RTS_TH_EN\t\tFIELD32(0x04000000)\n\n \n#define MM40_PROT_CFG\t\t\t0x1370\n#define MM40_PROT_CFG_PROTECT_RATE\tFIELD32(0x0000ffff)\n#define MM40_PROT_CFG_PROTECT_CTRL\tFIELD32(0x00030000)\n#define MM40_PROT_CFG_PROTECT_NAV_SHORT\tFIELD32(0x00040000)\n#define MM40_PROT_CFG_PROTECT_NAV_LONG\tFIELD32(0x00080000)\n#define MM40_PROT_CFG_TX_OP_ALLOW_CCK\tFIELD32(0x00100000)\n#define MM40_PROT_CFG_TX_OP_ALLOW_OFDM\tFIELD32(0x00200000)\n#define MM40_PROT_CFG_TX_OP_ALLOW_MM20\tFIELD32(0x00400000)\n#define MM40_PROT_CFG_TX_OP_ALLOW_MM40\tFIELD32(0x00800000)\n#define MM40_PROT_CFG_TX_OP_ALLOW_GF20\tFIELD32(0x01000000)\n#define MM40_PROT_CFG_TX_OP_ALLOW_GF40\tFIELD32(0x02000000)\n#define MM40_PROT_CFG_RTS_TH_EN\t\tFIELD32(0x04000000)\n\n \n#define GF20_PROT_CFG\t\t\t0x1374\n#define GF20_PROT_CFG_PROTECT_RATE\tFIELD32(0x0000ffff)\n#define GF20_PROT_CFG_PROTECT_CTRL\tFIELD32(0x00030000)\n#define GF20_PROT_CFG_PROTECT_NAV_SHORT\tFIELD32(0x00040000)\n#define GF20_PROT_CFG_PROTECT_NAV_LONG\tFIELD32(0x00080000)\n#define GF20_PROT_CFG_TX_OP_ALLOW_CCK\tFIELD32(0x00100000)\n#define GF20_PROT_CFG_TX_OP_ALLOW_OFDM\tFIELD32(0x00200000)\n#define GF20_PROT_CFG_TX_OP_ALLOW_MM20\tFIELD32(0x00400000)\n#define GF20_PROT_CFG_TX_OP_ALLOW_MM40\tFIELD32(0x00800000)\n#define GF20_PROT_CFG_TX_OP_ALLOW_GF20\tFIELD32(0x01000000)\n#define GF20_PROT_CFG_TX_OP_ALLOW_GF40\tFIELD32(0x02000000)\n#define GF20_PROT_CFG_RTS_TH_EN\t\tFIELD32(0x04000000)\n\n \n#define GF40_PROT_CFG\t\t\t0x1378\n#define GF40_PROT_CFG_PROTECT_RATE\tFIELD32(0x0000ffff)\n#define GF40_PROT_CFG_PROTECT_CTRL\tFIELD32(0x00030000)\n#define GF40_PROT_CFG_PROTECT_NAV_SHORT\tFIELD32(0x00040000)\n#define GF40_PROT_CFG_PROTECT_NAV_LONG\tFIELD32(0x00080000)\n#define GF40_PROT_CFG_TX_OP_ALLOW_CCK\tFIELD32(0x00100000)\n#define GF40_PROT_CFG_TX_OP_ALLOW_OFDM\tFIELD32(0x00200000)\n#define GF40_PROT_CFG_TX_OP_ALLOW_MM20\tFIELD32(0x00400000)\n#define GF40_PROT_CFG_TX_OP_ALLOW_MM40\tFIELD32(0x00800000)\n#define GF40_PROT_CFG_TX_OP_ALLOW_GF20\tFIELD32(0x01000000)\n#define GF40_PROT_CFG_TX_OP_ALLOW_GF40\tFIELD32(0x02000000)\n#define GF40_PROT_CFG_RTS_TH_EN\t\tFIELD32(0x04000000)\n\n \n#define EXP_CTS_TIME\t\t\t0x137c\n\n \n#define EXP_ACK_TIME\t\t\t0x1380\n\n \n#define TX_PWR_CFG_5\t\t\t0x1384\n#define TX_PWR_CFG_5_MCS16_CH0\t\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_5_MCS16_CH1\t\tFIELD32(0x000000f0)\n#define TX_PWR_CFG_5_MCS16_CH2\t\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_5_MCS18_CH0\t\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_5_MCS18_CH1\t\tFIELD32(0x00f00000)\n#define TX_PWR_CFG_5_MCS18_CH2\t\tFIELD32(0x0f000000)\n\n \n#define TX_PWR_CFG_6\t\t\t0x1388\n#define TX_PWR_CFG_6_MCS20_CH0\t\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_6_MCS20_CH1\t\tFIELD32(0x000000f0)\n#define TX_PWR_CFG_6_MCS20_CH2\t\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_6_MCS22_CH0\t\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_6_MCS22_CH1\t\tFIELD32(0x00f00000)\n#define TX_PWR_CFG_6_MCS22_CH2\t\tFIELD32(0x0f000000)\n\n \n#define TX_PWR_CFG_0_EXT\t\t0x1390\n#define TX_PWR_CFG_0_EXT_CCK1_CH2\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_0_EXT_CCK5_CH2\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_0_EXT_OFDM6_CH2\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_0_EXT_OFDM12_CH2\tFIELD32(0x0f000000)\n\n \n#define TX_PWR_CFG_1_EXT\t\t0x1394\n#define TX_PWR_CFG_1_EXT_OFDM24_CH2\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_1_EXT_OFDM48_CH2\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_1_EXT_MCS0_CH2\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_1_EXT_MCS2_CH2\tFIELD32(0x0f000000)\n\n \n#define TX_PWR_CFG_2_EXT\t\t0x1398\n#define TX_PWR_CFG_2_EXT_MCS4_CH2\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_2_EXT_MCS6_CH2\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_2_EXT_MCS8_CH2\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_2_EXT_MCS10_CH2\tFIELD32(0x0f000000)\n\n \n#define TX_PWR_CFG_3_EXT\t\t0x139c\n#define TX_PWR_CFG_3_EXT_MCS12_CH2\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_3_EXT_MCS14_CH2\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_3_EXT_STBC0_CH2\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_3_EXT_STBC2_CH2\tFIELD32(0x0f000000)\n\n \n#define TX_PWR_CFG_4_EXT\t\t0x13a0\n#define TX_PWR_CFG_4_EXT_STBC4_CH2\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_4_EXT_STBC6_CH2\tFIELD32(0x00000f00)\n\n \n#define TX0_RF_GAIN_CORRECT\t\t0x13a0\n#define TX0_RF_GAIN_CORRECT_GAIN_CORR_0\tFIELD32(0x0000003f)\n#define TX0_RF_GAIN_CORRECT_GAIN_CORR_1\tFIELD32(0x00003f00)\n#define TX0_RF_GAIN_CORRECT_GAIN_CORR_2\tFIELD32(0x003f0000)\n#define TX0_RF_GAIN_CORRECT_GAIN_CORR_3\tFIELD32(0x3f000000)\n\n#define TX1_RF_GAIN_CORRECT\t\t0x13a4\n#define TX1_RF_GAIN_CORRECT_GAIN_CORR_0\tFIELD32(0x0000003f)\n#define TX1_RF_GAIN_CORRECT_GAIN_CORR_1\tFIELD32(0x00003f00)\n#define TX1_RF_GAIN_CORRECT_GAIN_CORR_2\tFIELD32(0x003f0000)\n#define TX1_RF_GAIN_CORRECT_GAIN_CORR_3\tFIELD32(0x3f000000)\n\n \n#define TX0_RF_GAIN_ATTEN\t\t0x13a8\n#define TX0_RF_GAIN_ATTEN_LEVEL_0\tFIELD32(0x0000007f)\n#define TX0_RF_GAIN_ATTEN_LEVEL_1\tFIELD32(0x00007f00)\n#define TX0_RF_GAIN_ATTEN_LEVEL_2\tFIELD32(0x007f0000)\n#define TX0_RF_GAIN_ATTEN_LEVEL_3\tFIELD32(0x7f000000)\n#define TX1_RF_GAIN_ATTEN\t\t0x13ac\n#define TX1_RF_GAIN_ATTEN_LEVEL_0\tFIELD32(0x0000007f)\n#define TX1_RF_GAIN_ATTEN_LEVEL_1\tFIELD32(0x00007f00)\n#define TX1_RF_GAIN_ATTEN_LEVEL_2\tFIELD32(0x007f0000)\n#define TX1_RF_GAIN_ATTEN_LEVEL_3\tFIELD32(0x7f000000)\n\n \n#define TX_ALC_CFG_0\t\t\t0x13b0\n#define TX_ALC_CFG_0_CH_INIT_0\t\tFIELD32(0x0000003f)\n#define TX_ALC_CFG_0_CH_INIT_1\t\tFIELD32(0x00003f00)\n#define TX_ALC_CFG_0_LIMIT_0\t\tFIELD32(0x003f0000)\n#define TX_ALC_CFG_0_LIMIT_1\t\tFIELD32(0x3f000000)\n\n \n#define TX_ALC_CFG_1\t\t\t0x13b4\n#define TX_ALC_CFG_1_TX_TEMP_COMP\tFIELD32(0x0000003f)\n#define TX_ALC_CFG_1_TX0_GAIN_FINE\tFIELD32(0x00000f00)\n#define TX_ALC_CFG_1_TX1_GAIN_FINE\tFIELD32(0x0000f000)\n#define TX_ALC_CFG_1_RF_TOS_DLY\t\tFIELD32(0x00070000)\n#define TX_ALC_CFG_1_TX0_RF_GAIN_ATTEN\tFIELD32(0x00300000)\n#define TX_ALC_CFG_1_TX1_RF_GAIN_ATTEN\tFIELD32(0x00c00000)\n#define TX_ALC_CFG_1_RF_TOS_TIMEOUT\tFIELD32(0x3f000000)\n#define TX_ALC_CFG_1_RF_TOS_ENABLE\tFIELD32(0x40000000)\n#define TX_ALC_CFG_1_ROS_BUSY_EN\tFIELD32(0x80000000)\n\n \n#define TX0_BB_GAIN_ATTEN\t\t0x13c0\n#define TX0_BB_GAIN_ATTEN_LEVEL_0\tFIELD32(0x0000001f)\n#define TX0_BB_GAIN_ATTEN_LEVEL_1\tFIELD32(0x00001f00)\n#define TX0_BB_GAIN_ATTEN_LEVEL_2\tFIELD32(0x001f0000)\n#define TX0_BB_GAIN_ATTEN_LEVEL_3\tFIELD32(0x1f000000)\n#define TX1_BB_GAIN_ATTEN\t\t0x13c4\n#define TX1_BB_GAIN_ATTEN_LEVEL_0\tFIELD32(0x0000001f)\n#define TX1_BB_GAIN_ATTEN_LEVEL_1\tFIELD32(0x00001f00)\n#define TX1_BB_GAIN_ATTEN_LEVEL_2\tFIELD32(0x001f0000)\n#define TX1_BB_GAIN_ATTEN_LEVEL_3\tFIELD32(0x1f000000)\n\n \n#define TX_ALC_VGA3\t\t\t0x13c8\n#define TX_ALC_VGA3_TX0_ALC_VGA3\tFIELD32(0x0000001f)\n#define TX_ALC_VGA3_TX1_ALC_VGA3\tFIELD32(0x00001f00)\n#define TX_ALC_VGA3_TX0_ALC_VGA2\tFIELD32(0x001f0000)\n#define TX_ALC_VGA3_TX1_ALC_VGA2\tFIELD32(0x1f000000)\n\n \n#define TX_PWR_CFG_7\t\t\t0x13d4\n#define TX_PWR_CFG_7_OFDM54_CH0\t\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_7_OFDM54_CH1\t\tFIELD32(0x000000f0)\n#define TX_PWR_CFG_7_OFDM54_CH2\t\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_7_MCS7_CH0\t\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_7_MCS7_CH1\t\tFIELD32(0x00f00000)\n#define TX_PWR_CFG_7_MCS7_CH2\t\tFIELD32(0x0f000000)\n \n#define TX_PWR_CFG_7B_54MBS\t\tFIELD32(0x000000ff)\n#define TX_PWR_CFG_7B_MCS7\t\tFIELD32(0x00ff0000)\n\n\n \n#define TX_PWR_CFG_8\t\t\t0x13d8\n#define TX_PWR_CFG_8_MCS15_CH0\t\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_8_MCS15_CH1\t\tFIELD32(0x000000f0)\n#define TX_PWR_CFG_8_MCS15_CH2\t\tFIELD32(0x00000f00)\n#define TX_PWR_CFG_8_MCS23_CH0\t\tFIELD32(0x000f0000)\n#define TX_PWR_CFG_8_MCS23_CH1\t\tFIELD32(0x00f00000)\n#define TX_PWR_CFG_8_MCS23_CH2\t\tFIELD32(0x0f000000)\n \n#define TX_PWR_CFG_8B_MCS15\t\tFIELD32(0x000000ff)\n\n\n \n#define TX_PWR_CFG_9\t\t\t0x13dc\n#define TX_PWR_CFG_9_STBC7_CH0\t\tFIELD32(0x0000000f)\n#define TX_PWR_CFG_9_STBC7_CH1\t\tFIELD32(0x000000f0)\n#define TX_PWR_CFG_9_STBC7_CH2\t\tFIELD32(0x00000f00)\n \n#define TX_PWR_CFG_9B_STBC_MCS7\t\tFIELD32(0x000000ff)\n\n \n#define TX_TXBF_CFG_0\t\t\t0x138c\n#define TX_TXBF_CFG_1\t\t\t0x13a4\n#define TX_TXBF_CFG_2\t\t\t0x13a8\n#define TX_TXBF_CFG_3\t\t\t0x13ac\n\n \n#define TX_FBK_CFG_3S_0\t\t\t0x13c4\n#define TX_FBK_CFG_3S_1\t\t\t0x13c8\n\n \n#define RX_FILTER_CFG\t\t\t0x1400\n#define RX_FILTER_CFG_DROP_CRC_ERROR\tFIELD32(0x00000001)\n#define RX_FILTER_CFG_DROP_PHY_ERROR\tFIELD32(0x00000002)\n#define RX_FILTER_CFG_DROP_NOT_TO_ME\tFIELD32(0x00000004)\n#define RX_FILTER_CFG_DROP_NOT_MY_BSSD\tFIELD32(0x00000008)\n#define RX_FILTER_CFG_DROP_VER_ERROR\tFIELD32(0x00000010)\n#define RX_FILTER_CFG_DROP_MULTICAST\tFIELD32(0x00000020)\n#define RX_FILTER_CFG_DROP_BROADCAST\tFIELD32(0x00000040)\n#define RX_FILTER_CFG_DROP_DUPLICATE\tFIELD32(0x00000080)\n#define RX_FILTER_CFG_DROP_CF_END_ACK\tFIELD32(0x00000100)\n#define RX_FILTER_CFG_DROP_CF_END\tFIELD32(0x00000200)\n#define RX_FILTER_CFG_DROP_ACK\t\tFIELD32(0x00000400)\n#define RX_FILTER_CFG_DROP_CTS\t\tFIELD32(0x00000800)\n#define RX_FILTER_CFG_DROP_RTS\t\tFIELD32(0x00001000)\n#define RX_FILTER_CFG_DROP_PSPOLL\tFIELD32(0x00002000)\n#define RX_FILTER_CFG_DROP_BA\t\tFIELD32(0x00004000)\n#define RX_FILTER_CFG_DROP_BAR\t\tFIELD32(0x00008000)\n#define RX_FILTER_CFG_DROP_CNTL\t\tFIELD32(0x00010000)\n\n \n#define AUTO_RSP_CFG\t\t\t0x1404\n#define AUTO_RSP_CFG_AUTORESPONDER\tFIELD32(0x00000001)\n#define AUTO_RSP_CFG_BAC_ACK_POLICY\tFIELD32(0x00000002)\n#define AUTO_RSP_CFG_CTS_40_MMODE\tFIELD32(0x00000004)\n#define AUTO_RSP_CFG_CTS_40_MREF\tFIELD32(0x00000008)\n#define AUTO_RSP_CFG_AR_PREAMBLE\tFIELD32(0x00000010)\n#define AUTO_RSP_CFG_DUAL_CTS_EN\tFIELD32(0x00000040)\n#define AUTO_RSP_CFG_ACK_CTS_PSM_BIT\tFIELD32(0x00000080)\n\n \n#define LEGACY_BASIC_RATE\t\t0x1408\n\n \n#define HT_BASIC_RATE\t\t\t0x140c\n\n \n#define HT_CTRL_CFG\t\t\t0x1410\n\n \n#define SIFS_COST_CFG\t\t\t0x1414\n\n \n#define RX_PARSER_CFG\t\t\t0x1418\n\n \n#define TX_SEC_CNT0\t\t\t0x1500\n\n \n#define RX_SEC_CNT0\t\t\t0x1504\n\n \n#define CCMP_FC_MUTE\t\t\t0x1508\n\n \n#define TXOP_HLDR_ADDR0\t\t\t0x1600\n\n \n#define TXOP_HLDR_ADDR1\t\t\t0x1604\n\n \n#define TXOP_HLDR_ET\t\t\t0x1608\n\n \n#define QOS_CFPOLL_RA_DW0\t\t0x160c\n\n \n#define QOS_CFPOLL_RA_DW1\t\t0x1610\n\n \n#define QOS_CFPOLL_QC\t\t\t0x1614\n\n \n#define RX_STA_CNT0\t\t\t0x1700\n#define RX_STA_CNT0_CRC_ERR\t\tFIELD32(0x0000ffff)\n#define RX_STA_CNT0_PHY_ERR\t\tFIELD32(0xffff0000)\n\n \n#define RX_STA_CNT1\t\t\t0x1704\n#define RX_STA_CNT1_FALSE_CCA\t\tFIELD32(0x0000ffff)\n#define RX_STA_CNT1_PLCP_ERR\t\tFIELD32(0xffff0000)\n\n \n#define RX_STA_CNT2\t\t\t0x1708\n#define RX_STA_CNT2_RX_DUPLI_COUNT\tFIELD32(0x0000ffff)\n#define RX_STA_CNT2_RX_FIFO_OVERFLOW\tFIELD32(0xffff0000)\n\n \n#define TX_STA_CNT0\t\t\t0x170c\n#define TX_STA_CNT0_TX_FAIL_COUNT\tFIELD32(0x0000ffff)\n#define TX_STA_CNT0_TX_BEACON_COUNT\tFIELD32(0xffff0000)\n\n \n#define TX_STA_CNT1\t\t\t0x1710\n#define TX_STA_CNT1_TX_SUCCESS\t\tFIELD32(0x0000ffff)\n#define TX_STA_CNT1_TX_RETRANSMIT\tFIELD32(0xffff0000)\n\n \n#define TX_STA_CNT2\t\t\t0x1714\n#define TX_STA_CNT2_TX_ZERO_LEN_COUNT\tFIELD32(0x0000ffff)\n#define TX_STA_CNT2_TX_UNDER_FLOW_COUNT\tFIELD32(0xffff0000)\n\n \n#define TX_STA_FIFO\t\t\t0x1718\n#define TX_STA_FIFO_VALID\t\tFIELD32(0x00000001)\n#define TX_STA_FIFO_PID_TYPE\t\tFIELD32(0x0000001e)\n#define TX_STA_FIFO_PID_QUEUE\t\tFIELD32(0x00000006)\n#define TX_STA_FIFO_PID_ENTRY\t\tFIELD32(0x00000018)\n#define TX_STA_FIFO_TX_SUCCESS\t\tFIELD32(0x00000020)\n#define TX_STA_FIFO_TX_AGGRE\t\tFIELD32(0x00000040)\n#define TX_STA_FIFO_TX_ACK_REQUIRED\tFIELD32(0x00000080)\n#define TX_STA_FIFO_WCID\t\tFIELD32(0x0000ff00)\n#define TX_STA_FIFO_SUCCESS_RATE\tFIELD32(0xffff0000)\n#define TX_STA_FIFO_MCS\t\t\tFIELD32(0x007f0000)\n#define TX_STA_FIFO_BW\t\t\tFIELD32(0x00800000)\n#define TX_STA_FIFO_SGI\t\t\tFIELD32(0x01000000)\n#define TX_STA_FIFO_PHYMODE\t\tFIELD32(0xc0000000)\n\n \n#define TX_AGG_CNT\t\t\t0x171c\n#define TX_AGG_CNT_NON_AGG_TX_COUNT\tFIELD32(0x0000ffff)\n#define TX_AGG_CNT_AGG_TX_COUNT\t\tFIELD32(0xffff0000)\n\n \n#define TX_AGG_CNT0\t\t\t0x1720\n#define TX_AGG_CNT0_AGG_SIZE_1_COUNT\tFIELD32(0x0000ffff)\n#define TX_AGG_CNT0_AGG_SIZE_2_COUNT\tFIELD32(0xffff0000)\n\n \n#define TX_AGG_CNT1\t\t\t0x1724\n#define TX_AGG_CNT1_AGG_SIZE_3_COUNT\tFIELD32(0x0000ffff)\n#define TX_AGG_CNT1_AGG_SIZE_4_COUNT\tFIELD32(0xffff0000)\n\n \n#define TX_AGG_CNT2\t\t\t0x1728\n#define TX_AGG_CNT2_AGG_SIZE_5_COUNT\tFIELD32(0x0000ffff)\n#define TX_AGG_CNT2_AGG_SIZE_6_COUNT\tFIELD32(0xffff0000)\n\n \n#define TX_AGG_CNT3\t\t\t0x172c\n#define TX_AGG_CNT3_AGG_SIZE_7_COUNT\tFIELD32(0x0000ffff)\n#define TX_AGG_CNT3_AGG_SIZE_8_COUNT\tFIELD32(0xffff0000)\n\n \n#define TX_AGG_CNT4\t\t\t0x1730\n#define TX_AGG_CNT4_AGG_SIZE_9_COUNT\tFIELD32(0x0000ffff)\n#define TX_AGG_CNT4_AGG_SIZE_10_COUNT\tFIELD32(0xffff0000)\n\n \n#define TX_AGG_CNT5\t\t\t0x1734\n#define TX_AGG_CNT5_AGG_SIZE_11_COUNT\tFIELD32(0x0000ffff)\n#define TX_AGG_CNT5_AGG_SIZE_12_COUNT\tFIELD32(0xffff0000)\n\n \n#define TX_AGG_CNT6\t\t\t0x1738\n#define TX_AGG_CNT6_AGG_SIZE_13_COUNT\tFIELD32(0x0000ffff)\n#define TX_AGG_CNT6_AGG_SIZE_14_COUNT\tFIELD32(0xffff0000)\n\n \n#define TX_AGG_CNT7\t\t\t0x173c\n#define TX_AGG_CNT7_AGG_SIZE_15_COUNT\tFIELD32(0x0000ffff)\n#define TX_AGG_CNT7_AGG_SIZE_16_COUNT\tFIELD32(0xffff0000)\n\n \n#define MPDU_DENSITY_CNT\t\t0x1740\n#define MPDU_DENSITY_CNT_TX_ZERO_DEL\tFIELD32(0x0000ffff)\n#define MPDU_DENSITY_CNT_RX_ZERO_DEL\tFIELD32(0xffff0000)\n\n \n#define MAC_WCID_BASE\t\t\t0x1800\n#define PAIRWISE_KEY_TABLE_BASE\t\t0x4000\n#define MAC_IVEIV_TABLE_BASE\t\t0x6000\n#define MAC_WCID_ATTRIBUTE_BASE\t\t0x6800\n#define SHARED_KEY_TABLE_BASE\t\t0x6c00\n#define SHARED_KEY_MODE_BASE\t\t0x7000\n\n#define MAC_WCID_ENTRY(__idx) \\\n\t(MAC_WCID_BASE + ((__idx) * sizeof(struct mac_wcid_entry)))\n#define PAIRWISE_KEY_ENTRY(__idx) \\\n\t(PAIRWISE_KEY_TABLE_BASE + ((__idx) * sizeof(struct hw_key_entry)))\n#define MAC_IVEIV_ENTRY(__idx) \\\n\t(MAC_IVEIV_TABLE_BASE + ((__idx) * sizeof(struct mac_iveiv_entry)))\n#define MAC_WCID_ATTR_ENTRY(__idx) \\\n\t(MAC_WCID_ATTRIBUTE_BASE + ((__idx) * sizeof(u32)))\n#define SHARED_KEY_ENTRY(__idx) \\\n\t(SHARED_KEY_TABLE_BASE + ((__idx) * sizeof(struct hw_key_entry)))\n#define SHARED_KEY_MODE_ENTRY(__idx) \\\n\t(SHARED_KEY_MODE_BASE + ((__idx) * sizeof(u32)))\n\nstruct mac_wcid_entry {\n\tu8 mac[6];\n\tu8 reserved[2];\n} __packed;\n\nstruct hw_key_entry {\n\tu8 key[16];\n\tu8 tx_mic[8];\n\tu8 rx_mic[8];\n} __packed;\n\nstruct mac_iveiv_entry {\n\tu8 iv[8];\n} __packed;\n\n \n#define MAC_WCID_ATTRIBUTE_KEYTAB\tFIELD32(0x00000001)\n#define MAC_WCID_ATTRIBUTE_CIPHER\tFIELD32(0x0000000e)\n#define MAC_WCID_ATTRIBUTE_BSS_IDX\tFIELD32(0x00000070)\n#define MAC_WCID_ATTRIBUTE_RX_WIUDF\tFIELD32(0x00000380)\n#define MAC_WCID_ATTRIBUTE_CIPHER_EXT\tFIELD32(0x00000400)\n#define MAC_WCID_ATTRIBUTE_BSS_IDX_EXT\tFIELD32(0x00000800)\n#define MAC_WCID_ATTRIBUTE_WAPI_MCBC\tFIELD32(0x00008000)\n#define MAC_WCID_ATTRIBUTE_WAPI_KEY_IDX\tFIELD32(0xff000000)\n\n \n#define SHARED_KEY_MODE_BSS0_KEY0\tFIELD32(0x00000007)\n#define SHARED_KEY_MODE_BSS0_KEY1\tFIELD32(0x00000070)\n#define SHARED_KEY_MODE_BSS0_KEY2\tFIELD32(0x00000700)\n#define SHARED_KEY_MODE_BSS0_KEY3\tFIELD32(0x00007000)\n#define SHARED_KEY_MODE_BSS1_KEY0\tFIELD32(0x00070000)\n#define SHARED_KEY_MODE_BSS1_KEY1\tFIELD32(0x00700000)\n#define SHARED_KEY_MODE_BSS1_KEY2\tFIELD32(0x07000000)\n#define SHARED_KEY_MODE_BSS1_KEY3\tFIELD32(0x70000000)\n\n \n\n \n#define H2M_MAILBOX_CSR\t\t\t0x7010\n#define H2M_MAILBOX_CSR_ARG0\t\tFIELD32(0x000000ff)\n#define H2M_MAILBOX_CSR_ARG1\t\tFIELD32(0x0000ff00)\n#define H2M_MAILBOX_CSR_CMD_TOKEN\tFIELD32(0x00ff0000)\n#define H2M_MAILBOX_CSR_OWNER\t\tFIELD32(0xff000000)\n\n \n#define H2M_MAILBOX_CID\t\t\t0x7014\n#define H2M_MAILBOX_CID_CMD0\t\tFIELD32(0x000000ff)\n#define H2M_MAILBOX_CID_CMD1\t\tFIELD32(0x0000ff00)\n#define H2M_MAILBOX_CID_CMD2\t\tFIELD32(0x00ff0000)\n#define H2M_MAILBOX_CID_CMD3\t\tFIELD32(0xff000000)\n\n \n#define H2M_MAILBOX_STATUS\t\t0x701c\n\n \n#define H2M_INT_SRC\t\t\t0x7024\n\n \n#define H2M_BBP_AGENT\t\t\t0x7028\n\n \n#define MCU_LEDCS_LED_MODE\t\tFIELD8(0x1f)\n#define MCU_LEDCS_POLARITY\t\tFIELD8(0x01)\n\n \n#define HW_CS_CTS_BASE\t\t\t0x7700\n\n \n#define HW_DFS_CTS_BASE\t\t\t0x7780\n\n \n\n \n#define TXRX_CSR1\t\t\t0x77d0\n\n \n#define HW_DEBUG_SETTING_BASE\t\t0x77f0\n#define HW_DEBUG_SETTING_BASE2\t\t0x7770\n\n \n#define HW_BEACON_BASE0\t\t\t0x7800\n#define HW_BEACON_BASE1\t\t\t0x7a00\n#define HW_BEACON_BASE2\t\t\t0x7c00\n#define HW_BEACON_BASE3\t\t\t0x7e00\n#define HW_BEACON_BASE4\t\t\t0x7200\n#define HW_BEACON_BASE5\t\t\t0x7400\n#define HW_BEACON_BASE6\t\t\t0x5dc0\n#define HW_BEACON_BASE7\t\t\t0x5bc0\n\n#define HW_BEACON_BASE(__index) \\\n\t(((__index) < 4) ? (HW_BEACON_BASE0 + (__index * 0x0200)) : \\\n\t  (((__index) < 6) ? (HW_BEACON_BASE4 + ((__index - 4) * 0x0200)) : \\\n\t  (HW_BEACON_BASE6 - ((__index - 6) * 0x0200))))\n\n#define BEACON_BASE_TO_OFFSET(_base)\t(((_base) - 0x4000) / 64)\n\n \n\n \n#define BBP1_TX_POWER_CTRL\t\tFIELD8(0x03)\n#define BBP1_TX_ANTENNA\t\t\tFIELD8(0x18)\n\n \n#define BBP3_RX_ADC\t\t\tFIELD8(0x03)\n#define BBP3_RX_ANTENNA\t\t\tFIELD8(0x18)\n#define BBP3_HT40_MINUS\t\t\tFIELD8(0x20)\n#define BBP3_ADC_MODE_SWITCH\t\tFIELD8(0x40)\n#define BBP3_ADC_INIT_MODE\t\tFIELD8(0x80)\n\n \n#define BBP4_TX_BF\t\t\tFIELD8(0x01)\n#define BBP4_BANDWIDTH\t\t\tFIELD8(0x18)\n#define BBP4_MAC_IF_CTRL\t\tFIELD8(0x40)\n\n \n#define BBP27_RX_CHAIN_SEL\t\tFIELD8(0x60)\n\n \n#define BBP47_TSSI_REPORT_SEL\t\tFIELD8(0x03)\n#define BBP47_TSSI_UPDATE_REQ\t\tFIELD8(0x04)\n#define BBP47_TSSI_TSSI_MODE\t\tFIELD8(0x18)\n#define BBP47_TSSI_ADC6\t\t\tFIELD8(0x80)\n\n \n#define BBP49_UPDATE_FLAG\t\tFIELD8(0x01)\n\n \n#define BBP105_DETECT_SIG_ON_PRIMARY\tFIELD8(0x01)\n#define BBP105_FEQ\t\t\tFIELD8(0x02)\n#define BBP105_MLD\t\t\tFIELD8(0x04)\n#define BBP105_SIG_REMODULATION\t\tFIELD8(0x08)\n\n \n#define BBP109_TX0_POWER\t\tFIELD8(0x0f)\n#define BBP109_TX1_POWER\t\tFIELD8(0xf0)\n\n \n#define BBP110_TX2_POWER\t\tFIELD8(0x0f)\n\n\n \n#define BBP138_RX_ADC1\t\t\tFIELD8(0x02)\n#define BBP138_RX_ADC2\t\t\tFIELD8(0x04)\n#define BBP138_TX_DAC1\t\t\tFIELD8(0x20)\n#define BBP138_TX_DAC2\t\t\tFIELD8(0x40)\n\n \n#define BBP152_RX_DEFAULT_ANT\t\tFIELD8(0x80)\n\n \n#define BBP254_BIT7\t\t\tFIELD8(0x80)\n\n \n\n \n#define RFCSR1_RF_BLOCK_EN\t\tFIELD8(0x01)\n#define RFCSR1_PLL_PD\t\t\tFIELD8(0x02)\n#define RFCSR1_RX0_PD\t\t\tFIELD8(0x04)\n#define RFCSR1_TX0_PD\t\t\tFIELD8(0x08)\n#define RFCSR1_RX1_PD\t\t\tFIELD8(0x10)\n#define RFCSR1_TX1_PD\t\t\tFIELD8(0x20)\n#define RFCSR1_RX2_PD\t\t\tFIELD8(0x40)\n#define RFCSR1_TX2_PD\t\t\tFIELD8(0x80)\n#define RFCSR1_TX2_EN_MT7620\t\tFIELD8(0x02)\n\n \n#define RFCSR2_RESCAL_BP\t\tFIELD8(0x40)\n#define RFCSR2_RESCAL_EN\t\tFIELD8(0x80)\n#define RFCSR2_RX2_EN_MT7620\t\tFIELD8(0x02)\n#define RFCSR2_TX2_EN_MT7620\t\tFIELD8(0x20)\n\n \n#define RFCSR3_K\t\t\tFIELD8(0x0f)\n \n#define RFCSR3_PA1_BIAS_CCK\t\tFIELD8(0x70)\n#define RFCSR3_PA2_CASCODE_BIAS_CCKK\tFIELD8(0x80)\n \n#define RFCSR3_VCOCAL_EN\t\tFIELD8(0x80)\n \n#define RFCSR3_BIT1\t\t\tFIELD8(0x02)\n#define RFCSR3_BIT2\t\t\tFIELD8(0x04)\n#define RFCSR3_BIT3\t\t\tFIELD8(0x08)\n#define RFCSR3_BIT4\t\t\tFIELD8(0x10)\n#define RFCSR3_BIT5\t\t\tFIELD8(0x20)\n\n \n#define RFCSR4_VCOCAL_EN\t\tFIELD8(0x80)\n\n \n#define RFCSR5_R1\t\t\tFIELD8(0x0c)\n\n \n#define RFCSR6_R1\t\t\tFIELD8(0x03)\n#define RFCSR6_R2\t\t\tFIELD8(0x40)\n#define RFCSR6_TXDIV\t\t\tFIELD8(0x0c)\n \n#define RFCSR6_VCO_IC\t\t\tFIELD8(0xc0)\n\n \n#define RFCSR7_RF_TUNING\t\tFIELD8(0x01)\n#define RFCSR7_BIT1\t\t\tFIELD8(0x02)\n#define RFCSR7_BIT2\t\t\tFIELD8(0x04)\n#define RFCSR7_BIT3\t\t\tFIELD8(0x08)\n#define RFCSR7_BIT4\t\t\tFIELD8(0x10)\n#define RFCSR7_BIT5\t\t\tFIELD8(0x20)\n#define RFCSR7_BITS67\t\t\tFIELD8(0xc0)\n\n \n#define RFCSR9_K\t\t\tFIELD8(0x0f)\n#define RFCSR9_N\t\t\tFIELD8(0x10)\n#define RFCSR9_UNKNOWN\t\t\tFIELD8(0x60)\n#define RFCSR9_MOD\t\t\tFIELD8(0x80)\n\n \n#define RFCSR11_R\t\t\tFIELD8(0x03)\n#define RFCSR11_PLL_MOD\t\t\tFIELD8(0x0c)\n#define RFCSR11_MOD\t\t\tFIELD8(0xc0)\n \n \n#define RFCSR11_PLL_IDOH\t\tFIELD8(0x40)\n\n\n \n#define RFCSR12_TX_POWER\t\tFIELD8(0x1f)\n#define RFCSR12_DR0\t\t\tFIELD8(0xe0)\n\n \n#define RFCSR13_TX_POWER\t\tFIELD8(0x1f)\n#define RFCSR13_DR0\t\t\tFIELD8(0xe0)\n#define RFCSR13_RDIV_MT7620\t\tFIELD8(0x03)\n\n \n#define RFCSR15_TX_LO2_EN\t\tFIELD8(0x08)\n\n \n#define RFCSR16_TXMIXER_GAIN\t\tFIELD8(0x07)\n#define RFCSR16_RF_PLL_FREQ_SEL_MT7620\tFIELD8(0x0F)\n#define RFCSR16_SDM_MODE_MT7620\t\tFIELD8(0xE0)\n\n \n#define RFCSR17_TXMIXER_GAIN\t\tFIELD8(0x07)\n#define RFCSR17_TX_LO1_EN\t\tFIELD8(0x08)\n#define RFCSR17_R\t\t\tFIELD8(0x20)\n#define RFCSR17_CODE\t\t\tFIELD8(0x7f)\n\n \n#define RFCSR18_XO_TUNE_BYPASS\t\tFIELD8(0x40)\n\n \n#define RFCSR19_K\t\t\tFIELD8(0x03)\n\n \n#define RFCSR20_RX_LO1_EN\t\tFIELD8(0x08)\n\n \n#define RFCSR21_RX_LO2_EN\t\tFIELD8(0x08)\n#define RFCSR21_BIT1\t\t\tFIELD8(0x01)\n#define RFCSR21_BIT8\t\t\tFIELD8(0x80)\n\n \n#define RFCSR22_BASEBAND_LOOPBACK\tFIELD8(0x01)\n#define RFCSR22_FREQPLAN_D_MT7620\tFIELD8(0x07)\n\n \n#define RFCSR23_FREQ_OFFSET\t\tFIELD8(0x7f)\n\n \n#define RFCSR24_TX_AGC_FC\t\tFIELD8(0x1f)\n#define RFCSR24_TX_H20M\t\t\tFIELD8(0x20)\n#define RFCSR24_TX_CALIB\t\tFIELD8(0x7f)\n\n \n#define RFCSR27_R1\t\t\tFIELD8(0x03)\n#define RFCSR27_R2\t\t\tFIELD8(0x04)\n#define RFCSR27_R3\t\t\tFIELD8(0x30)\n#define RFCSR27_R4\t\t\tFIELD8(0x40)\n\n \n#define RFCSR28_CH11_HT40\t\tFIELD8(0x04)\n\n \n#define RFCSR29_ADC6_TEST\t\tFIELD8(0x01)\n#define RFCSR29_ADC6_INT_TEST\t\tFIELD8(0x02)\n#define RFCSR29_RSSI_RESET\t\tFIELD8(0x04)\n#define RFCSR29_RSSI_ON\t\t\tFIELD8(0x08)\n#define RFCSR29_RSSI_RIP_CTRL\t\tFIELD8(0x30)\n#define RFCSR29_RSSI_GAIN\t\tFIELD8(0xc0)\n\n \n#define RFCSR30_TX_H20M\t\t\tFIELD8(0x02)\n#define RFCSR30_RX_H20M\t\t\tFIELD8(0x04)\n#define RFCSR30_RX_VCM\t\t\tFIELD8(0x18)\n#define RFCSR30_RF_CALIBRATION\t\tFIELD8(0x80)\n#define RF3322_RFCSR30_TX_H20M\t\tFIELD8(0x01)\n#define RF3322_RFCSR30_RX_H20M\t\tFIELD8(0x02)\n\n \n#define RFCSR31_RX_AGC_FC\t\tFIELD8(0x1f)\n#define RFCSR31_RX_H20M\t\t\tFIELD8(0x20)\n#define RFCSR31_RX_CALIB\t\tFIELD8(0x7f)\n\n \n#define RFCSR32_TX_AGC_FC\t\tFIELD8(0xf8)\n\n \n#define RFCSR36_RF_BS\t\t\tFIELD8(0x80)\n\n \n#define RFCSR34_TX0_EXT_PA\t\tFIELD8(0x04)\n#define RFCSR34_TX1_EXT_PA\t\tFIELD8(0x08)\n\n \n#define RFCSR38_RX_LO1_EN\t\tFIELD8(0x20)\n\n \n#define RFCSR39_RX_DIV\t\t\tFIELD8(0x40)\n#define RFCSR39_RX_LO2_EN\t\tFIELD8(0x80)\n\n \n#define RFCSR41_BIT1\t\t\tFIELD8(0x01)\n#define RFCSR41_BIT4\t\t\tFIELD8(0x08)\n\n \n#define RFCSR42_BIT1\t\t\tFIELD8(0x01)\n#define RFCSR42_BIT4\t\t\tFIELD8(0x08)\n#define RFCSR42_TX2_EN_MT7620\t\tFIELD8(0x40)\n\n \n#define RFCSR49_TX\t\t\tFIELD8(0x3f)\n#define RFCSR49_EP\t\t\tFIELD8(0xc0)\n \n#define RFCSR49_TX_LO1_IC\t\tFIELD8(0x1c)\n#define RFCSR49_TX_DIV\t\t\tFIELD8(0x20)\n\n \n#define RFCSR50_TX\t\t\tFIELD8(0x3f)\n#define RFCSR50_TX0_EXT_PA\t\tFIELD8(0x02)\n#define RFCSR50_TX1_EXT_PA\t\tFIELD8(0x10)\n#define RFCSR50_EP\t\t\tFIELD8(0xc0)\n \n#define RFCSR50_TX_LO1_EN\t\tFIELD8(0x20)\n#define RFCSR50_TX_LO2_EN\t\tFIELD8(0x10)\n\n \n \n#define RFCSR51_BITS01\t\t\tFIELD8(0x03)\n#define RFCSR51_BITS24\t\t\tFIELD8(0x1c)\n#define RFCSR51_BITS57\t\t\tFIELD8(0xe0)\n\n#define RFCSR53_TX_POWER\t\tFIELD8(0x3f)\n#define RFCSR53_UNKNOWN\t\t\tFIELD8(0xc0)\n\n#define RFCSR54_TX_POWER\t\tFIELD8(0x3f)\n#define RFCSR54_UNKNOWN\t\t\tFIELD8(0xc0)\n\n#define RFCSR55_TX_POWER\t\tFIELD8(0x3f)\n#define RFCSR55_UNKNOWN\t\t\tFIELD8(0xc0)\n\n#define RFCSR57_DRV_CC\t\t\tFIELD8(0xfc)\n\n\n \n\n \n#define RF2_ANTENNA_RX2\t\t\tFIELD32(0x00000040)\n#define RF2_ANTENNA_TX1\t\t\tFIELD32(0x00004000)\n#define RF2_ANTENNA_RX1\t\t\tFIELD32(0x00020000)\n\n \n#define RF3_TXPOWER_G\t\t\tFIELD32(0x00003e00)\n#define RF3_TXPOWER_A_7DBM_BOOST\tFIELD32(0x00000200)\n#define RF3_TXPOWER_A\t\t\tFIELD32(0x00003c00)\n\n \n#define RF4_TXPOWER_G\t\t\tFIELD32(0x000007c0)\n#define RF4_TXPOWER_A_7DBM_BOOST\tFIELD32(0x00000040)\n#define RF4_TXPOWER_A\t\t\tFIELD32(0x00000780)\n#define RF4_FREQ_OFFSET\t\t\tFIELD32(0x001f8000)\n#define RF4_HT40\t\t\tFIELD32(0x00200000)\n\n \n\nenum rt2800_eeprom_word {\n\tEEPROM_CHIP_ID = 0,\n\tEEPROM_VERSION,\n\tEEPROM_MAC_ADDR_0,\n\tEEPROM_MAC_ADDR_1,\n\tEEPROM_MAC_ADDR_2,\n\tEEPROM_NIC_CONF0,\n\tEEPROM_NIC_CONF1,\n\tEEPROM_FREQ,\n\tEEPROM_LED_AG_CONF,\n\tEEPROM_LED_ACT_CONF,\n\tEEPROM_LED_POLARITY,\n\tEEPROM_NIC_CONF2,\n\tEEPROM_LNA,\n\tEEPROM_RSSI_BG,\n\tEEPROM_RSSI_BG2,\n\tEEPROM_TXMIXER_GAIN_BG,\n\tEEPROM_RSSI_A,\n\tEEPROM_RSSI_A2,\n\tEEPROM_TXMIXER_GAIN_A,\n\tEEPROM_EIRP_MAX_TX_POWER,\n\tEEPROM_TXPOWER_DELTA,\n\tEEPROM_TXPOWER_BG1,\n\tEEPROM_TXPOWER_BG2,\n\tEEPROM_TSSI_BOUND_BG1,\n\tEEPROM_TSSI_BOUND_BG2,\n\tEEPROM_TSSI_BOUND_BG3,\n\tEEPROM_TSSI_BOUND_BG4,\n\tEEPROM_TSSI_BOUND_BG5,\n\tEEPROM_TXPOWER_A1,\n\tEEPROM_TXPOWER_A2,\n\tEEPROM_TXPOWER_INIT,\n\tEEPROM_TSSI_BOUND_A1,\n\tEEPROM_TSSI_BOUND_A2,\n\tEEPROM_TSSI_BOUND_A3,\n\tEEPROM_TSSI_BOUND_A4,\n\tEEPROM_TSSI_BOUND_A5,\n\tEEPROM_TXPOWER_BYRATE,\n\tEEPROM_BBP_START,\n\n\t \n\tEEPROM_EXT_LNA2,\n\tEEPROM_EXT_TXPOWER_BG3,\n\tEEPROM_EXT_TXPOWER_A3,\n\n\t \n\tEEPROM_WORD_COUNT\n};\n\n \n#define EEPROM_VERSION_FAE\t\tFIELD16(0x00ff)\n#define EEPROM_VERSION_VERSION\t\tFIELD16(0xff00)\n\n \n#define EEPROM_MAC_ADDR_BYTE0\t\tFIELD16(0x00ff)\n#define EEPROM_MAC_ADDR_BYTE1\t\tFIELD16(0xff00)\n#define EEPROM_MAC_ADDR_BYTE2\t\tFIELD16(0x00ff)\n#define EEPROM_MAC_ADDR_BYTE3\t\tFIELD16(0xff00)\n#define EEPROM_MAC_ADDR_BYTE4\t\tFIELD16(0x00ff)\n#define EEPROM_MAC_ADDR_BYTE5\t\tFIELD16(0xff00)\n\n \n#define EEPROM_NIC_CONF0_RXPATH\t\tFIELD16(0x000f)\n#define EEPROM_NIC_CONF0_TXPATH\t\tFIELD16(0x00f0)\n#define EEPROM_NIC_CONF0_RF_TYPE\tFIELD16(0x0f00)\n\n \n#define EEPROM_NIC_CONF1_HW_RADIO\t\tFIELD16(0x0001)\n#define EEPROM_NIC_CONF1_EXTERNAL_TX_ALC\tFIELD16(0x0002)\n#define EEPROM_NIC_CONF1_EXTERNAL_LNA_2G\tFIELD16(0x0004)\n#define EEPROM_NIC_CONF1_EXTERNAL_LNA_5G\tFIELD16(0x0008)\n#define EEPROM_NIC_CONF1_CARDBUS_ACCEL\t\tFIELD16(0x0010)\n#define EEPROM_NIC_CONF1_BW40M_SB_2G\t\tFIELD16(0x0020)\n#define EEPROM_NIC_CONF1_BW40M_SB_5G\t\tFIELD16(0x0040)\n#define EEPROM_NIC_CONF1_WPS_PBC\t\tFIELD16(0x0080)\n#define EEPROM_NIC_CONF1_BW40M_2G\t\tFIELD16(0x0100)\n#define EEPROM_NIC_CONF1_BW40M_5G\t\tFIELD16(0x0200)\n#define EEPROM_NIC_CONF1_BROADBAND_EXT_LNA\tFIELD16(0x400)\n#define EEPROM_NIC_CONF1_ANT_DIVERSITY\t\tFIELD16(0x1800)\n#define EEPROM_NIC_CONF1_INTERNAL_TX_ALC\tFIELD16(0x2000)\n#define EEPROM_NIC_CONF1_BT_COEXIST\t\tFIELD16(0x4000)\n#define EEPROM_NIC_CONF1_DAC_TEST\t\tFIELD16(0x8000)\n#define EEPROM_NIC_CONF1_EXTERNAL_TX0_PA_3352\tFIELD16(0x4000)\n#define EEPROM_NIC_CONF1_EXTERNAL_TX1_PA_3352\tFIELD16(0x8000)\n\n \n#define EEPROM_FREQ_OFFSET\t\tFIELD16(0x00ff)\n#define EEPROM_FREQ_LED_MODE\t\tFIELD16(0x7f00)\n#define EEPROM_FREQ_LED_POLARITY\tFIELD16(0x1000)\n\n \n#define EEPROM_LED_POLARITY_RDY_BG\tFIELD16(0x0001)\n#define EEPROM_LED_POLARITY_RDY_A\tFIELD16(0x0002)\n#define EEPROM_LED_POLARITY_ACT\t\tFIELD16(0x0004)\n#define EEPROM_LED_POLARITY_GPIO_0\tFIELD16(0x0008)\n#define EEPROM_LED_POLARITY_GPIO_1\tFIELD16(0x0010)\n#define EEPROM_LED_POLARITY_GPIO_2\tFIELD16(0x0020)\n#define EEPROM_LED_POLARITY_GPIO_3\tFIELD16(0x0040)\n#define EEPROM_LED_POLARITY_GPIO_4\tFIELD16(0x0080)\n#define EEPROM_LED_LED_MODE\t\tFIELD16(0x1f00)\n\n \n#define EEPROM_NIC_CONF2_RX_STREAM\tFIELD16(0x000f)\n#define EEPROM_NIC_CONF2_TX_STREAM\tFIELD16(0x00f0)\n#define EEPROM_NIC_CONF2_CRYSTAL\tFIELD16(0x0600)\n#define EEPROM_NIC_CONF2_EXTERNAL_PA\tFIELD16(0x8000)\n\n \n#define EEPROM_LNA_BG\t\t\tFIELD16(0x00ff)\n#define EEPROM_LNA_A0\t\t\tFIELD16(0xff00)\n\n \n#define EEPROM_RSSI_BG_OFFSET0\t\tFIELD16(0x00ff)\n#define EEPROM_RSSI_BG_OFFSET1\t\tFIELD16(0xff00)\n\n \n#define EEPROM_RSSI_BG2_OFFSET2\t\tFIELD16(0x00ff)\n#define EEPROM_RSSI_BG2_LNA_A1\t\tFIELD16(0xff00)\n\n \n#define EEPROM_TXMIXER_GAIN_BG_VAL\tFIELD16(0x0007)\n\n \n#define EEPROM_RSSI_A_OFFSET0\t\tFIELD16(0x00ff)\n#define EEPROM_RSSI_A_OFFSET1\t\tFIELD16(0xff00)\n\n \n#define EEPROM_RSSI_A2_OFFSET2\t\tFIELD16(0x00ff)\n#define EEPROM_RSSI_A2_LNA_A2\t\tFIELD16(0xff00)\n\n \n#define EEPROM_TXMIXER_GAIN_A_VAL\tFIELD16(0x0007)\n\n \n#define EEPROM_EIRP_MAX_TX_POWER_2GHZ\tFIELD16(0x00ff)\n#define EEPROM_EIRP_MAX_TX_POWER_5GHZ\tFIELD16(0xff00)\n\n \n#define EEPROM_TXPOWER_DELTA_VALUE_2G\tFIELD16(0x003f)\n#define EEPROM_TXPOWER_DELTA_TYPE_2G\tFIELD16(0x0040)\n#define EEPROM_TXPOWER_DELTA_ENABLE_2G\tFIELD16(0x0080)\n#define EEPROM_TXPOWER_DELTA_VALUE_5G\tFIELD16(0x3f00)\n#define EEPROM_TXPOWER_DELTA_TYPE_5G\tFIELD16(0x4000)\n#define EEPROM_TXPOWER_DELTA_ENABLE_5G\tFIELD16(0x8000)\n\n \n#define EEPROM_TXPOWER_BG_SIZE\t\t7\n#define EEPROM_TXPOWER_BG_1\t\tFIELD16(0x00ff)\n#define EEPROM_TXPOWER_BG_2\t\tFIELD16(0xff00)\n\n \n#define EEPROM_TSSI_BOUND_BG1_MINUS4\tFIELD16(0x00ff)\n#define EEPROM_TSSI_BOUND_BG1_MINUS3\tFIELD16(0xff00)\n\n \n#define EEPROM_TSSI_BOUND_BG2_MINUS2\tFIELD16(0x00ff)\n#define EEPROM_TSSI_BOUND_BG2_MINUS1\tFIELD16(0xff00)\n\n \n#define EEPROM_TSSI_BOUND_BG3_REF\tFIELD16(0x00ff)\n#define EEPROM_TSSI_BOUND_BG3_PLUS1\tFIELD16(0xff00)\n\n \n#define EEPROM_TSSI_BOUND_BG4_PLUS2\tFIELD16(0x00ff)\n#define EEPROM_TSSI_BOUND_BG4_PLUS3\tFIELD16(0xff00)\n\n \n#define EEPROM_TSSI_BOUND_BG5_PLUS4\tFIELD16(0x00ff)\n#define EEPROM_TSSI_BOUND_BG5_AGC_STEP\tFIELD16(0xff00)\n\n \n#define EEPROM_TXPOWER_A_SIZE\t\t6\n#define EEPROM_TXPOWER_A_1\t\tFIELD16(0x00ff)\n#define EEPROM_TXPOWER_A_2\t\tFIELD16(0xff00)\n\n \n#define EEPROM_TXPOWER_ALC\t\tFIELD8(0x1f)\n#define EEPROM_TXPOWER_FINE_CTRL\tFIELD8(0xe0)\n\n \n#define EEPROM_TSSI_BOUND_A1_MINUS4\tFIELD16(0x00ff)\n#define EEPROM_TSSI_BOUND_A1_MINUS3\tFIELD16(0xff00)\n\n \n#define EEPROM_TSSI_BOUND_A2_MINUS2\tFIELD16(0x00ff)\n#define EEPROM_TSSI_BOUND_A2_MINUS1\tFIELD16(0xff00)\n\n \n#define EEPROM_TSSI_BOUND_A3_REF\tFIELD16(0x00ff)\n#define EEPROM_TSSI_BOUND_A3_PLUS1\tFIELD16(0xff00)\n\n \n#define EEPROM_TSSI_BOUND_A4_PLUS2\tFIELD16(0x00ff)\n#define EEPROM_TSSI_BOUND_A4_PLUS3\tFIELD16(0xff00)\n\n \n#define EEPROM_TSSI_BOUND_A5_PLUS4\tFIELD16(0x00ff)\n#define EEPROM_TSSI_BOUND_A5_AGC_STEP\tFIELD16(0xff00)\n\n \n#define EEPROM_TXPOWER_BYRATE_SIZE\t9\n\n#define EEPROM_TXPOWER_BYRATE_RATE0\tFIELD16(0x000f)\n#define EEPROM_TXPOWER_BYRATE_RATE1\tFIELD16(0x00f0)\n#define EEPROM_TXPOWER_BYRATE_RATE2\tFIELD16(0x0f00)\n#define EEPROM_TXPOWER_BYRATE_RATE3\tFIELD16(0xf000)\n\n \n#define EEPROM_BBP_SIZE\t\t\t16\n#define EEPROM_BBP_VALUE\t\tFIELD16(0x00ff)\n#define EEPROM_BBP_REG_ID\t\tFIELD16(0xff00)\n\n \n#define EEPROM_EXT_LNA2_A1\t\tFIELD16(0x00ff)\n#define EEPROM_EXT_LNA2_A2\t\tFIELD16(0xff00)\n\n \n\n#define EEPROM_IQ_GAIN_CAL_TX0_2G\t\t\t0x130\n#define EEPROM_IQ_PHASE_CAL_TX0_2G\t\t\t0x131\n#define EEPROM_IQ_GROUPDELAY_CAL_TX0_2G\t\t\t0x132\n#define EEPROM_IQ_GAIN_CAL_TX1_2G\t\t\t0x133\n#define EEPROM_IQ_PHASE_CAL_TX1_2G\t\t\t0x134\n#define EEPROM_IQ_GROUPDELAY_CAL_TX1_2G\t\t\t0x135\n#define EEPROM_IQ_GAIN_CAL_RX0_2G\t\t\t0x136\n#define EEPROM_IQ_PHASE_CAL_RX0_2G\t\t\t0x137\n#define EEPROM_IQ_GROUPDELAY_CAL_RX0_2G\t\t\t0x138\n#define EEPROM_IQ_GAIN_CAL_RX1_2G\t\t\t0x139\n#define EEPROM_IQ_PHASE_CAL_RX1_2G\t\t\t0x13A\n#define EEPROM_IQ_GROUPDELAY_CAL_RX1_2G\t\t\t0x13B\n#define EEPROM_RF_IQ_COMPENSATION_CONTROL\t\t0x13C\n#define EEPROM_RF_IQ_IMBALANCE_COMPENSATION_CONTROL\t0x13D\n#define EEPROM_IQ_GAIN_CAL_TX0_CH36_TO_CH64_5G\t\t0x144\n#define EEPROM_IQ_PHASE_CAL_TX0_CH36_TO_CH64_5G\t\t0x145\n#define EEPROM_IQ_GAIN_CAL_TX0_CH100_TO_CH138_5G\t0X146\n#define EEPROM_IQ_PHASE_CAL_TX0_CH100_TO_CH138_5G\t0x147\n#define EEPROM_IQ_GAIN_CAL_TX0_CH140_TO_CH165_5G\t0x148\n#define EEPROM_IQ_PHASE_CAL_TX0_CH140_TO_CH165_5G\t0x149\n#define EEPROM_IQ_GAIN_CAL_TX1_CH36_TO_CH64_5G\t\t0x14A\n#define EEPROM_IQ_PHASE_CAL_TX1_CH36_TO_CH64_5G\t\t0x14B\n#define EEPROM_IQ_GAIN_CAL_TX1_CH100_TO_CH138_5G\t0X14C\n#define EEPROM_IQ_PHASE_CAL_TX1_CH100_TO_CH138_5G\t0x14D\n#define EEPROM_IQ_GAIN_CAL_TX1_CH140_TO_CH165_5G\t0x14E\n#define EEPROM_IQ_PHASE_CAL_TX1_CH140_TO_CH165_5G\t0x14F\n#define EEPROM_IQ_GROUPDELAY_CAL_TX0_CH36_TO_CH64_5G\t0x150\n#define EEPROM_IQ_GROUPDELAY_CAL_TX1_CH36_TO_CH64_5G\t0x151\n#define EEPROM_IQ_GROUPDELAY_CAL_TX0_CH100_TO_CH138_5G\t0x152\n#define EEPROM_IQ_GROUPDELAY_CAL_TX1_CH100_TO_CH138_5G\t0x153\n#define EEPROM_IQ_GROUPDELAY_CAL_TX0_CH140_TO_CH165_5G\t0x154\n#define EEPROM_IQ_GROUPDELAY_CAL_TX1_CH140_TO_CH165_5G\t0x155\n#define EEPROM_IQ_GAIN_CAL_RX0_CH36_TO_CH64_5G\t\t0x156\n#define EEPROM_IQ_PHASE_CAL_RX0_CH36_TO_CH64_5G\t\t0x157\n#define EEPROM_IQ_GAIN_CAL_RX0_CH100_TO_CH138_5G\t0X158\n#define EEPROM_IQ_PHASE_CAL_RX0_CH100_TO_CH138_5G\t0x159\n#define EEPROM_IQ_GAIN_CAL_RX0_CH140_TO_CH165_5G\t0x15A\n#define EEPROM_IQ_PHASE_CAL_RX0_CH140_TO_CH165_5G\t0x15B\n#define EEPROM_IQ_GAIN_CAL_RX1_CH36_TO_CH64_5G\t\t0x15C\n#define EEPROM_IQ_PHASE_CAL_RX1_CH36_TO_CH64_5G\t\t0x15D\n#define EEPROM_IQ_GAIN_CAL_RX1_CH100_TO_CH138_5G\t0X15E\n#define EEPROM_IQ_PHASE_CAL_RX1_CH100_TO_CH138_5G\t0x15F\n#define EEPROM_IQ_GAIN_CAL_RX1_CH140_TO_CH165_5G\t0x160\n#define EEPROM_IQ_PHASE_CAL_RX1_CH140_TO_CH165_5G\t0x161\n#define EEPROM_IQ_GROUPDELAY_CAL_RX0_CH36_TO_CH64_5G\t0x162\n#define EEPROM_IQ_GROUPDELAY_CAL_RX1_CH36_TO_CH64_5G\t0x163\n#define EEPROM_IQ_GROUPDELAY_CAL_RX0_CH100_TO_CH138_5G\t0x164\n#define EEPROM_IQ_GROUPDELAY_CAL_RX1_CH100_TO_CH138_5G\t0x165\n#define EEPROM_IQ_GROUPDELAY_CAL_RX0_CH140_TO_CH165_5G\t0x166\n#define EEPROM_IQ_GROUPDELAY_CAL_RX1_CH140_TO_CH165_5G\t0x167\n\n \n#define MCU_SLEEP\t\t\t0x30\n#define MCU_WAKEUP\t\t\t0x31\n#define MCU_RADIO_OFF\t\t\t0x35\n#define MCU_CURRENT\t\t\t0x36\n#define MCU_LED\t\t\t\t0x50\n#define MCU_LED_STRENGTH\t\t0x51\n#define MCU_LED_AG_CONF\t\t\t0x52\n#define MCU_LED_ACT_CONF\t\t0x53\n#define MCU_LED_LED_POLARITY\t\t0x54\n#define MCU_RADAR\t\t\t0x60\n#define MCU_BOOT_SIGNAL\t\t\t0x72\n#define MCU_ANT_SELECT\t\t\t0X73\n#define MCU_FREQ_OFFSET\t\t\t0x74\n#define MCU_BBP_SIGNAL\t\t\t0x80\n#define MCU_POWER_SAVE\t\t\t0x83\n#define MCU_BAND_SELECT\t\t\t0x91\n\n \n#define TOKEN_SLEEP\t\t\t1\n#define TOKEN_RADIO_OFF\t\t\t2\n#define TOKEN_WAKEUP\t\t\t3\n\n\n \n\n#define TXWI_DESC_SIZE_4WORDS\t\t(4 * sizeof(__le32))\n#define TXWI_DESC_SIZE_5WORDS\t\t(5 * sizeof(__le32))\n\n#define RXWI_DESC_SIZE_4WORDS\t\t(4 * sizeof(__le32))\n#define RXWI_DESC_SIZE_5WORDS\t\t(5 * sizeof(__le32))\n#define RXWI_DESC_SIZE_6WORDS\t\t(6 * sizeof(__le32))\n\n \n\n \n#define TXWI_W0_FRAG\t\t\tFIELD32(0x00000001)\n#define TXWI_W0_MIMO_PS\t\t\tFIELD32(0x00000002)\n#define TXWI_W0_CF_ACK\t\t\tFIELD32(0x00000004)\n#define TXWI_W0_TS\t\t\tFIELD32(0x00000008)\n#define TXWI_W0_AMPDU\t\t\tFIELD32(0x00000010)\n#define TXWI_W0_MPDU_DENSITY\t\tFIELD32(0x000000e0)\n#define TXWI_W0_TX_OP\t\t\tFIELD32(0x00000300)\n#define TXWI_W0_MCS\t\t\tFIELD32(0x007f0000)\n#define TXWI_W0_BW\t\t\tFIELD32(0x00800000)\n#define TXWI_W0_SHORT_GI\t\tFIELD32(0x01000000)\n#define TXWI_W0_STBC\t\t\tFIELD32(0x06000000)\n#define TXWI_W0_IFS\t\t\tFIELD32(0x08000000)\n#define TXWI_W0_PHYMODE\t\t\tFIELD32(0xc0000000)\n\n \n#define TXWI_W1_ACK\t\t\tFIELD32(0x00000001)\n#define TXWI_W1_NSEQ\t\t\tFIELD32(0x00000002)\n#define TXWI_W1_BW_WIN_SIZE\t\tFIELD32(0x000000fc)\n#define TXWI_W1_WIRELESS_CLI_ID\t\tFIELD32(0x0000ff00)\n#define TXWI_W1_MPDU_TOTAL_BYTE_COUNT\tFIELD32(0x0fff0000)\n#define TXWI_W1_PACKETID\t\tFIELD32(0xf0000000)\n#define TXWI_W1_PACKETID_QUEUE\t\tFIELD32(0x30000000)\n#define TXWI_W1_PACKETID_ENTRY\t\tFIELD32(0xc0000000)\n\n \n#define TXWI_W2_IV\t\t\tFIELD32(0xffffffff)\n\n \n#define TXWI_W3_EIV\t\t\tFIELD32(0xffffffff)\n\n \n\n \n#define RXWI_W0_WIRELESS_CLI_ID\t\tFIELD32(0x000000ff)\n#define RXWI_W0_KEY_INDEX\t\tFIELD32(0x00000300)\n#define RXWI_W0_BSSID\t\t\tFIELD32(0x00001c00)\n#define RXWI_W0_UDF\t\t\tFIELD32(0x0000e000)\n#define RXWI_W0_MPDU_TOTAL_BYTE_COUNT\tFIELD32(0x0fff0000)\n#define RXWI_W0_TID\t\t\tFIELD32(0xf0000000)\n\n \n#define RXWI_W1_FRAG\t\t\tFIELD32(0x0000000f)\n#define RXWI_W1_SEQUENCE\t\tFIELD32(0x0000fff0)\n#define RXWI_W1_MCS\t\t\tFIELD32(0x007f0000)\n#define RXWI_W1_BW\t\t\tFIELD32(0x00800000)\n#define RXWI_W1_SHORT_GI\t\tFIELD32(0x01000000)\n#define RXWI_W1_STBC\t\t\tFIELD32(0x06000000)\n#define RXWI_W1_PHYMODE\t\t\tFIELD32(0xc0000000)\n\n \n#define RXWI_W2_RSSI0\t\t\tFIELD32(0x000000ff)\n#define RXWI_W2_RSSI1\t\t\tFIELD32(0x0000ff00)\n#define RXWI_W2_RSSI2\t\t\tFIELD32(0x00ff0000)\n\n \n#define RXWI_W3_SNR0\t\t\tFIELD32(0x000000ff)\n#define RXWI_W3_SNR1\t\t\tFIELD32(0x0000ff00)\n\n \n#define MIN_G_TXPOWER\t0\n#define MIN_A_TXPOWER\t-7\n#define MAX_G_TXPOWER\t31\n#define MAX_A_TXPOWER\t15\n#define DEFAULT_TXPOWER\t5\n\n#define MIN_A_TXPOWER_3593\t0\n#define MAX_A_TXPOWER_3593\t31\n\n#define TXPOWER_G_FROM_DEV(__txpower) \\\n\t((__txpower) > MAX_G_TXPOWER) ? DEFAULT_TXPOWER : (__txpower)\n\n#define TXPOWER_A_FROM_DEV(__txpower) \\\n\t((__txpower) > MAX_A_TXPOWER) ? DEFAULT_TXPOWER : (__txpower)\n\n \n#define EIRP_MAX_TX_POWER_LIMIT\t0x50\n\n \n#define BCN_TBTT_OFFSET 64\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}