{\rtf1\adeflang1025\ansi\ansicpg1252\uc1\adeff0\deff0\stshfdbch31505\stshfloch31506\stshfhich31506\stshfbi31507\deflang1033\deflangfe1033\themelang1033\themelangfe0\themelangcs0{\fonttbl{\f0\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f1\fbidi \fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f2\fbidi \fmodern\fcharset0\fprq1{\*\panose 02070309020205020404}Courier New;}{\f3\fbidi \froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol;}{\f34\fbidi \froman\fcharset0\fprq2{\*\panose 02040503050406030204}Cambria Math;}
{\flomajor\f31500\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\fdbmajor\f31501\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\fhimajor\f31502\fbidi \fswiss\fcharset0\fprq2{\*\panose 020f0302020204030204}Calibri Light;}{\fbimajor\f31503\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\flominor\f31504\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\fdbminor\f31505\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}
{\fhiminor\f31506\fbidi \fswiss\fcharset0\fprq2{\*\panose 020f0502020204030204}Calibri;}{\fbiminor\f31507\fbidi \froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f45\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}
{\f46\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\f48\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\f49\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\f50\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\f51\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\f52\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\f53\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\f55\fbidi \fswiss\fcharset238\fprq2 Arial CE;}
{\f56\fbidi \fswiss\fcharset204\fprq2 Arial Cyr;}{\f58\fbidi \fswiss\fcharset161\fprq2 Arial Greek;}{\f59\fbidi \fswiss\fcharset162\fprq2 Arial Tur;}{\f60\fbidi \fswiss\fcharset177\fprq2 Arial (Hebrew);}
{\f61\fbidi \fswiss\fcharset178\fprq2 Arial (Arabic);}{\f62\fbidi \fswiss\fcharset186\fprq2 Arial Baltic;}{\f63\fbidi \fswiss\fcharset163\fprq2 Arial (Vietnamese);}{\f65\fbidi \fmodern\fcharset238\fprq1 Courier New CE;}
{\f66\fbidi \fmodern\fcharset204\fprq1 Courier New Cyr;}{\f68\fbidi \fmodern\fcharset161\fprq1 Courier New Greek;}{\f69\fbidi \fmodern\fcharset162\fprq1 Courier New Tur;}{\f70\fbidi \fmodern\fcharset177\fprq1 Courier New (Hebrew);}
{\f71\fbidi \fmodern\fcharset178\fprq1 Courier New (Arabic);}{\f72\fbidi \fmodern\fcharset186\fprq1 Courier New Baltic;}{\f73\fbidi \fmodern\fcharset163\fprq1 Courier New (Vietnamese);}{\f385\fbidi \froman\fcharset238\fprq2 Cambria Math CE;}
{\f386\fbidi \froman\fcharset204\fprq2 Cambria Math Cyr;}{\f388\fbidi \froman\fcharset161\fprq2 Cambria Math Greek;}{\f389\fbidi \froman\fcharset162\fprq2 Cambria Math Tur;}{\f392\fbidi \froman\fcharset186\fprq2 Cambria Math Baltic;}
{\f393\fbidi \froman\fcharset163\fprq2 Cambria Math (Vietnamese);}{\flomajor\f31508\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\flomajor\f31509\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\flomajor\f31511\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\flomajor\f31512\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\flomajor\f31513\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\flomajor\f31514\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\flomajor\f31515\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\flomajor\f31516\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}
{\fdbmajor\f31518\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fdbmajor\f31519\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fdbmajor\f31521\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}
{\fdbmajor\f31522\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fdbmajor\f31523\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fdbmajor\f31524\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}
{\fdbmajor\f31525\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fdbmajor\f31526\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fhimajor\f31528\fbidi \fswiss\fcharset238\fprq2 Calibri Light CE;}
{\fhimajor\f31529\fbidi \fswiss\fcharset204\fprq2 Calibri Light Cyr;}{\fhimajor\f31531\fbidi \fswiss\fcharset161\fprq2 Calibri Light Greek;}{\fhimajor\f31532\fbidi \fswiss\fcharset162\fprq2 Calibri Light Tur;}
{\fhimajor\f31533\fbidi \fswiss\fcharset177\fprq2 Calibri Light (Hebrew);}{\fhimajor\f31534\fbidi \fswiss\fcharset178\fprq2 Calibri Light (Arabic);}{\fhimajor\f31535\fbidi \fswiss\fcharset186\fprq2 Calibri Light Baltic;}
{\fhimajor\f31536\fbidi \fswiss\fcharset163\fprq2 Calibri Light (Vietnamese);}{\fbimajor\f31538\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fbimajor\f31539\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}
{\fbimajor\f31541\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fbimajor\f31542\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fbimajor\f31543\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}
{\fbimajor\f31544\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fbimajor\f31545\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fbimajor\f31546\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}
{\flominor\f31548\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\flominor\f31549\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\flominor\f31551\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}
{\flominor\f31552\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\flominor\f31553\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\flominor\f31554\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}
{\flominor\f31555\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\flominor\f31556\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fdbminor\f31558\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}
{\fdbminor\f31559\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fdbminor\f31561\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}{\fdbminor\f31562\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}
{\fdbminor\f31563\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fdbminor\f31564\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}{\fdbminor\f31565\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}
{\fdbminor\f31566\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}{\fhiminor\f31568\fbidi \fswiss\fcharset238\fprq2 Calibri CE;}{\fhiminor\f31569\fbidi \fswiss\fcharset204\fprq2 Calibri Cyr;}
{\fhiminor\f31571\fbidi \fswiss\fcharset161\fprq2 Calibri Greek;}{\fhiminor\f31572\fbidi \fswiss\fcharset162\fprq2 Calibri Tur;}{\fhiminor\f31573\fbidi \fswiss\fcharset177\fprq2 Calibri (Hebrew);}
{\fhiminor\f31574\fbidi \fswiss\fcharset178\fprq2 Calibri (Arabic);}{\fhiminor\f31575\fbidi \fswiss\fcharset186\fprq2 Calibri Baltic;}{\fhiminor\f31576\fbidi \fswiss\fcharset163\fprq2 Calibri (Vietnamese);}
{\fbiminor\f31578\fbidi \froman\fcharset238\fprq2 Times New Roman CE;}{\fbiminor\f31579\fbidi \froman\fcharset204\fprq2 Times New Roman Cyr;}{\fbiminor\f31581\fbidi \froman\fcharset161\fprq2 Times New Roman Greek;}
{\fbiminor\f31582\fbidi \froman\fcharset162\fprq2 Times New Roman Tur;}{\fbiminor\f31583\fbidi \froman\fcharset177\fprq2 Times New Roman (Hebrew);}{\fbiminor\f31584\fbidi \froman\fcharset178\fprq2 Times New Roman (Arabic);}
{\fbiminor\f31585\fbidi \froman\fcharset186\fprq2 Times New Roman Baltic;}{\fbiminor\f31586\fbidi \froman\fcharset163\fprq2 Times New Roman (Vietnamese);}}{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;
\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;
\red192\green192\blue192;\red0\green0\blue0;\red0\green0\blue0;\red0\green32\blue128;\red128\green96\blue32;\red96\green64\blue32;}{\*\defchp \fs22\loch\af31506\hich\af31506\dbch\af31505 }{\*\defpap \ql \li0\ri0\sa160\sl259\slmult1
\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 }\noqfpromote {\stylesheet{\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \snext0 \sqformat \spriority0 Normal;}{\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs36\alang1025 \ltrch\fcs0 \b\fs36\lang1033\langfe1033\kerning36\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \slink15 \sqformat heading 1;}{
\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext0 \slink16 \sqformat heading 2;}{\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \slink17 \sqformat heading 3;}{\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\ab\af1\afs20\alang1025 \ltrch\fcs0 \b\fs20\lang1033\langfe1033\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext0 \slink18 \sqformat heading 4;}{
\s5\ql \li0\ri0\sb90\sa30\keepn\widctlpar\wrapdefault\faauto\outlinelevel4\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\fs20\lang1033\langfe1033\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext0 \slink19 \sqformat heading 5;}{\*\cs10 \additive Default Paragraph Font;}{\*
\ts11\tsrowd\trftsWidthB3\trpaddl108\trpaddr108\trpaddfl3\trpaddft3\trpaddfb3\trpaddfr3\tblind0\tblindtype3\tsvertalt\tsbrdrt\tsbrdrl\tsbrdrb\tsbrdrr\tsbrdrdgl\tsbrdrdgr\tsbrdrh\tsbrdrv \ql \li0\ri0\sa160\sl259\slmult1
\widctlpar\wrapdefault\aspalpha\aspnum\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af31507\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\f31506\hich\af31506\dbch\af31505\cgrid\langnp1033\langfenp1033 \snext11 \ssemihidden \sunhideused 
Normal Table;}{\*\cs15 \additive \rtlch\fcs1 \ab\af31503\afs32 \ltrch\fcs0 \b\fs32\kerning32\loch\f31502\hich\af31502\dbch\af31501 \sbasedon10 \slink1 \slocked \spriority9 Heading 1 Char;}{\*\cs16 \additive \rtlch\fcs1 \ab\ai\af31503\afs28 \ltrch\fcs0 
\b\i\fs28\loch\f31502\hich\af31502\dbch\af31501 \sbasedon10 \slink2 \slocked \ssemihidden \spriority9 Heading 2 Char;}{\*\cs17 \additive \rtlch\fcs1 \ab\af31503\afs26 \ltrch\fcs0 \b\fs26\loch\f31502\hich\af31502\dbch\af31501 
\sbasedon10 \slink3 \slocked \ssemihidden \spriority9 Heading 3 Char;}{\*\cs18 \additive \rtlch\fcs1 \ab\af0\afs28 \ltrch\fcs0 \b\fs28 \sbasedon10 \slink4 \slocked \ssemihidden \spriority9 Heading 4 Char;}{\*\cs19 \additive \rtlch\fcs1 \ab\ai\af0\afs26 
\ltrch\fcs0 \b\i\fs26 \sbasedon10 \slink5 \slocked \ssemihidden \spriority9 Heading 5 Char;}{\s20\qc \li0\ri0\sb240\sa60\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs32\alang1025 \ltrch\fcs0 
\b\fs32\lang1033\langfe1033\kerning28\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext20 \slink21 \sqformat Title;}{\*\cs21 \additive \rtlch\fcs1 \ab\af31503\afs32 \ltrch\fcs0 
\b\fs32\kerning28\loch\f31502\hich\af31502\dbch\af31501 \sbasedon10 \slink20 \slocked \spriority10 Title Char;}{\s22\qc \li0\ri0\sa60\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 
\fs24\lang1033\langfe1033\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext22 \slink23 \sqformat Subtitle;}{\*\cs23 \additive \rtlch\fcs1 \af31503\afs24 \ltrch\fcs0 \fs24\loch\f31502\hich\af31502\dbch\af31501 
\sbasedon10 \slink22 \slocked \spriority11 Subtitle Char;}{\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext24 BodyText;}{\s25\ql \li0\ri0\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext25 DenseText;}{\s26\ql \li0\ri0\widctlpar\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext26 \slink27 header;}{\*\cs27 \additive \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f0\fs20 \sbasedon10 \slink26 \slocked \ssemihidden Header Char;}{
\s28\qr \li0\ri0\widctlpar\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext28 \slink29 footer;}{\*\cs29 \additive \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f0\fs20 \sbasedon10 \slink28 \slocked \ssemihidden Footer Char;}{\s30\ql \li360\ri0\sb120\sa60\keepn\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 
\rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\fs20\lang1033\langfe1033\loch\f1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext30 GroupHeader;}{\s31\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 
\shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext32 Code Example 0;}{
\s32\ql \li360\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext33 
Code Example 1;}{\s33\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext34 Code Example 2;}{\s34\ql \li1080\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext35 Code Example 3;}{\s35\ql \li1440\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \shading1000\cbpat8 \rtlch\fcs1 
\af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext36 Code Example 4;}{\s36\ql \li1800\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 
\shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext37 Code Example 5;}{
\s37\ql \li2160\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext38 
Code Example 6;}{\s38\ql \li2520\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext39 Code Example 7;}{\s39\ql \li2880\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext40 Code Example 8;}{\s40\ql \li3240\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 \shading1000\cbpat8 \rtlch\fcs1 
\af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext41 Code Example 9;}{\s41\ql \li3600\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3600\itap0 
\shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext42 Code Example 10;}{
\s42\ql \li3960\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3960\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext43 
Code Example 11;}{\s43\ql \li4320\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4320\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext44 Code Example 12;}{\s44\ql \li4680\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4680\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\f2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext44 Code Example 13;}{\s45\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext46 List Continue 0;}{\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext47 List Continue 1;}{\s47\qj \li720\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext48 List Continue 2;}{\s48\qj \li1080\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext49 List Continue 3;}{
\s49\qj \li1440\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext50 
List Continue 4;}{\s50\qj \li1800\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext51 List Continue 5;}{\s51\qj \li2160\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext52 List Continue 6;}{\s52\qj \li2520\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext53 List Continue 7;}{\s53\qj \li2880\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext54 List Continue 8;}{\s54\qj \li3240\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext55 List Continue 9;}{
\s55\qj \li3600\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext56 
List Continue 10;}{\s56\qj \li3960\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3960\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext57 List Continue 11;}{\s57\qj \li4320\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4320\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext58 List Continue 12;}{\s58\qj \li4680\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4680\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext58 List Continue 13;}{\s59\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext60 DescContinue 0;}{\s60\ql \li360\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext61 DescContinue 1;}{\s61\ql \li720\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext62 DescContinue 2;}{\s62\ql \li1080\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext63 DescContinue 3;}{\s63\ql \li1440\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext64 DescContinue 4;}{\s64\ql \li1800\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext65 DescContinue 5;}{\s65\ql \li2160\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext66 DescContinue 6;}{\s66\ql \li2520\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext67 DescContinue 7;}{\s67\ql \li2880\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext68 DescContinue 8;}{\s68\ql \li3240\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext69 DescContinue 9;}{\s69\ql \li3600\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext70 DescContinue 10;}{\s70\ql \li3960\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin3960\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext71 DescContinue 11;}{\s71\ql \li4320\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4320\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext72 DescContinue 12;}{\s72\ql \li4680\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin4680\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext72 DescContinue 13;}{\s73\ql \li0\ri0\sb30\sa30\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext74 LatexTOC 0;}{\s74\ql \li360\ri0\sb27\sa27\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext75 LatexTOC 1;}{
\s75\ql \li720\ri0\sb24\sa24\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext76 LatexTOC 2;}{\s76\ql \li1080\ri0\sb21\sa21\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext77 LatexTOC 3;}{\s77\ql \li1440\ri0\sb18\sa18\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext78 LatexTOC 4;}{\s78\ql \li1800\ri0\sb15\sa15\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext79 LatexTOC 5;}{
\s79\ql \li2160\ri0\sb12\sa12\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext80 LatexTOC 6;}{\s80\ql \li2520\ri0\sb9\sa9\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext81 LatexTOC 7;}{\s81\ql \li2880\ri0\sb6\sa6\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext82 LatexTOC 8;}{\s82\ql \li3240\ri0\sb3\sa3\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext83 LatexTOC 9;}{
\s83\ql \li3600\ri0\sb3\sa3\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext84 LatexTOC 10;}{\s84\ql \li3960\ri0\sb3\sa3\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin3960\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext85 LatexTOC 11;}{\s85\ql \li4320\ri0\sb3\sa3\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin4320\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext86 LatexTOC 12;}{\s86\ql \li4680\ri0\sb3\sa3\widctlpar
\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin4680\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext86 LatexTOC 13;}{
\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext88 \sautoupd List Bullet 0;}{\s88\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext89 \sautoupd List Bullet 1;}{\s89\ql \fi-360\li1080\ri0\widctlpar
\jclisttab\tx1080\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
\sbasedon0 \snext90 \sautoupd List Bullet 2;}{\s90\ql \fi-360\li1440\ri0\widctlpar\jclisttab\tx1440\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext91 \sautoupd List Bullet 3;}{\s91\ql \fi-360\li1800\ri0\widctlpar\jclisttab\tx1800\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext92 \sautoupd List Bullet 4;}{
\s92\ql \fi-360\li2160\ri0\widctlpar\jclisttab\tx2160\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext93 \sautoupd List Bullet 5;}{\s93\ql \fi-360\li2520\ri0\widctlpar\jclisttab\tx2520\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext94 \sautoupd List Bullet 6;}{
\s94\ql \fi-360\li2880\ri0\widctlpar\jclisttab\tx2880\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext95 \sautoupd List Bullet 7;}{\s95\ql \fi-360\li3240\ri0\widctlpar\jclisttab\tx3240\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext96 \sautoupd List Bullet 8;}{
\s96\ql \fi-360\li3600\ri0\widctlpar\jclisttab\tx3600\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext97 \sautoupd List Bullet 9;}{\s97\ql \fi-360\li3960\ri0\widctlpar\jclisttab\tx3960\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin3960\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext98 \sautoupd List Bullet 10;}{
\s98\ql \fi-360\li4320\ri0\widctlpar\jclisttab\tx4320\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin4320\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext99 \sautoupd List Bullet 11;}{\s99\ql \fi-360\li4680\ri0\widctlpar\jclisttab\tx4680\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }
\faauto\ls1\adjustright\rin0\lin4680\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext100 \sautoupd List Bullet 12;}{
\s100\ql \fi-360\li5040\ri0\widctlpar\jclisttab\tx5040\wrapdefault{\*\pn \pnlvlbody\ilvl0\ls1\pnrnot0\pndec }\faauto\ls1\adjustright\rin0\lin5040\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext100 \sautoupd List Bullet 13;}{\s101\ql \fi-360\li360\ri0\widctlpar\wrapdefault\faauto\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext102 \sautoupd List Enum 0;}{\s102\ql \fi-360\li720\ri0\widctlpar\wrapdefault\faauto\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext103 \sautoupd List Enum 1;}{\s103\ql \fi-360\li1080\ri0\widctlpar\wrapdefault\faauto\rin0\lin1080\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext104 \sautoupd List Enum 2;}{\s104\ql \fi-360\li1440\ri0\widctlpar\wrapdefault\faauto\rin0\lin1440\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext105 \sautoupd List Enum 3;}{\s105\ql \fi-360\li1800\ri0\widctlpar\wrapdefault\faauto\rin0\lin1800\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext106 \sautoupd List Enum 4;}{\s106\ql \fi-360\li2160\ri0\widctlpar\wrapdefault\faauto\rin0\lin2160\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext107 \sautoupd List Enum 5;}{\s107\ql \fi-360\li2520\ri0\widctlpar\wrapdefault\faauto\rin0\lin2520\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext108 \sautoupd List Enum 6;}{\s108\ql \fi-360\li2880\ri0\widctlpar\wrapdefault\faauto\rin0\lin2880\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext109 \sautoupd List Enum 7;}{\s109\ql \fi-360\li3240\ri0\widctlpar\wrapdefault\faauto\rin0\lin3240\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext110 \sautoupd List Enum 8;}{\s110\ql \fi-360\li3600\ri0\widctlpar\wrapdefault\faauto\rin0\lin3600\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext111 \sautoupd List Enum 9;}{\s111\ql \fi-360\li3960\ri0\widctlpar\wrapdefault\faauto\rin0\lin3960\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext112 \sautoupd List Enum 10;}{\s112\ql \fi-360\li4320\ri0\widctlpar\wrapdefault\faauto\rin0\lin4320\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext113 \sautoupd List Enum 11;}{\s113\ql \fi-360\li4680\ri0\widctlpar\wrapdefault\faauto\rin0\lin4680\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext114 \sautoupd List Enum 12;}{\s114\ql \fi-360\li5040\ri0\widctlpar\wrapdefault\faauto\rin0\lin5040\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\f0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 \sbasedon0 \snext114 \sautoupd List Enum 13;}}{\*\listtable{\list\listtemplateid1824932586\listsimple{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0
\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \s92\fi-360\li1800\jclisttab\tx1800\lin1800 }{\listname ;}\listid-128}{\list\listtemplateid-1498644194\listsimple{\listlevel\levelnfc23\levelnfcn23
\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \s91\fi-360\li1440\jclisttab\tx1440\lin1440 }{\listname ;}\listid-127}{\list\listtemplateid-1275007252\listsimple
{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \s90\fi-360\li1080\jclisttab\tx1080\lin1080 }{\listname ;}\listid-126}
{\list\listtemplateid-1766682760\listsimple{\listlevel\levelnfc23\levelnfcn23\leveljc0\leveljcn0\levelfollow0\levelstartat1\levelspace0\levelindent0{\leveltext\'01\u-3913 ?;}{\levelnumbers;}\f3\fbias0\hres0\chhres0 \s89\fi-360\li720
\jclisttab\tx720\lin720 }{\listname ;}\listid-125}}{\*\listoverridetable{\listoverride\listid-125\listoverridecount0\ls1}{\listoverride\listid-126\listoverridecount0\ls2}{\listoverride\listid-127\listoverridecount0\ls3}{\listoverride\listid-128
\listoverridecount0\ls4}}{\*\revtbl {Unknown;}}{\*\rsidtbl \rsid291540\rsid14245560}{\mmathPr\mmathFont34\mbrkBin0\mbrkBinSub0\msmallFrac0\mdispDef1\mlMargin0\mrMargin0\mdefJc1\mwrapIndent1440\mintLim0\mnaryLim1}{\info{\title Armanipulator-Firmware}
{\operator Face Westerman}{\creatim\yr2019\mo5\dy15\hr10\min28}{\revtim\yr2019\mo5\dy15\hr10\min35}{\version2}{\edmins7}{\nofpages23}{\nofwords7057}{\nofchars40226}{\nofcharsws47189}{\vern87}}{\*\xmlnstbl {\xmlns1 http://schemas.microsoft.com/office/word/
2003/wordml}}\paperw11900\paperh16840\margl1800\margr1800\margt1440\margb1440\gutter0\ltrsect 
\widowctrl\ftnbj\aenddoc\trackmoves0\trackformatting1\donotembedsysfont0\relyonvml0\donotembedlingdata1\grfdocevents0\validatexml0\showplaceholdtext0\ignoremixedcontent0\saveinvalidxml0\showxmlerrors0\horzdoc\dghspace120\dgvspace120\dghorigin1701
\dgvorigin1984\dghshow0\dgvshow3\jcompress\viewkind1\viewscale100\rsidroot291540 \fet0{\*\wgrffmtfilter 2450}\ilfomacatclnup0{\*\ftnsep \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 
\af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \chftnsep 
\par }}{\*\ftnsepc \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \chftnsepc 
\par }}{\*\aftnsep \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \chftnsep 
\par }}{\*\aftnsepc \ltrpar \pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \chftnsepc 
\par }}\ltrpar \sectd \ltrsect\pgnlcrm\linex0\sectdefaultcl\sftnbj {\footerr \ltrpar \pard\plain \ltrpar\s28\qr \li0\ri0\widctlpar\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \chpgn 
\par }}{\*\pnseclvl1\pnucrm\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl2\pnucltr\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl3\pndec\pnstart1\pnindent720\pnhang {\pntxta .}}{\*\pnseclvl4\pnlcltr\pnstart1\pnindent720\pnhang {\pntxta )}}
{\*\pnseclvl5\pndec\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl6\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl7\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl8
\pnlcltr\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}{\*\pnseclvl9\pnlcrm\pnstart1\pnindent720\pnhang {\pntxtb (}{\pntxta )}}\pard\plain \ltrpar\s22\qc \li0\ri0\sa60\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 
\rtlch\fcs1 \af1\afs24\alang1025 \ltrch\fcs0 \fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par 
\par 
\par 
\par 
\par 
\par 
\par }\pard\plain \ltrpar\s20\qc \li0\ri0\sb240\sa60\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs32\alang1025 \ltrch\fcs0 
\b\fs32\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\field\fldedit{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 TITLE \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Armanipulator-Firmware}}}\sectd \ltrsect\pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\qc \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0\pararsid291540 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \fs28\insrsid14245560\charrsid291540 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \fs28\insrsid291540\charrsid291540 \hich\af0\dbch\af31505\loch\f0 Al\hich\af0\dbch\af31505\loch\f0 ex Westerman}{\rtlch\fcs1 \af0 \ltrch\fcs0 \fs28\insrsid14245560\charrsid291540 
\par \hich\af0\dbch\af31505\loch\f0 Version 1.0~alpha1
\par }{\field\fldedit{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \fs28\insrsid14245560\charrsid291540 \hich\af0\dbch\af31505\loch\f0 CREATEDATE \\*MERGEFORMAT}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \fs28\insrsid14245560\charrsid291540 
\hich\af0\dbch\af31505\loch\f0 Wed May 15 2019 }}}\sectd \ltrsect\pgnlcrm\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \fs28\insrsid14245560\charrsid291540 \sect }\sectd \ltrsect\sbknone\linex0\sectdefaultcl\sftnbj {\footerr \ltrpar 
\pard\plain \ltrpar\s28\qr \li0\ri0\widctlpar\tqc\tx4320\tqr\tx8640\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \chpgn 
\par }}\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid14245560 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0\pararsid291540 \rtlch\fcs1 \ab\af1\afs36\alang1025 
\ltrch\fcs0 \b\fs36\lang1033\langfe1033\kerning36\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0\pararsid291540 
\rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 \b\v\fs36\lang1033\langfe1033\kerning36\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Class Index}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Class List
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Here are the classes, structs, unions and interfaces with brief descriptions:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s74\ql \li360\ri0\sb27\sa27\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\field{\*\fldinst {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAA\hich\af0\dbch\af31505\loch\f0 AAAJ" }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004a000000}}}{\fldrslt {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\ul\cf2\insrsid14245560 
\hich\af0\dbch\af31505\loch\f0 Controller::arm_command}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
 (The structure used to define the overall instruction parsed from serial input )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  
\par }{\field{\*\fldinst {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAC" }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410043000000}}}{\fldrslt {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  (The class-object used to interface between the serial i\hich\af0\dbch\af31505\loch\f0 nterface and the stepper motor drivers )}{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 
\par }{\field{\*\fldinst {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABS" }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420053000000}}}{\fldrslt {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 MotorConfig}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  (Contains constants related to motor configuration )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard \ltrpar\s74\ql \li360\ri0\sb27\sa27\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0\pararsid291540 {\field{\*\fldinst {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\
l "AAAAAAAABR" }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420052000000}}}{\fldrslt {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\ul\cf2\insrsid14245560 
\hich\af0\dbch\af31505\loch\f0 Pin\hich\af0\dbch\af31505\loch\f0 out}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
 (Contains the pin definitions of the motor drivers and any other relevant pins )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560\charrsid291540 \sect }\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0\pararsid291540 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1033\langfe1033\kerning36\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0\pararsid291540 \rtlch\fcs1 
\ab\af1\afs36\alang1025 \ltrch\fcs0 \b\v\fs36\lang1033\langfe1033\kerning36\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 File Index}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 File List
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Here is a list of all documented files with brief descriptions:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s74\ql \li360\ri0\sb27\sa27\widctlpar\tqr\tldot\tx8640\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\field{\*\fldinst {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYP\hich\af0\dbch\af31505\loch\f0 ERLINK  \\l "AAAAAAAABT" }{
\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420054000000}}}{\fldrslt {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\ul\cf2\insrsid14245560 
\hich\af0\dbch\af31505\loch\f0 Armanipulator_Firmware.ino}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  (Base file for the arduino sketch )}{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  
\par }{\field{\*\fldinst {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABW" }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420057000000}}}{\fldrslt {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.cpp}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  (Source File for the }{\field{\*\fldinst {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\
l "AAAAAAAAAC" }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410043000000}}}{\fldrslt {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\ul\cf2\insrsid14245560 
\hich\af0\dbch\af31505\loch\f0 Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }{\field{\*\fldinst {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAB" }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410042000000}}}{\fldrslt {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.h}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  (Contains methods for controlling the motors and parsing input )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 
\par }{\field{\*\fldinst {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAA\hich\af0\dbch\af31505\loch\f0 A" }{\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410041000000}}}{\fldrslt {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 cpu_map.h}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \ab\af0 \ltrch\fcs0 \b\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  (Pin mapping and common configuration\hich\af0\dbch\af31505\loch\f0 )}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 
\hich\af0\dbch\af31505\loch\f0  }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid14245560 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 
\b\fs36\lang1033\langfe1033\kerning36\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Class Documentation}{\pard\plain \ltrpar
\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 \b\v\fs36\lang1033\langfe1033\kerning36\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Class Documentation}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Controller::arm_command Struct Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar
\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 
\fs24\insrsid14245560 \tcl\hich\af0\dbch\af31505\loch\f0 2\hich\af0\dbch\af31505\loch\f0 Controller::arm_command}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 
\af0\afs24\alang1025 \ltrch\fcs0 \v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller::arm_command}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 {\*\bkmkstart AAAAAAAAAJ}{\*\bkmkend AAAAAAAAAJ}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 The structure used to define the overall instruction parsed from serial input. }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }{\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include <Controller.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Public Attributes
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABE" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420045000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller::Arm_Operation}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABC" }{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420043000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 op}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 double }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABD" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420044000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 value}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 The structure used to define the overall instruction pars\hich\af0\dbch\af31505\loch\f0 
ed from serial input. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACM" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410043004d000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 58}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACC" }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430043000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.h}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Member Data Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 op\:Controller::arm_command}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Controller::arm_command\:op}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\field{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1  HYPERLINK  \\l "AAAAAAAABE" }{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420045000000}}}{\fldrslt {\rtlch\fcs1 \af1 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Co
\hich\af1\dbch\af31505\loch\f1 ntroller::Arm_Operation}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1  Controller::arm_command::op
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAABC}{\*\bkmkend AAAAAAAABC}\hich\af0\dbch\af31505\loch\f0 
The operation used in the command Structure 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACN" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410043004e000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 59}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACC" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430043000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.h}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 value\:Controller::arm_co\hich\af1\dbch\af31505\loch\f1 mmand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec 
}\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Controller::arm_command\:value}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 double Controller::arm_command::value
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAABD}{\*\bkmkend AAAAAAAABD}\hich\af0\dbch\af31505\loch\f0 
The value associated with the operation. If the command in op is ERROR, the value is 1 by default 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACO" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410043004f000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 60}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  \hich\af0\dbch\af31505\loch\f0 of file }{\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACC" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430043000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.h}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid14245560 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 The documentation for this struct was generated from the following file:
\par {\pntext\pard\plain\ltrpar \s88 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s88\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAB" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410042000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.h}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Controller Class Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \tcl\hich\af0\dbch\af31505\loch\f0 2\hich\af0\dbch\af31505\loch\f0 Controller}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 {\*\bkmkstart AAAAAAAAAC}{\*\bkmkend AAAAAAAAAC}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 The class-object used to interface between the serial interface and the stepper motor drivers. }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }{\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include <Controller.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Classes
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 struct }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAJ" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004a000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 arm_command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 The structure used to define the overall instruction parsed from serial input. }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Public Types
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 enum }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABE" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420045000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Arm_Operation}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  \{ }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABF" }{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420046000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 ROTATE}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 , }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABG" }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420047000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af0\dbch\af31505\loch\f0 GRAB}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 , }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABH" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420048000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 EXTEND}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 , }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABI" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420049000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 MICROSTEPS}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 , }{\field{\*\fldinst {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABJ" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004a000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 ERROR}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  \}
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Used to define common commands parsed by the arm. }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 enum }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABK" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004b000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 microsteps}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  \{ }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABL" }{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004c000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 HALF}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 , }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABM" }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004d000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af0\dbch\af31505\loch\f0 QUART\hich\af0\dbch\af31505\loch\f0 ER}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 , }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABN" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004e000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 EIGTH}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 , }{\field{\*\fldinst {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABO" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004f000000}}
}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 SIXTEENTH}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 , }{\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABP" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420050000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 THIRTY_SECOND}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  \}
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 typedef enum }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABK" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004b000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller::microsteps}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  }{\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABQ" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420051000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Microsteps}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAABQ}{\*\bkmkend AAAAAAAABQ}
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Used to placehold common Microstep configs for the motor drivers. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 typedef struct }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAJ" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004a000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller::arm_command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABB" }{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420042000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Arm_Command}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Type for the Arm_Command Struct to allow easy definition. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Public M\hich\af1\dbch\af31505\loch\f1 ember Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAO" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004f000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  (){\*\bkmkstart AAAAAAAAAO}{\*\bkmkend AAAAAAAAAO}
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
Constructor for the controller object In this constructor, the motors are created on the heap, and then the motor pointer vars now point to the motors on the heap. currentCmd \hich\af0\dbch\af31505\loch\f0 
is not initialized, because it does not need to be pointed to at the minute. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 virtual }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAY" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410059000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 ~Controller}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  (){\*\bkmkstart AAAAAAAAAY}{\*\bkmkend AAAAAAAAAY}
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Destructor for the controller object Has no purpose, therefore does nothing. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 void }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAA\hich\af0\dbch\af31505\loch\f0 AAAAAAG" }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410047000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 parseSerial}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  (String rawinput)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
Translates Serial or Other Input into an Arm_Command struct object This function will take the string input, and then parse based on the first character of the string. Parsing goes as follows: -Any commands related\hich\af0\dbch\af31505\loch\f0 
 to rotation will start with an 'r' or 'R', then followed by a double indicating revolutions -Any commands related to gripping will start with a 'g' or 'G', then followed by a 0 or 1. Other values will trigger an exception -Any commands related to extendi
\hich\af0\dbch\af31505\loch\f0 n\hich\af0\dbch\af31505\loch\f0 
g the arm will start with an 'e' or 'E', then followed by a double indicating motor rotation. We will assert that the value is between -1 and 1 for now -Any unrecognized letter will return the ERROR enum and 1 as the value. Serial should display an error 
\hich\af0\dbch\af31505\loch\f0 m\hich\af0\dbch\af31505\loch\f0 essage, or trigger an exception Once the command is selected, the remaining value is parsed as a double, and then pointed to in the Arm_Command Pointer. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 void }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAH" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410048000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 printExec}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  ()
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Debug Function to test the parser Prints output in t\hich\af0\dbch\af31505\loch\f0 
he serial connection based on the values in currentCmd. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 void }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAI" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410049000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 executeCmd}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  ()
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
Runs Commands based on data pointed to by currentCmd Uses the parsing rules defined by parseSerial and then do the respective action. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\\hich\af0\dbch\af31505\loch\f0 l "AAAAAAAABB" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420042000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Arm_Command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  * }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
getCommand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  ()
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Getter method for the currentCmd pointer. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 void }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABA" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420041000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 setCommand}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  (}{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABB" }{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420042000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Arm_Command}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  *cmd)
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Setter method for the currentCmd poin\hich\af0\dbch\af31505\loch\f0 ter. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
The class-object used to interface between the serial interface and the stepper motor drivers. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACE" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430045000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 20}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACC" }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430043000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.h}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Member Typedef Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Arm_Command\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Controller\:Arm_Command}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\field{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1  HYPERLINK  \\l "AAAAAAAABB" }{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420042000000}}}{\fldrslt {\rtlch\fcs1 \af1 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af1\dbch\af31505\loch\f1 
Controller::Arm_Command}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAABB}{\*\bkmkend AAAAAAAABB}
\par \hich\af0\dbch\af31505\loch\f0 Type for the Arm_Command Struct to allow easy definition. 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 See also:
\par }\pard\plain \ltrpar\s61\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAA\hich\af0\dbch\af31505\loch\f0 AAJ" }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004a000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af0\dbch\af31505\loch\f0 Controller::arm_command}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Member Enumeration Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Arm_Operation\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Controller\:Arm_Operation}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 enum }{\field{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1  HYPERLINK  \\l "AAAAAAAABE" }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420045000000}}}{\fldrslt {\rtlch\fcs1 \af1 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Controller::Arm_Operation}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAABE}{\*\bkmkend AAAAAAAABE}
\par \hich\af0\dbch\af31505\loch\f0 Used to define common commands parsed by the arm. 
\par 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Enumerator:
\par \ltrrow}\trowd \irow0\irowband0\ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 
\trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748
\pard\plain \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 ROTATE\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller\:ROTATE}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 ROTATE{\*\bkmkstart AAAAAAAABF}{\*\bkmkend AAAAAAAABF}\cell }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
Run the Wrist Rotation Motor 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \trowd \irow0\irowband0\ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 
\trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb
\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row \ltrrow}\pard \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 {\pard\plain \ltrpar
\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 GRAB\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
Controller\:GRAB}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 GRAB{\*\bkmkstart AAAAAAAABG}{\*\bkmkend AAAAAAAABG}\cell }\pard\plain \ltrpar
\s24\qj \li0\ri0\sb30\sa60\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Run the Grab mot\hich\af0\dbch\af31505\loch\f0 or 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \trowd \irow1\irowband1\ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 
\trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb
\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row \ltrrow}\pard \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 {\pard\plain \ltrpar
\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 EXTEND\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
Controller\:EXTEND}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 EXTEND{\*\bkmkstart AAAAAAAABH}{\*\bkmkend AAAAAAAABH}\cell }\pard\plain \ltrpar
\s24\qj \li0\ri0\sb30\sa60\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Run the Arm Extender Motor 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \trowd \irow2\irowband2\ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 
\trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb
\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row \ltrrow}\pard \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 {\pard\plain \ltrpar
\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 MICROSTEPS\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
Controller\:MICROSTEPS}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 MICROSTEPS{\*\bkmkstart AAAAAAAABI}{\*\bkmkend AAAAAAAABI}\cell }\pard\plain \ltrpar
\s24\qj \li0\ri0\sb30\sa60\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Change the Microsteps for the driver 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \trowd \irow3\irowband3\ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 
\trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb
\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row \ltrrow}\pard \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 {\pard\plain \ltrpar
\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 ERROR\:\hich\af0\dbch\af31505\loch\f0 Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn 
\pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0 Controller\:ERROR}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 ERROR{\*\bkmkstart AAAAAAAABJ}{\*\bkmkend AAAAAAAABJ}\cell }\pard\plain \ltrpar
\s24\qj \li0\ri0\sb30\sa60\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Default Error Placeholder 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \trowd \irow4\irowband4\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb
\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl
\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 
\clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACF" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430046000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 28}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACC" }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430043000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.h}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s32\ql \li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\af2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2    28                  \{
\par \hich\af2\dbch\af31505\loch\f2    29         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAA\hich\af2\dbch\af31505\loch\f2 AAAABF" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420046000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ROTATE}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , 
\par \hich\af2\dbch\af31505\loch\f2    30         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABG" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420047000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 GRAB}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , 
\par \hich\af2\dbch\af31505\loch\f2    31         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABH" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420048000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 EXTEND}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , 
\par \hich\af2\dbch\af31505\loch\f2    32         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABI" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420049000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 MICROSTEPS}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , 
\par \hich\af2\dbch\af31505\loch\f2    33         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABJ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ERROR}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  
\par \hich\af2\dbch\af31505\loch\f2    34     \} }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLI\hich\af2\dbch\af31505\loch\f2 NK  \\l "AAAAAAAABE" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420045000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Arm_Operation}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 microsteps\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Controller\:microsteps}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 enum }{\field{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1  HYPERLINK  \\l "AAAAAAAABK" }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004b000000}}}{\fldrslt {\rtlch\fcs1 \af1 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Controller::microsteps}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAABK}{\*\bkmkend AAAAAAAABK}
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Enumerator:
\par \ltrrow}\pard\plain \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 HALF\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\pard\plain \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller\:HALF}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 HALF{\*\bkmkstart AAAAAAAABL}{\*\bkmkend AAAAAAAABL}\cell }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 HALF. 
\par \hich\af0\dbch\af31505\loch\f0 1/2 Microstep Ratio 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \trowd \irow0\irowband0\ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 
\trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb
\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row \ltrrow}\pard \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 {\pard\plain \ltrpar
\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 QUARTER\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
Controller\:QUARTER}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 QUARTER{\*\bkmkstart AAAAAAAABM}{\*\bkmkend AAAAAAAABM}\cell }\pard\plain \ltrpar
\s24\qj \li0\ri0\sb30\sa60\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 QUARTER. 
\par \hich\af0\dbch\af31505\loch\f0 1/4 Microstep Ratio 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \trowd \irow1\irowband1\ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 
\trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb
\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row \ltrrow}\pard \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 {\pard\plain \ltrpar
\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 EIGTH\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
Controller\:EIGTH}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 EIGTH{\*\bkmkstart AAAAAAAABN}{\*\bkmkend AAAAAAAABN}\cell }\pard\plain \ltrpar
\s24\qj \li0\ri0\sb30\sa60\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 EIGTH. 
\par \hich\af0\dbch\af31505\loch\f0 1/8 Microstep Ratio 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \trowd \irow2\irowband2\ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 
\trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb
\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row \ltrrow}\pard \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 {\pard\plain \ltrpar
\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 SIXTEENTH\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
Controller\:SIXTEENTH}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 SIXTEENTH{\*\bkmkstart AAAAAAAABO}{\*\bkmkend AAAAAAAABO}\cell }\pard\plain \ltrpar
\s24\qj \li0\ri0\sb30\sa60\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 SIXTEENTH. 
\par \hich\af0\dbch\af31505\loch\f0 1/16 Microstep Ratio 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \trowd \irow3\irowband3\ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 
\trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb
\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row \ltrrow}\pard \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 {\pard\plain \ltrpar
\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 THIRTY_SECOND\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\qr \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \v\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
Controller\:THIRTY_SECOND}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 THIRTY_SECOND{\*\bkmkstart AAAAAAAABP}{\*\bkmkend AAAAAAAABP}\cell }\pard\plain \ltrpar
\s24\qj \li0\ri0\sb30\sa60\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 THIRTY_SECOND. 
\par \hich\af0\dbch\af31505\loch\f0 1/32 Microstep Ratio 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0
\pndec }\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \trowd \irow4\irowband4\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb
\brdrs\brdrw10\brdrcf15 \trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl
\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 
\clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACG" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430047000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 42}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACC" }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430043000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.h}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s32\ql \li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\af2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2    42                             \{
\par \hich\af2\dbch\af31505\loch\f2    43         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABL" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004c000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 HALF}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ,          
\par \hich\af2\dbch\af31505\loch\f2    44         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABM" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004d000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 QUARTER}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 ,\hich\af2\dbch\af31505\loch\f2        
\par \hich\af2\dbch\af31505\loch\f2    45         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABN" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004e000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 EIGTH}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ,         
\par \hich\af2\dbch\af31505\loch\f2    46         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABO" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004f000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 SIXTEENTH}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ,    
\par \hich\af2\dbch\af31505\loch\f2    47         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABP" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420050000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 THIRTY_SECOND}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  
\par \hich\af2\dbch\af31505\loch\f2    48     \} }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABQ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420051000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Microsteps}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Member Func\hich\af1\dbch\af31505\loch\f1 tion Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 executeCmd\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Controller\:executeCmd}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Controller::executeCmd ()
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAI}{\*\bkmkend AAAAAAAAAI}
\par \hich\af0\dbch\af31505\loch\f0 Runs Commands based on data pointed to by currentCmd Uses the parsing rules defined by parseSerial and then do the respective action. 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 See also:
\par }\pard\plain \ltrpar\s61\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAG" }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410047000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller::parseSerial}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACH" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430048000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 105}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABX" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420058000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.cpp}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s32\ql \li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\af2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2   105                             \{
\par \hich\af2\dbch\af31505\loch\f2   106     }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABE" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420045000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller::Arm_Operation}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  cmdop = this->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABC" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420043000000}}}{\fldrslt {\rtlch\fcs1 \af2 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 op}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;                                       }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Extract the Arm_Operation enum stored in this controller object}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   107     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //TODO: Check effic\hich\af2\dbch\af31505\loch\f2 iency of using a switch statement instead of an if/else chain}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   108     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //See Jump Tables and low-level intricacies produced by AVR}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   109     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 switch}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (cmdop) \{
                                                                                }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //What is the comm\hich\af2\dbch\af31505\loch\f2 and}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   110     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
 Controller::Arm_Operation::ROTATE:                                                         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Rotate the wrist}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   111         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (this->}{\field{\*\fldinst {\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value > 1 || this->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\
l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value < -1) \{                      }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Check the bounds of the value}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   112             Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Error: Value for Wrist Rotation commands should be between -1 and 1"}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print an error message and give explanation}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   113             }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 return}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;      
\hich\af2\dbch\af31505\loch\f2                                                                            }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Exits to the main loop if bounds are not met}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   114         \}
\par \hich\af2\dbch\af31505\loch\f2   115         rotateDriver->move(currentCmd->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABD" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420044000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 value}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  * 200);                             \hich\af2\dbch\af31505\loch\f2                    }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 //Otherwise, perform the movement}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   116         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2   117     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
 Controller::Arm_Operation::GRAB:                                                           }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Do the grabby hand}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   118         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (this->}{\field{\*\fldinst {\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 get\hich\af2\dbch\af31505\loch\f2 Command}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value != 1 || this->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
 HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 
\ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value != -1) \{                    }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Bounds checking, but stricter (Decimal values indicate a partial oepning of the hand, which us not the best practice}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   119             Serial\hich\af2\dbch\af31505\loch\f2 .println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Error: Value for Grab commands should be either -1 or 1"}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );              }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print an error message and give explanation}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 

\par \hich\af2\dbch\af31505\loch\f2   120             }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 return}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
;                                                                                 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Exits to the main lo\hich\af2\dbch\af31505\loch\f2 op if bounds are not met}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   121         \}
\par \hich\af2\dbch\af31505\loch\f2   122         grabDriver->move(currentCmd->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABD" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420044000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 value}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  * 60);                                                   }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Do the grab (set value, motion depends on sign))}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   123         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2   124 \hich\af2\dbch\af31505\loch\f2     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
 Controller::Arm_Operation::EXTEND:                                                         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Extend the arm!}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   125         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (this->}{\field{\*\fldinst {\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value > 1 || this->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\
l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value\hich\af2\dbch\af31505\loch\f2  < -1) \{                      }{\rtlch\fcs1 
\af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Bounds checking, but not strict (arm should extend to variable lengths}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   126             Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Error: Value for Arm Extension commands should be between -1 and 1"}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );   }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print an error message and give explanation}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2  \hich\af2\dbch\af31505\loch\f2  127             }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 return}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
;                                                                                 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Exits to the main loop if bounds are not met}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   128         \}
\par \hich\af2\dbch\af31505\loch\f2   129         extendDriver->move(currentCmd->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABD" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420044000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 value}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );                                                      }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Extend the arm}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   130         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2   131     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  Controller::Arm_Operation::MICROSTEPS:
\par \hich\af2\dbch\af31505\loch\f2   132         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Empty for now}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   133         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2   134     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  Controller::Arm_Operation::ERROR:         
\hich\af2\dbch\af31505\loch\f2                                                  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //He's Dead, Jim!}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   135         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Error, Unrecognized Command"}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
);                                              }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print out an error message}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   136         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2   137 
\par \hich\af2\dbch\af31505\loch\f2   138     \}
\par \hich\af2\dbch\af31505\loch\f2   139 \}
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Here is the call graph for this function:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard \ltrpar\qc \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 {\field{\*\fldinst {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
INCLUDEPICTURE "d8/d87/class_controller_ac1fc6cd2f507cc05e66a602e809c2446_cgraph.png" \\d \\*MERGEFORMAT\hich\af0\dbch\af31505\loch\f0  \\x \\y}}{\fldrslt {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 getCommand\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Controller\:getCommand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Controller::getCommand ()
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAZ}{\*\bkmkend AAAAAAAAAZ}
\par \hich\af0\dbch\af31505\loch\f0 Getter method for the currentCmd pointer. 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Returns:
\par }\pard\plain \ltrpar\s61\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Pointer to the Arm_Command object of the pointer 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACI" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430049000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 39}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "\hich\af0\dbch\af31505\loch\f0 AAAAAAAABX" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420058000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.cpp}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s32\ql \li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\af2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2    39                                               \{
\par \hich\af2\dbch\af31505\loch\f2    40     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 return}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  currentCmd;
\par \hich\af2\dbch\af31505\loch\f2    41 \}
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 parseSerial\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Controller\:parseSerial}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Controller::parseSerial (String  }{\rtlch\fcs1 \ai\af1 \ltrch\fcs0 
\i\insrsid14245560 \hich\af1\dbch\af31505\loch\f1 rawinput}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAG}{\*\bkmkend AAAAAAAAAG}
\par \hich\af0\dbch\af31505\loch\f0 
Translates Serial or Other Input into an Arm_Command struct object This function will take the string input, and then parse based on the first character of the string. Parsing goes as follows: -Any commands related to rotation will start with an 'r' or 'R
\hich\af0\dbch\af31505\loch\f0 '\hich\af0\dbch\af31505\loch\f0 
, then followed by a double indicating revolutions -Any commands related to gripping will start with a 'g' or 'G', then followed by a 0 or 1. Other values will trigger an exception -Any commands related to extending the arm will start with an 'e' or 'E', 
\hich\af0\dbch\af31505\loch\f0 t\hich\af0\dbch\af31505\loch\f0 
hen followed by a double indicating motor rotation. We will assert that the value is between -1 and 1 for now -Any unrecognized letter will return the ERROR enum and 1 as the value. Serial should display an error message, or trigger an exception Once the 
\hich\af0\dbch\af31505\loch\f0 c\hich\af0\dbch\af31505\loch\f0 ommand is selected, the remaining value is parsed as a double, and then pointed to in the Arm_Command Pointer. 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Parameters:
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 rawinput}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  \cell \hich\af0\dbch\af31505\loch\f0 The input from Serial or other communication method \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \trowd \irow0\irowband0\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 
\trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb
\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACJ" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410043004a000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 47}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPER\hich\af0\dbch\af31505\loch\f0 LINK  \\l "AAAAAAAABX" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420058000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.cpp}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s32\ql \li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\af2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2    47                                             \{
\par \hich\af2\dbch\af31505\loch\f2    48     }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABB" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420042000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Arm_Command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 * out = }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 new}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABB" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420042000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Arm_Command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ();
\par \hich\af2\dbch\af31505\loch\f2    49 
\par \hich\af2\dbch\af31505\loch\f2    50     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //This is what we expect in terms of\hich\af2\dbch\af31505\loch\f2  input}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    51     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Any commands related to rotation will start with an 'r' or 'R', then followed by a double indicating revolutions}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    52     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Any commands related to gripping will start with a 'g' or 'G', then followed by a 0 or 1. Other values will trig
\hich\af2\dbch\af31505\loch\f2 ger an exception}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    53     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Any commands related to extending the arm will start with an 'e' or 'E', then followed by a double indicating motor rotation. We will assert that the value is between -1 and 1 for now}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    54     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Any unrecognized letter will re\hich\af2\dbch\af31505\loch\f2 
turn the ERROR enum and 1 as the value. Serial should display an error message, or trigger an exception}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    55     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (rawinput.charAt(0) == }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cf10\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 'r'}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  || rawinput.charAt(0) == }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf10\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 'R'}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ) \{
\par \hich\af2\dbch\af31505\loch\f2    56         out->op = Controller::Arm_Operation::ROTATE;
\par \hich\af2\dbch\af31505\loch\f2    57         out->va\hich\af2\dbch\af31505\loch\f2 lue = atof(rawinput.substring(1, rawinput.length()).c_str());                        }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Extract Value from command string}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    58     \} }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 else}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (rawinput.charAt(0) == }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf10\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 'g'}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  || rawinput.charAt(0) == }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf10\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 'G'}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 ) \{
\par \hich\af2\dbch\af31505\loch\f2    59         out->op = Controller::Arm_Operation::GRAB;
\par \hich\af2\dbch\af31505\loch\f2    60         out->value = atof(rawinput.substring(1, rawinput.length()).c_str());                        }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Extract Value from command string}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    61     \} }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 else}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (rawinput.charAt(0) == }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf10\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 'e'}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  || rawinput.charAt(0) == }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf10\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 'E'}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 ) \{
\par \hich\af2\dbch\af31505\loch\f2    62      \hich\af2\dbch\af31505\loch\f2    out->op = Controller::Arm_Operation::EXTEND;
\par \hich\af2\dbch\af31505\loch\f2    63         out->value = atof(rawinput.substring(1, rawinput.length()).c_str());                        }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Extract Value from command string}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    64     \} }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 else}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (rawinput.charAt(0) == }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf10\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 'm'}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  || rawinput.charAt(\hich\af2\dbch\af31505\loch\f2 0) == }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf10\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 'M'}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ) \{
\par \hich\af2\dbch\af31505\loch\f2    65         out->op = Controller::Arm_Operation::MICROSTEPS;
\par \hich\af2\dbch\af31505\loch\f2    66         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Special Extract Value related to enum}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    67 
\par \hich\af2\dbch\af31505\loch\f2    68     \} }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 else}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  \{
\par \hich\af2\dbch\af31505\loch\f2    69         out->op = Controller::Arm_Operation::ERROR;
\par \hich\af2\dbch\af31505\loch\f2    70         out->value = 1;
\par \hich\af2\dbch\af31505\loch\f2    71     \}
\par \hich\af2\dbch\af31505\loch\f2    72     currentCmd = out;
\par \hich\af2\dbch\af31505\loch\f2    73 \}
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 printExec\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Controller\:printExec}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Controller::printExec ()
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAH}{\*\bkmkend AAAAAAAAAH}
\par \hich\af0\dbch\af31505\loch\f0 Debug Function to test the parser Prints output in the serial connection based on the values in currentCmd. 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 See also:
\par }\pard\plain \ltrpar\s61\ql \li720\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAG" }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410047000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller::parseSerial}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACK" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410043004b000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 75}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABX" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420058000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.cpp}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s32\ql \li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\af2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2    75                            \{
\par \hich\af2\dbch\af31505\loch\f2    76     }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABE" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420045000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller::Arm_Ope\hich\af2\dbch\af31505\loch\f2 
ration}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  plsdo = this->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
 HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 
\ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABC" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420043000000}}}{\fldrslt {
\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 op}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;                                       }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Get the Arm_Operation enum from the}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    77     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 switch}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (plsdo) \{
                                                  \hich\af2\dbch\af31505\loch\f2                               }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Figure out which command was extracted}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    78     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
 Controller::Arm_Operation::ROTATE:                                                         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //The command is to rotate the wrist}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    79         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Command: Rotate"}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
);                                                          }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print out the command name}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    80         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Value: "}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  + String(this->}
{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value));                              }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print out t
\hich\af2\dbch\af31505\loch\f2 he command value}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    81         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ""}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
);                                                                         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Newline to seperate output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    82         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2    83     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
 Controller::Arm_Operation::GRAB:                                    \hich\af2\dbch\af31505\loch\f2                        }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //The command is to do the grabby hand}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    84         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Command: Grab"}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
);                                                            }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print out the command name}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    85         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Value: "}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  + String(this->}
{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPE\hich\af2\dbch\af31505\loch\f2 RLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value));                              }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Print out the command value}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    86         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ""}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
);                                                                         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Newline to seperate output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    87        \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2    88     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
 Controller::Arm_Operation::EXTEND:                                                         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //The Command is to extend the arm}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    89         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Command: Extend"}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
);                                                          }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print out the command name}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    90         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Value: "}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  + String(this->}
{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value));                              }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Print out the command value}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    91         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ""}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );                           
\hich\af2\dbch\af31505\loch\f2                                               }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Newline to seperate output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    92         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2    93     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  Controller::Arm_Operation::MICROSTEPS:
\par \hich\af2\dbch\af31505\loch\f2    94         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Microsteps should be parsed diffenrently}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    95         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2    96     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  Controller::A\hich\af2\dbch\af31505\loch\f2 
rm_Operation::ERROR:                                                          }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //The command is an error}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    97         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Command: Error"}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
);                                                           }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print out the command name}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    98         Ser\hich\af2\dbch\af31505\loch\f2 ial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Value: "}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2  + String(this->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value));                              }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Print out the command value}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    99         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ""}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
);                                                                         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Newline to seperate output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   100         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2   101     \}
\par \hich\af2\dbch\af31505\loch\f2   102 \}
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Here is the call graph for this function:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard \ltrpar\qc \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 {\field{\*\fldinst {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
INCLUDEPICTURE "d8/d87/class_controller_a8ad1d152a91997ab3825f32d2dcecfd4_cgraph.png" \\d \\*MERGEFORMAT\hich\af0\dbch\af31505\loch\f0  \\x \\y}}{\fldrslt {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 }}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 setCommand\:Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Controller\:setCommand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Controller::setCommand (}{\field{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 
\insrsid14245560 \hich\af1\dbch\af31505\loch\f1  HYPERLINK  \\l "AAAAAAAABB" }{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420042000000}}}{\fldrslt {
\rtlch\fcs1 \af1 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Controller::Arm_Command}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1  *  }{\rtlch\fcs1 
\ai\af1 \ltrch\fcs0 \i\insrsid14245560 \hich\af1\dbch\af31505\loch\f1 cmd}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 )
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAABA}{\*\bkmkend AAAAAAAABA}
\par \hich\af0\dbch\af31505\loch\f0 Setter method for the currentCmd pointer. 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s5\qj \li360\ri0\sb90\sa30\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel4\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Parameters:
\par \ltrrow}\pard\plain \ltrpar\ql \li0\ri0\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 cmd}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  
\cell \hich\af0\dbch\af31505\loch\f0 The pointer to overwrite the current pointer of currentCmd \cell }\pard \ltrpar\ql \li0\ri0\sa160\sl259\slmult1\widctlpar\intbl\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\aspalpha\aspnum\faauto\adjustright\rin0\lin0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \trowd \irow0\irowband0\lastrow \ltrrow\ts11\trgaph108\trleft426\trbrdrt\brdrs\brdrw10\brdrcf15 \trbrdrl\brdrs\brdrw10\brdrcf15 \trbrdrb\brdrs\brdrw10\brdrcf15 
\trbrdrr\brdrs\brdrw10\brdrcf15 \trbrdrh\brdrs\brdrw10\brdrcf15 \trbrdrv\brdrs\brdrw10\brdrcf15 \trftsWidth1\trpaddl108\trpaddr108\trpaddfl3\trpaddfr3\tblind534\tblindtype3 \clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb
\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 \cltxlrtb\clftsWidth3\clwWidth1761\clshdrawnil \cellx2187\clvertalt\clbrdrt\brdrs\brdrw10\brdrcf15 \clbrdrl\brdrs\brdrw10\brdrcf15 \clbrdrb\brdrs\brdrw10\brdrcf15 \clbrdrr\brdrs\brdrw10\brdrcf15 
\cltxlrtb\clftsWidth3\clwWidth6561\clshdrawnil \cellx8748\row }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 
\ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACL" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410043004c000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 43}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABX" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420058000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.cpp}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s32\ql \li360\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\af2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2    43                                                       \{
\par \hich\af2\dbch\af31505\loch\f2    44   \hich\af2\dbch\af31505\loch\f2   currentCmd = cmd;
\par \hich\af2\dbch\af31505\loch\f2    45 \}
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid14245560 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 The documentation for this class was generated from the following files:
\par {\pntext\pard\plain\ltrpar \s88 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s88\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAB" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410042000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.h}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par {\pntext\pard\plain\ltrpar \s88 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s88\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin720\itap0 {\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABW" }{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420057000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.cpp
}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 MotorConfig Class Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \tcl\hich\af0\dbch\af31505\loch\f0 2\hich\af0\dbch\af31505\loch\f0 MotorConfig}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 MotorConfig}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 {\*\bkmkstart AAAAAAAABS}{\*\bkmkend AAAAAAAABS}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Contains constants related to motor configuration. }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }{\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include <cpu_map.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Static Public Attributes
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 static const short }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAP" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410050000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 MOTOR_STEPS}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  = 200
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 static const short }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AA\hich\af0\dbch\af31505\loch\f0 AAAAAAAX" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410058000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 MICROSTEPS}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  = 1
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 static const short }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAW" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410057000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 MOTOR_RPM}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  = 50
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Contains constants related to motor configuration. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACP" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430050000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 34}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACD" }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430044000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 cpu_map.h}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Member Data Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 MICROSTEPS\:MotorConfig}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 MotorConfig\:MICROSTEPS}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 const short MotorConfig::MICROSTEPS = 1}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 [static]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAX}{\*\bkmkend AAAAAAAAAX}\hich\af0\dbch\af31505\loch\f0 
Constant used for defining the current microstep resolution 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLIN\hich\af0\dbch\af31505\loch\f0 K  \\l "AAAAAAAACQ" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430051000000}}
}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 37}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACD" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430044000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 cpu_map.h}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 MOTOR_RPM\:MotorConfig}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 MotorConfig\:MOTOR_RPM}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 const short MotorConfig::MOTOR_RPM = 50}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 [static]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAW}{\*\bkmkend AAAAAAAAAW}\hich\af0\dbch\af31505\loch\f0 
Constant used for defining the RPM of the stepper motor (\hich\af0\dbch\af31505\loch\f0 essentially speed) 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACR" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430052000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 38}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACD" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430044000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 cpu_map.h}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 MOTOR_STEPS\:MotorConfig}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 MotorConfig\:MOTOR_STEPS}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 const short MotorConfig::MOTOR_STEPS = 200}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 [static]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAP}{\*\bkmkend AAAAAAAAAP}\hich\af0\dbch\af31505\loch\f0 Co\hich\af0\dbch\af31505\loch\f0 
nstant used for defining the number of motor steps per revolution of the stepper motor 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACS" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430053000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 36}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACD" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430044000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 cpu_map.h}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid14245560 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 The documentation for this class was generated from the followin
\hich\af1\dbch\af31505\loch\f1 g file:
\par {\pntext\pard\plain\ltrpar \s88 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s88\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAA" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410041000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 cpu_map.h}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Pinout Class Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \tcl\hich\af0\dbch\af31505\loch\f0 2\hich\af0\dbch\af31505\loch\f0 Pinout}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Pinout}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 {\*\bkmkstart AAAAAAAABR}{\*\bkmkend AAAAAAAABR}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Contains the pin definitions of the motor drivers and any other relevant pins. }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }{\rtlch\fcs1 \af2\afs24 \ltrch\fcs0 \f2\fs24\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include <cpu_map.h>}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Static Public Attributes
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 static const short }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAR" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410052000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 WRIST_ROT_STEP}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  = 2
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 static const short }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAQ" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410051000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 WRIST_ROT_DIR}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  = 3
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 static const short }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAT" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410054000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 GRIP_STEP}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  = 4
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 static const short }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK \hich\af0\dbch\af31505\loch\f0  \\l "AAAAAAAAAS" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410053000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 GRIP_DIR}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  = 5
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 static const short }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAV" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410056000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 EXTEND_STEP}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  = 6
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 static const short }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAU" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410055000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 EXTEND_DIR}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  = 7
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Contains the pin definitions of the motor drivers and any other releva
\hich\af0\dbch\af31505\loch\f0 nt pins. 
\par \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACT" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430054000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 14}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACD" }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430044000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 cpu_map.h}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Member Data Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 EXTEND_DIR\:Pinout}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Pinout\:EXTEND_DIR}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 const short Pinout::EXTEND_DIR = 7}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 [static]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAU}{\*\bkmkend AAAAAAAAAU}\hich\af0\dbch\af31505\loch\f0 The p\hich\af0\dbch\af31505\loch\f0 
in definition for the DIR pin on the motor driver responsible for arm extension motions 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACU" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430055000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 27}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACD" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430044000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 cpu_map.h}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 EXTEND_STEP\:Pinout}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Pinout\:EXTEND_STEP}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 const short Pi\hich\af1\dbch\af31505\loch\f1 nout::EXTEND_STEP = 6}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 [static]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAV}{\*\bkmkend AAAAAAAAAV}\hich\af0\dbch\af31505\loch\f0 
The pin definition for the STEP pin on the motor driver responsible for arm extension motions 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACV" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430056000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 26}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACD" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430044000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 cpu_map.h}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 GRIP_DIR\:Pinout}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Pinout\:GRIP_DIR}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 const short Pinout::GRIP_DIR = 5}{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 [static]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAS}{\*\bkmkend AAAAAAAAAS}\hich\af0\dbch\af31505\loch\f0 
The pin definition for the DIR pin on the motor driver responsible for the grabbing motion 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACW" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430057000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 22}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  H\hich\af0\dbch\af31505\loch\f0 YPERLINK  \\l "AAAAAAAACD" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430044000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 cpu_map.h}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 GRIP_STEP\:Pinout}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Pinout\:GRIP_STEP}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 const short Pinout::GRIP_STEP = 4}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 [static]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAT}{\*\bkmkend AAAAAAAAAT}\hich\af0\dbch\af31505\loch\f0 
The pin definition for the STEP pin on the motor driver responsible for the grabbing motion 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at l\hich\af0\dbch\af31505\loch\f0 ine }{\field{\*\fldinst {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACX" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430058000000}}
}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 21}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACD" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430044000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 cpu_map.h}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 WRIST_ROT_DIR\:Pinout}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Pinout\:WRIST_ROT_DIR}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 const short Pinout::WRIST_ROT_DIR = 3}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 [static]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAQ}{\*\bkmkend AAAAAAAAAQ}\hich\af0\dbch\af31505\loch\f0 The pin definition for the DIR pin 
\hich\af0\dbch\af31505\loch\f0 on the motor driver responsible for wrist rotation 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACY" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430059000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 18}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACD" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430044000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 cpu_map.h}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 WRIST_ROT_STEP\:Pinout}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Pinout\:WRIST_ROT_STEP}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 const short Pinout::WRIST_ROT_STEP = 2}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 [static\hich\af2\dbch\af31505\loch\f2 ]}{\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAR}{\*\bkmkend AAAAAAAAAR}\hich\af0\dbch\af31505\loch\f0 
The pin definition for the STEP pin on the motor driver responsible for wrist rotation 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACZ" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410043005a000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 17}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACD" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430044000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 cpu_map.h}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ab\af1 \ltrch\fcs0 \b\f1\insrsid14245560 
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 The documentation for this class was gener\hich\af1\dbch\af31505\loch\f1 
ated from the following file:
\par {\pntext\pard\plain\ltrpar \s88 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s88\ql \fi-360\li720\ri0\widctlpar\jclisttab\tx720\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin720\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAA" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410041000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 cpu_map.h}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 \ltrch\fcs0 \b\fs36\lang1033\langfe1033\kerning36\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 File Documentation}{\pard\plain \ltrpar\s1\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel0\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs36\alang1025 
\ltrch\fcs0 \b\v\fs36\lang1033\langfe1033\kerning36\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 File Documentation}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Armanipulator_Firmware.ino File Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \tcl\hich\af0\dbch\af31505\loch\f0 2\hich\af0\dbch\af31505\loch\f0 Armanipulator_Firmware.ino}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Armanipulator_Firmware.ino}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 {\*\bkmkstart AAAAAAAABT}{\*\bkmkend AAAAAAAABT}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Base file for the arduino sketch. }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include <HardwareSerial.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include <WString.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include "cpu_map.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include "Controller.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include "StepperDriver/src/BasicStepperDriver.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Include dependency graph for Armanipulator_Firmware.ino:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard \ltrpar\qc \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 {\field{\*\fldinst {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
INCLUDEPICTURE "d8/d76/_armanipulator___firmware_8ino__incl.png" \\d \\*MERGEFORMAT\hich\af0\dbch\af31505\loch\f0  \\x \\y}}{\fldrslt {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Functions
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 void }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAE" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410045000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 setup}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  (){\*\bkmkstart AAAAAAAAAE}{\*\bkmkend AAAAAAAAAE}
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 One-time initalization f\hich\af0\dbch\af31505\loch\f0 
unction The setup function is one of the required functions in an arduino sketch in order for it to work. This function serves as a "container" for all functions and operations that is to be run once, unless the RESET button is activated. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 void }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK\hich\af0\dbch\af31505\loch\f0   \\l "AAAAAAAAAF" }{\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410046000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 loop}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  (){\*\bkmkstart AAAAAAAAAF}{\*\bkmkend AAAAAAAAAF}
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
Main firmware loop The loop function is the other requried function in an arduino sketch in order for it to compile. This function serves as a contianer for all functions and operations that is to be repeate\hich\af0\dbch\af31505\loch\f0 
d until the MCU receives no power or the RESET button is activated. 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Variables
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAC" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410043000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  * }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAD" }{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410044000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
mainController}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Base file for the arduino sketch. 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Variable Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 mainController\:Armanipulator_Firmware.ino}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Armanipulator_Firmware.ino\:mainController}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\field{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1  HYPERLINK  \\l "AAAAAAAAAC" }{
\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410043000000}}}{\fldrslt {\rtlch\fcs1 \af1 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 * mainController
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAD}{\*\bkmkend AAAAAAAAAD}\hich\af0\dbch\af31505\loch\f0 Pointer to the }{\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAC" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410043000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  Object 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABV" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420056000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 13}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABU" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420055000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Armanipulator_Firmware.ino}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Armanipulator_Firmware.ino
\par }\pard\plain \ltrpar\s31\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\af2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2     1 
\par \hich\af2\dbch\af31505\loch\f2     5 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include <HardwareSerial.h>}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2     6 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include <WString.h>}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2     7 
\par \hich\af2\dbch\af31505\loch\f2     8 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include "}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\
l "AAAAAAAAAA" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410041000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 cpu_map.h}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2     9 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include "}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\
l "AAAAAAAAAB" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410042000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 Controller.h}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    10 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include "StepperDriver/src/BasicStepperDriver.h"}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    11 
\par \hich\af2\dbch\af31505\loch\f2    12 
\par \hich\af2\dbch\af31505\loch\f2    13 }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAC"\hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410043000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 * }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAD" }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410044000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 mainController
}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;                     
\par \hich\af2\dbch\af31505\loch\f2    20 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 void}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAE" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410045000000}}}{\fldrslt {
\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 setup}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 () \{
\par \hich\af2\dbch\af31505\loch\f2    21     Serial.begin(115200);                           }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Open serial comms}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    22     Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Success"}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );      
\hich\af2\dbch\af31505\loch\f2                 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //This implies the serial connection opened successfully}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    23     Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Enter command"}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );                }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Prompt user to enter commands for parsing}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    24     }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAD" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410044000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 mainController}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 new}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAA\hich\af2\dbch\af31505\loch\f2 AAAAAAC" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410043000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ();              }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Create a new Controller object on the heap, initialize it, then have mainController point to it}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    25 \}
\par \hich\af2\dbch\af31505\loch\f2    26 
\par \hich\af2\dbch\af31505\loch\f2    27 
\par \hich\af2\dbch\af31505\loch\f2    33 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 void}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAF" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410046000000}}}{\fldrslt {
\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 loop}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 () \{
\par \hich\af2\dbch\af31505\loch\f2    34     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (Serial.available() > 0) \{       
\hich\af2\dbch\af31505\loch\f2         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Wait for serial input}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    35         String serialIn = Serial.readString();  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Capture serial input}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    36         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAD" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410044000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 mainController}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAG" }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410047000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 parseSerial}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 (serialIn);  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Parse serial input}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    37         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAD" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410044000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 mainController}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAH" }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410048000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 printExec}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ();            }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Print parsed serial input (debugging)}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    38         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAD" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410044000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 mainController}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAI" }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410049000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 executeCmd}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ();           }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Execute the parsed input}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    39     \}
\par \hich\af2\dbch\af31505\loch\f2    40 \}
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 
\ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Controller.cpp File Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \tcl\hich\af0\dbch\af31505\loch\f0 2\hich\af0\dbch\af31505\loch\f0 Controller.cpp}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.cpp}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 {\*\bkmkstart AAAAAAAABW}{\*\bkmkend AAAAAAAABW}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Source File for the }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAC" }{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410043000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  Class Created on: May 11, 2019 Author: FaceF. }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include "Controller.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include "cpu_map.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Include dependency graph for Controller.cpp:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard \ltrpar\qc \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 {\field{\*\fldinst {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
INCLUDEPICTURE "d0/d58/_controller_8cpp__incl.png" \\d \\*MERGEFORMAT\hich\af0\dbch\af31505\loch\f0  \\x \\y}}{\fldrslt {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Variables
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABB" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420042000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller::Arm_Command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  * }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAK" }{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004b000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
currentCmd}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 BasicStepperDriver * }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAL" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004c000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 rotateDriver}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 BasicStepperDriver * }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAM" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004d000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 grabDriver}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 B\hich\af0\dbch\af31505\loch\f0 asicStepperDriver * }{\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAN" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004e000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 extendDriver}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Source File for the }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAC" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410043000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  Class Created on: May 11, 2019 Author: FaceF. 

\par 
\par \hich\af0\dbch\af31505\loch\f0 Definition in file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABX" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420058000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.cp\hich\af0\dbch\af31505\loch\f0 p}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Variable Documentation
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 currentCmd\:Controller.cpp}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 \b\v\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Controller.cpp\:currentCmd}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\field{\*\fldinst {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1  HYPERLINK  \\l "AAAAAAAABB" }{\rtlch\fcs1 \af1 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420042000000}}}{\fldrslt {\rtlch\fcs1 \af1 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af1\dbch\af31505\loch\f1 
Controller::Arm_Command}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 * currentCmd
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAK}{\*\bkmkend AAAAAAAAAK}\hich\af0\dbch\af31505\loch\f0 Pointer to the Arm_Command struct in use 

\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l\hich\af0\dbch\af31505\loch\f0  "AAAAAAAABY" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420059000000}}
}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 11}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABX" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420058000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.cpp}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 extendDriver\:Controller.cpp}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Controller.cpp\:extendDriver}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 BasicStepperDriver* extendDriver
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAN}{\*\bkmkend AAAAAAAAAN}\hich\af0\dbch\af31505\loch\f0 
Pointer to the stepper driver responsible for arm extension 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABZ" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042005a000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 14}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABX" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420058000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.cpp}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 grabDriver\:Controller.cpp}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Controller.cpp\:grabDriver}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 BasicStepperDriver* grabDriver
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAM}{\*\bkmkend AAAAAAAAAM}\hich\af0\dbch\af31505\loch\f0 Pointer to the stepper driver re
\hich\af0\dbch\af31505\loch\f0 sponsible for grab motions 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Definition at line }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAACA" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100430041000000}}}{\fldrslt {\rtlch\fcs1 \af0 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 13}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  of file }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABX" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420058000000}}}{\fldrslt {
\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.cpp}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 .
\par }\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 
\b\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 rotateDriver\:Controller.cpp}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\s4\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }
\faauto\outlinelevel3\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs20\alang1025 \ltrch\fcs0 \b\v\fs20\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 
\hich\af1\dbch\af31505\loch\f1 Controller.cpp\:rotateDriver}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 BasicStepperDriver* rotateDriver
\par }\pard\plain \ltrpar\s24\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0\pararsid291540 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 {\*\bkmkstart AAAAAAAAAL}{\*\bkmkend AAAAAAAAAL}\hich\af0\dbch\af31505\loch\f0 
Pointer to the Stepper Driver responsible for wrist rotation 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Controller.cpp
\par }\pard\plain \ltrpar\s31\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\af2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  \hich\af2\dbch\af31505\loch\f2    1 
\par \hich\af2\dbch\af31505\loch\f2     7 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Include Me pls}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2     8 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include "}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\
l "AAAAAAA\hich\af2\dbch\af31505\loch\f2 AAB" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410042000000}}}{\fldrslt {\rtlch\fcs1 \af2 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller.h}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2     9 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include "}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\
l "AAAAAAAAAA" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410041000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 cpu_map.h}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    10 
\par \hich\af2\dbch\af31505\loch\f2    11 }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAJ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller::Arm_Command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 * }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAK" }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004b000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 currentCmd}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;                
\par \hich\af2\dbch\af31505\loch\f2    12 BasicStepperDriver* }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAA\hich\af2\dbch\af31505\loch\f2 AAAL" }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004c000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 rotateDriver}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;                   
\par \hich\af2\dbch\af31505\loch\f2    13 BasicStepperDriver* }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAM" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004d000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 grabDriver}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;                     
\par \hich\af2\dbch\af31505\loch\f2    14 BasicStepperDriver* }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAN" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004e000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 extendDriver}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;                   
\par \hich\af2\dbch\af31505\loch\f2    15 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Bob the builder}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    16 }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYP\hich\af2\dbch\af31505\loch\f2 ERLINK  \\l "AAAAAAAAAO" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004f000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller::Controller}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 () \{
\par \hich\af2\dbch\af31505\loch\f2    17     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Init the motors}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    18     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Declare Motor Pinouts}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    19     rotateDriver = }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 new}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  BasicStepperDriver(}
{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAP" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410050000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 MotorConfig::MOTOR_STEPS}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAQ" }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410051000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Pinout:
\hich\af2\dbch\af31505\loch\f2 :WRIST_ROT_DIR}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAR" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410052000000}}}{\fldrslt {\rtlch\fcs1 \af2 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Pinout::WRIST_ROT_STEP}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );
\par \hich\af2\dbch\af31505\loch\f2    20     grabDriver = }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 new}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  BasicStepperDriver(}
{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAP" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410050000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 MotorConfig::MOTOR_STEPS}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAS" }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410053000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
Pinout::GRIP_DIR}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\
l "AAAAAAAAAT" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410054000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 Pinout::GRIP_STEP}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );
\par \hich\af2\dbch\af31505\loch\f2    21     extendDriver = }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 new}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  BasicStepperDriver(}
{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAP" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410050000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 MotorConfig::MOTOR_STEPS}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAU" }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410055000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
Pinout::EXTEND_DIR}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  
\\l "AAAAAAAAAV" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410056000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 Pinout::EXTEND_STEP}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );
\par \hich\af2\dbch\af31505\loch\f2    22 
\par \hich\af2\dbch\af31505\loch\f2    23     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Start the motors}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    24     rotateDriver->begin(}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAW" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410057000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 MotorConfig::MOTOR_RPM}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAX" }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410058000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
MotorConfig::MICROSTEPS}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );
\par \hich\af2\dbch\af31505\loch\f2    25     grabDriver->begin(}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAW" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410057000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 MotorConfig::MOTOR_RPM}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\\hich\af2\dbch\af31505\loch\f2 
l "AAAAAAAAAX" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410058000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 MotorConfig::MICROSTEPS}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );
\par \hich\af2\dbch\af31505\loch\f2    26     extendDriver->begin(}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAW" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410057000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 MotorConfig::MOTOR_RPM}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAX" }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410058000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
MotorConfig::MICROSTEPS}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );
\par \hich\af2\dbch\af31505\loch\f2    27 
\par \hich\af2\dbch\af31505\loch\f2    28     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Init the struct as an error struct (If executeCMD \hich\af2\dbch\af31505\loch\f2 
is called before parseSerial, error is returned intentionally)}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    29     }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAK" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004b000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 currentCmd}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 new}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAJ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Arm_Command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \{\hich\af2\dbch\af31505\loch\f2 Controller::Arm_Operation::ERROR, 1\};
\par \hich\af2\dbch\af31505\loch\f2    30 \}
\par \hich\af2\dbch\af31505\loch\f2    31 
\par \hich\af2\dbch\af31505\loch\f2    32 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //DESTROY THE CHILD. CORRUPT THEM\hich\af2\dbch\af31505\loch\f2  ALL}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    33 }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAY" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410059000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller::~Controller}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 () \{
\par \hich\af2\dbch\af31505\loch\f2    34 
\par \hich\af2\dbch\af31505\loch\f2    35 \}
\par \hich\af2\dbch\af31505\loch\f2    36 
\par \hich\af2\dbch\af31505\loch\f2    37 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Getters and Setters}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    38 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Arm_Command}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    39 }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAJ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller::Arm_Command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 * }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
Controller::getCommand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 (\hich\af2\dbch\af31505\loch\f2 ) \{
\par \hich\af2\dbch\af31505\loch\f2    40     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 return}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAK" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004b000000}}
}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 currentCmd}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2    41 \}
\par \hich\af2\dbch\af31505\loch\f2    42 
\par \hich\af2\dbch\af31505\loch\f2    43 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 void}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABA" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420041000000}}}{\fldrslt {
\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller::setCommand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 (}{\field{\*\fldinst {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAJ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller::Arm_Command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 * cmd) \{
\par \hich\af2\dbch\af31505\loch\f2    44     }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAK" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004b000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 currentCmd}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = cmd;
\par \hich\af2\dbch\af31505\loch\f2    45 \}
\par \hich\af2\dbch\af31505\loch\f2    46 
\par \hich\af2\dbch\af31505\loch\f2    47 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 void}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAG" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410047000000}}}{\fldrslt {
\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller::parseSerial}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 (String rawinput) \{

\par \hich\af2\dbch\af31505\loch\f2    48     }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAJ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Arm_Command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 * out = }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 new}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABB" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420042000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Arm_Command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ();
\par \hich\af2\dbch\af31505\loch\f2    49 
\par \hich\af2\dbch\af31505\loch\f2    50     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //This is what we e\hich\af2\dbch\af31505\loch\f2 xpect in terms of input}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    51     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Any commands related to rotation will start with an 'r' or 'R', then followed by a double indicating revolutions}{\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    52     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Any commands related to gripping will start with a 'g' or 'G', then followed by a 0 or 1. Other values will trigger an exception
}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    53     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Any commands related to extending the arm will start with an 'e' or 'E', then followed by a double indicating mot
\hich\af2\dbch\af31505\loch\f2 or rotation. We will assert that the value is between -1 and 1 for now}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    54     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Any unrecognized letter will return the ERROR enum and 1 as the value. Serial should display an error message, or trigger an exception}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    55     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (rawinput.charAt(0) == }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cf10\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 'r\hich\af2\dbch\af31505\loch\f2 '}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  || rawinput.charAt(0) == }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf10\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 'R'}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ) \{
\par \hich\af2\dbch\af31505\loch\f2    56         out->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABC" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420043000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 op}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = Controller::Arm_Operation::ROTATE;
\par \hich\af2\dbch\af31505\loch\f2    57         out->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABD" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420044000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 value}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = atof(rawinput.substring(1, rawinput.length()).c_str());                   \hich\af2\dbch\af31505\loch\f2      }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 //Extract Value from command string}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    58     \} }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 else}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (rawinput.charAt(0) == }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf10\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 'g'}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  || rawinput.charAt(0) == }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf10\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 'G'}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 ) \{
\par \hich\af2\dbch\af31505\loch\f2    59         out->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABC" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420043000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 op}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = Controller::Arm_Operation::GRAB;
\par \hich\af2\dbch\af31505\loch\f2    60         out->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABD" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420044000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 v\hich\af2\dbch\af31505\loch\f2 alue}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = atof(rawinput.substring(1, rawinput.length()).c_str());                        }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 //Extract Value from command string}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    61     \} }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 else}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (rawinput.charAt(0) == }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf10\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 'e'}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  || rawinput.charAt(0) == }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf10\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 'E'}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 ) \{
\par \hich\af2\dbch\af31505\loch\f2    62         out->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABC" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420043000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 op}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = Controller::Arm_Operation::EXTEND;
\par \hich\af2\dbch\af31505\loch\f2    63         out->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABD" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420044000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 value}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = atof(rawinput.substring(1, rawinput.length()).c_str());                        }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Extract Value from command string}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    64     \} }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 else}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (rawinput.charAt(0) == }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf10\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 'm
\hich\af2\dbch\af31505\loch\f2 '}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  || rawinput.charAt(0) == }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf10\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 'M'}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ) \{
\par \hich\af2\dbch\af31505\loch\f2    65         out->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABC" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420043000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 op}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = Controller::Arm_Operation::MICROSTEPS;
\par \hich\af2\dbch\af31505\loch\f2    66         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Special Extract Value related to enum}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    67 
\par \hich\af2\dbch\af31505\loch\f2    68     \} }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 else}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  \{
\par \hich\af2\dbch\af31505\loch\f2    69         out->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABC" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420043000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 o\hich\af2\dbch\af31505\loch\f2 p}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = Controller::Arm_Operation::ERROR;
\par \hich\af2\dbch\af31505\loch\f2    70         out->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABD" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420044000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 value}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = 1;
\par \hich\af2\dbch\af31505\loch\f2    71     \}
\par \hich\af2\dbch\af31505\loch\f2    72     }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAK" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004b000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 currentCmd}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = out;
\par \hich\af2\dbch\af31505\loch\f2    73 \}
\par \hich\af2\dbch\af31505\loch\f2    74 
\par \hich\af2\dbch\af31505\loch\f2    75 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 void}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAH" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410048000000}}}{\fldrslt {
\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller::printExec}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 () \{
\par \hich\af2\dbch\af31505\loch\f2    76     }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABE" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420045000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller::Arm_Operation}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  plsdo = this->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABC" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420043000000}}}{\fldrslt {\rtlch\fcs1 \af2 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 op}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;                                       }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Get the Arm_Operation enum from the}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    77     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 switch}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (plsdo) \{
                                                                                }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Figure out which command was extracted}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 

\par \hich\af2\dbch\af31505\loch\f2    78     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
 Controller::Arm_Operation::ROTATE:                                                         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //The command is to\hich\af2\dbch\af31505\loch\f2  rotate the wrist}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    79         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Command: Rotate"}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
);                                                          }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print out the command name}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    80         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Value: "}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  + String(this->}
{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value));                              }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Print out the command value}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    81         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ""}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
);                                                                         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Newline to seperate output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    82         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2    83     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  Controller::A\hich\af2\dbch\af31505\loch\f2 
rm_Operation::GRAB:                                                           }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //The command is to do the grabby hand}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    84         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Command: Grab"}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
);                                                            }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print out the command name}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    8\hich\af2\dbch\af31505\loch\f2 5         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Value: "}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2  + String(this->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value));                              }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Print out the command value}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    86         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ""}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
);                                                            \hich\af2\dbch\af31505\loch\f2              }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Newline to seperate output}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    87         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2    88     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
 Controller::Arm_Operation::EXTEND:                                                         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //The Command is to extend the arm}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    89         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Command: Extend"}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );    
\hich\af2\dbch\af31505\loch\f2                                                       }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print out the command name}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    90         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Value: "}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  + String(this->}
{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value));                              }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Print out the command value}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    91 \hich\af2\dbch\af31505\loch\f2         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ""}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 );                                                                         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Newline to seperate output}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    92         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2    93     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  Controller::Arm_Operation::MICROSTEPS:
\par \hich\af2\dbch\af31505\loch\f2    94         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Microsteps should be parsed diffenre\hich\af2\dbch\af31505\loch\f2 ntly}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 

\par \hich\af2\dbch\af31505\loch\f2    95         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2    96     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
 Controller::Arm_Operation::ERROR:                                                          }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //The command is an error}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 

\par \hich\af2\dbch\af31505\loch\f2    97         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Command: Error"}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
);                                                   \hich\af2\dbch\af31505\loch\f2         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print out the command name}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 

\par \hich\af2\dbch\af31505\loch\f2    98         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Value: "}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  + String(this->}
{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value));                              }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
//Print out the command value}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    99         Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ""}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
);                                                                         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Newline to seperate output}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   100         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2   101     \}
\par \hich\af2\dbch\af31505\loch\f2   102 \}
\par \hich\af2\dbch\af31505\loch\f2   103 
\par \hich\af2\dbch\af31505\loch\f2   104 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Execute Order 66}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   105 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 void}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAI" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410049000000}}}{\fldrslt {
\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller::executeCmd}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 () \{
\par \hich\af2\dbch\af31505\loch\f2   106     }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABE" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420045000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller::Arm_Operation}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  cmdop = this->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABC" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420043000000}}}{\fldrslt {\rtlch\fcs1 \af2 
\ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 op}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;                                       }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Extract the Arm_Operation enum stored in this controller object}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2  \hich\af2\dbch\af31505\loch\f2  107     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //TODO: Check efficiency of using a switch statement instead of an if/else chain}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   108     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //See Jump Tables and low-level intricacies produced by AVR}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   109     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 switch}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (cmdop) \{\hich\af2\dbch\af31505\loch\f2 
                                                                                }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //What is the command}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   110     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
 Controller::Arm_Operation::ROTATE:                                                         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Rotate the wrist}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   111         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (this->}{\field{\*\fldinst {\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPE\hich\af2\dbch\af31505\loch\f2 RLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value > 1 || this->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\
l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value < -1) \{                      }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Check the bounds of the value}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   112             Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Error: Value for Wrist Rotation commands should be \hich\af2\dbch\af31505\loch\f2 between -1 and 1"}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print an error message and give explanation}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   113             }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 return}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
;                                                                                 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Exits to the main loop if bounds are not met}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   114         \}
\par \hich\af2\dbch\af31505\loch\f2   115         rotate\hich\af2\dbch\af31505\loch\f2 Driver->move(}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAK" }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004b000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 currentCmd}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABD" }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420044000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 value}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  * 200);                                                }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Otherwise, perform the movement}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   116         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2   117     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  Controller::Arm_Operation::GRAB:      
\hich\af2\dbch\af31505\loch\f2                                                      }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Do the grabby hand}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   118         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (this->}{\field{\*\fldinst {\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value != 1 || this->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\
l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value != -1) \{                    }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Bounds check\hich\af2\dbch\af31505\loch\f2 ing, but stricter (Decimal values indicate a partial oepning of the hand, which us not the best practice}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 

\par \hich\af2\dbch\af31505\loch\f2   119             Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Error: Value for Grab commands should be either -1 or 1"}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 );              }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print an error message and give explanation}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   120             }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 return}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
;                                                                                 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Exits to the main loop if bounds are not met}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   121         \}
\par \hich\af2\dbch\af31505\loch\f2   122         grabDriver->move(}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAK" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004b000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 currentCmd}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\\hich\af2\dbch\af31505\loch\f2 
l "AAAAAAAABD" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420044000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 value}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  * 60);                                                   }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Do the grab (set value, motion depends on sign))}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   123         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2   124     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
 Controller::Arm_Operation::EXTEND:                                                     \hich\af2\dbch\af31505\loch\f2     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Extend the arm!}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   125         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 if}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  (this->}{\field{\*\fldinst {\rtlch\fcs1 
\af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value > 1 || this->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\
l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 getCommand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ()->value < -1) \{                      }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Bounds checking, but not strict (arm should extend to variable l\hich\af2\dbch\af31505\loch\f2 engths}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   126             Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Error: Value for Arm Extension commands should be between -1 and 1"}{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );   }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print an error message and give explanation}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   127             }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 return}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
;                                                                        \hich\af2\dbch\af31505\loch\f2          }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Exits to the main loop if bounds are not met}{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   128         \}
\par \hich\af2\dbch\af31505\loch\f2   129         extendDriver->move(}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAK" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004b000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 currentCmd}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ->}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABD" }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420044000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 value}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 );                                                      }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 //Extend the arm}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   130         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2   131     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  Controller::Arm_Operation::MICROSTEPS:
\par \hich\af2\dbch\af31505\loch\f2   132         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Empty for now}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   133         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2   134     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 case}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 
 Controller::Arm_Operation::ERROR:                                                          }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //He's Dead, Jim!}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   135\hich\af2\dbch\af31505\loch\f2          Serial.println(}{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf19\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "Error, Unrecognized Command"}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 );                                              }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Print out an error message}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   136         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 break}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2   137 
\par \hich\af2\dbch\af31505\loch\f2   138     \}
\par \hich\af2\dbch\af31505\loch\f2   139 \}
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 
\ltrch\fcs0 \b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Controller.h File Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \tcl\hich\af0\dbch\af31505\loch\f0 2\hich\af0\dbch\af31505\loch\f0 Controller.h}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller.h}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 {\*\bkmkstart AAAAAAAAAB}{\*\bkmkend AAAAAAAAAB}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Contains methods for controlling the motors and parsing input. }{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s25\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include <WString.h>}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include "StepperDriver/src/BasicStepperDriver.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }{\rtlch\fcs1 \af2 \ltrch\fcs0 \f2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include "cpu_map.h"}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Include dependency graph for Controller.h:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard \ltrpar\qc \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 {\field{\*\fldinst {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 INCLUDEPICTURE "d8/d7
\hich\af0\dbch\af31505\loch\f0 f/_controller_8h__incl.png" \\d \\*MERGEFORMAT\hich\af0\dbch\af31505\loch\f0  \\x \\y}}{\fldrslt {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 This graph shows which files directly or indirectly include this file:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard \ltrpar\qc \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 {\field{\*\fldinst {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
INCLUDEPICTURE "d0/d7e/_controller_8h__dep__incl.png" \\d \\*MERGEFORMAT\hich\af0\dbch\af31505\loch\f0  \\x \\y}}{\fldrslt {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Classes
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 class }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAC" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410043000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Controller}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
The class-object used to interface between the serial interface and the stepper motor drivers. }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 struct }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAAAJ"\hich\af0\dbch\af31505\loch\f0  }{\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004a000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
Controller::arm_command}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 The structure used to define the overall instruction parsed from serial input. }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 
\fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Contains methods for controlling the motors and parsing input. 
\par 
\par }\pard \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0\pararsid291540 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 
\par 
\par 
\par 
\par 
\par 
\par 
\par 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540\charrsid291540 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 C\hich\af1\dbch\af31505\loch\f1 ontroller.h
\par }\pard\plain \ltrpar\s31\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 
\fs16\lang1033\langfe1033\loch\af2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2     1 
\par \hich\af2\dbch\af31505\loch\f2     6 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #ifndef CONTROLLER_H_}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2     7 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #define CONTROLLER_H_}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2     8 
\par \hich\af2\dbch\af31505\loch\f2     9 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Includes}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    10 
\par \hich\af2\dbch\af31505\loch\f2    11 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include <WString.h>}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2         }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Arduino String Library (because C strings are not fun)}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    12 
\par \hich\af2\dbch\af31505\loch\f2    13 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include "StepperDriver/src/BasicStepperD\hich\af2\dbch\af31505\loch\f2 river.h"}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 

\par \hich\af2\dbch\af31505\loch\f2    14 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #include "}{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\
l "AAAAAAAAAA" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410041000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 cpu_map.h}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 "}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    15 
\par \hich\af2\dbch\af31505\loch\f2    20 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 class }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAC" }
{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410043000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  \{
\par \hich\af2\dbch\af31505\loch\f2    21 
\par \hich\af2\dbch\af31505\loch\f2    22 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 public}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 :
\par \hich\af2\dbch\af31505\loch\f2    23 
\par \hich\af2\dbch\af31505\loch\f2    28     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 typedef}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 enum}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  \{
\par \hich\af2\dbch\af31505\loch\f2    29         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABF" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420046000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ROTATE}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , 
\par \hich\af2\dbch\af31505\loch\f2    30         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPE\hich\af2\dbch\af31505\loch\f2 RLINK  \\l "AAAAAAAABG" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420047000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 GRAB}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , 
\par \hich\af2\dbch\af31505\loch\f2    31         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABH" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420048000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 EXTEND}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , 
\par \hich\af2\dbch\af31505\loch\f2    32         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABI" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420049000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 MICROSTEPS}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 , 
\par \hich\af2\dbch\af31505\loch\f2    33         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABJ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ERROR}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  
\par \hich\af2\dbch\af31505\loch\f2    34     \} }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABE" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420045000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Arm_Operation}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2  \hich\af2\dbch\af31505\loch\f2   35 
\par \hich\af2\dbch\af31505\loch\f2    42     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 typedef}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 enum}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\
l "AAAAAAAABK" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004b000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 microsteps}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  \{
\par \hich\af2\dbch\af31505\loch\f2    43         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABL" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004c000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 HALF}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ,          
\par \hich\af2\dbch\af31505\loch\f2    44         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABM" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004d000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 QUARTER}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ,       
\par \hich\af2\dbch\af31505\loch\f2    45         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABN" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004e000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 EIGTH}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ,         
\par \hich\af2\dbch\af31505\loch\f2    46         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABO" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410042004f000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 SIXTEENTH}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ,    
\par \hich\af2\dbch\af31505\loch\f2    47         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABP" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420050000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 THIRTY_SECOND}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  
\par \hich\af2\dbch\af31505\loch\f2    48     \} }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABQ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420051000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Microsteps}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2    49 
\par \hich\af2\dbch\af31505\loch\f2    58     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 typedef}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 struct }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAJ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 arm_command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  \{
\par \hich\af2\dbch\af31505\loch\f2    5\hich\af2\dbch\af31505\loch\f2 9         }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABE" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420045000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller::Arm_Operation}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABC" }{
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420043000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 op}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ; 
\par \hich\af2\dbch\af31505\loch\f2    60         }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 double}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABD" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420044000000}}
}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 value}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ; 
\par \hich\af2\dbch\af31505\loch\f2    61     \} }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABB" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420042000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Arm_Command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ;
\par \hich\af2\dbch\af31505\loch\f2    62 
\par \hich\af2\dbch\af31505\loch\f2    63     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Constructor/Destru\hich\af2\dbch\af31505\loch\f2 ctor}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    69     }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAO" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004f000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Controller}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ();
\par \hich\af2\dbch\af31505\loch\f2    70 
\par \hich\af2\dbch\af31505\loch\f2    75     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 virtual}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAY" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410059000000}}
}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ~Controller}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ();
\par \hich\af2\dbch\af31505\loch\f2    76 
\par \hich\af2\dbch\af31505\loch\f2    77     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Parser Related Methods}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    89     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 void}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAG" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410047000000}}
}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 parseSerial}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 (String rawinput);

\par \hich\af2\dbch\af31505\loch\f2    95  \hich\af2\dbch\af31505\loch\f2    }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 void}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }
{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAH" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410048000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 printExec}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ();
\par \hich\af2\dbch\af31505\loch\f2    96 
\par \hich\af2\dbch\af31505\loch\f2    97     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Do stuff methods}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   103     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 void}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAI" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410049000000}}
}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 executeCmd}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ();
\par \hich\af2\dbch\af31505\loch\f2   104 
\par \hich\af2\dbch\af31505\loch\f2   105     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Getter & Setter for variables}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   106     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Arm_Command cmd}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   111     }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAA\hich\af2\dbch\af31505\loch\f2 AAAAJ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Arm_Command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 * }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAZ" }{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041005a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 getCommand}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 ();
\par \hich\af2\dbch\af31505\loch\f2   112 
\par \hich\af2\dbch\af31505\loch\f2   117     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 void}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABA" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420041000000}}
}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 setCommand}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 (}{\field{\*\fldinst {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAJ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Arm_Command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 * cmd);
\par \hich\af2\dbch\af31505\loch\f2   118 
\par \hich\af2\dbch\af31505\loch\f2   119     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Private Vars}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2   120 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 private}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 :
\par \hich\af2\dbch\af31505\loch\f2   124     }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\\hich\af2\dbch\af31505\loch\f2 l "AAAAAAAAAJ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 
{\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b0000004100410041004100410041004100410041004a000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 Arm_Command}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 * currentCmd;
\par \hich\af2\dbch\af31505\loch\f2   125 
\par \hich\af2\dbch\af31505\loch\f2   130     BasicStepperDriver* rotateDriver;
\par \hich\af2\dbch\af31505\loch\f2   131 
\par \hich\af2\dbch\af31505\loch\f2   136     BasicStepperDriver* grabDriver;
\par \hich\af2\dbch\af31505\loch\f2   137 
\par \hich\af2\dbch\af31505\loch\f2   142     BasicStepperDriver* extendDriver;
\par \hich\af2\dbch\af31505\loch\f2   143 \};
\par \hich\af2\dbch\af31505\loch\f2   144 
\par \hich\af2\dbch\af31505\loch\f2   145 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #endif }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 /* CONTROLLER_H_ */}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin0\itap0\pararsid291540 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 
\par 
\par 
\par 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 cpu_map.h File Reference
\par }\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 
{\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\tc {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \tcl\hich\af0\dbch\af31505\loch\f0 2\hich\af0\dbch\af31505\loch\f0 cpu_map.h}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs24\alang1025 \ltrch\fcs0 
\v\fs24\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\xe {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 cpu_map.h}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 {\*\bkmkstart AAAAAAAAAA}{\*\bkmkend AAAAAAAAAA}
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Pin mapping and common configuration Created: 4/24/2019 9:38:26 PM Author: Alex Westerman Used to define pins in relation to the stepper motor drivers. }{\rtlch\fcs1 
\af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Th\hich\af0\dbch\af31505\loch\f0 is graph shows which files directly or indirectly include this file:}{\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard \ltrpar\qc \li0\ri0\nowidctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\rin0\lin0\itap0\pararsid291540 {\field{\*\fldinst {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 
INCLUDEPICTURE "d2/da9/cpu__map_8h__dep__incl.png" \\d \\*MERGEFORMAT\hich\af0\dbch\af31505\loch\f0  \\x \\y}}{\fldrslt {\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 }}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0\afs24 
\ltrch\fcs0 \fs24\insrsid14245560\charrsid291540 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 C\hich\af1\dbch\af31505\loch\f1 lasses
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 class }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABR" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420052000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Pinout}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault{\*\pn \pnlvlcont\ilvl0\ls0\pnrnot0\pndec }\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 
\fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Contains the pin definitions of the motor drivers and any other relevant pins. }{
\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par {\pntext\pard\plain\ltrpar \s87 \rtlch\fcs1 \af0\afs20 \ltrch\fcs0 \f3\fs20 \loch\af3\dbch\af31505\hich\f3 \'b7\tab}}\pard\plain \ltrpar\s87\ql \fi-360\li360\ri0\widctlpar\jclisttab\tx360\wrapdefault{\*\pn \pnlvlblt\ilvl0\ls1\pnrnot0
\pnf3\pnstart1\pnindent360\pnsp120\pnhang {\pntxtb \'b7}}\faauto\ls1\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 
\ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 class }{\field{\*\fldinst {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0  HYPERLINK  \\l "AAAAAAAABS" }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420053000000}}}{\fldrslt {\rtlch\fcs1 \af0 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 MotorConfig}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\s46\qj \li360\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\adjustright\rin0\lin360\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 
\ai\af0 \ltrch\fcs0 \i\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Contains constants related to motor configuration. }{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }\pard\plain \ltrpar\ql \li0\ri0\widctlpar\brdrb\brdrs\brdrw5\brsp20 \wrapdefault\faauto\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af0\afs24 \ltrch\fcs0 \fs24\insrsid14245560 
\par }\pard\plain \ltrpar\s3\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel2\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs24\alang1025 \ltrch\fcs0 
\b\fs24\lang1033\langfe1033\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 Detailed Description
\par }\pard\plain \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0 \rtlch\fcs1 \af0\afs22\alang1025 \ltrch\fcs0 \fs22\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 
\insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Pin mapping and common configuration}{\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid291540 
\par }\pard \ltrpar\s24\qj \li0\ri0\sb30\sa60\widctlpar\wrapdefault\faauto\rin0\lin0\itap0\pararsid291540 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 \hich\af0\dbch\af31505\loch\f0 Used to define pins in relation to the stepper motor drivers. }{\rtlch\fcs1 
\af0 \ltrch\fcs0 \insrsid14245560\charrsid291540 
\par }\pard\plain \ltrpar\s2\ql \li0\ri0\sb240\sa60\keepn\widctlpar\wrapdefault\faauto\outlinelevel1\adjustright\rin0\lin0\itap0 \rtlch\fcs1 \ab\af1\afs28\alang1025 \ltrch\fcs0 
\b\fs28\lang1033\langfe1033\kerning28\loch\af1\hich\af1\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af1 \ltrch\fcs0 \insrsid14245560 \hich\af1\dbch\af31505\loch\f1 c\hich\af1\dbch\af31505\loch\f1 pu_map.h
\par }\pard\plain \ltrpar\s31\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0 \shading1000\cbpat8 \rtlch\fcs1 \af2\afs16\alang1025 \ltrch\fcs0 \fs16\lang1033\langfe1033\loch\af2\hich\af2\dbch\af31505\cgrid\langnp1033\langfenp1033 {
\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2     1 
\par \hich\af2\dbch\af31505\loch\f2     8 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #ifndef CPU_MAP}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2  \hich\af2\dbch\af31505\loch\f2    9 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #define CPU_MAP}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    10 
\par \hich\af2\dbch\af31505\loch\f2    14 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 class }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAABR" }
{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420052000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 
\hich\af2\dbch\af31505\loch\f2 Pinout}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  \{
\par \hich\af2\dbch\af31505\loch\f2    15 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 public}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 :
\par \hich\af2\dbch\af31505\loch\f2    16 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Define Wrist Driver Pins}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    17     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 const}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 static}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 short}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAR" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410052000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 WRIST_ROT_STEP}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = 2;      
\par \hich\af2\dbch\af31505\loch\f2    18     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 const}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 static}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 short}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l\hich\af2\dbch\af31505\loch\f2  "AAAAAAAAAQ" }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410051000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 WRIST_ROT_DIR}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = 3;       
\par \hich\af2\dbch\af31505\loch\f2    20 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Define Grip Driver Pins}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    21     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 const}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 static}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 short}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAT" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410054000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 GRIP_STEP}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = 4;           
\par \hich\af2\dbch\af31505\loch\f2    22     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 const}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 static}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 short}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAS" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410053000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 GRIP_DIR}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj 
{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = 5;            
\par \hich\af2\dbch\af31505\loch\f2    24 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf13\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 //Define Arm Motion Pins}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 
\par \hich\af2\dbch\af31505\loch\f2    25 
\par \hich\af2\dbch\af31505\loch\f2    26     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 const}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 static}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 short}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAV" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410056000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 EXTEND_STEP}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = 6;         
\par \hich\af2\dbch\af31505\loch\f2    27     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 const}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 static}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 short}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAU" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410055000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 EXTEND_DIR}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = 7;          
\par \hich\af2\dbch\af31505\loch\f2    29 \};
\par \hich\af2\dbch\af31505\loch\f2    30 
\par \hich\af2\dbch\af31505\loch\f2    34 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 class }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAA
\hich\af2\dbch\af31505\loch\f2 BS" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100420053000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 
\ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 MotorConfig}}}\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  \{
\par \hich\af2\dbch\af31505\loch\f2    35 }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 public}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2 :
\par \hich\af2\dbch\af31505\loch\f2    36     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 const}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 static}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 short}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAP" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410050000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 MOTOR_STEPS}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = 200;       
\par \hich\af2\dbch\af31505\loch\f2    37     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 const}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 static}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 short}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\l "AAAAAAAAAX" }{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid291540 {\*\datafield 
08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410058000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 MICROSTEPS}}}\sectd \ltrsect
\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = 1;          
\par \hich\af2\dbch\af31505\loch\f2    38     }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 const}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf11\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 static}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\rtlch\fcs1 \af2 \ltrch\fcs0 \cf21\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 short}{\rtlch\fcs1 \af2 
\ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  }{\field{\*\fldinst {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  HYPERLINK  \\\hich\af2\dbch\af31505\loch\f2 l "AAAAAAAAAW" }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\insrsid291540 {\*\datafield 08d0c9ea79f9bace118c8200aa004ba90b02000000080000000b00000041004100410041004100410041004100410057000000}}}{\fldrslt {\rtlch\fcs1 \af2 \ltrch\fcs0 \ul\cf2\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 MOTOR_RPM}}}
\sectd \ltrsect\linex0\sectdefaultcl\sftnbj {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2  = 50;          
\par \hich\af2\dbch\af31505\loch\f2    39 \};
\par \hich\af2\dbch\af31505\loch\f2    40 
\par }\pard \ltrpar\s31\ql \li0\ri0\widctlpar\wrapdefault\faauto\adjustright\rin0\lin0\itap0\pararsid291540 \shading1000\cbpat8 {\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560 \hich\af2\dbch\af31505\loch\f2    41 }{\rtlch\fcs1 \af2 \ltrch\fcs0 
\cf20\insrsid14245560 \hich\af2\dbch\af31505\loch\f2 #end}{\rtlch\fcs1 \af2 \ltrch\fcs0 \insrsid14245560\charrsid291540 \sect }\sectd \ltrsect\linex0\sectdefaultcl\sftnbj \pard\plain \ltrpar\ql \li0\ri0\nowidctlpar\wrapdefault\faauto\rin0\lin0\itap0 
\rtlch\fcs1 \af0\afs20\alang1025 \ltrch\fcs0 \fs20\lang1033\langfe1033\loch\af0\hich\af0\dbch\af31505\cgrid\langnp1033\langfenp1033 {\rtlch\fcs1 \af0 \ltrch\fcs0 \insrsid14245560 
\par }{\*\themedata 504b030414000600080000002100e9de0fbfff0000001c020000130000005b436f6e74656e745f54797065735d2e786d6cac91cb4ec3301045f748fc83e52d4a
9cb2400825e982c78ec7a27cc0c8992416c9d8b2a755fbf74cd25442a820166c2cd933f79e3be372bd1f07b5c3989ca74aaff2422b24eb1b475da5df374fd9ad
5689811a183c61a50f98f4babebc2837878049899a52a57be670674cb23d8e90721f90a4d2fa3802cb35762680fd800ecd7551dc18eb899138e3c943d7e503b6
b01d583deee5f99824e290b4ba3f364eac4a430883b3c092d4eca8f946c916422ecab927f52ea42b89a1cd59c254f919b0e85e6535d135a8de20f20b8c12c3b0
0c895fcf6720192de6bf3b9e89ecdbd6596cbcdd8eb28e7c365ecc4ec1ff1460f53fe813d3cc7f5b7f020000ffff0300504b030414000600080000002100a5d6
a7e7c0000000360100000b0000005f72656c732f2e72656c73848fcf6ac3300c87ef85bd83d17d51d2c31825762fa590432fa37d00e1287f68221bdb1bebdb4f
c7060abb0884a4eff7a93dfeae8bf9e194e720169aaa06c3e2433fcb68e1763dbf7f82c985a4a725085b787086a37bdbb55fbc50d1a33ccd311ba548b6309512
0f88d94fbc52ae4264d1c910d24a45db3462247fa791715fd71f989e19e0364cd3f51652d73760ae8fa8c9ffb3c330cc9e4fc17faf2ce545046e37944c69e462
a1a82fe353bd90a865aad41ed0b5b8f9d6fd010000ffff0300504b0304140006000800000021006b799616830000008a0000001c0000007468656d652f746865
6d652f7468656d654d616e616765722e786d6c0ccc4d0ac3201040e17da17790d93763bb284562b2cbaebbf600439c1a41c7a0d29fdbd7e5e38337cedf14d59b
4b0d592c9c070d8a65cd2e88b7f07c2ca71ba8da481cc52c6ce1c715e6e97818c9b48d13df49c873517d23d59085adb5dd20d6b52bd521ef2cdd5eb9246a3d8b
4757e8d3f729e245eb2b260a0238fd010000ffff0300504b030414000600080000002100b6f4679893070000c9200000160000007468656d652f7468656d652f
7468656d65312e786d6cec59cd8b1bc915bf07f23f347d97f5d5ad8fc1f2a24fcfda33b6b164873dd648a5eef2547789aad28cc56208de532e81c026e49085bd
ed21842cecc22eb9e48f31d8249b3f22afaa5bdd5552c99e191c3061463074977eefd5afde7bf5de53d5ddcf5e26d4bbc05c1096f6fcfa9d9aefe174ce16248d
7afeb3d9a4d2f13d2151ba4094a5b8e76fb0f03fbbf7eb5fdd454732c609f6403e1547a8e7c752ae8eaa5531876124eeb0154ee1bb25e30992f0caa3ea82a34b
d09bd06aa3566b55134452df4b51026a1f2f97648ebd9952e9dfdb2a1f53784da5500373caa74a35b6243476715e5708b11143cabd0b447b3eccb3609733fc52
fa1e4542c2173dbfa6fffceabdbb5574940b517940d6909be8bf5c2e17589c37f49c3c3a2b260d823068f50bfd1a40e53e6edc1eb7c6ad429f06a0f91c569a71
b175b61bc320c71aa0ecd1a17bd41e35eb16ded0dfdce3dc0fd5c7c26b50a63fd8c34f2643b0a285d7a00c1feee1c3417730b2f56b50866fede1dbb5fe28685b
fa3528a6243ddf43d7c25673b85d6d0159327aec8477c360d26ee4ca4b144443115d6a8a254be5a1584bd00bc6270050408a24493db959e1259a43140f112567
9c7827248a21f056286502866b8ddaa4d684ffea13e827ed5174849121ad780113b137a4f87862cec94af6fc07a0d537206f7ffef9cdeb1fdfbcfee9cd575fbd
79fdf77c6eadca923b466964cafdf2dd1ffef3cd6fbd7ffff0ed2f5fff319b7a172f4cfcbbbffdeedd3ffef93ef5b0e2d2146ffff4fdbb1fbf7ffbe7dfffebaf
5f3bb4f7393a33e1339260e13dc297de5396c0021dfcf119bf9ec42c46c494e8a791402952b338f48f656ca11f6d10450edc00db767cce21d5b880f7d72f2cc2
d398af2571687c182716f094313a60dc6985876a2ec3ccb3751ab927e76b13f714a10bd7dc43945a5e1eaf579063894be530c616cd2714a5124538c5d253dfb1
738c1dabfb8210cbaea764ce99604be97d41bc01224e93ccc899154da5d03149c02f1b1741f0b7659bd3e7de8051d7aa47f8c246c2de40d4417e86a965c6fb68
2d51e252394309350d7e8264ec2239ddf0b9891b0b099e8e3065de78818570c93ce6b05ec3e90f21cdb8dd7e4a37898de4929cbb749e20c64ce4889d0f6394ac
5cd829496313fbb938871045de13265df05366ef10f50e7e40e941773f27d872f787b3c133c8b026a53240d4376beef0e57dccacf89d6ee8126157aae9f3c44a
b17d4e9cd131584756689f604cd1255a60ec3dfbdcc160c05696cd4bd20f62c82ac7d815580f901dabea3dc5027a25d5dcece7c91322ac909de2881de073bad9
493c1b9426881fd2fc08bc6eda7c0ca52e7105c0633a3f37818f08f480102f4ea33c16a0c308ee835a9fc4c82a60ea5db8e375c32dff5d658fc1be7c61d1b8c2
be04197c6d1948eca6cc7b6d3343d49aa00c9819822ec3956e41c4727f29a28aab165b3be596f6a62ddd00dd91d5f42424fd6007b4d3fb84ffbbde073a8cb77f
f9c6b10f3e4ebfe3566c25ab6b763a8792c9f14e7f7308b7dbd50c195f904fbfa919a175fa04431dd9cf58b73dcd6d4fe3ffdff73487f6f36d2773a8dfb8ed64
7ce8306e3b99fc70e5e3743265f3027d8d3af0c80e7af4b14f72f0d46749289dca0dc527421ffc08f83db398c0a092d3279eb838055cc5f0a8ca1c4c60e1228e
b48cc799fc0d91f134462b381daafb4a492472d591f0564cc0a1911e76ea5678ba4e4ed9223becacd7d5c16656590592e5782d2cc6e1a04a66e856bb3cc02bd4
6bb6913e68dd1250b2d721614c6693683a48b4b783ca48fa58178ce620a157f65158741d2c3a4afdd6557b2c805ae115f8c1edc1cff49e1f06200242701e07cd
f942f92973f5d6bbda991fd3d3878c69450034d8db08283ddd555c0f2e4fad2e0bb52b78da2261849b4d425b46377822869fc17974aad1abd0b8aeafbba54b2d
7aca147a3e08ad9246bbf33e1637f535c8ede6069a9a9982a6de65cf6f35430899395af5fc251c1ac363b282d811ea3717a211dcbccc25cf36fc4d32cb8a0b39
4222ce0cae934e960d122231f728497abe5a7ee1069aea1ca2b9d51b90103e59725d482b9f1a3970baed64bc5ce2b934dd6e8c284b67af90e1b35ce1fc568bdf
1cac24d91adc3d8d1797de195df3a708422c6cd795011744c0dd413db3e682c0655891c8caf8db294c79da356fa3740c65e388ae62945714339967709dca0b3a
faadb081f196af190c6a98242f8467912ab0a651ad6a5a548d8cc3c1aafb6121653923699635d3ca2aaa6abab39835c3b60cecd8f26645de60b53531e434b3c2
67a97b37e576b7b96ea74f28aa0418bcb09fa3ea5ea12018d4cac92c6a8af17e1a56393b1fb56bc776811fa07695226164fdd656ed8edd8a1ae19c0e066f54f9
416e376a6168b9ed2bb5a5f5adb979b1cdce5e40f2184197bba6526857c2c92e47d0104d754f92a50dd8222f65be35e0c95b73d2f3bfac85fd60d80887955a27
1c57826650ab74c27eb3d20fc3667d1cd66ba341e31514161927f530bbb19fc00506dde4f7f67a7cefee3ed9ded1dc99b3a4caf4dd7c5513d777f7f5c6e1bb7b
8f40d2f9b2d598749bdd41abd26df627956034e854bac3d6a0326a0ddba3c9681876ba9357be77a1c141bf390c5ae34ea5551f0e2b41aba6e877ba9576d068f4
8376bf330efaaff23606569ea58fdc16605ecdebde7f010000ffff0300504b0304140006000800000021000dd1909fb60000001b010000270000007468656d65
2f7468656d652f5f72656c732f7468656d654d616e616765722e786d6c2e72656c73848f4d0ac2301484f78277086f6fd3ba109126dd88d0add40384e4350d36
3f2451eced0dae2c082e8761be9969bb979dc9136332de3168aa1a083ae995719ac16db8ec8e4052164e89d93b64b060828e6f37ed1567914b284d262452282e
3198720e274a939cd08a54f980ae38a38f56e422a3a641c8bbd048f7757da0f19b017cc524bd62107bd5001996509affb3fd381a89672f1f165dfe514173d985
0528a2c6cce0239baa4c04ca5bbabac4df000000ffff0300504b01022d0014000600080000002100e9de0fbfff0000001c020000130000000000000000000000
0000000000005b436f6e74656e745f54797065735d2e786d6c504b01022d0014000600080000002100a5d6a7e7c0000000360100000b00000000000000000000
000000300100005f72656c732f2e72656c73504b01022d00140006000800000021006b799616830000008a0000001c0000000000000000000000000019020000
7468656d652f7468656d652f7468656d654d616e616765722e786d6c504b01022d0014000600080000002100b6f4679893070000c92000001600000000000000
000000000000d60200007468656d652f7468656d652f7468656d65312e786d6c504b01022d00140006000800000021000dd1909fb60000001b01000027000000
000000000000000000009d0a00007468656d652f7468656d652f5f72656c732f7468656d654d616e616765722e786d6c2e72656c73504b050600000000050005005d010000980b00000000}
{\*\colorschememapping 3c3f786d6c2076657273696f6e3d22312e302220656e636f64696e673d225554462d3822207374616e64616c6f6e653d22796573223f3e0d0a3c613a636c724d
617020786d6c6e733a613d22687474703a2f2f736368656d61732e6f70656e786d6c666f726d6174732e6f72672f64726177696e676d6c2f323030362f6d6169
6e22206267313d226c743122207478313d22646b3122206267323d226c743222207478323d22646b322220616363656e74313d22616363656e74312220616363
656e74323d22616363656e74322220616363656e74333d22616363656e74332220616363656e74343d22616363656e74342220616363656e74353d22616363656e74352220616363656e74363d22616363656e74362220686c696e6b3d22686c696e6b2220666f6c486c696e6b3d22666f6c486c696e6b222f3e}
{\*\latentstyles\lsdstimax375\lsdlockeddef0\lsdsemihiddendef0\lsdunhideuseddef0\lsdqformatdef0\lsdprioritydef99{\lsdlockedexcept \lsdqformat1 \lsdpriority0 \lsdlocked0 Normal;\lsdqformat1 \lsdlocked0 heading 1;\lsdqformat1 \lsdlocked0 heading 2;
\lsdqformat1 \lsdlocked0 heading 3;\lsdqformat1 \lsdlocked0 heading 4;\lsdqformat1 \lsdlocked0 heading 5;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 6;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 7;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 8;\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority9 \lsdlocked0 heading 9;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 4;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 6;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 7;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 8;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index 9;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 1;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 2;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 3;
\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 4;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 5;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 6;
\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 7;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 8;\lsdsemihidden1 \lsdunhideused1 \lsdpriority39 \lsdlocked0 toc 9;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Normal Indent;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 footnote text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 annotation text;\lsdsemihidden1 \lsdlocked0 header;\lsdsemihidden1 \lsdlocked0 footer;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 index heading;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority35 \lsdlocked0 caption;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 table of figures;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 envelope address;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 envelope return;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 footnote reference;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 annotation reference;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 line number;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 page number;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 endnote reference;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 endnote text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 table of authorities;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 macro;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 toa heading;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Bullet;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 4;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List 5;\lsdsemihidden1 \lsdlocked0 List Bullet 2;\lsdsemihidden1 \lsdlocked0 List Bullet 3;\lsdsemihidden1 \lsdlocked0 List Bullet 4;\lsdsemihidden1 \lsdlocked0 List Bullet 5;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Number 5;
\lsdqformat1 \lsdlocked0 Title;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Closing;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Signature;\lsdsemihidden1 \lsdlocked0 Default Paragraph Font;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text Indent;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 List Continue;\lsdsemihidden1 \lsdlocked0 List Continue 2;\lsdsemihidden1 \lsdlocked0 List Continue 3;\lsdsemihidden1 \lsdlocked0 List Continue 4;
\lsdsemihidden1 \lsdlocked0 List Continue 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Message Header;\lsdqformat1 \lsdlocked0 Subtitle;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Salutation;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Date;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text First Indent;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text First Indent 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Note Heading;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text 2;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text Indent 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Body Text Indent 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Block Text;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Hyperlink;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 FollowedHyperlink;\lsdqformat1 \lsdpriority22 \lsdlocked0 Strong;\lsdqformat1 \lsdpriority20 \lsdlocked0 Emphasis;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Document Map;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Plain Text;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 E-mail Signature;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Top of Form;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Bottom of Form;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Normal (Web);\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Acronym;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Address;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Cite;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Code;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Definition;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Keyboard;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Preformatted;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Sample;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Typewriter;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 HTML Variable;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Normal Table;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 annotation subject;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 No List;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Outline List 1;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Outline List 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Outline List 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Simple 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Simple 2;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Simple 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Classic 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Classic 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Classic 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Classic 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Colorful 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Colorful 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Colorful 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Columns 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Columns 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Columns 3;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Columns 4;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Columns 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 6;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 7;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Grid 8;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 4;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 5;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 6;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 7;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table List 8;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table 3D effects 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table 3D effects 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table 3D effects 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Contemporary;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Elegant;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Professional;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Subtle 1;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Subtle 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Web 1;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Web 2;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Web 3;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Balloon Text;\lsdpriority39 \lsdlocked0 Table Grid;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Table Theme;\lsdsemihidden1 \lsdlocked0 Placeholder Text;\lsdqformat1 \lsdpriority1 \lsdlocked0 No Spacing;
\lsdpriority60 \lsdlocked0 Light Shading;\lsdpriority61 \lsdlocked0 Light List;\lsdpriority62 \lsdlocked0 Light Grid;\lsdpriority63 \lsdlocked0 Medium Shading 1;\lsdpriority64 \lsdlocked0 Medium Shading 2;\lsdpriority65 \lsdlocked0 Medium List 1;
\lsdpriority66 \lsdlocked0 Medium List 2;\lsdpriority67 \lsdlocked0 Medium Grid 1;\lsdpriority68 \lsdlocked0 Medium Grid 2;\lsdpriority69 \lsdlocked0 Medium Grid 3;\lsdpriority70 \lsdlocked0 Dark List;\lsdpriority71 \lsdlocked0 Colorful Shading;
\lsdpriority72 \lsdlocked0 Colorful List;\lsdpriority73 \lsdlocked0 Colorful Grid;\lsdpriority60 \lsdlocked0 Light Shading Accent 1;\lsdpriority61 \lsdlocked0 Light List Accent 1;\lsdpriority62 \lsdlocked0 Light Grid Accent 1;
\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 1;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 1;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 1;\lsdsemihidden1 \lsdlocked0 Revision;\lsdqformat1 \lsdpriority34 \lsdlocked0 List Paragraph;
\lsdqformat1 \lsdpriority29 \lsdlocked0 Quote;\lsdqformat1 \lsdpriority30 \lsdlocked0 Intense Quote;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 1;\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 1;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 1;
\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 1;\lsdpriority70 \lsdlocked0 Dark List Accent 1;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 1;\lsdpriority72 \lsdlocked0 Colorful List Accent 1;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 1;
\lsdpriority60 \lsdlocked0 Light Shading Accent 2;\lsdpriority61 \lsdlocked0 Light List Accent 2;\lsdpriority62 \lsdlocked0 Light Grid Accent 2;\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 2;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 2;
\lsdpriority65 \lsdlocked0 Medium List 1 Accent 2;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 2;\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 2;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 2;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 2;
\lsdpriority70 \lsdlocked0 Dark List Accent 2;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 2;\lsdpriority72 \lsdlocked0 Colorful List Accent 2;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 2;\lsdpriority60 \lsdlocked0 Light Shading Accent 3;
\lsdpriority61 \lsdlocked0 Light List Accent 3;\lsdpriority62 \lsdlocked0 Light Grid Accent 3;\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 3;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 3;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 3;
\lsdpriority66 \lsdlocked0 Medium List 2 Accent 3;\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 3;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 3;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 3;\lsdpriority70 \lsdlocked0 Dark List Accent 3;
\lsdpriority71 \lsdlocked0 Colorful Shading Accent 3;\lsdpriority72 \lsdlocked0 Colorful List Accent 3;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 3;\lsdpriority60 \lsdlocked0 Light Shading Accent 4;\lsdpriority61 \lsdlocked0 Light List Accent 4;
\lsdpriority62 \lsdlocked0 Light Grid Accent 4;\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 4;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 4;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 4;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 4;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 4;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 4;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 4;\lsdpriority70 \lsdlocked0 Dark List Accent 4;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 4;
\lsdpriority72 \lsdlocked0 Colorful List Accent 4;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 4;\lsdpriority60 \lsdlocked0 Light Shading Accent 5;\lsdpriority61 \lsdlocked0 Light List Accent 5;\lsdpriority62 \lsdlocked0 Light Grid Accent 5;
\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 5;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 5;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 5;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 5;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 5;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 5;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 5;\lsdpriority70 \lsdlocked0 Dark List Accent 5;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 5;
\lsdpriority72 \lsdlocked0 Colorful List Accent 5;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 5;\lsdpriority60 \lsdlocked0 Light Shading Accent 6;\lsdpriority61 \lsdlocked0 Light List Accent 6;\lsdpriority62 \lsdlocked0 Light Grid Accent 6;
\lsdpriority63 \lsdlocked0 Medium Shading 1 Accent 6;\lsdpriority64 \lsdlocked0 Medium Shading 2 Accent 6;\lsdpriority65 \lsdlocked0 Medium List 1 Accent 6;\lsdpriority66 \lsdlocked0 Medium List 2 Accent 6;
\lsdpriority67 \lsdlocked0 Medium Grid 1 Accent 6;\lsdpriority68 \lsdlocked0 Medium Grid 2 Accent 6;\lsdpriority69 \lsdlocked0 Medium Grid 3 Accent 6;\lsdpriority70 \lsdlocked0 Dark List Accent 6;\lsdpriority71 \lsdlocked0 Colorful Shading Accent 6;
\lsdpriority72 \lsdlocked0 Colorful List Accent 6;\lsdpriority73 \lsdlocked0 Colorful Grid Accent 6;\lsdqformat1 \lsdpriority19 \lsdlocked0 Subtle Emphasis;\lsdqformat1 \lsdpriority21 \lsdlocked0 Intense Emphasis;
\lsdqformat1 \lsdpriority31 \lsdlocked0 Subtle Reference;\lsdqformat1 \lsdpriority32 \lsdlocked0 Intense Reference;\lsdqformat1 \lsdpriority33 \lsdlocked0 Book Title;\lsdsemihidden1 \lsdunhideused1 \lsdpriority37 \lsdlocked0 Bibliography;
\lsdsemihidden1 \lsdunhideused1 \lsdqformat1 \lsdpriority39 \lsdlocked0 TOC Heading;\lsdpriority41 \lsdlocked0 Plain Table 1;\lsdpriority42 \lsdlocked0 Plain Table 2;\lsdpriority43 \lsdlocked0 Plain Table 3;\lsdpriority44 \lsdlocked0 Plain Table 4;
\lsdpriority45 \lsdlocked0 Plain Table 5;\lsdpriority40 \lsdlocked0 Grid Table Light;\lsdpriority46 \lsdlocked0 Grid Table 1 Light;\lsdpriority47 \lsdlocked0 Grid Table 2;\lsdpriority48 \lsdlocked0 Grid Table 3;\lsdpriority49 \lsdlocked0 Grid Table 4;
\lsdpriority50 \lsdlocked0 Grid Table 5 Dark;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 1;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 1;
\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 1;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 1;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 1;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 1;
\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 1;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 2;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 2;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 2;
\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 2;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 2;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 2;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 2;
\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 3;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 3;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 3;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 3;
\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 3;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 3;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 3;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 4;
\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 4;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 4;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 4;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 4;
\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 4;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 4;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 5;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 5;
\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 5;\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 5;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 5;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 5;
\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 5;\lsdpriority46 \lsdlocked0 Grid Table 1 Light Accent 6;\lsdpriority47 \lsdlocked0 Grid Table 2 Accent 6;\lsdpriority48 \lsdlocked0 Grid Table 3 Accent 6;
\lsdpriority49 \lsdlocked0 Grid Table 4 Accent 6;\lsdpriority50 \lsdlocked0 Grid Table 5 Dark Accent 6;\lsdpriority51 \lsdlocked0 Grid Table 6 Colorful Accent 6;\lsdpriority52 \lsdlocked0 Grid Table 7 Colorful Accent 6;
\lsdpriority46 \lsdlocked0 List Table 1 Light;\lsdpriority47 \lsdlocked0 List Table 2;\lsdpriority48 \lsdlocked0 List Table 3;\lsdpriority49 \lsdlocked0 List Table 4;\lsdpriority50 \lsdlocked0 List Table 5 Dark;
\lsdpriority51 \lsdlocked0 List Table 6 Colorful;\lsdpriority52 \lsdlocked0 List Table 7 Colorful;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 1;\lsdpriority47 \lsdlocked0 List Table 2 Accent 1;\lsdpriority48 \lsdlocked0 List Table 3 Accent 1;
\lsdpriority49 \lsdlocked0 List Table 4 Accent 1;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 1;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 1;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 1;
\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 2;\lsdpriority47 \lsdlocked0 List Table 2 Accent 2;\lsdpriority48 \lsdlocked0 List Table 3 Accent 2;\lsdpriority49 \lsdlocked0 List Table 4 Accent 2;
\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 2;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 2;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 2;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 3;
\lsdpriority47 \lsdlocked0 List Table 2 Accent 3;\lsdpriority48 \lsdlocked0 List Table 3 Accent 3;\lsdpriority49 \lsdlocked0 List Table 4 Accent 3;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 3;
\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 3;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 3;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 4;\lsdpriority47 \lsdlocked0 List Table 2 Accent 4;
\lsdpriority48 \lsdlocked0 List Table 3 Accent 4;\lsdpriority49 \lsdlocked0 List Table 4 Accent 4;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 4;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 4;
\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 4;\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 5;\lsdpriority47 \lsdlocked0 List Table 2 Accent 5;\lsdpriority48 \lsdlocked0 List Table 3 Accent 5;
\lsdpriority49 \lsdlocked0 List Table 4 Accent 5;\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 5;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 5;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 5;
\lsdpriority46 \lsdlocked0 List Table 1 Light Accent 6;\lsdpriority47 \lsdlocked0 List Table 2 Accent 6;\lsdpriority48 \lsdlocked0 List Table 3 Accent 6;\lsdpriority49 \lsdlocked0 List Table 4 Accent 6;
\lsdpriority50 \lsdlocked0 List Table 5 Dark Accent 6;\lsdpriority51 \lsdlocked0 List Table 6 Colorful Accent 6;\lsdpriority52 \lsdlocked0 List Table 7 Colorful Accent 6;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Mention;
\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Smart Hyperlink;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Hashtag;\lsdsemihidden1 \lsdunhideused1 \lsdlocked0 Unresolved Mention;}}{\*\datastore 010500000200000018000000
4d73786d6c322e534158584d4c5265616465722e362e3000000000000000000000060000
d0cf11e0a1b11ae1000000000000000000000000000000003e000300feff090006000000000000000000000001000000010000000000000000100000feffffff00000000feffffff0000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
fffffffffffffffffdfffffffeffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffff52006f006f007400200045006e00740072007900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016000500ffffffffffffffffffffffff0c6ad98892f1d411a65f0040963251e5000000000000000000000000c09a
67672b0bd501feffffff00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff00000000000000000000000000000000000000000000000000000000
00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff0000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffff000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000105000000000000}}