{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644621572183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644621572184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 11 18:19:32 2022 " "Processing started: Fri Feb 11 18:19:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644621572184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621572184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flicker -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off flicker -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621572184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644621572540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644621572540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM " "Found entity 1: SDRAM" {  } { { "SDRAM/synthesis/SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/SDRAM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SDRAM/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SDRAM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_SDRAM_input_efifo_module " "Found entity 1: SDRAM_SDRAM_input_efifo_module" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579129 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDRAM_SDRAM " "Found entity 2: SDRAM_SDRAM" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videofifo.v 1 1 " "Found 1 design units, including 1 entities, in source file videofifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VideoFifo " "Found entity 1: VideoFifo" {  } { { "VideoFifo.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/VideoFifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "pll/synthesis/Pll.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/pll/synthesis/Pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_altpll_0_dffpipe_l2c " "Found entity 1: Pll_altpll_0_dffpipe_l2c" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/pll/synthesis/submodules/Pll_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579134 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pll_altpll_0_stdsync_sv6 " "Found entity 2: Pll_altpll_0_stdsync_sv6" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/pll/synthesis/submodules/Pll_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579134 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pll_altpll_0_altpll_rrh2 " "Found entity 3: Pll_altpll_0_altpll_rrh2" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/pll/synthesis/submodules/Pll_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579134 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pll_altpll_0 " "Found entity 4: Pll_altpll_0" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/pll/synthesis/submodules/Pll_altpll_0.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579135 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data TLC5955.sv(5) " "Verilog HDL Declaration information at TLC5955.sv(5): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "TLC5955.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TLC5955.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644621579137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlc5955.sv 1 1 " "Found 1 design units, including 1 entities, in source file tlc5955.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TLC5955 " "Found entity 1: TLC5955" {  } { { "TLC5955.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TLC5955.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.sv 1 1 " "Found 1 design units, including 1 entities, in source file led.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "LED.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LED.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "initled.sv 1 1 " "Found 1 design units, including 1 entities, in source file initled.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InitLed " "Found entity 1: InitLed" {  } { { "InitLed.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/InitLed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ledctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LedCtrl " "Found entity 1: LedCtrl" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turntimer.sv 1 1 " "Found 1 design units, including 1 entities, in source file turntimer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TurnTimer " "Found entity 1: TurnTimer" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reset " "Found entity 1: Reset" {  } { { "Reset.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/Reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledshift.v 1 1 " "Found 1 design units, including 1 entities, in source file ledshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 LedShift " "Found entity 1: LedShift" {  } { { "LedShift.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedShift.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowbuf.v 1 1 " "Found 1 design units, including 1 entities, in source file rowbuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RowBuf " "Found entity 1: RowBuf" {  } { { "RowBuf.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/RowBuf.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dvi.sv 1 1 " "Found 1 design units, including 1 entities, in source file dvi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DVI " "Found entity 1: DVI" {  } { { "DVI.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/DVI.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579147 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_SDRAM.v(318) " "Verilog HDL or VHDL warning at SDRAM_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1644621579148 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_SDRAM.v(328) " "Verilog HDL or VHDL warning at SDRAM_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1644621579148 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_SDRAM.v(338) " "Verilog HDL or VHDL warning at SDRAM_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1644621579148 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_SDRAM.v(682) " "Verilog HDL or VHDL warning at SDRAM_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1644621579149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644621579220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(144) " "Verilog HDL assignment warning at top.sv(144): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579222 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.sv(145) " "Verilog HDL assignment warning at top.sv(145): truncated value with size 32 to match size of target (24)" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579222 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.sv(167) " "Verilog HDL assignment warning at top.sv(167): truncated value with size 32 to match size of target (4)" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579222 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top.sv(171) " "Verilog HDL assignment warning at top.sv(171): truncated value with size 32 to match size of target (3)" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579222 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:led " "Elaborating entity \"LED\" for hierarchy \"LED:led\"" {  } { { "top.sv" "led" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 LED.sv(188) " "Verilog HDL assignment warning at LED.sv(188): truncated value with size 32 to match size of target (24)" {  } { { "LED.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LED.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579224 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 LED.sv(203) " "Verilog HDL assignment warning at LED.sv(203): truncated value with size 32 to match size of target (24)" {  } { { "LED.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LED.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579224 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LED.sv(206) " "Verilog HDL assignment warning at LED.sv(206): truncated value with size 32 to match size of target (16)" {  } { { "LED.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LED.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579224 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 LED.sv(207) " "Verilog HDL assignment warning at LED.sv(207): truncated value with size 32 to match size of target (7)" {  } { { "LED.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LED.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579224 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LED.sv(211) " "Verilog HDL assignment warning at LED.sv(211): truncated value with size 32 to match size of target (3)" {  } { { "LED.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LED.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579224 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 LED.sv(225) " "Verilog HDL assignment warning at LED.sv(225): truncated value with size 32 to match size of target (24)" {  } { { "LED.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LED.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579224 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LED.sv(228) " "Verilog HDL assignment warning at LED.sv(228): truncated value with size 32 to match size of target (16)" {  } { { "LED.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LED.sv" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579224 "|top|LED:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 LED.sv(229) " "Verilog HDL assignment warning at LED.sv(229): truncated value with size 32 to match size of target (7)" {  } { { "LED.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LED.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579224 "|top|LED:led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InitLed LED:led\|InitLed:initLed " "Elaborating entity \"InitLed\" for hierarchy \"LED:led\|InitLed:initLed\"" {  } { { "LED.sv" "initLed" { Text "C:/Users/annam/Downloads/flicker/FPGA/LED.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 InitLed.sv(121) " "Verilog HDL assignment warning at InitLed.sv(121): truncated value with size 32 to match size of target (2)" {  } { { "InitLed.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/InitLed.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579226 "|top|LED:led|InitLed:initLed"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC5955 LED:led\|InitLed:initLed\|TLC5955:tlc5955 " "Elaborating entity \"TLC5955\" for hierarchy \"LED:led\|InitLed:initLed\|TLC5955:tlc5955\"" {  } { { "InitLed.sv" "tlc5955" { Text "C:/Users/annam/Downloads/flicker/FPGA/InitLed.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RowBuf LED:led\|RowBuf:rowBufOdd " "Elaborating entity \"RowBuf\" for hierarchy \"LED:led\|RowBuf:rowBufOdd\"" {  } { { "LED.sv" "rowBufOdd" { Text "C:/Users/annam/Downloads/flicker/FPGA/LED.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\"" {  } { { "RowBuf.v" "altsyncram_component" { Text "C:/Users/annam/Downloads/flicker/FPGA/RowBuf.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\"" {  } { { "RowBuf.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/RowBuf.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component " "Instantiated megafunction \"LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579268 ""}  } { { "RowBuf.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/RowBuf.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644621579268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rfj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rfj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rfj1 " "Found entity 1: altsyncram_rfj1" {  } { { "db/altsyncram_rfj1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_rfj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rfj1 LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated " "Elaborating entity \"altsyncram_rfj1\" for hierarchy \"LED:led\|RowBuf:rowBufOdd\|altsyncram:altsyncram_component\|altsyncram_rfj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedCtrl LED:led\|LedCtrl:ledCtrl " "Elaborating entity \"LedCtrl\" for hierarchy \"LED:led\|LedCtrl:ledCtrl\"" {  } { { "LED.sv" "ledCtrl" { Text "C:/Users/annam/Downloads/flicker/FPGA/LED.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 LedCtrl.sv(137) " "Verilog HDL assignment warning at LedCtrl.sv(137): truncated value with size 32 to match size of target (2)" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579323 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LedCtrl.sv(160) " "Verilog HDL assignment warning at LedCtrl.sv(160): truncated value with size 32 to match size of target (6)" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579323 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LedCtrl.sv(169) " "Verilog HDL assignment warning at LedCtrl.sv(169): truncated value with size 32 to match size of target (5)" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579323 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LedCtrl.sv(170) " "Verilog HDL assignment warning at LedCtrl.sv(170): truncated value with size 32 to match size of target (5)" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579323 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rLut.data_a 0 LedCtrl.sv(33) " "Net \"rLut.data_a\" at LedCtrl.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644621579323 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rLut.waddr_a 0 LedCtrl.sv(33) " "Net \"rLut.waddr_a\" at LedCtrl.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644621579323 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gLut.data_a 0 LedCtrl.sv(44) " "Net \"gLut.data_a\" at LedCtrl.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644621579323 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gLut.waddr_a 0 LedCtrl.sv(44) " "Net \"gLut.waddr_a\" at LedCtrl.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644621579323 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bLut.data_a 0 LedCtrl.sv(51) " "Net \"bLut.data_a\" at LedCtrl.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644621579323 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bLut.waddr_a 0 LedCtrl.sv(51) " "Net \"bLut.waddr_a\" at LedCtrl.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644621579323 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rLut.we_a 0 LedCtrl.sv(33) " "Net \"rLut.we_a\" at LedCtrl.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644621579323 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gLut.we_a 0 LedCtrl.sv(44) " "Net \"gLut.we_a\" at LedCtrl.sv(44) has no driver or initial value, using a default initial value '0'" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644621579323 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bLut.we_a 0 LedCtrl.sv(51) " "Net \"bLut.we_a\" at LedCtrl.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "LedCtrl.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644621579323 "|top|LED:led|LedCtrl:ledCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedShift LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftOdd\[0\] " "Elaborating entity \"LedShift\" for hierarchy \"LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftOdd\[0\]\"" {  } { { "LedCtrl.sv" "ledShiftOdd\[0\]" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftOdd\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftOdd\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "LedShift.v" "LPM_SHIFTREG_component" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedShift.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftOdd\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftOdd\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "LedShift.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedShift.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftOdd\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"LED:led\|LedCtrl:ledCtrl\|LedShift:ledShiftOdd\[0\]\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579345 ""}  } { { "LedShift.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedShift.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644621579345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TurnTimer LED:led\|TurnTimer:turnTimer " "Elaborating entity \"TurnTimer\" for hierarchy \"LED:led\|TurnTimer:turnTimer\"" {  } { { "LED.sv" "turnTimer" { Text "C:/Users/annam/Downloads/flicker/FPGA/LED.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579386 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error TurnTimer.sv(21) " "Verilog HDL or VHDL warning at TurnTimer.sv(21): object \"error\" assigned a value but never read" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644621579388 "|top|LED:led|TurnTimer:turnTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TurnTimer.sv(45) " "Verilog HDL assignment warning at TurnTimer.sv(45): truncated value with size 32 to match size of target (3)" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579388 "|top|LED:led|TurnTimer:turnTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TurnTimer.sv(65) " "Verilog HDL assignment warning at TurnTimer.sv(65): truncated value with size 32 to match size of target (10)" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579388 "|top|LED:led|TurnTimer:turnTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TurnTimer.sv(77) " "Verilog HDL assignment warning at TurnTimer.sv(77): truncated value with size 32 to match size of target (10)" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579388 "|top|LED:led|TurnTimer:turnTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TurnTimer.sv(85) " "Verilog HDL assignment warning at TurnTimer.sv(85): truncated value with size 32 to match size of target (10)" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579388 "|top|LED:led|TurnTimer:turnTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TurnTimer.sv(86) " "Verilog HDL assignment warning at TurnTimer.sv(86): truncated value with size 32 to match size of target (10)" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579388 "|top|LED:led|TurnTimer:turnTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TurnTimer.sv(89) " "Verilog HDL assignment warning at TurnTimer.sv(89): truncated value with size 32 to match size of target (10)" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579388 "|top|LED:led|TurnTimer:turnTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 TurnTimer.sv(90) " "Verilog HDL assignment warning at TurnTimer.sv(90): truncated value with size 32 to match size of target (10)" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579388 "|top|LED:led|TurnTimer:turnTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 34 TurnTimer.sv(136) " "Verilog HDL assignment warning at TurnTimer.sv(136): truncated value with size 48 to match size of target (34)" {  } { { "TurnTimer.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/TurnTimer.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579388 "|top|LED:led|TurnTimer:turnTimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll Pll:pll " "Elaborating entity \"Pll\" for hierarchy \"Pll:pll\"" {  } { { "top.sv" "pll" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll_0 Pll:pll\|Pll_altpll_0:altpll_0 " "Elaborating entity \"Pll_altpll_0\" for hierarchy \"Pll:pll\|Pll_altpll_0:altpll_0\"" {  } { { "pll/synthesis/Pll.v" "altpll_0" { Text "C:/Users/annam/Downloads/flicker/FPGA/pll/synthesis/Pll.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll_0_stdsync_sv6 Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"Pll_altpll_0_stdsync_sv6\" for hierarchy \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "stdsync2" { Text "C:/Users/annam/Downloads/flicker/FPGA/pll/synthesis/submodules/Pll_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll_0_dffpipe_l2c Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_stdsync_sv6:stdsync2\|Pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Pll_altpll_0_dffpipe_l2c\" for hierarchy \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_stdsync_sv6:stdsync2\|Pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "dffpipe3" { Text "C:/Users/annam/Downloads/flicker/FPGA/pll/synthesis/submodules/Pll_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_altpll_0_altpll_rrh2 Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1 " "Elaborating entity \"Pll_altpll_0_altpll_rrh2\" for hierarchy \"Pll:pll\|Pll_altpll_0:altpll_0\|Pll_altpll_0_altpll_rrh2:sd1\"" {  } { { "pll/synthesis/submodules/Pll_altpll_0.v" "sd1" { Text "C:/Users/annam/Downloads/flicker/FPGA/pll/synthesis/submodules/Pll_altpll_0.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset Reset:reset " "Elaborating entity \"Reset\" for hierarchy \"Reset:reset\"" {  } { { "top.sv" "reset" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DVI DVI:dvi " "Elaborating entity \"DVI\" for hierarchy \"DVI:dvi\"" {  } { { "top.sv" "dvi" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DVI.sv(79) " "Verilog HDL assignment warning at DVI.sv(79): truncated value with size 32 to match size of target (3)" {  } { { "DVI.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/DVI.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579396 "|top|DVI:dvi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DVI.sv(85) " "Verilog HDL assignment warning at DVI.sv(85): truncated value with size 32 to match size of target (11)" {  } { { "DVI.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/DVI.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579396 "|top|DVI:dvi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DVI.sv(87) " "Verilog HDL assignment warning at DVI.sv(87): truncated value with size 32 to match size of target (11)" {  } { { "DVI.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/DVI.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644621579396 "|top|DVI:dvi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoFifo DVI:dvi\|VideoFifo:videoFifo " "Elaborating entity \"VideoFifo\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\"" {  } { { "DVI.sv" "videoFifo" { Text "C:/Users/annam/Downloads/flicker/FPGA/DVI.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\"" {  } { { "VideoFifo.v" "dcfifo_component" { Text "C:/Users/annam/Downloads/flicker/FPGA/VideoFifo.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\"" {  } { { "VideoFifo.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/VideoFifo.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644621579628 ""}  } { { "VideoFifo.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/VideoFifo.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644621579628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_oei1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_oei1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_oei1 " "Found entity 1: dcfifo_oei1" {  } { { "db/dcfifo_oei1.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/dcfifo_oei1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_oei1 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated " "Elaborating entity \"dcfifo_oei1\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_oei1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/dcfifo_oei1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rn6 " "Found entity 1: a_graycounter_rn6" {  } { { "db/a_graycounter_rn6.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/a_graycounter_rn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rn6 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_graycounter_rn6:rdptr_g1p " "Elaborating entity \"a_graycounter_rn6\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_graycounter_rn6:rdptr_g1p\"" {  } { { "db/dcfifo_oei1.tdf" "rdptr_g1p" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/dcfifo_oei1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_n5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_n5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_n5c " "Found entity 1: a_graycounter_n5c" {  } { { "db/a_graycounter_n5c.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/a_graycounter_n5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_n5c DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_graycounter_n5c:wrptr_g1p " "Elaborating entity \"a_graycounter_n5c\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|a_graycounter_n5c:wrptr_g1p\"" {  } { { "db/dcfifo_oei1.tdf" "wrptr_g1p" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/dcfifo_oei1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p421 " "Found entity 1: altsyncram_p421" {  } { { "db/altsyncram_p421.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/altsyncram_p421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p421 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|altsyncram_p421:fifo_ram " "Elaborating entity \"altsyncram_p421\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|altsyncram_p421:fifo_ram\"" {  } { { "db/dcfifo_oei1.tdf" "fifo_ram" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/dcfifo_oei1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pu8 " "Found entity 1: dffpipe_pu8" {  } { { "db/dffpipe_pu8.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/dffpipe_pu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pu8 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|dffpipe_pu8:rdfull_reg " "Elaborating entity \"dffpipe_pu8\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|dffpipe_pu8:rdfull_reg\"" {  } { { "db/dcfifo_oei1.tdf" "rdfull_reg" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/dcfifo_oei1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|dffpipe_1v8:rs_brp " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|dffpipe_1v8:rs_brp\"" {  } { { "db/dcfifo_oei1.tdf" "rs_brp" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/dcfifo_oei1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\"" {  } { { "db/dcfifo_oei1.tdf" "rs_dgwp" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/dcfifo_oei1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe14 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_h9l:rs_dgwp\|dffpipe_2v8:dffpipe14\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe14" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\"" {  } { { "db/dcfifo_oei1.tdf" "ws_dgrp" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/dcfifo_oei1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe17 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|alt_synch_pipe_i9l:ws_dgrp\|dffpipe_3v8:dffpipe17\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe17" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644621579882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621579882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"DVI:dvi\|VideoFifo:videoFifo\|dcfifo:dcfifo_component\|dcfifo_oei1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_oei1.tdf" "rdempty_eq_comp" { Text "C:/Users/annam/Downloads/flicker/FPGA/db/dcfifo_oei1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM SDRAM:sdram " "Elaborating entity \"SDRAM\" for hierarchy \"SDRAM:sdram\"" {  } { { "top.sv" "sdram" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_SDRAM SDRAM:sdram\|SDRAM_SDRAM:sdram " "Elaborating entity \"SDRAM_SDRAM\" for hierarchy \"SDRAM:sdram\|SDRAM_SDRAM:sdram\"" {  } { { "SDRAM/synthesis/SDRAM.v" "sdram" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/SDRAM.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_SDRAM_input_efifo_module SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module " "Elaborating entity \"SDRAM_SDRAM_input_efifo_module\" for hierarchy \"SDRAM:sdram\|SDRAM_SDRAM:sdram\|SDRAM_SDRAM_input_efifo_module:the_SDRAM_SDRAM_input_efifo_module\"" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "the_SDRAM_SDRAM_input_efifo_module" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SDRAM:sdram\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SDRAM:sdram\|altera_reset_controller:rst_controller\"" {  } { { "SDRAM/synthesis/SDRAM.v" "rst_controller" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/SDRAM.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SDRAM/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDRAM:sdram\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SDRAM/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621579893 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LED:led\|LedCtrl:ledCtrl\|bLut " "RAM logic \"LED:led\|LedCtrl:ledCtrl\|bLut\" is uninferred due to inappropriate RAM size" {  } { { "LedCtrl.sv" "bLut" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 51 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1644621580395 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "LED:led\|LedCtrl:ledCtrl\|gLut " "RAM logic \"LED:led\|LedCtrl:ledCtrl\|gLut\" is uninferred due to asynchronous read logic" {  } { { "LedCtrl.sv" "gLut" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 44 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1644621580395 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LED:led\|LedCtrl:ledCtrl\|rLut " "RAM logic \"LED:led\|LedCtrl:ledCtrl\|rLut\" is uninferred due to inappropriate RAM size" {  } { { "LedCtrl.sv" "rLut" { Text "C:/Users/annam/Downloads/flicker/FPGA/LedCtrl.sv" 33 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1644621580395 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1644621580395 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1644621581151 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 442 -1 0 } } { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 356 -1 0 } } { "SDRAM/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SDRAM/synthesis/submodules/SDRAM_SDRAM.v" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/SDRAM/synthesis/submodules/SDRAM_SDRAM.v" 306 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1644621581180 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1644621581180 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CKE VCC " "Pin \"CKE\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644621581542 "|top|CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQM\[0\] GND " "Pin \"DQM\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644621581542 "|top|DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQM\[1\] GND " "Pin \"DQM\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644621581542 "|top|DQM[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1644621581542 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644621581652 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644621583570 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/annam/Downloads/flicker/FPGA/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/annam/Downloads/flicker/FPGA/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621583734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644621583962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644621583962 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[0\] " "No output dependent on input pin \"QE\[0\]\"" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644621584147 "|top|QE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[1\] " "No output dependent on input pin \"QE\[1\]\"" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644621584147 "|top|QE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[2\] " "No output dependent on input pin \"QE\[2\]\"" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644621584147 "|top|QE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[8\] " "No output dependent on input pin \"QE\[8\]\"" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644621584147 "|top|QE[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[9\] " "No output dependent on input pin \"QE\[9\]\"" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644621584147 "|top|QE[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[16\] " "No output dependent on input pin \"QE\[16\]\"" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644621584147 "|top|QE[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[17\] " "No output dependent on input pin \"QE\[17\]\"" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644621584147 "|top|QE[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "QE\[18\] " "No output dependent on input pin \"QE\[18\]\"" {  } { { "top.sv" "" { Text "C:/Users/annam/Downloads/flicker/FPGA/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1644621584147 "|top|QE[18]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1644621584147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2074 " "Implemented 2074 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644621584148 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644621584148 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1644621584148 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1946 " "Implemented 1946 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644621584148 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1644621584148 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1644621584148 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644621584148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644621584183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 11 18:19:44 2022 " "Processing ended: Fri Feb 11 18:19:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644621584183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644621584183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644621584183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644621584183 ""}
