ARM GAS  /tmp/ccL3q5cn.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32g4xx_hal_timebase_tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_InitTick,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	HAL_InitTick
  21              		.arch armv7e-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	HAL_InitTick:
  28              	.LVL0:
  29              	.LFB329:
  30              		.file 1 "Core/Src/stm32g4xx_hal_timebase_tim.c"
   1:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32g4xx_hal_timebase_tim.c **** /**
   3:Core/Src/stm32g4xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @file    stm32g4xx_hal_timebase_TIM.c
   5:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Core/Src/stm32g4xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @attention
   8:Core/Src/stm32g4xx_hal_timebase_tim.c ****   *
   9:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32g4xx_hal_timebase_tim.c ****   *
  12:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/stm32g4xx_hal_timebase_tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/stm32g4xx_hal_timebase_tim.c ****   *
  17:Core/Src/stm32g4xx_hal_timebase_tim.c ****   ******************************************************************************
  18:Core/Src/stm32g4xx_hal_timebase_tim.c ****   */
  19:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* USER CODE END Header */
  20:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  21:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32g4xx_hal_timebase_tim.c **** #include "stm32g4xx_hal.h"
  23:Core/Src/stm32g4xx_hal_timebase_tim.c **** #include "stm32g4xx_hal_tim.h"
  24:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  25:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  26:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  27:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  28:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
ARM GAS  /tmp/ccL3q5cn.s 			page 2


  29:Core/Src/stm32g4xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim6;
  30:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
  31:Core/Src/stm32g4xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
  32:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  33:Core/Src/stm32g4xx_hal_timebase_tim.c **** /**
  34:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM6 as a time base source.
  35:Core/Src/stm32g4xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated
  36:Core/Src/stm32g4xx_hal_timebase_tim.c ****   *         Tick interrupt priority.
  37:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  38:Core/Src/stm32g4xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  39:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  40:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @retval HAL status
  41:Core/Src/stm32g4xx_hal_timebase_tim.c ****   */
  42:Core/Src/stm32g4xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  43:Core/Src/stm32g4xx_hal_timebase_tim.c **** {
  31              		.loc 1 43 1 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 32
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  44:Core/Src/stm32g4xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  35              		.loc 1 44 3 view .LVU1
  45:Core/Src/stm32g4xx_hal_timebase_tim.c ****   uint32_t              uwTimclock = 0;
  36              		.loc 1 45 3 view .LVU2
  46:Core/Src/stm32g4xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue = 0;
  37              		.loc 1 46 3 view .LVU3
  47:Core/Src/stm32g4xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  38              		.loc 1 47 3 view .LVU4
  48:Core/Src/stm32g4xx_hal_timebase_tim.c ****   HAL_StatusTypeDef     status = HAL_OK;
  39              		.loc 1 48 3 view .LVU5
  49:Core/Src/stm32g4xx_hal_timebase_tim.c ****   /* Enable TIM6 clock */
  50:Core/Src/stm32g4xx_hal_timebase_tim.c ****   __HAL_RCC_TIM6_CLK_ENABLE();
  40              		.loc 1 50 3 view .LVU6
  41              	.LBB2:
  42              		.loc 1 50 3 view .LVU7
  43              		.loc 1 50 3 view .LVU8
  44 0000 1F4B     		ldr	r3, .L8
  45              	.LBE2:
  43:Core/Src/stm32g4xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  46              		.loc 1 43 1 is_stmt 0 view .LVU9
  47 0002 70B5     		push	{r4, r5, r6, lr}
  48              	.LCFI0:
  49              		.cfi_def_cfa_offset 16
  50              		.cfi_offset 4, -16
  51              		.cfi_offset 5, -12
  52              		.cfi_offset 6, -8
  53              		.cfi_offset 14, -4
  54              	.LBB3:
  55              		.loc 1 50 3 view .LVU10
  56 0004 9A6D     		ldr	r2, [r3, #88]
  57              	.LBE3:
  51:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  52:Core/Src/stm32g4xx_hal_timebase_tim.c ****   /* Get clock configuration */
  53:Core/Src/stm32g4xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  54:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  55:Core/Src/stm32g4xx_hal_timebase_tim.c ****   /* Compute TIM6 clock */
  56:Core/Src/stm32g4xx_hal_timebase_tim.c ****   uwTimclock = HAL_RCC_GetPCLK1Freq();
  57:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
ARM GAS  /tmp/ccL3q5cn.s 			page 3


  58:Core/Src/stm32g4xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  59:Core/Src/stm32g4xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  60:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  61:Core/Src/stm32g4xx_hal_timebase_tim.c ****   /* Initialize TIM6 */
  62:Core/Src/stm32g4xx_hal_timebase_tim.c ****   htim6.Instance = TIM6;
  58              		.loc 1 62 18 view .LVU11
  59 0006 1F4C     		ldr	r4, .L8+4
  60              	.LBB4:
  50:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  61              		.loc 1 50 3 view .LVU12
  62 0008 42F01002 		orr	r2, r2, #16
  63 000c 9A65     		str	r2, [r3, #88]
  50:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  64              		.loc 1 50 3 is_stmt 1 view .LVU13
  65 000e 9B6D     		ldr	r3, [r3, #88]
  66              	.LBE4:
  43:Core/Src/stm32g4xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  67              		.loc 1 43 1 is_stmt 0 view .LVU14
  68 0010 88B0     		sub	sp, sp, #32
  69              	.LCFI1:
  70              		.cfi_def_cfa_offset 48
  71              	.LBB5:
  50:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  72              		.loc 1 50 3 view .LVU15
  73 0012 03F01003 		and	r3, r3, #16
  74              	.LBE5:
  53:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  75              		.loc 1 53 3 view .LVU16
  76 0016 01A9     		add	r1, sp, #4
  77              	.LBB6:
  50:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  78              		.loc 1 50 3 view .LVU17
  79 0018 0293     		str	r3, [sp, #8]
  50:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  80              		.loc 1 50 3 is_stmt 1 view .LVU18
  81              	.LBE6:
  43:Core/Src/stm32g4xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  82              		.loc 1 43 1 is_stmt 0 view .LVU19
  83 001a 0646     		mov	r6, r0
  53:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  84              		.loc 1 53 3 view .LVU20
  85 001c 03A8     		add	r0, sp, #12
  86              	.LVL1:
  87              	.LBB7:
  50:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  88              		.loc 1 50 3 view .LVU21
  89 001e 029B     		ldr	r3, [sp, #8]
  90              	.LBE7:
  50:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  91              		.loc 1 50 3 is_stmt 1 view .LVU22
  53:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  92              		.loc 1 53 3 view .LVU23
  93 0020 FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  94              	.LVL2:
  56:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  95              		.loc 1 56 3 view .LVU24
  56:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
ARM GAS  /tmp/ccL3q5cn.s 			page 4


  96              		.loc 1 56 16 is_stmt 0 view .LVU25
  97 0024 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
  98              	.LVL3:
  59:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  99              		.loc 1 59 46 view .LVU26
 100 0028 1749     		ldr	r1, .L8+8
 101              		.loc 1 62 18 view .LVU27
 102 002a 184A     		ldr	r2, .L8+12
 103 002c 2260     		str	r2, [r4]
 104              	.LVL4:
  59:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
 105              		.loc 1 59 3 is_stmt 1 view .LVU28
 106              		.loc 1 62 3 view .LVU29
  63:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
  64:Core/Src/stm32g4xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  65:Core/Src/stm32g4xx_hal_timebase_tim.c ****   + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  66:Core/Src/stm32g4xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  67:Core/Src/stm32g4xx_hal_timebase_tim.c ****   + ClockDivision = 0
  68:Core/Src/stm32g4xx_hal_timebase_tim.c ****   + Counter direction = Up
  69:Core/Src/stm32g4xx_hal_timebase_tim.c ****   */
  70:Core/Src/stm32g4xx_hal_timebase_tim.c ****   htim6.Init.Period = (1000000 / 1000) - 1;
 107              		.loc 1 70 3 view .LVU30
  59:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
 108              		.loc 1 59 46 is_stmt 0 view .LVU31
 109 002e A1FB0023 		umull	r2, r3, r1, r0
 110 0032 9B0C     		lsrs	r3, r3, #18
  71:Core/Src/stm32g4xx_hal_timebase_tim.c ****   htim6.Init.Prescaler = uwPrescalerValue;
  72:Core/Src/stm32g4xx_hal_timebase_tim.c ****   htim6.Init.ClockDivision = 0;
 111              		.loc 1 72 28 view .LVU32
 112 0034 0022     		movs	r2, #0
  59:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
 113              		.loc 1 59 20 view .LVU33
 114 0036 013B     		subs	r3, r3, #1
  70:Core/Src/stm32g4xx_hal_timebase_tim.c ****   htim6.Init.Prescaler = uwPrescalerValue;
 115              		.loc 1 70 21 view .LVU34
 116 0038 40F2E731 		movw	r1, #999
  73:Core/Src/stm32g4xx_hal_timebase_tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  74:Core/Src/stm32g4xx_hal_timebase_tim.c ****   status = HAL_TIM_Base_Init(&htim6);
 117              		.loc 1 74 12 view .LVU35
 118 003c 2046     		mov	r0, r4
 119              	.LVL5:
  72:Core/Src/stm32g4xx_hal_timebase_tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 120              		.loc 1 72 28 view .LVU36
 121 003e C4E90312 		strd	r1, r2, [r4, #12]
  73:Core/Src/stm32g4xx_hal_timebase_tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 122              		.loc 1 73 3 is_stmt 1 view .LVU37
  71:Core/Src/stm32g4xx_hal_timebase_tim.c ****   htim6.Init.ClockDivision = 0;
 123              		.loc 1 71 24 is_stmt 0 view .LVU38
 124 0042 6360     		str	r3, [r4, #4]
  73:Core/Src/stm32g4xx_hal_timebase_tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 125              		.loc 1 73 26 view .LVU39
 126 0044 A260     		str	r2, [r4, #8]
 127              		.loc 1 74 3 is_stmt 1 view .LVU40
 128              		.loc 1 74 12 is_stmt 0 view .LVU41
 129 0046 FFF7FEFF 		bl	HAL_TIM_Base_Init
 130              	.LVL6:
  75:Core/Src/stm32g4xx_hal_timebase_tim.c ****   if (status == HAL_OK)
ARM GAS  /tmp/ccL3q5cn.s 			page 5


 131              		.loc 1 75 3 is_stmt 1 view .LVU42
 132              		.loc 1 75 6 is_stmt 0 view .LVU43
 133 004a 0546     		mov	r5, r0
 134 004c 10B1     		cbz	r0, .L6
 135              	.LVL7:
 136              	.L2:
  76:Core/Src/stm32g4xx_hal_timebase_tim.c ****   {
  77:Core/Src/stm32g4xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
  78:Core/Src/stm32g4xx_hal_timebase_tim.c ****     status = HAL_TIM_Base_Start_IT(&htim6);
  79:Core/Src/stm32g4xx_hal_timebase_tim.c ****     if (status == HAL_OK)
  80:Core/Src/stm32g4xx_hal_timebase_tim.c ****     {
  81:Core/Src/stm32g4xx_hal_timebase_tim.c ****     /* Enable the TIM6 global Interrupt */
  82:Core/Src/stm32g4xx_hal_timebase_tim.c ****         HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  83:Core/Src/stm32g4xx_hal_timebase_tim.c ****       /* Configure the SysTick IRQ priority */
  84:Core/Src/stm32g4xx_hal_timebase_tim.c ****       if (TickPriority < (1UL << __NVIC_PRIO_BITS))
  85:Core/Src/stm32g4xx_hal_timebase_tim.c ****       {
  86:Core/Src/stm32g4xx_hal_timebase_tim.c ****         /* Configure the TIM IRQ priority */
  87:Core/Src/stm32g4xx_hal_timebase_tim.c ****         HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
  88:Core/Src/stm32g4xx_hal_timebase_tim.c ****         uwTickPrio = TickPriority;
  89:Core/Src/stm32g4xx_hal_timebase_tim.c ****       }
  90:Core/Src/stm32g4xx_hal_timebase_tim.c ****       else
  91:Core/Src/stm32g4xx_hal_timebase_tim.c ****       {
  92:Core/Src/stm32g4xx_hal_timebase_tim.c ****         status = HAL_ERROR;
  93:Core/Src/stm32g4xx_hal_timebase_tim.c ****       }
  94:Core/Src/stm32g4xx_hal_timebase_tim.c ****     }
  95:Core/Src/stm32g4xx_hal_timebase_tim.c ****   }
  96:Core/Src/stm32g4xx_hal_timebase_tim.c ****  /* Return function status */
  97:Core/Src/stm32g4xx_hal_timebase_tim.c ****   return status;
 137              		.loc 1 97 3 is_stmt 1 view .LVU44
  98:Core/Src/stm32g4xx_hal_timebase_tim.c **** }
 138              		.loc 1 98 1 is_stmt 0 view .LVU45
 139 004e 2846     		mov	r0, r5
 140 0050 08B0     		add	sp, sp, #32
 141              	.LCFI2:
 142              		.cfi_remember_state
 143              		.cfi_def_cfa_offset 16
 144              		@ sp needed
 145 0052 70BD     		pop	{r4, r5, r6, pc}
 146              	.LVL8:
 147              	.L6:
 148              	.LCFI3:
 149              		.cfi_restore_state
  78:Core/Src/stm32g4xx_hal_timebase_tim.c ****     if (status == HAL_OK)
 150              		.loc 1 78 5 is_stmt 1 view .LVU46
  78:Core/Src/stm32g4xx_hal_timebase_tim.c ****     if (status == HAL_OK)
 151              		.loc 1 78 14 is_stmt 0 view .LVU47
 152 0054 2046     		mov	r0, r4
 153              	.LVL9:
  78:Core/Src/stm32g4xx_hal_timebase_tim.c ****     if (status == HAL_OK)
 154              		.loc 1 78 14 view .LVU48
 155 0056 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 156              	.LVL10:
  79:Core/Src/stm32g4xx_hal_timebase_tim.c ****     {
 157              		.loc 1 79 5 is_stmt 1 view .LVU49
  79:Core/Src/stm32g4xx_hal_timebase_tim.c ****     {
 158              		.loc 1 79 8 is_stmt 0 view .LVU50
 159 005a 0546     		mov	r5, r0
ARM GAS  /tmp/ccL3q5cn.s 			page 6


 160 005c 0028     		cmp	r0, #0
 161 005e F6D1     		bne	.L2
  82:Core/Src/stm32g4xx_hal_timebase_tim.c ****       /* Configure the SysTick IRQ priority */
 162              		.loc 1 82 9 is_stmt 1 view .LVU51
 163 0060 3620     		movs	r0, #54
 164              	.LVL11:
  82:Core/Src/stm32g4xx_hal_timebase_tim.c ****       /* Configure the SysTick IRQ priority */
 165              		.loc 1 82 9 is_stmt 0 view .LVU52
 166 0062 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 167              	.LVL12:
  84:Core/Src/stm32g4xx_hal_timebase_tim.c ****       {
 168              		.loc 1 84 7 is_stmt 1 view .LVU53
  84:Core/Src/stm32g4xx_hal_timebase_tim.c ****       {
 169              		.loc 1 84 10 is_stmt 0 view .LVU54
 170 0066 0F2E     		cmp	r6, #15
 171 0068 01D9     		bls	.L7
  92:Core/Src/stm32g4xx_hal_timebase_tim.c ****       }
 172              		.loc 1 92 16 view .LVU55
 173 006a 0125     		movs	r5, #1
 174 006c EFE7     		b	.L2
 175              	.L7:
  87:Core/Src/stm32g4xx_hal_timebase_tim.c ****         uwTickPrio = TickPriority;
 176              		.loc 1 87 9 is_stmt 1 view .LVU56
 177 006e 2A46     		mov	r2, r5
 178 0070 3146     		mov	r1, r6
 179 0072 3620     		movs	r0, #54
 180 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 181              	.LVL13:
  88:Core/Src/stm32g4xx_hal_timebase_tim.c ****       }
 182              		.loc 1 88 9 view .LVU57
  88:Core/Src/stm32g4xx_hal_timebase_tim.c ****       }
 183              		.loc 1 88 20 is_stmt 0 view .LVU58
 184 0078 054B     		ldr	r3, .L8+16
 185 007a 1E60     		str	r6, [r3]
 186 007c E7E7     		b	.L2
 187              	.L9:
 188 007e 00BF     		.align	2
 189              	.L8:
 190 0080 00100240 		.word	1073876992
 191 0084 00000000 		.word	htim6
 192 0088 83DE1B43 		.word	1125899907
 193 008c 00100040 		.word	1073745920
 194 0090 00000000 		.word	uwTickPrio
 195              		.cfi_endproc
 196              	.LFE329:
 198              		.section	.text.HAL_SuspendTick,"ax",%progbits
 199              		.align	1
 200              		.p2align 2,,3
 201              		.global	HAL_SuspendTick
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 205              		.fpu fpv4-sp-d16
 207              	HAL_SuspendTick:
 208              	.LFB330:
  99:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
 100:Core/Src/stm32g4xx_hal_timebase_tim.c **** /**
ARM GAS  /tmp/ccL3q5cn.s 			page 7


 101:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
 102:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM6 update interrupt.
 103:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @param  None
 104:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @retval None
 105:Core/Src/stm32g4xx_hal_timebase_tim.c ****   */
 106:Core/Src/stm32g4xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
 107:Core/Src/stm32g4xx_hal_timebase_tim.c **** {
 209              		.loc 1 107 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		@ link register save eliminated.
 108:Core/Src/stm32g4xx_hal_timebase_tim.c ****   /* Disable TIM6 update Interrupt */
 109:Core/Src/stm32g4xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim6, TIM_IT_UPDATE);
 214              		.loc 1 109 3 view .LVU60
 215 0000 034B     		ldr	r3, .L11
 216 0002 1A68     		ldr	r2, [r3]
 217 0004 D368     		ldr	r3, [r2, #12]
 218 0006 23F00103 		bic	r3, r3, #1
 219 000a D360     		str	r3, [r2, #12]
 110:Core/Src/stm32g4xx_hal_timebase_tim.c **** }
 220              		.loc 1 110 1 is_stmt 0 view .LVU61
 221 000c 7047     		bx	lr
 222              	.L12:
 223 000e 00BF     		.align	2
 224              	.L11:
 225 0010 00000000 		.word	htim6
 226              		.cfi_endproc
 227              	.LFE330:
 229              		.section	.text.HAL_ResumeTick,"ax",%progbits
 230              		.align	1
 231              		.p2align 2,,3
 232              		.global	HAL_ResumeTick
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 236              		.fpu fpv4-sp-d16
 238              	HAL_ResumeTick:
 239              	.LFB331:
 111:Core/Src/stm32g4xx_hal_timebase_tim.c **** 
 112:Core/Src/stm32g4xx_hal_timebase_tim.c **** /**
 113:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 114:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM6 update interrupt.
 115:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @param  None
 116:Core/Src/stm32g4xx_hal_timebase_tim.c ****   * @retval None
 117:Core/Src/stm32g4xx_hal_timebase_tim.c ****   */
 118:Core/Src/stm32g4xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 119:Core/Src/stm32g4xx_hal_timebase_tim.c **** {
 240              		.loc 1 119 1 is_stmt 1 view -0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 0
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 244              		@ link register save eliminated.
 120:Core/Src/stm32g4xx_hal_timebase_tim.c ****   /* Enable TIM6 Update interrupt */
 121:Core/Src/stm32g4xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim6, TIM_IT_UPDATE);
 245              		.loc 1 121 3 view .LVU63
 246 0000 034B     		ldr	r3, .L14
ARM GAS  /tmp/ccL3q5cn.s 			page 8


 247 0002 1A68     		ldr	r2, [r3]
 248 0004 D368     		ldr	r3, [r2, #12]
 249 0006 43F00103 		orr	r3, r3, #1
 250 000a D360     		str	r3, [r2, #12]
 122:Core/Src/stm32g4xx_hal_timebase_tim.c **** }
 251              		.loc 1 122 1 is_stmt 0 view .LVU64
 252 000c 7047     		bx	lr
 253              	.L15:
 254 000e 00BF     		.align	2
 255              	.L14:
 256 0010 00000000 		.word	htim6
 257              		.cfi_endproc
 258              	.LFE331:
 260              		.comm	htim6,76,4
 261              		.text
 262              	.Letext0:
 263              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 264              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 265              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 266              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 267              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 268              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 269              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 270              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_flash.h"
 271              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 272              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 273              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
ARM GAS  /tmp/ccL3q5cn.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32g4xx_hal_timebase_tim.c
     /tmp/ccL3q5cn.s:18     .text.HAL_InitTick:0000000000000000 $t
     /tmp/ccL3q5cn.s:27     .text.HAL_InitTick:0000000000000000 HAL_InitTick
     /tmp/ccL3q5cn.s:190    .text.HAL_InitTick:0000000000000080 $d
                            *COM*:000000000000004c htim6
     /tmp/ccL3q5cn.s:199    .text.HAL_SuspendTick:0000000000000000 $t
     /tmp/ccL3q5cn.s:207    .text.HAL_SuspendTick:0000000000000000 HAL_SuspendTick
     /tmp/ccL3q5cn.s:225    .text.HAL_SuspendTick:0000000000000010 $d
     /tmp/ccL3q5cn.s:230    .text.HAL_ResumeTick:0000000000000000 $t
     /tmp/ccL3q5cn.s:238    .text.HAL_ResumeTick:0000000000000000 HAL_ResumeTick
     /tmp/ccL3q5cn.s:256    .text.HAL_ResumeTick:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK1Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
HAL_NVIC_EnableIRQ
HAL_NVIC_SetPriority
uwTickPrio
