Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec 19 16:02:44 2023
| Host         : DESKTOP-U41830S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Booth_Recoded_Mult_timing_summary_routed.rpt -pb Booth_Recoded_Mult_timing_summary_routed.pb -rpx Booth_Recoded_Mult_timing_summary_routed.rpx -warn_on_violation
| Design       : Booth_Recoded_Mult
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    56          
TIMING-18  Warning   Missing input or output delay   65          
TIMING-20  Warning   Non-clocked latch               28          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (31)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: partial_adder7_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.402        0.000                      0                  399        0.102        0.000                      0                  399        4.146        0.000                       0                   375  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.402        0.000                      0                  343        0.102        0.000                      0                  343        4.146        0.000                       0                   375  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      7.446        0.000                      0                   56        0.374        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PP4/pp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.908ns (20.123%)  route 3.604ns (79.877%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 13.948 - 10.000 ) 
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.567     4.352    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.379     4.731 r  y_reg[8]/Q
                         net (fo=31, routed)          2.335     7.066    PP4/pp_reg[1]_0[1]
    SLICE_X7Y97          LUT3 (Prop_lut3_I1_O)        0.114     7.180 r  PP4/pp[15]_i_2__2/O
                         net (fo=14, routed)          1.269     8.449    PP4/two_4
    SLICE_X9Y104         MUXF7 (Prop_muxf7_S_O)       0.415     8.864 r  PP4/pp_reg[9]_i_1__1/O
                         net (fo=1, routed)           0.000     8.864    PP4/pp[9]
    SLICE_X9Y104         FDRE                                         r  PP4/pp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.391    13.948    PP4/clk_IBUF_BUFG
    SLICE_X9Y104         FDRE                                         r  PP4/pp_reg[9]/C
                         clock pessimism              0.294    14.242    
                         clock uncertainty           -0.035    14.206    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)        0.060    14.266    PP4/pp_reg[9]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PP4/pp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.921ns (20.352%)  route 3.604ns (79.648%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 13.948 - 10.000 ) 
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.567     4.352    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.379     4.731 r  y_reg[8]/Q
                         net (fo=31, routed)          2.335     7.066    PP4/pp_reg[1]_0[1]
    SLICE_X7Y97          LUT3 (Prop_lut3_I1_O)        0.114     7.180 r  PP4/pp[15]_i_2__2/O
                         net (fo=14, routed)          1.269     8.449    PP4/two_4
    SLICE_X8Y104         MUXF7 (Prop_muxf7_S_O)       0.428     8.877 r  PP4/pp_reg[12]_i_1__1/O
                         net (fo=1, routed)           0.000     8.877    PP4/pp[12]
    SLICE_X8Y104         FDRE                                         r  PP4/pp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.391    13.948    PP4/clk_IBUF_BUFG
    SLICE_X8Y104         FDRE                                         r  PP4/pp_reg[12]/C
                         clock pessimism              0.294    14.242    
                         clock uncertainty           -0.035    14.206    
    SLICE_X8Y104         FDRE (Setup_fdre_C_D)        0.104    14.310    PP4/pp_reg[12]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PP2/pp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.763ns (39.715%)  route 2.676ns (60.285%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 13.948 - 10.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.569     4.354    clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.348     4.702 f  x_reg[0]/Q
                         net (fo=15, routed)          0.820     5.521    data1[1]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.242     5.763 r  pp[1]_i_3/O
                         net (fo=1, routed)           0.374     6.138    p_0_in[0]
    SLICE_X4Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.618 r  pp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.618    pp_reg[1]_i_2_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.883 r  pp_reg[9]_i_2/O[1]
                         net (fo=14, routed)          1.481     8.365    PP2/data2[5]
    SLICE_X10Y103        LUT5 (Prop_lut5_I2_O)        0.250     8.615 r  PP2/pp[7]_i_3__3/O
                         net (fo=1, routed)           0.000     8.615    PP2/pp[7]_i_3__3_n_0
    SLICE_X10Y103        MUXF7 (Prop_muxf7_I1_O)      0.178     8.793 r  PP2/pp_reg[7]_i_1__3/O
                         net (fo=1, routed)           0.000     8.793    PP2/pp[7]
    SLICE_X10Y103        FDRE                                         r  PP2/pp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.391    13.948    PP2/clk_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  PP2/pp_reg[7]/C
                         clock pessimism              0.294    14.242    
                         clock uncertainty           -0.035    14.206    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)        0.104    14.310    PP2/pp_reg[7]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PP4/pp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.908ns (20.753%)  route 3.467ns (79.247%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 13.948 - 10.000 ) 
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.567     4.352    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.379     4.731 r  y_reg[8]/Q
                         net (fo=31, routed)          2.335     7.066    PP4/pp_reg[1]_0[1]
    SLICE_X7Y97          LUT3 (Prop_lut3_I1_O)        0.114     7.180 r  PP4/pp[15]_i_2__2/O
                         net (fo=14, routed)          1.132     8.312    PP4/two_4
    SLICE_X9Y105         MUXF7 (Prop_muxf7_S_O)       0.415     8.727 r  PP4/pp_reg[15]_i_1__1/O
                         net (fo=1, routed)           0.000     8.727    PP4/pp[15]
    SLICE_X9Y105         FDRE                                         r  PP4/pp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.391    13.948    PP4/clk_IBUF_BUFG
    SLICE_X9Y105         FDRE                                         r  PP4/pp_reg[15]/C
                         clock pessimism              0.294    14.242    
                         clock uncertainty           -0.035    14.206    
    SLICE_X9Y105         FDRE (Setup_fdre_C_D)        0.060    14.266    PP4/pp_reg[15]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PP3/pp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.987ns (45.498%)  route 2.380ns (54.502%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 13.948 - 10.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.569     4.354    clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.348     4.702 f  x_reg[0]/Q
                         net (fo=15, routed)          0.820     5.521    data1[1]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.242     5.763 r  pp[1]_i_3/O
                         net (fo=1, routed)           0.374     6.138    p_0_in[0]
    SLICE_X4Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.618 r  pp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.618    pp_reg[1]_i_2_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  pp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.716    pp_reg[9]_i_2_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.814 r  pp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.814    pp_reg[13]_i_2_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.079 r  pp_reg[15]_i_2/O[1]
                         net (fo=14, routed)          1.186     8.265    PP3/data2[13]
    SLICE_X11Y105        LUT5 (Prop_lut5_I2_O)        0.250     8.515 r  PP3/pp[15]_i_4__3/O
                         net (fo=1, routed)           0.000     8.515    PP3/pp[15]_i_4__3_n_0
    SLICE_X11Y105        MUXF7 (Prop_muxf7_I1_O)      0.206     8.721 r  PP3/pp_reg[15]_i_1__2/O
                         net (fo=1, routed)           0.000     8.721    PP3/pp[15]
    SLICE_X11Y105        FDRE                                         r  PP3/pp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.391    13.948    PP3/clk_IBUF_BUFG
    SLICE_X11Y105        FDRE                                         r  PP3/pp_reg[15]/C
                         clock pessimism              0.294    14.242    
                         clock uncertainty           -0.035    14.206    
    SLICE_X11Y105        FDRE (Setup_fdre_C_D)        0.060    14.266    PP3/pp_reg[15]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PP2/pp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.897ns (43.441%)  route 2.470ns (56.559%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 13.948 - 10.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.569     4.354    clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.348     4.702 f  x_reg[0]/Q
                         net (fo=15, routed)          0.820     5.521    data1[1]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.242     5.763 r  pp[1]_i_3/O
                         net (fo=1, routed)           0.374     6.138    p_0_in[0]
    SLICE_X4Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.618 r  pp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.618    pp_reg[1]_i_2_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.716 r  pp_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.716    pp_reg[9]_i_2_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.814 r  pp_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.814    pp_reg[13]_i_2_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.014 r  pp_reg[15]_i_2/O[2]
                         net (fo=7, routed)           1.275     8.290    PP2/O[0]
    SLICE_X11Y105        LUT5 (Prop_lut5_I4_O)        0.253     8.543 r  PP2/pp[15]_i_3__4/O
                         net (fo=1, routed)           0.000     8.543    PP2/pp[15]_i_3__4_n_0
    SLICE_X11Y105        MUXF7 (Prop_muxf7_I0_O)      0.178     8.721 r  PP2/pp_reg[15]_i_1__3/O
                         net (fo=1, routed)           0.000     8.721    PP2/pp[15]
    SLICE_X11Y105        FDRE                                         r  PP2/pp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.391    13.948    PP2/clk_IBUF_BUFG
    SLICE_X11Y105        FDRE                                         r  PP2/pp_reg[15]/C
                         clock pessimism              0.294    14.242    
                         clock uncertainty           -0.035    14.206    
    SLICE_X11Y105        FDRE (Setup_fdre_C_D)        0.060    14.266    PP2/pp_reg[15]
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PP4/pp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.921ns (20.987%)  route 3.467ns (79.013%))
  Logic Levels:           2  (LUT3=1 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 13.948 - 10.000 ) 
    Source Clock Delay      (SCD):    4.352ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.567     4.352    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.379     4.731 r  y_reg[8]/Q
                         net (fo=31, routed)          2.335     7.066    PP4/pp_reg[1]_0[1]
    SLICE_X7Y97          LUT3 (Prop_lut3_I1_O)        0.114     7.180 r  PP4/pp[15]_i_2__2/O
                         net (fo=14, routed)          1.132     8.312    PP4/two_4
    SLICE_X8Y105         MUXF7 (Prop_muxf7_S_O)       0.428     8.740 r  PP4/pp_reg[13]_i_1__1/O
                         net (fo=1, routed)           0.000     8.740    PP4/pp[13]
    SLICE_X8Y105         FDRE                                         r  PP4/pp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.391    13.948    PP4/clk_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  PP4/pp_reg[13]/C
                         clock pessimism              0.294    14.242    
                         clock uncertainty           -0.035    14.206    
    SLICE_X8Y105         FDRE (Setup_fdre_C_D)        0.104    14.310    PP4/pp_reg[13]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PP3/pp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 1.769ns (40.305%)  route 2.620ns (59.695%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.087ns = ( 14.087 - 10.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.569     4.354    clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.348     4.702 f  x_reg[0]/Q
                         net (fo=15, routed)          0.820     5.521    data1[1]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.242     5.763 r  pp[1]_i_3/O
                         net (fo=1, routed)           0.374     6.138    p_0_in[0]
    SLICE_X4Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.618 r  pp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.618    pp_reg[1]_i_2_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.878 r  pp_reg[9]_i_2/O[3]
                         net (fo=14, routed)          1.425     8.304    PP3/data2[7]
    SLICE_X11Y98         LUT5 (Prop_lut5_I2_O)        0.257     8.561 r  PP3/pp[9]_i_3__3/O
                         net (fo=1, routed)           0.000     8.561    PP3/pp[9]_i_3__3_n_0
    SLICE_X11Y98         MUXF7 (Prop_muxf7_I1_O)      0.182     8.743 r  PP3/pp_reg[9]_i_1__2/O
                         net (fo=1, routed)           0.000     8.743    PP3/pp[9]
    SLICE_X11Y98         FDRE                                         r  PP3/pp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.530    14.087    PP3/clk_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  PP3/pp_reg[9]/C
                         clock pessimism              0.234    14.321    
                         clock uncertainty           -0.035    14.286    
    SLICE_X11Y98         FDRE (Setup_fdre_C_D)        0.060    14.346    PP3/pp_reg[9]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PP1/pp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.763ns (39.871%)  route 2.659ns (60.129%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.087ns = ( 14.087 - 10.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.569     4.354    clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.348     4.702 f  x_reg[0]/Q
                         net (fo=15, routed)          0.820     5.521    data1[1]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.242     5.763 r  pp[1]_i_3/O
                         net (fo=1, routed)           0.374     6.138    p_0_in[0]
    SLICE_X4Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.618 r  pp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.618    pp_reg[1]_i_2_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.883 r  pp_reg[9]_i_2/O[1]
                         net (fo=14, routed)          1.464     8.348    PP1/data2[5]
    SLICE_X10Y97         LUT5 (Prop_lut5_I2_O)        0.250     8.598 r  PP1/pp[7]_i_3__4/O
                         net (fo=1, routed)           0.000     8.598    PP1/pp[7]_i_3__4_n_0
    SLICE_X10Y97         MUXF7 (Prop_muxf7_I1_O)      0.178     8.776 r  PP1/pp_reg[7]_i_1__4/O
                         net (fo=1, routed)           0.000     8.776    PP1/pp[7]
    SLICE_X10Y97         FDRE                                         r  PP1/pp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.530    14.087    PP1/clk_IBUF_BUFG
    SLICE_X10Y97         FDRE                                         r  PP1/pp_reg[7]/C
                         clock pessimism              0.234    14.321    
                         clock uncertainty           -0.035    14.286    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.104    14.390    PP1/pp_reg[7]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PP3/pp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.724ns (39.754%)  route 2.613ns (60.246%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns = ( 13.948 - 10.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.569     4.354    clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.348     4.702 f  x_reg[0]/Q
                         net (fo=15, routed)          0.820     5.521    data1[1]
    SLICE_X7Y99          LUT1 (Prop_lut1_I0_O)        0.242     5.763 r  pp[1]_i_3/O
                         net (fo=1, routed)           0.374     6.138    p_0_in[0]
    SLICE_X4Y99          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.618 r  pp_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.618    pp_reg[1]_i_2_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.818 r  pp_reg[9]_i_2/O[2]
                         net (fo=14, routed)          1.418     8.236    PP3/data2[6]
    SLICE_X10Y103        LUT5 (Prop_lut5_I4_O)        0.253     8.489 r  PP3/pp[7]_i_2__2/O
                         net (fo=1, routed)           0.000     8.489    PP3/pp[7]_i_2__2_n_0
    SLICE_X10Y103        MUXF7 (Prop_muxf7_I0_O)      0.201     8.690 r  PP3/pp_reg[7]_i_1__2/O
                         net (fo=1, routed)           0.000     8.690    PP3/pp[7]
    SLICE_X10Y103        FDRE                                         r  PP3/pp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.391    13.948    PP3/clk_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  PP3/pp_reg[7]/C
                         clock pessimism              0.294    14.242    
                         clock uncertainty           -0.035    14.206    
    SLICE_X10Y103        FDRE (Setup_fdre_C_D)        0.104    14.310    PP3/pp_reg[7]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  5.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 partial_adder4_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_adder5_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.250ns (43.550%)  route 0.324ns (56.450%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.628     1.539    clk_IBUF_BUFG
    SLICE_X11Y100        FDCE                                         r  partial_adder4_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.141     1.680 r  partial_adder4_reg[18]/Q
                         net (fo=2, routed)           0.324     2.004    PP4/partial_adder5_reg[28][3]
    SLICE_X8Y99          LUT2 (Prop_lut2_I0_O)        0.045     2.049 r  PP4/partial_adder5[16]_i_2/O
                         net (fo=1, routed)           0.000     2.049    PP4/partial_adder5[16]_i_2_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.113 r  PP4/partial_adder5_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.113    partial_adder51[18]
    SLICE_X8Y99          FDCE                                         r  partial_adder5_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.971     2.131    clk_IBUF_BUFG
    SLICE_X8Y99          FDCE                                         r  partial_adder5_reg[16]/C
                         clock pessimism             -0.255     1.877    
    SLICE_X8Y99          FDCE (Hold_fdce_C_D)         0.134     2.011    partial_adder5_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 PP1/pp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_adder2_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.272ns (49.110%)  route 0.282ns (50.890%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.627     1.538    PP1/clk_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  PP1/pp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  PP1/pp_reg[14]/Q
                         net (fo=1, routed)           0.282     1.983    PP1/p_0_in4_in[30]
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.045     2.028 r  PP1/partial_adder2[28]_i_2/O
                         net (fo=1, routed)           0.000     2.028    PP1/partial_adder2[28]_i_2_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.091 r  PP1/partial_adder2_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.091    partial_adder21[30]
    SLICE_X9Y99          FDCE                                         r  partial_adder2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.971     2.131    clk_IBUF_BUFG
    SLICE_X9Y99          FDCE                                         r  partial_adder2_reg[28]/C
                         clock pessimism             -0.255     1.877    
    SLICE_X9Y99          FDCE (Hold_fdce_C_D)         0.105     1.982    partial_adder2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 partial_adder2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_adder3_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.270ns (59.898%)  route 0.181ns (40.102%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.694     1.605    clk_IBUF_BUFG
    SLICE_X9Y99          FDCE                                         r  partial_adder2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     1.746 r  partial_adder2_reg[25]/Q
                         net (fo=2, routed)           0.181     1.927    PP2/partial_adder3_reg[28][10]
    SLICE_X10Y100        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     2.056 r  PP2/partial_adder3_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.056    partial_adder31[26]
    SLICE_X10Y100        FDCE                                         r  partial_adder3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.900     2.060    clk_IBUF_BUFG
    SLICE_X10Y100        FDCE                                         r  partial_adder3_reg[24]/C
                         clock pessimism             -0.255     1.806    
    SLICE_X10Y100        FDCE (Hold_fdce_C_D)         0.134     1.940    partial_adder3_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 partial_adder2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_adder3_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.270ns (59.755%)  route 0.182ns (40.245%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.694     1.605    clk_IBUF_BUFG
    SLICE_X9Y98          FDCE                                         r  partial_adder2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.141     1.746 r  partial_adder2_reg[23]/Q
                         net (fo=2, routed)           0.182     1.928    PP2/partial_adder3_reg[28][8]
    SLICE_X10Y100        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.057 r  PP2/partial_adder3_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.057    partial_adder31[24]
    SLICE_X10Y100        FDCE                                         r  partial_adder3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.900     2.060    clk_IBUF_BUFG
    SLICE_X10Y100        FDCE                                         r  partial_adder3_reg[22]/C
                         clock pessimism             -0.255     1.806    
    SLICE_X10Y100        FDCE (Hold_fdce_C_D)         0.134     1.940    partial_adder3_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 partial_adder5_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_adder6_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.291ns (48.513%)  route 0.309ns (51.487%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.628     1.539    clk_IBUF_BUFG
    SLICE_X8Y100         FDCE                                         r  partial_adder5_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDCE (Prop_fdce_C_Q)         0.164     1.703 r  partial_adder5_reg[17]/Q
                         net (fo=2, routed)           0.309     2.011    PP5/partial_adder6_reg[28][2]
    SLICE_X5Y99          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.138 r  PP5/partial_adder6_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.138    partial_adder61[18]
    SLICE_X5Y99          FDCE                                         r  partial_adder6_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.999     2.159    clk_IBUF_BUFG
    SLICE_X5Y99          FDCE                                         r  partial_adder6_reg[16]/C
                         clock pessimism             -0.255     1.905    
    SLICE_X5Y99          FDCE (Hold_fdce_C_D)         0.105     2.010    partial_adder6_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 partial_adder3_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_adder4_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.378ns (85.558%)  route 0.064ns (14.442%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.694     1.605    clk_IBUF_BUFG
    SLICE_X10Y99         FDCE                                         r  partial_adder3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDCE (Prop_fdce_C_Q)         0.164     1.769 r  partial_adder3_reg[18]/Q
                         net (fo=2, routed)           0.063     1.832    PP3/partial_adder4_reg[28][3]
    SLICE_X11Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  PP3/partial_adder4[16]_i_2/O
                         net (fo=1, routed)           0.000     1.877    PP3/partial_adder4[16]_i_2_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.992 r  PP3/partial_adder4_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.993    PP3/partial_adder4_reg[16]_i_1_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.047 r  PP3/partial_adder4_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.047    partial_adder41[19]
    SLICE_X11Y100        FDCE                                         r  partial_adder4_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.900     2.060    clk_IBUF_BUFG
    SLICE_X11Y100        FDCE                                         r  partial_adder4_reg[17]/C
                         clock pessimism             -0.255     1.806    
    SLICE_X11Y100        FDCE (Hold_fdce_C_D)         0.105     1.911    partial_adder4_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 result_reg[18]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_org_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.724     1.635    clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  result_reg[18]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     1.776 r  result_reg[18]_C/Q
                         net (fo=1, routed)           0.086     1.863    result_reg[18]_C_n_0
    SLICE_X2Y97          LUT3 (Prop_lut3_I2_O)        0.045     1.908 r  result_org[18]_i_1/O
                         net (fo=1, routed)           0.000     1.908    result[18]
    SLICE_X2Y97          FDCE                                         r  result_org_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.001     2.161    clk_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  result_org_reg[18]/C
                         clock pessimism             -0.513     1.648    
    SLICE_X2Y97          FDCE (Hold_fdce_C_D)         0.120     1.768    result_org_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 result_reg[23]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_org_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.654     1.565    clk_IBUF_BUFG
    SLICE_X3Y108         FDCE                                         r  result_reg[23]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     1.706 r  result_reg[23]_C/Q
                         net (fo=1, routed)           0.086     1.792    result_reg[23]_C_n_0
    SLICE_X2Y108         LUT3 (Prop_lut3_I2_O)        0.045     1.837 r  result_org[23]_i_1/O
                         net (fo=1, routed)           0.000     1.837    result[23]
    SLICE_X2Y108         FDCE                                         r  result_org_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.928     2.088    clk_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  result_org_reg[23]/C
                         clock pessimism             -0.511     1.578    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.120     1.698    result_org_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PP2/pp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.298ns (50.949%)  route 0.287ns (49.051%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.656     1.567    clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.128     1.695 r  x_reg[5]/Q
                         net (fo=14, routed)          0.287     1.981    PP2/Q[5]
    SLICE_X7Y98          LUT5 (Prop_lut5_I2_O)        0.099     2.080 r  PP2/pp[5]_i_2__3/O
                         net (fo=1, routed)           0.000     2.080    PP2/pp[5]_i_2__3_n_0
    SLICE_X7Y98          MUXF7 (Prop_muxf7_I0_O)      0.071     2.151 r  PP2/pp_reg[5]_i_1__3/O
                         net (fo=1, routed)           0.000     2.151    PP2/pp[5]
    SLICE_X7Y98          FDRE                                         r  PP2/pp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.999     2.159    PP2/clk_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  PP2/pp_reg[5]/C
                         clock pessimism             -0.255     1.905    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.105     2.010    PP2/pp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 partial_adder2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_adder3_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.270ns (56.639%)  route 0.207ns (43.361%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.694     1.605    clk_IBUF_BUFG
    SLICE_X9Y99          FDCE                                         r  partial_adder2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     1.746 r  partial_adder2_reg[27]/Q
                         net (fo=2, routed)           0.207     1.953    PP2/partial_adder3_reg[28][12]
    SLICE_X10Y101        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.082 r  PP2/partial_adder3_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.082    partial_adder31[28]
    SLICE_X10Y101        FDCE                                         r  partial_adder3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.900     2.060    clk_IBUF_BUFG
    SLICE_X10Y101        FDCE                                         r  partial_adder3_reg[26]/C
                         clock pessimism             -0.255     1.806    
    SLICE_X10Y101        FDCE (Hold_fdce_C_D)         0.134     1.940    partial_adder3_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y96    partial_adder1_reg[15]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y96    partial_adder1_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y96    partial_adder1_reg[17]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y95    partial_adder1_reg[18]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y95    partial_adder1_reg[19]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y97    partial_adder1_reg[20]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y97    partial_adder1_reg[21]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y98    partial_adder1_reg[22]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y98    partial_adder1_reg[23]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y93   partial_adder5_reg[10]_srl3_partial_adder3_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y93   partial_adder5_reg[10]_srl3_partial_adder3_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y93   partial_adder5_reg[11]_srl2_partial_adder2_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y93   partial_adder5_reg[11]_srl2_partial_adder2_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y93   partial_adder5_reg[12]_srl2_partial_adder2_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y93   partial_adder5_reg[12]_srl2_partial_adder2_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y92   partial_adder5_reg[6]_srl5_partial_adder5_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y92   partial_adder5_reg[6]_srl5_partial_adder5_reg_c/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y96   partial_adder5_reg[7]_srl4_partial_adder4_reg_c/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y96   partial_adder5_reg[7]_srl4_partial_adder4_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y93   partial_adder5_reg[10]_srl3_partial_adder3_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y93   partial_adder5_reg[10]_srl3_partial_adder3_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y93   partial_adder5_reg[11]_srl2_partial_adder2_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y93   partial_adder5_reg[11]_srl2_partial_adder2_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y93   partial_adder5_reg[12]_srl2_partial_adder2_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y93   partial_adder5_reg[12]_srl2_partial_adder2_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y92   partial_adder5_reg[6]_srl5_partial_adder5_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y92   partial_adder5_reg[6]_srl5_partial_adder5_reg_c/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y96   partial_adder5_reg[7]_srl4_partial_adder4_reg_c/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         5.000       4.146      SLICE_X10Y96   partial_adder5_reg[7]_srl4_partial_adder4_reg_c/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.446ns  (required time - arrival time)
  Source:                 partial_adder7_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[11]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.494ns (24.260%)  route 1.542ns (75.740%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.713     4.498    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  partial_adder7_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.379     4.877 f  partial_adder7_reg[13]/Q
                         net (fo=4, routed)           1.092     5.969    partial_adder7_reg_n_0_[13]
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.115     6.084 f  result_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.451     6.534    result_reg[11]_LDC_i_1_n_0
    SLICE_X1Y93          FDPE                                         f  result_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.598    14.155    clk_IBUF_BUFG
    SLICE_X1Y93          FDPE                                         r  result_reg[11]_P/C
                         clock pessimism              0.315    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X1Y93          FDPE (Recov_fdpe_C_PRE)     -0.454    13.981    result_reg[11]_P
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                  7.446    

Slack (MET) :             7.462ns  (required time - arrival time)
  Source:                 partial_adder7_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[12]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.498ns (24.640%)  route 1.523ns (75.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.713     4.498    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  partial_adder7_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.379     4.877 f  partial_adder7_reg[14]/Q
                         net (fo=4, routed)           1.248     6.125    partial_adder7_reg_n_0_[14]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.119     6.244 f  result_reg[12]_LDC_i_1/O
                         net (fo=2, routed)           0.275     6.519    result_reg[12]_LDC_i_1_n_0
    SLICE_X1Y92          FDPE                                         f  result_reg[12]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.598    14.155    clk_IBUF_BUFG
    SLICE_X1Y92          FDPE                                         r  result_reg[12]_P/C
                         clock pessimism              0.315    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X1Y92          FDPE (Recov_fdpe_C_PRE)     -0.454    13.981    result_reg[12]_P
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                          -6.519    
  -------------------------------------------------------------------
                         slack                                  7.462    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 partial_adder7_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[15]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.505ns (24.384%)  route 1.566ns (75.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.569     4.354    clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  partial_adder7_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.379     4.733 f  partial_adder7_reg[17]/Q
                         net (fo=4, routed)           1.147     5.880    partial_adder7_reg_n_0_[17]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.126     6.006 f  result_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.419     6.425    result_reg[15]_LDC_i_1_n_0
    SLICE_X2Y96          FDPE                                         f  result_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.598    14.155    clk_IBUF_BUFG
    SLICE_X2Y96          FDPE                                         r  result_reg[15]_P/C
                         clock pessimism              0.234    14.389    
                         clock uncertainty           -0.035    14.354    
    SLICE_X2Y96          FDPE (Recov_fdpe_C_PRE)     -0.454    13.900    result_reg[15]_P
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 partial_adder7_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[22]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.503ns (25.293%)  route 1.486ns (74.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.018ns = ( 14.018 - 10.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.569     4.354    clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  partial_adder7_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.379     4.733 f  partial_adder7_reg[24]/Q
                         net (fo=4, routed)           0.883     5.616    partial_adder7_reg_n_0_[24]
    SLICE_X1Y106         LUT2 (Prop_lut2_I0_O)        0.124     5.740 f  result_reg[22]_LDC_i_1/O
                         net (fo=2, routed)           0.603     6.342    result_reg[22]_LDC_i_1_n_0
    SLICE_X0Y106         FDPE                                         f  result_reg[22]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.461    14.018    clk_IBUF_BUFG
    SLICE_X0Y106         FDPE                                         r  result_reg[22]_P/C
                         clock pessimism              0.308    14.326    
                         clock uncertainty           -0.035    14.290    
    SLICE_X0Y106         FDPE (Recov_fdpe_C_PRE)     -0.454    13.836    result_reg[22]_P
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 partial_adder7_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[12]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.484ns (22.568%)  route 1.661ns (77.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 14.154 - 10.000 ) 
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.713     4.498    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  partial_adder7_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.379     4.877 r  partial_adder7_reg[14]/Q
                         net (fo=4, routed)           1.248     6.125    partial_adder7_reg_n_0_[14]
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.105     6.230 f  result_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.413     6.643    result_reg[12]_LDC_i_2_n_0
    SLICE_X2Y91          FDCE                                         f  result_reg[12]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.597    14.154    clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  result_reg[12]_C/C
                         clock pessimism              0.315    14.469    
                         clock uncertainty           -0.035    14.434    
    SLICE_X2Y91          FDCE (Recov_fdce_C_CLR)     -0.258    14.176    result_reg[12]_C
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 partial_adder7_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.484ns (24.316%)  route 1.506ns (75.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.713     4.498    clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  partial_adder7_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.379     4.877 r  partial_adder7_reg[13]/Q
                         net (fo=4, routed)           1.092     5.969    partial_adder7_reg_n_0_[13]
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.105     6.074 f  result_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.415     6.488    result_reg[11]_LDC_i_2_n_0
    SLICE_X0Y93          FDCE                                         f  result_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.598    14.155    clk_IBUF_BUFG
    SLICE_X0Y93          FDCE                                         r  result_reg[11]_C/C
                         clock pessimism              0.315    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X0Y93          FDCE (Recov_fdce_C_CLR)     -0.331    14.104    result_reg[11]_C
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.625ns  (required time - arrival time)
  Source:                 partial_adder7_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[15]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.484ns (23.682%)  route 1.560ns (76.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 14.155 - 10.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.569     4.354    clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  partial_adder7_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.379     4.733 r  partial_adder7_reg[17]/Q
                         net (fo=4, routed)           1.147     5.880    partial_adder7_reg_n_0_[17]
    SLICE_X1Y96          LUT2 (Prop_lut2_I0_O)        0.105     5.985 f  result_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.412     6.398    result_reg[15]_LDC_i_2_n_0
    SLICE_X0Y96          FDCE                                         f  result_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.598    14.155    clk_IBUF_BUFG
    SLICE_X0Y96          FDCE                                         r  result_reg[15]_C/C
                         clock pessimism              0.234    14.389    
                         clock uncertainty           -0.035    14.354    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.331    14.023    result_reg[15]_C
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                  7.625    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 partial_adder7_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.644ns (37.262%)  route 1.084ns (62.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns = ( 14.086 - 10.000 ) 
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.647     4.432    clk_IBUF_BUFG
    SLICE_X10Y94         FDCE                                         r  partial_adder7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.398     4.830 f  partial_adder7_reg[4]/Q
                         net (fo=4, routed)           0.690     5.520    partial_adder7_reg_n_0_[4]
    SLICE_X11Y92         LUT2 (Prop_lut2_I0_O)        0.246     5.766 f  result_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.395     6.160    result_reg[2]_LDC_i_1_n_0
    SLICE_X11Y91         FDPE                                         f  result_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.529    14.086    clk_IBUF_BUFG
    SLICE_X11Y91         FDPE                                         r  result_reg[2]_P/C
                         clock pessimism              0.317    14.403    
                         clock uncertainty           -0.035    14.368    
    SLICE_X11Y91         FDPE (Recov_fdpe_C_PRE)     -0.454    13.914    result_reg[2]_P
  -------------------------------------------------------------------
                         required time                         13.914    
                         arrival time                          -6.160    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.759ns  (required time - arrival time)
  Source:                 partial_adder7_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[25]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.487ns (28.256%)  route 1.237ns (71.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.018ns = ( 14.018 - 10.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.569     4.354    clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  partial_adder7_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.379     4.733 f  partial_adder7_reg[27]/Q
                         net (fo=4, routed)           0.569     5.302    partial_adder7_reg_n_0_[27]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.108     5.410 f  result_reg[25]_LDC_i_1/O
                         net (fo=2, routed)           0.668     6.077    result_reg[25]_LDC_i_1_n_0
    SLICE_X3Y107         FDPE                                         f  result_reg[25]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.461    14.018    clk_IBUF_BUFG
    SLICE_X3Y107         FDPE                                         r  result_reg[25]_P/C
                         clock pessimism              0.308    14.326    
                         clock uncertainty           -0.035    14.290    
    SLICE_X3Y107         FDPE (Recov_fdpe_C_PRE)     -0.454    13.836    result_reg[25]_P
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  7.759    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 partial_adder7_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.630ns (34.063%)  route 1.220ns (65.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.087ns = ( 14.087 - 10.000 ) 
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.647     4.432    clk_IBUF_BUFG
    SLICE_X10Y94         FDCE                                         r  partial_adder7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.398     4.830 r  partial_adder7_reg[4]/Q
                         net (fo=4, routed)           0.690     5.520    partial_adder7_reg_n_0_[4]
    SLICE_X11Y92         LUT2 (Prop_lut2_I0_O)        0.232     5.752 f  result_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.530     6.282    result_reg[2]_LDC_i_2_n_0
    SLICE_X11Y94         FDCE                                         f  result_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    M2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781    10.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699    12.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.530    14.087    clk_IBUF_BUFG
    SLICE_X11Y94         FDCE                                         r  result_reg[2]_C/C
                         clock pessimism              0.321    14.408    
                         clock uncertainty           -0.035    14.373    
    SLICE_X11Y94         FDCE (Recov_fdce_C_CLR)     -0.331    14.042    result_reg[2]_C
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  7.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 partial_adder7_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[18]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.189ns (32.503%)  route 0.392ns (67.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.656     1.567    clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  partial_adder7_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.708 f  partial_adder7_reg[20]/Q
                         net (fo=4, routed)           0.262     1.970    partial_adder7_reg_n_0_[20]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.048     2.018 f  result_reg[18]_LDC_i_1/O
                         net (fo=2, routed)           0.130     2.148    result_reg[18]_LDC_i_1_n_0
    SLICE_X2Y98          FDPE                                         f  result_reg[18]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.001     2.161    clk_IBUF_BUFG
    SLICE_X2Y98          FDPE                                         r  result_reg[18]_P/C
                         clock pessimism             -0.255     1.907    
    SLICE_X2Y98          FDPE (Remov_fdpe_C_PRE)     -0.133     1.774    result_reg[18]_P
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 partial_adder7_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[18]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.591%)  route 0.443ns (70.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.656     1.567    clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  partial_adder7_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  partial_adder7_reg[20]/Q
                         net (fo=4, routed)           0.262     1.970    partial_adder7_reg_n_0_[20]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.045     2.015 f  result_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.180     2.195    result_reg[18]_LDC_i_2_n_0
    SLICE_X3Y97          FDCE                                         f  result_reg[18]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.001     2.161    clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  result_reg[18]_C/C
                         clock pessimism             -0.255     1.907    
    SLICE_X3Y97          FDCE (Remov_fdce_C_CLR)     -0.092     1.815    result_reg[18]_C
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 partial_adder7_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[17]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.189ns (33.151%)  route 0.381ns (66.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.656     1.567    clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  partial_adder7_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.708 f  partial_adder7_reg[19]/Q
                         net (fo=4, routed)           0.193     1.901    partial_adder7_reg_n_0_[19]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.048     1.949 f  result_reg[17]_LDC_i_1/O
                         net (fo=2, routed)           0.188     2.137    result_reg[17]_LDC_i_1_n_0
    SLICE_X1Y99          FDPE                                         f  result_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.001     2.161    clk_IBUF_BUFG
    SLICE_X1Y99          FDPE                                         r  result_reg[17]_P/C
                         clock pessimism             -0.255     1.907    
    SLICE_X1Y99          FDPE (Remov_fdpe_C_PRE)     -0.157     1.750    result_reg[17]_P
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 partial_adder7_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[16]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.187ns (29.691%)  route 0.443ns (70.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.656     1.567    clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  partial_adder7_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.708 f  partial_adder7_reg[18]/Q
                         net (fo=4, routed)           0.255     1.963    partial_adder7_reg_n_0_[18]
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.046     2.009 f  result_reg[16]_LDC_i_1/O
                         net (fo=2, routed)           0.187     2.196    result_reg[16]_LDC_i_1_n_0
    SLICE_X1Y98          FDPE                                         f  result_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.001     2.161    clk_IBUF_BUFG
    SLICE_X1Y98          FDPE                                         r  result_reg[16]_P/C
                         clock pessimism             -0.255     1.907    
    SLICE_X1Y98          FDPE (Remov_fdpe_C_PRE)     -0.157     1.750    result_reg[16]_P
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 partial_adder7_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[16]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.186ns (21.591%)  route 0.675ns (78.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.656     1.567    clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  partial_adder7_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  partial_adder7_reg[18]/Q
                         net (fo=4, routed)           0.255     1.963    partial_adder7_reg_n_0_[18]
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.045     2.008 f  result_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.420     2.428    result_reg[16]_LDC_i_2_n_0
    SLICE_X0Y99          FDCE                                         f  result_reg[16]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.001     2.161    clk_IBUF_BUFG
    SLICE_X0Y99          FDCE                                         r  result_reg[16]_C/C
                         clock pessimism             -0.255     1.907    
    SLICE_X0Y99          FDCE (Remov_fdce_C_CLR)     -0.092     1.815    result_reg[16]_C
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 partial_adder7_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.698%)  route 0.383ns (67.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.693     1.604    clk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  partial_adder7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.141     1.745 r  partial_adder7_reg[5]/Q
                         net (fo=4, routed)           0.206     1.951    partial_adder7_reg_n_0_[5]
    SLICE_X11Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.996 f  result_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.177     2.173    result_reg[3]_LDC_i_2_n_0
    SLICE_X10Y95         FDCE                                         f  result_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.970     2.130    clk_IBUF_BUFG
    SLICE_X10Y95         FDCE                                         r  result_reg[3]_C/C
                         clock pessimism             -0.510     1.620    
    SLICE_X10Y95         FDCE (Remov_fdce_C_CLR)     -0.067     1.553    result_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 partial_adder7_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.209ns (36.104%)  route 0.370ns (63.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.693     1.604    clk_IBUF_BUFG
    SLICE_X8Y93          FDCE                                         r  partial_adder7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDCE (Prop_fdce_C_Q)         0.164     1.768 f  partial_adder7_reg[2]/Q
                         net (fo=4, routed)           0.156     1.924    partial_adder7_reg_n_0_[2]
    SLICE_X8Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.969 f  result_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.214     2.183    result_reg[0]_LDC_i_1_n_0
    SLICE_X8Y91          FDPE                                         f  result_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.969     2.129    clk_IBUF_BUFG
    SLICE_X8Y91          FDPE                                         r  result_reg[0]_P/C
                         clock pessimism             -0.510     1.619    
    SLICE_X8Y91          FDPE (Remov_fdpe_C_PRE)     -0.071     1.548    result_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 partial_adder7_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[10]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.189ns (35.528%)  route 0.343ns (64.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.720     1.631    clk_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  partial_adder7_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     1.772 f  partial_adder7_reg[12]/Q
                         net (fo=4, routed)           0.215     1.987    partial_adder7_reg_n_0_[12]
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.048     2.035 f  result_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.128     2.163    result_reg[10]_LDC_i_1_n_0
    SLICE_X3Y93          FDPE                                         f  result_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.000     2.160    clk_IBUF_BUFG
    SLICE_X3Y93          FDPE                                         r  result_reg[10]_P/C
                         clock pessimism             -0.487     1.673    
    SLICE_X3Y93          FDPE (Remov_fdpe_C_PRE)     -0.157     1.516    result_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 partial_adder7_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[26]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.333%)  route 0.408ns (68.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.656     1.567    clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  partial_adder7_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  partial_adder7_reg[28]/Q
                         net (fo=4, routed)           0.277     1.984    partial_adder7_reg_n_0_[28]
    SLICE_X5Y106         LUT2 (Prop_lut2_I0_O)        0.045     2.029 f  result_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.131     2.160    result_reg[26]_LDC_i_2_n_0
    SLICE_X4Y106         FDCE                                         f  result_reg[26]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.928     2.088    clk_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  result_reg[26]_C/C
                         clock pessimism             -0.484     1.605    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.513    result_reg[26]_C
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 partial_adder7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.226ns (35.967%)  route 0.402ns (64.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.693     1.604    clk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  partial_adder7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.128     1.732 r  partial_adder7_reg[6]/Q
                         net (fo=4, routed)           0.226     1.958    partial_adder7_reg_n_0_[6]
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.098     2.056 f  result_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.177     2.233    result_reg[4]_LDC_i_2_n_0
    SLICE_X8Y90          FDCE                                         f  result_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.969     2.129    clk_IBUF_BUFG
    SLICE_X8Y90          FDCE                                         r  result_reg[4]_C/C
                         clock pessimism             -0.487     1.642    
    SLICE_X8Y90          FDCE (Remov_fdce_C_CLR)     -0.067     1.575    result_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.657    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.125ns  (logic 0.956ns (18.663%)  route 4.168ns (81.337%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          3.759     4.610    rstn_IBUF
    SLICE_X13Y97         LUT2 (Prop_lut2_I1_O)        0.105     4.715 f  result_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.410     5.125    result_reg[7]_LDC_i_2_n_0
    SLICE_X13Y97         LDCE                                         f  result_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.114ns  (logic 0.956ns (18.700%)  route 4.158ns (81.300%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          3.618     4.469    rstn_IBUF
    SLICE_X12Y96         LUT2 (Prop_lut2_I1_O)        0.105     4.574 f  result_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.541     5.114    result_reg[5]_LDC_i_2_n_0
    SLICE_X12Y96         LDCE                                         f  result_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[8]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.995ns  (logic 0.956ns (19.149%)  route 4.038ns (80.851%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          3.498     4.349    rstn_IBUF
    SLICE_X12Y95         LUT2 (Prop_lut2_I1_O)        0.105     4.454 f  result_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.541     4.995    result_reg[8]_LDC_i_2_n_0
    SLICE_X13Y95         LDCE                                         f  result_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[9]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.892ns  (logic 0.956ns (19.551%)  route 3.936ns (80.449%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          3.263     4.114    rstn_IBUF
    SLICE_X8Y94          LUT2 (Prop_lut2_I1_O)        0.105     4.219 f  result_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.673     4.892    result_reg[9]_LDC_i_2_n_0
    SLICE_X8Y94          LDCE                                         f  result_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.703ns  (logic 0.956ns (20.337%)  route 3.746ns (79.663%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          3.338     4.189    rstn_IBUF
    SLICE_X11Y95         LUT2 (Prop_lut2_I1_O)        0.105     4.294 f  result_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.409     4.703    result_reg[3]_LDC_i_2_n_0
    SLICE_X11Y95         LDCE                                         f  result_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.656ns  (logic 0.956ns (20.540%)  route 3.700ns (79.460%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          3.291     4.143    rstn_IBUF
    SLICE_X9Y90          LUT2 (Prop_lut2_I1_O)        0.105     4.248 f  result_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.409     4.656    result_reg[4]_LDC_i_2_n_0
    SLICE_X9Y90          LDCE                                         f  result_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.544ns  (logic 0.956ns (21.048%)  route 3.588ns (78.952%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          3.066     3.918    rstn_IBUF
    SLICE_X10Y91         LUT2 (Prop_lut2_I1_O)        0.105     4.023 f  result_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.521     4.544    result_reg[1]_LDC_i_2_n_0
    SLICE_X10Y91         LDCE                                         f  result_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.531ns  (logic 0.956ns (21.106%)  route 3.575ns (78.894%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          3.165     4.017    rstn_IBUF
    SLICE_X11Y90         LUT2 (Prop_lut2_I1_O)        0.105     4.122 f  result_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.410     4.531    result_reg[6]_LDC_i_2_n_0
    SLICE_X11Y90         LDCE                                         f  result_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.495ns  (logic 0.956ns (21.279%)  route 3.538ns (78.721%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          3.129     3.980    rstn_IBUF
    SLICE_X11Y92         LUT2 (Prop_lut2_I1_O)        0.105     4.085 f  result_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.410     4.495    result_reg[2]_LDC_i_2_n_0
    SLICE_X11Y92         LDCE                                         f  result_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.277ns  (logic 0.976ns (22.831%)  route 3.300ns (77.169%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          2.856     3.707    rstn_IBUF
    SLICE_X8Y92          LUT2 (Prop_lut2_I1_O)        0.125     3.832 f  result_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.444     4.277    result_reg[0]_LDC_i_2_n_0
    SLICE_X8Y92          LDCE                                         f  result_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[22]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.168ns  (logic 0.194ns (16.586%)  route 0.974ns (83.414%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.149     0.149 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          0.795     0.944    rstn_IBUF
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.045     0.989 f  result_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.179     1.168    result_reg[22]_LDC_i_2_n_0
    SLICE_X1Y106         LDCE                                         f  result_reg[22]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[26]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.236ns  (logic 0.194ns (15.675%)  route 1.042ns (84.325%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.149     0.149 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          0.929     1.078    rstn_IBUF
    SLICE_X5Y106         LUT2 (Prop_lut2_I1_O)        0.045     1.123 f  result_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.113     1.236    result_reg[26]_LDC_i_2_n_0
    SLICE_X6Y106         LDCE                                         f  result_reg[26]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[25]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.245ns  (logic 0.194ns (15.556%)  route 1.051ns (84.444%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.149     0.149 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          0.861     1.010    rstn_IBUF
    SLICE_X3Y107         LUT2 (Prop_lut2_I1_O)        0.045     1.055 f  result_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.190     1.245    result_reg[25]_LDC_i_2_n_0
    SLICE_X4Y107         LDCE                                         f  result_reg[25]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[20]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.276ns  (logic 0.194ns (15.178%)  route 1.083ns (84.822%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.149     0.149 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          0.904     1.052    rstn_IBUF
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.045     1.097 f  result_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.179     1.276    result_reg[20]_LDC_i_2_n_0
    SLICE_X1Y102         LDCE                                         f  result_reg[20]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[23]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.291ns  (logic 0.194ns (15.004%)  route 1.097ns (84.996%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.149     0.149 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          0.920     1.068    rstn_IBUF
    SLICE_X3Y109         LUT2 (Prop_lut2_I1_O)        0.045     1.113 f  result_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.178     1.291    result_reg[23]_LDC_i_2_n_0
    SLICE_X3Y109         LDCE                                         f  result_reg[23]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[24]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.303ns  (logic 0.194ns (14.871%)  route 1.109ns (85.129%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.149     0.149 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          0.932     1.081    rstn_IBUF
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.045     1.126 f  result_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.177     1.303    result_reg[24]_LDC_i_2_n_0
    SLICE_X1Y107         LDCE                                         f  result_reg[24]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[31]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.194ns (14.130%)  route 1.177ns (85.870%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.149     0.149 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          0.999     1.148    rstn_IBUF
    SLICE_X5Y107         LUT2 (Prop_lut2_I1_O)        0.045     1.193 f  result_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.178     1.371    result_reg[31]_LDC_i_2_n_0
    SLICE_X5Y107         LDCE                                         f  result_reg[31]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[15]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.397ns  (logic 0.194ns (13.863%)  route 1.204ns (86.137%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.149     0.149 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          1.027     1.176    rstn_IBUF
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.045     1.221 f  result_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.177     1.397    result_reg[15]_LDC_i_2_n_0
    SLICE_X1Y96          LDCE                                         f  result_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[14]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.439ns  (logic 0.194ns (13.466%)  route 1.245ns (86.534%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.149     0.149 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          1.068     1.217    rstn_IBUF
    SLICE_X3Y95          LUT2 (Prop_lut2_I1_O)        0.045     1.262 f  result_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.177     1.439    result_reg[14]_LDC_i_2_n_0
    SLICE_X3Y95          LDCE                                         f  result_reg[14]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_reg[13]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.444ns  (logic 0.194ns (13.418%)  route 1.250ns (86.582%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.149     0.149 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          1.073     1.222    rstn_IBUF
    SLICE_X1Y94          LUT2 (Prop_lut2_I1_O)        0.045     1.267 f  result_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.177     1.444    result_reg[13]_LDC_i_2_n_0
    SLICE_X1Y94          LDCE                                         f  result_reg[13]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_org_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_org[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.080ns  (logic 2.794ns (27.718%)  route 7.286ns (72.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.712     4.497    clk_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  result_org_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.433     4.930 r  result_org_reg[11]/Q
                         net (fo=1, routed)           7.286    12.216    result_org_OBUF[11]
    P5                   OBUF (Prop_obuf_I_O)         2.361    14.577 r  result_org_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.577    result_org[11]
    P5                                                                r  result_org[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_org_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_org[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.984ns  (logic 2.806ns (28.101%)  route 7.178ns (71.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.712     4.497    clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  result_org_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.433     4.930 r  result_org_reg[10]/Q
                         net (fo=1, routed)           7.178    12.108    result_org_OBUF[10]
    T5                   OBUF (Prop_obuf_I_O)         2.373    14.481 r  result_org_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.481    result_org[10]
    T5                                                                r  result_org[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_org_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_org[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.879ns  (logic 2.790ns (28.240%)  route 7.089ns (71.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.712     4.497    clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  result_org_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.433     4.930 r  result_org_reg[12]/Q
                         net (fo=1, routed)           7.089    12.019    result_org_OBUF[12]
    P6                   OBUF (Prop_obuf_I_O)         2.357    14.376 r  result_org_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.376    result_org[12]
    P6                                                                r  result_org[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_org_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_org[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.633ns  (logic 2.812ns (29.193%)  route 6.821ns (70.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.644     4.429    clk_IBUF_BUFG
    SLICE_X8Y93          FDCE                                         r  result_org_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDCE (Prop_fdce_C_Q)         0.433     4.862 r  result_org_reg[0]/Q
                         net (fo=1, routed)           6.821    11.683    result_org_OBUF[0]
    U4                   OBUF (Prop_obuf_I_O)         2.379    14.062 r  result_org_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.062    result_org[0]
    U4                                                                r  result_org[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_org_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_org[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.562ns  (logic 2.784ns (29.122%)  route 6.777ns (70.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.644     4.429    clk_IBUF_BUFG
    SLICE_X8Y93          FDCE                                         r  result_org_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDCE (Prop_fdce_C_Q)         0.433     4.862 r  result_org_reg[4]/Q
                         net (fo=1, routed)           6.777    11.639    result_org_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         2.351    13.991 r  result_org_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.991    result_org[4]
    R7                                                                r  result_org[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_org_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_org[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.541ns  (logic 2.738ns (28.692%)  route 6.803ns (71.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.646     4.431    clk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  result_org_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.379     4.810 r  result_org_reg[2]/Q
                         net (fo=1, routed)           6.803    11.613    result_org_OBUF[2]
    T8                   OBUF (Prop_obuf_I_O)         2.359    13.972 r  result_org_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.972    result_org[2]
    T8                                                                r  result_org[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_org_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_org[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.506ns  (logic 2.808ns (29.536%)  route 6.698ns (70.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.645     4.430    clk_IBUF_BUFG
    SLICE_X12Y97         FDCE                                         r  result_org_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDCE (Prop_fdce_C_Q)         0.433     4.863 r  result_org_reg[7]/Q
                         net (fo=1, routed)           6.698    11.561    result_org_OBUF[7]
    U5                   OBUF (Prop_obuf_I_O)         2.375    13.936 r  result_org_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.936    result_org[7]
    U5                                                                r  result_org[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_org_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_org[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.485ns  (logic 2.732ns (28.807%)  route 6.753ns (71.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.645     4.430    clk_IBUF_BUFG
    SLICE_X9Y95          FDCE                                         r  result_org_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.379     4.809 r  result_org_reg[3]/Q
                         net (fo=1, routed)           6.753    11.562    result_org_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         2.353    13.915 r  result_org_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.915    result_org[3]
    R6                                                                r  result_org[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_org_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_org[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.430ns  (logic 2.809ns (29.791%)  route 6.621ns (70.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.645     4.430    clk_IBUF_BUFG
    SLICE_X12Y97         FDCE                                         r  result_org_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDCE (Prop_fdce_C_Q)         0.433     4.863 r  result_org_reg[8]/Q
                         net (fo=1, routed)           6.621    11.484    result_org_OBUF[8]
    U6                   OBUF (Prop_obuf_I_O)         2.376    13.860 r  result_org_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.860    result_org[8]
    U6                                                                r  result_org[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_org_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_org[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.415ns  (logic 2.784ns (29.575%)  route 6.631ns (70.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.792     2.704    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.785 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.647     4.432    clk_IBUF_BUFG
    SLICE_X10Y94         FDCE                                         r  result_org_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.433     4.865 r  result_org_reg[1]/Q
                         net (fo=1, routed)           6.631    11.495    result_org_OBUF[1]
    T7                   OBUF (Prop_obuf_I_O)         2.351    13.847 r  result_org_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.847    result_org[1]
    T7                                                                r  result_org[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 partial_adder7_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[17]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.186ns (33.387%)  route 0.371ns (66.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.656     1.567    clk_IBUF_BUFG
    SLICE_X3Y100         FDCE                                         r  partial_adder7_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  partial_adder7_reg[19]/Q
                         net (fo=4, routed)           0.193     1.901    partial_adder7_reg_n_0_[19]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.946 f  result_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.178     2.124    result_reg[17]_LDC_i_2_n_0
    SLICE_X1Y100         LDCE                                         f  result_reg[17]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partial_adder7_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[20]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.186ns (33.129%)  route 0.375ns (66.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.656     1.567    clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  partial_adder7_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  partial_adder7_reg[22]/Q
                         net (fo=4, routed)           0.197     1.904    partial_adder7_reg_n_0_[22]
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.045     1.949 f  result_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.179     2.128    result_reg[20]_LDC_i_2_n_0
    SLICE_X1Y102         LDCE                                         f  result_reg[20]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partial_adder7_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[26]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.186ns (32.324%)  route 0.389ns (67.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.656     1.567    clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  partial_adder7_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  partial_adder7_reg[28]/Q
                         net (fo=4, routed)           0.277     1.984    partial_adder7_reg_n_0_[28]
    SLICE_X5Y106         LUT2 (Prop_lut2_I0_O)        0.045     2.029 f  result_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.113     2.142    result_reg[26]_LDC_i_2_n_0
    SLICE_X6Y106         LDCE                                         f  result_reg[26]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partial_adder7_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.212ns (38.293%)  route 0.342ns (61.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.693     1.604    clk_IBUF_BUFG
    SLICE_X8Y93          FDCE                                         r  partial_adder7_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDCE (Prop_fdce_C_Q)         0.164     1.768 r  partial_adder7_reg[2]/Q
                         net (fo=4, routed)           0.156     1.924    partial_adder7_reg_n_0_[2]
    SLICE_X8Y92          LUT2 (Prop_lut2_I0_O)        0.048     1.972 f  result_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.185     2.158    result_reg[0]_LDC_i_2_n_0
    SLICE_X8Y92          LDCE                                         f  result_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partial_adder7_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[23]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.186ns (31.062%)  route 0.413ns (68.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.656     1.567    clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  partial_adder7_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  partial_adder7_reg[25]/Q
                         net (fo=4, routed)           0.235     1.943    partial_adder7_reg_n_0_[25]
    SLICE_X3Y109         LUT2 (Prop_lut2_I0_O)        0.045     1.988 f  result_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.178     2.165    result_reg[23]_LDC_i_2_n_0
    SLICE_X3Y109         LDCE                                         f  result_reg[23]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partial_adder7_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.186ns (32.698%)  route 0.383ns (67.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.693     1.604    clk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  partial_adder7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.141     1.745 r  partial_adder7_reg[5]/Q
                         net (fo=4, routed)           0.206     1.951    partial_adder7_reg_n_0_[5]
    SLICE_X11Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.996 f  result_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.177     2.173    result_reg[3]_LDC_i_2_n_0
    SLICE_X11Y95         LDCE                                         f  result_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partial_adder7_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[31]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.186ns (29.098%)  route 0.453ns (70.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.655     1.566    clk_IBUF_BUFG
    SLICE_X3Y103         FDCE                                         r  partial_adder7_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDCE (Prop_fdce_C_Q)         0.141     1.707 r  partial_adder7_reg[31]/Q
                         net (fo=4, routed)           0.276     1.982    p_2_in0
    SLICE_X5Y107         LUT2 (Prop_lut2_I0_O)        0.045     2.027 f  result_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.178     2.205    result_reg[31]_LDC_i_2_n_0
    SLICE_X5Y107         LDCE                                         f  result_reg[31]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partial_adder7_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.186ns (32.097%)  route 0.393ns (67.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.720     1.631    clk_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  partial_adder7_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     1.772 r  partial_adder7_reg[12]/Q
                         net (fo=4, routed)           0.215     1.987    partial_adder7_reg_n_0_[12]
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.045     2.032 f  result_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.179     2.211    result_reg[10]_LDC_i_2_n_0
    SLICE_X3Y92          LDCE                                         f  result_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partial_adder7_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[25]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.186ns (28.838%)  route 0.459ns (71.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.656     1.567    clk_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  partial_adder7_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.708 r  partial_adder7_reg[27]/Q
                         net (fo=4, routed)           0.269     1.976    partial_adder7_reg_n_0_[27]
    SLICE_X3Y107         LUT2 (Prop_lut2_I0_O)        0.045     2.021 f  result_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.190     2.212    result_reg[25]_LDC_i_2_n_0
    SLICE_X4Y107         LDCE                                         f  result_reg[25]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 partial_adder7_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.226ns (35.967%)  route 0.402ns (64.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.693     1.604    clk_IBUF_BUFG
    SLICE_X11Y93         FDCE                                         r  partial_adder7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.128     1.732 r  partial_adder7_reg[6]/Q
                         net (fo=4, routed)           0.226     1.958    partial_adder7_reg_n_0_[6]
    SLICE_X9Y90          LUT2 (Prop_lut2_I0_O)        0.098     2.056 f  result_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.177     2.233    result_reg[4]_LDC_i_2_n_0
    SLICE_X9Y90          LDCE                                         f  result_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           310 Endpoints
Min Delay           310 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_org_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 0.956ns (16.824%)  route 4.728ns (83.176%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          2.408     3.260    rstn_IBUF
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.105     3.365 f  x[15]_i_1/O
                         net (fo=192, routed)         2.320     5.685    x[15]_i_1_n_0
    SLICE_X12Y97         FDCE                                         f  result_org_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.528     4.085    clk_IBUF_BUFG
    SLICE_X12Y97         FDCE                                         r  result_org_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_org_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 0.956ns (16.824%)  route 4.728ns (83.176%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          2.408     3.260    rstn_IBUF
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.105     3.365 f  x[15]_i_1/O
                         net (fo=192, routed)         2.320     5.685    x[15]_i_1_n_0
    SLICE_X12Y97         FDCE                                         f  result_org_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.528     4.085    clk_IBUF_BUFG
    SLICE_X12Y97         FDCE                                         r  result_org_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_org_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 0.956ns (16.824%)  route 4.728ns (83.176%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          2.408     3.260    rstn_IBUF
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.105     3.365 f  x[15]_i_1/O
                         net (fo=192, routed)         2.320     5.685    x[15]_i_1_n_0
    SLICE_X12Y97         FDCE                                         f  result_org_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.528     4.085    clk_IBUF_BUFG
    SLICE_X12Y97         FDCE                                         r  result_org_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            partial_adder7_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.663ns  (logic 0.956ns (16.889%)  route 4.706ns (83.111%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          2.408     3.260    rstn_IBUF
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.105     3.365 f  x[15]_i_1/O
                         net (fo=192, routed)         2.298     5.663    x[15]_i_1_n_0
    SLICE_X4Y95          FDCE                                         f  partial_adder7_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.597     4.154    clk_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  partial_adder7_reg[12]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_org_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.566ns  (logic 0.956ns (17.183%)  route 4.609ns (82.817%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          2.408     3.260    rstn_IBUF
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.105     3.365 f  x[15]_i_1/O
                         net (fo=192, routed)         2.201     5.566    x[15]_i_1_n_0
    SLICE_X0Y97          FDCE                                         f  result_org_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.598     4.155    clk_IBUF_BUFG
    SLICE_X0Y97          FDCE                                         r  result_org_reg[15]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            result_org_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.563ns  (logic 0.956ns (17.193%)  route 4.606ns (82.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          2.408     3.260    rstn_IBUF
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.105     3.365 f  x[15]_i_1/O
                         net (fo=192, routed)         2.198     5.563    x[15]_i_1_n_0
    SLICE_X2Y93          FDCE                                         f  result_org_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.598     4.155    clk_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  result_org_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            partial_adder1_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.562ns  (logic 0.956ns (17.197%)  route 4.605ns (82.803%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          2.408     3.260    rstn_IBUF
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.105     3.365 f  x[15]_i_1/O
                         net (fo=192, routed)         2.197     5.562    x[15]_i_1_n_0
    SLICE_X9Y96          FDCE                                         f  partial_adder1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.528     4.085    clk_IBUF_BUFG
    SLICE_X9Y96          FDCE                                         r  partial_adder1_reg[15]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            partial_adder1_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.562ns  (logic 0.956ns (17.197%)  route 4.605ns (82.803%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          2.408     3.260    rstn_IBUF
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.105     3.365 f  x[15]_i_1/O
                         net (fo=192, routed)         2.197     5.562    x[15]_i_1_n_0
    SLICE_X9Y96          FDCE                                         f  partial_adder1_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.528     4.085    clk_IBUF_BUFG
    SLICE_X9Y96          FDCE                                         r  partial_adder1_reg[16]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            partial_adder1_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.562ns  (logic 0.956ns (17.197%)  route 4.605ns (82.803%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          2.408     3.260    rstn_IBUF
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.105     3.365 f  x[15]_i_1/O
                         net (fo=192, routed)         2.197     5.562    x[15]_i_1_n_0
    SLICE_X9Y96          FDCE                                         f  partial_adder1_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.528     4.085    clk_IBUF_BUFG
    SLICE_X9Y96          FDCE                                         r  partial_adder1_reg[17]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            partial_adder2_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.562ns  (logic 0.956ns (17.197%)  route 4.605ns (82.803%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    M19                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  rstn_IBUF_inst/O
                         net (fo=57, routed)          2.408     3.260    rstn_IBUF
    SLICE_X6Y106         LUT1 (Prop_lut1_I0_O)        0.105     3.365 f  x[15]_i_1/O
                         net (fo=192, routed)         2.197     5.562    x[15]_i_1_n_0
    SLICE_X9Y96          FDCE                                         f  partial_adder2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.781     0.781 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.699     2.480    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.557 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.528     4.085    clk_IBUF_BUFG
    SLICE_X9Y96          FDCE                                         r  partial_adder2_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_reg[10]_LDC/G
                            (positive level-sensitive latch)
  Destination:            result_org_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.265ns (75.403%)  route 0.086ns (24.597%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          LDCE                         0.000     0.000 r  result_reg[10]_LDC/G
    SLICE_X3Y92          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  result_reg[10]_LDC/Q
                         net (fo=1, routed)           0.086     0.306    result_reg[10]_LDC_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.045     0.351 r  result_org[10]_i_1/O
                         net (fo=1, routed)           0.000     0.351    result[10]
    SLICE_X2Y92          FDCE                                         r  result_org_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.999     2.159    clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  result_org_reg[10]/C

Slack:                    inf
  Source:                 result_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            result_org_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.554%)  route 0.090ns (25.446%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         LDCE                         0.000     0.000 r  result_reg[7]_LDC/G
    SLICE_X13Y97         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  result_reg[7]_LDC/Q
                         net (fo=1, routed)           0.090     0.310    result_reg[7]_LDC_n_0
    SLICE_X12Y97         LUT3 (Prop_lut3_I1_O)        0.045     0.355 r  result_org[7]_i_1/O
                         net (fo=1, routed)           0.000     0.355    result[7]
    SLICE_X12Y97         FDCE                                         r  result_org_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.970     2.130    clk_IBUF_BUFG
    SLICE_X12Y97         FDCE                                         r  result_org_reg[7]/C

Slack:                    inf
  Source:                 result_reg[17]_LDC/G
                            (positive level-sensitive latch)
  Destination:            result_org_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.265ns (73.228%)  route 0.097ns (26.772%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         LDCE                         0.000     0.000 r  result_reg[17]_LDC/G
    SLICE_X1Y100         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  result_reg[17]_LDC/Q
                         net (fo=1, routed)           0.097     0.317    result_reg[17]_LDC_n_0
    SLICE_X0Y100         LUT3 (Prop_lut3_I1_O)        0.045     0.362 r  result_org[17]_i_1/O
                         net (fo=1, routed)           0.000     0.362    result[17]
    SLICE_X0Y100         FDCE                                         r  result_org_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.930     2.090    clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  result_org_reg[17]/C

Slack:                    inf
  Source:                 result_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            result_org_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.223ns (60.129%)  route 0.148ns (39.871%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          LDCE                         0.000     0.000 r  result_reg[0]_LDC/G
    SLICE_X8Y92          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  result_reg[0]_LDC/Q
                         net (fo=1, routed)           0.148     0.326    result_reg[0]_LDC_n_0
    SLICE_X8Y93          LUT3 (Prop_lut3_I1_O)        0.045     0.371 r  result_org[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    result[0]
    SLICE_X8Y93          FDCE                                         r  result_org_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.970     2.130    clk_IBUF_BUFG
    SLICE_X8Y93          FDCE                                         r  result_org_reg[0]/C

Slack:                    inf
  Source:                 result_reg[22]_LDC/G
                            (positive level-sensitive latch)
  Destination:            result_org_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.265ns (66.156%)  route 0.136ns (33.844%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         LDCE                         0.000     0.000 r  result_reg[22]_LDC/G
    SLICE_X1Y106         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  result_reg[22]_LDC/Q
                         net (fo=1, routed)           0.136     0.356    result_reg[22]_LDC_n_0
    SLICE_X1Y105         LUT3 (Prop_lut3_I1_O)        0.045     0.401 r  result_org[22]_i_1/O
                         net (fo=1, routed)           0.000     0.401    result[22]
    SLICE_X1Y105         FDCE                                         r  result_org_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.929     2.089    clk_IBUF_BUFG
    SLICE_X1Y105         FDCE                                         r  result_org_reg[22]/C

Slack:                    inf
  Source:                 result_reg[24]_LDC/G
                            (positive level-sensitive latch)
  Destination:            result_org_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.265ns (65.991%)  route 0.137ns (34.009%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         LDCE                         0.000     0.000 r  result_reg[24]_LDC/G
    SLICE_X1Y107         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  result_reg[24]_LDC/Q
                         net (fo=1, routed)           0.137     0.357    result_reg[24]_LDC_n_0
    SLICE_X1Y108         LUT3 (Prop_lut3_I1_O)        0.045     0.402 r  result_org[24]_i_1/O
                         net (fo=1, routed)           0.000     0.402    result[24]
    SLICE_X1Y108         FDCE                                         r  result_org_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.928     2.088    clk_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  result_org_reg[24]/C

Slack:                    inf
  Source:                 result_reg[23]_LDC/G
                            (positive level-sensitive latch)
  Destination:            result_org_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.265ns (64.992%)  route 0.143ns (35.008%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         LDCE                         0.000     0.000 r  result_reg[23]_LDC/G
    SLICE_X3Y109         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  result_reg[23]_LDC/Q
                         net (fo=1, routed)           0.143     0.363    result_reg[23]_LDC_n_0
    SLICE_X2Y108         LUT3 (Prop_lut3_I1_O)        0.045     0.408 r  result_org[23]_i_1/O
                         net (fo=1, routed)           0.000     0.408    result[23]
    SLICE_X2Y108         FDCE                                         r  result_org_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.928     2.088    clk_IBUF_BUFG
    SLICE_X2Y108         FDCE                                         r  result_org_reg[23]/C

Slack:                    inf
  Source:                 result_reg[16]_LDC/G
                            (positive level-sensitive latch)
  Destination:            result_org_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.265ns (59.195%)  route 0.183ns (40.805%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          LDCE                         0.000     0.000 r  result_reg[16]_LDC/G
    SLICE_X0Y98          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  result_reg[16]_LDC/Q
                         net (fo=1, routed)           0.183     0.403    result_reg[16]_LDC_n_0
    SLICE_X0Y100         LUT3 (Prop_lut3_I1_O)        0.045     0.448 r  result_org[16]_i_1/O
                         net (fo=1, routed)           0.000     0.448    result[16]
    SLICE_X0Y100         FDCE                                         r  result_org_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.930     2.090    clk_IBUF_BUFG
    SLICE_X0Y100         FDCE                                         r  result_org_reg[16]/C

Slack:                    inf
  Source:                 result_reg[18]_LDC/G
                            (positive level-sensitive latch)
  Destination:            result_org_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.265ns (58.946%)  route 0.185ns (41.054%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          LDCE                         0.000     0.000 r  result_reg[18]_LDC/G
    SLICE_X1Y97          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  result_reg[18]_LDC/Q
                         net (fo=1, routed)           0.185     0.405    result_reg[18]_LDC_n_0
    SLICE_X2Y97          LUT3 (Prop_lut3_I1_O)        0.045     0.450 r  result_org[18]_i_1/O
                         net (fo=1, routed)           0.000     0.450    result[18]
    SLICE_X2Y97          FDCE                                         r  result_org_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.001     2.161    clk_IBUF_BUFG
    SLICE_X2Y97          FDCE                                         r  result_org_reg[18]/C

Slack:                    inf
  Source:                 result_reg[12]_LDC/G
                            (positive level-sensitive latch)
  Destination:            result_org_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.265ns (56.399%)  route 0.205ns (43.601%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          LDCE                         0.000     0.000 r  result_reg[12]_LDC/G
    SLICE_X1Y91          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  result_reg[12]_LDC/Q
                         net (fo=1, routed)           0.205     0.425    result_reg[12]_LDC_n_0
    SLICE_X2Y92          LUT3 (Prop_lut3_I1_O)        0.045     0.470 r  result_org[12]_i_1/O
                         net (fo=1, routed)           0.000     0.470    result[12]
    SLICE_X2Y92          FDCE                                         r  result_org_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M2                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.132    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.999     2.159    clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  result_org_reg[12]/C





