# Description
In this project, we implement a single-cycle RISC-V 32 with IM extensions on FPGA. In addition to communicate with PC, we use UART.

# Directories
[Design Source](./RISCV-with-UART.srcs/sources_1/imports/DATKLL/)

[Simulation Source](./RISCV-with-UART.srcs/sim_1/imports/new/)

[Some tested programs can run on RISC-V](./testcase/)

[MIT LICENSE](./LICENSE)
