{
  "name": "ostd::util::id_set::AtomicIdSet::<I>::store",
  "span": "ostd/src/util/id_set.rs:401:5: 401:62",
  "mir": "fn ostd::util::id_set::AtomicIdSet::<I>::store(_1: &util::id_set::AtomicIdSet<I>, _2: &util::id_set::IdSet<I>, _3: core::sync::atomic::Ordering) -> () {\n    let mut _0: ();\n    let mut _4: core::iter::Zip<core::slice::Iter<'_, core::sync::atomic::AtomicU64>, core::slice::Iter<'_, u64>>;\n    let mut _5: core::iter::Zip<core::slice::Iter<'_, core::sync::atomic::AtomicU64>, core::slice::Iter<'_, u64>>;\n    let mut _6: core::slice::Iter<'_, core::sync::atomic::AtomicU64>;\n    let  _7: &[core::sync::atomic::AtomicU64];\n    let mut _8: &smallvec::SmallVec<[core::sync::atomic::AtomicU64; 2]>;\n    let mut _9: core::slice::Iter<'_, u64>;\n    let  _10: &[u64];\n    let mut _11: &smallvec::SmallVec<[u64; 2]>;\n    let mut _12: core::iter::Zip<core::slice::Iter<'_, core::sync::atomic::AtomicU64>, core::slice::Iter<'_, u64>>;\n    let mut _13: core::option::Option<(&core::sync::atomic::AtomicU64, &u64)>;\n    let mut _14: &mut core::iter::Zip<core::slice::Iter<'_, core::sync::atomic::AtomicU64>, core::slice::Iter<'_, u64>>;\n    let mut _15: isize;\n    let  _16: &core::sync::atomic::AtomicU64;\n    let  _17: &u64;\n    let  _18: ();\n    let mut _19: u64;\n    debug self => _1;\n    debug value => _2;\n    debug ordering => _3;\n    debug iter => _12;\n    debug part => _16;\n    debug new_part => _17;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        StorageLive(_8);\n        _8 = &((*_1).0: smallvec::SmallVec<[core::sync::atomic::AtomicU64; 2]>);\n        _7 = <smallvec::SmallVec<[core::sync::atomic::AtomicU64; 2]> as core::ops::Deref>::deref(move _8) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_8);\n        _6 = core::slice::<impl [core::sync::atomic::AtomicU64]>::iter(_7) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_9);\n        StorageLive(_11);\n        _11 = &((*_2).0: smallvec::SmallVec<[u64; 2]>);\n        _10 = <smallvec::SmallVec<[u64; 2]> as core::ops::Deref>::deref(move _11) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_11);\n        _9 = core::slice::<impl [u64]>::iter(_10) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _5 = <core::slice::Iter<'_, core::sync::atomic::AtomicU64> as core::iter::Iterator>::zip::<core::slice::Iter<'_, u64>>(move _6, move _9) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_9);\n        StorageDead(_6);\n        _4 = <core::iter::Zip<core::slice::Iter<'_, core::sync::atomic::AtomicU64>, core::slice::Iter<'_, u64>> as core::iter::IntoIterator>::into_iter(move _5) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_5);\n        StorageLive(_12);\n        _12 = move _4;\n        goto -> bb7;\n    }\n    bb7: {\n        StorageLive(_13);\n        _14 = &mut _12;\n        _13 = <core::iter::Zip<core::slice::Iter<'_, core::sync::atomic::AtomicU64>, core::slice::Iter<'_, u64>> as core::iter::Iterator>::next(_14) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        _15 = discriminant(_13);\n        switchInt(move _15) -> [0: bb11, 1: bb10, otherwise: bb9];\n    }\n    bb9: {\n        unreachable;\n    }\n    bb10: {\n        _16 = (((_13 as variant#1).0: (&core::sync::atomic::AtomicU64, &u64)).0: &core::sync::atomic::AtomicU64);\n        StorageLive(_17);\n        _17 = (((_13 as variant#1).0: (&core::sync::atomic::AtomicU64, &u64)).1: &u64);\n        StorageLive(_19);\n        _19 = (*_17);\n        _18 = core::sync::atomic::AtomicU64::store(_16, move _19, _3) -> [return: bb12, unwind unreachable];\n    }\n    bb11: {\n        StorageDead(_13);\n        StorageDead(_12);\n        StorageDead(_4);\n        return;\n    }\n    bb12: {\n        StorageDead(_19);\n        StorageDead(_17);\n        StorageDead(_13);\n        goto -> bb7;\n    }\n}\n"
}