rm -rf synthesis/qflow/synthesis

rm -rf sim/verilog/baremetal/verilator/Vor1k_pu
rm -rf sim/verilog/tests/verilator/Vor1k_pu
rm -rf sim/verilog/os/verilator/Vor1k_pu

cd sim/verilog/tests/iverilog

make clean
rm -rf log

cd ../../baremetal/iverilog

make clean
rm -rf log

cd ../../os/iverilog

make clean
rm -rf log
