# {CORE_NAME} {ISA_VERSION} åŸºç¡€æŒ‡ä»¤é›†éªŒè¯è®¡åˆ’æ¨¡æ¿

**æ–‡æ¡£ç‰ˆæœ¬**: v1.0
**åˆ›å»ºæ—¥æœŸ**: {DATE}
**ä½œè€…**: {AUTHOR_NAME}
**é¡¹ç›®**: {PROJECT_NAME}

åŸºäºCV32E40PæˆåŠŸå®è·µçš„æ ‡å‡†åŒ–éªŒè¯è®¡åˆ’æ¨¡æ¿ï¼Œé€‚ç”¨äºRISC-VåŸºç¡€æŒ‡ä»¤é›†éªŒè¯ã€‚

## ğŸ“‹ Excelè¡¨æ ¼ç»“æ„

### Sheet 1: éªŒè¯è®¡åˆ’ä¸»è¡¨

| ID | Requirement Location | Feature | Sub-Feature | Verification Goals | Pass/Fail Criteria | Coverage Method | Priority | Owner | Target Date | Status | Comments |
|----|---------------------|---------|-------------|-------------------|-------------------|-----------------|----------|-------|-------------|--------|----------|
| {ISA_VERSION}.001 | RISC-V ISA Spec 2.4 | Integer Computation | ADD Instruction | â€¢ Verify correct addition operation<br/>â€¢ Verify overflow detection<br/>â€¢ Verify register x0 handling | Self-checking test with reference model comparison | Functional Coverage:<br/>â€¢ Operand ranges<br/>â€¢ Overflow conditions | High | {AUTHOR_NAME} | {DATE+30} | Ready | - |
| {ISA_VERSION}.002 | RISC-V ISA Spec 2.4 | Integer Computation | SUB Instruction | â€¢ Verify correct subtraction<br/>â€¢ Verify underflow detection<br/>â€¢ Verify two's complement arithmetic | Signature-based verification | Functional Coverage:<br/>â€¢ Operand combinations<br/>â€¢ Edge cases | High | {AUTHOR_NAME} | {DATE+30} | Ready | - |

### Sheet 2: è¦†ç›–ç‡æ¨¡å‹å®šä¹‰

| Coverage Group | Coverage Point | Bins Definition | Cross Coverage | Target % |
|----------------|----------------|-----------------|----------------|----------|
| arithmetic_ops_cg | cp_opcode | bins add_ops[] = {ADD, ADDI};<br/>bins sub_ops[] = {SUB}; | cross_operand_opcode | 100% |
| operand_values_cg | cp_rs1_value | bins zero = {0};<br/>bins max = {2^{XLEN}-1};<br/>bins boundary[] = {1, 2^31-1}; | cross_rs1_rs2 | 95% |

## ğŸ¯ ä½¿ç”¨è¯´æ˜

### 1. æ¨¡æ¿å®šåˆ¶æ­¥éª¤

```bash
# æ­¥éª¤1: æ›¿æ¢æ‰€æœ‰å ä½ç¬¦
sed -i 's/{CORE_NAME}/CVA6/g' BasicISA_VerifPlan_Template.md
sed -i 's/{ISA_VERSION}/RV64I/g' BasicISA_VerifPlan_Template.md
sed -i 's/{PROJECT_NAME}/CVA6_Verification/g' BasicISA_VerifPlan_Template.md
sed -i 's/{AUTHOR_NAME}/Your_Name/g' BasicISA_VerifPlan_Template.md
sed -i 's/{DATE}/2024-01-15/g' BasicISA_VerifPlan_Template.md
sed -i 's/{XLEN}/64/g' BasicISA_VerifPlan_Template.md

# æ­¥éª¤2: ç”ŸæˆExcelæ–‡ä»¶ï¼ˆéœ€è¦Pythonç¯å¢ƒï¼‰
python3 ../tools/md_to_excel_converter.py BasicISA_VerifPlan_Template.md
```

### 2. å®Œæ•´æŒ‡ä»¤åˆ—è¡¨æ¨¡æ¿

#### RV32I/RV64I åŸºç¡€æŒ‡ä»¤é›†

| åˆ†ç±» | æŒ‡ä»¤ | éªŒè¯å¤æ‚åº¦ | å…³é”®éªŒè¯ç‚¹ |
|------|------|------------|------------|
| **æ•´æ•°è¿ç®—** | ADD, ADDI, SUB | â­â­â­ | æº¢å‡ºå¤„ç†ã€x0ç‰¹æ®Šæ€§ |
| **é€»è¾‘è¿ç®—** | AND, ANDI, OR, ORI, XOR, XORI | â­â­ | ä½æ“ä½œæ­£ç¡®æ€§ |
| **ç§»ä½è¿ç®—** | SLL, SLLI, SRL, SRLI, SRA, SRAI | â­â­â­ | ç§»ä½é‡å¤„ç†ã€ç¬¦å·æ‰©å±• |
| **æ¯”è¾ƒè¿ç®—** | SLT, SLTI, SLTU, SLTIU | â­â­â­ | æœ‰ç¬¦å·/æ— ç¬¦å·æ¯”è¾ƒ |
| **åˆ†æ”¯æŒ‡ä»¤** | BEQ, BNE, BLT, BGE, BLTU, BGEU | â­â­â­â­ | è·³è½¬ç›®æ ‡è®¡ç®—ã€æ¡ä»¶åˆ¤æ–­ |
| **è·³è½¬æŒ‡ä»¤** | JAL, JALR | â­â­â­â­ | è¿”å›åœ°å€ã€ç›®æ ‡åœ°å€è®¡ç®— |
| **å†…å­˜æŒ‡ä»¤** | LB, LH, LW, LBU, LHU, SB, SH, SW | â­â­â­â­â­ | åœ°å€å¯¹é½ã€å†…å­˜è®¿é—®ã€ç¬¦å·æ‰©å±• |
| **ç³»ç»ŸæŒ‡ä»¤** | ECALL, EBREAK | â­â­â­â­ | å¼‚å¸¸äº§ç”Ÿã€ç‰¹æƒçº§è½¬æ¢ |

**RV64Iä¸“æœ‰æŒ‡ä»¤ï¼ˆ64ä½æ‰©å±•ï¼‰ï¼š**

| æŒ‡ä»¤ | éªŒè¯å¤æ‚åº¦ | å…³é”®éªŒè¯ç‚¹ |
|------|------------|------------|
| ADDIW, ADDW, SUBW | â­â­â­ | 32ä½è¿ç®—ç»“æœçš„ç¬¦å·æ‰©å±• |
| SLLIW, SRLIW, SRAIW | â­â­â­ | 32ä½ç§»ä½æ“ä½œå’Œç¬¦å·æ‰©å±• |
| SLLW, SRLW, SRAW | â­â­â­ | åŠ¨æ€ç§»ä½çš„32ä½å¤„ç† |
| LD, LWU, SD | â­â­â­â­ | 64ä½å†…å­˜è®¿é—®ã€æ— ç¬¦å·32ä½åŠ è½½ |

### 3. éªŒè¯ç›®æ ‡æ¨¡æ¿

#### æ ‡å‡†éªŒè¯ç›®æ ‡æ ¼å¼

```
éªŒè¯ç›®æ ‡ç¼–å†™æ¨¡æ¿ï¼š
â€¢ åŠŸèƒ½æ­£ç¡®æ€§: Verify [specific operation] produces correct result
â€¢ è¾¹ç•Œæ¡ä»¶: Verify [boundary condition] handling
â€¢ å¼‚å¸¸æƒ…å†µ: Verify [exception condition] generates proper exception
â€¢ å‰¯ä½œç”¨: Verify no unexpected side effects occur
â€¢ æ€§èƒ½: Verify [operation] meets timing requirements
```

#### Pass/Failæ ‡å‡†æ¨¡æ¿

```
Pass/Failæ ‡å‡†æ¨¡æ¿ï¼š
âœ… Passæ¡ä»¶:
  - All functional tests pass
  - Coverage targets achieved (>95%)
  - No assertion failures
  - Reference model matches 100%

âŒ Failæ¡ä»¶:
  - Any functional test failure
  - Coverage below threshold (<90%)
  - Assertion violations detected
  - Reference model mismatches
```

## ğŸ”§ é«˜çº§å®šåˆ¶é€‰é¡¹

### 1. é’ˆå¯¹ç‰¹å®šæ ¸å¿ƒçš„è°ƒæ•´

```yaml
# CV32E40Pç‰¹æœ‰é…ç½®
cv32e40p_specific:
  xlen: 32
  extensions: [M, C, Xpulp]
  special_features:
    - pulp_simd: true
    - pulp_bitmanip: true
    - pulp_multiply: true

# CVA6ç‰¹æœ‰é…ç½®
cva6_specific:
  xlen: 64
  extensions: [M, A, F, D, C]
  special_features:
    - mmu_sv39: true
    - supervisor_mode: true
    - cache_system: true
```

### 2. è¦†ç›–ç‡æ¨¡å‹æ‰©å±•

```systemverilog
// åŸºç¡€æŒ‡ä»¤è¦†ç›–ç‡æ¨¡å‹æ¨¡æ¿
covergroup {ISA_VERSION}_instruction_cg @(posedge clk);

  // æŒ‡ä»¤ç±»å‹è¦†ç›–
  cp_opcode: coverpoint instruction_opcode {
    bins arithmetic[] = {ADD, ADDI, SUB, ...};
    bins logical[] = {AND, ANDI, OR, ORI, ...};
    bins shift[] = {SLL, SLLI, SRL, SRLI, ...};
    bins branch[] = {BEQ, BNE, BLT, BGE, ...};
    bins jump[] = {JAL, JALR};
    bins memory[] = {LB, LH, LW, SB, SH, SW, ...};
    bins system[] = {ECALL, EBREAK};

    // RV64Iç‰¹æœ‰æŒ‡ä»¤
    bins word_ops[] = {ADDIW, ADDW, SUBW, ...}; // ä»…64ä½
  }

  // æ“ä½œæ•°è¦†ç›–
  cp_rs1_value: coverpoint rs1_value {
    bins zero = {0};
    bins small_pos[] = {[1:100]};
    bins large_pos[] = {[2^{XLEN-1}:2^{XLEN-1}+100]};
    bins small_neg[] = {[-100:-1]};
    bins large_neg[] = {[-(2^{XLEN-1}):-(2^{XLEN-1})+100]};
    bins boundary[] = {2^{XLEN-1}-1, -2^{XLEN-1}};
  }

  // ç«‹å³æ•°è¦†ç›–
  cp_immediate: coverpoint immediate {
    bins zero = {0};
    bins positive[] = {[1:2047]};
    bins negative[] = {[-2048:-1]};
    bins boundary[] = {2047, -2048};
  }

  // äº¤å‰è¦†ç›–
  cross_opcode_operands: cross cp_opcode, cp_rs1_value, cp_rs2_value {
    // æ’é™¤æ— æ•ˆç»„åˆ
    ignore_bins invalid_combinations = cross_opcode_operands with
      (cp_opcode inside {ADDI, ANDI, ORI, XORI} && cp_rs2_value != 0);
  }

endgroup
```

### 3. æµ‹è¯•ç”¨ä¾‹ç”ŸæˆæŒ‡å¯¼

```python
# æµ‹è¯•ç”¨ä¾‹ç”Ÿæˆæ¨¡æ¿
class {ISA_VERSION}TestGenerator:

    def generate_arithmetic_tests(self):
        """ç”Ÿæˆç®—æœ¯è¿ç®—æµ‹è¯•ç”¨ä¾‹"""
        test_cases = []

        # åŸºç¡€åŠŸèƒ½æµ‹è¯•
        for opcode in ['ADD', 'SUB', 'AND', 'OR', 'XOR']:
            test_cases.extend(self.generate_basic_tests(opcode))

        # è¾¹ç•Œæ¡ä»¶æµ‹è¯•
        test_cases.extend(self.generate_boundary_tests())

        # éšæœºæµ‹è¯•
        test_cases.extend(self.generate_random_tests(1000))

        return test_cases

    def generate_basic_tests(self, opcode):
        """ç”ŸæˆåŸºç¡€æµ‹è¯•ç”¨ä¾‹"""
        return [
            f"{opcode} x1, x2, x3  // åŸºæœ¬æ“ä½œ",
            f"{opcode} x0, x1, x2  // ç›®æ ‡å¯„å­˜å™¨x0",
            f"{opcode} x1, x0, x2  // æºå¯„å­˜å™¨x0",
            f"{opcode} x1, x2, x0  // æºå¯„å­˜å™¨x0"
        ]

    def generate_boundary_tests(self):
        """ç”Ÿæˆè¾¹ç•Œæ¡ä»¶æµ‹è¯•"""
        max_val = 2**({XLEN}-1) - 1
        min_val = -(2**({XLEN}-1))

        return [
            f"ADDI x1, x0, {max_val}    // æœ€å¤§æ­£æ•°",
            f"ADDI x2, x0, {min_val}    // æœ€å¤§è´Ÿæ•°",
            f"ADD x3, x1, x2           // æº¢å‡ºæµ‹è¯•"
        ]
```

## âœ… è´¨é‡æ£€æŸ¥æ¸…å•

ä½¿ç”¨æ­¤æ¨¡æ¿å‰ï¼Œè¯·ç¡®ä¿ï¼š

- [ ] **å ä½ç¬¦æ›¿æ¢å®Œæ•´**ï¼šæ‰€æœ‰ `{VARIABLE}` éƒ½å·²æ›¿æ¢
- [ ] **æŒ‡ä»¤åˆ—è¡¨å®Œæ•´**ï¼šæ¶µç›–ç›®æ ‡ISAçš„æ‰€æœ‰æŒ‡ä»¤
- [ ] **éªŒè¯ç›®æ ‡æ˜ç¡®**ï¼šæ¯ä¸ªæ¡ç›®éƒ½æœ‰æ¸…æ™°çš„éªŒè¯ç›®æ ‡
- [ ] **è¦†ç›–ç‡æ¨¡å‹åˆç†**ï¼šè¦†ç›–ç‡è®¾è®¡ä¸éªŒè¯ç›®æ ‡åŒ¹é…
- [ ] **ä¼˜å…ˆçº§è®¾ç½®**ï¼šå…³é”®æŒ‡ä»¤æ ‡è®°ä¸ºé«˜ä¼˜å…ˆçº§
- [ ] **è´Ÿè´£äººåˆ†é…**ï¼šæ¯ä¸ªæ¡ç›®éƒ½æœ‰æ˜ç¡®çš„owner
- [ ] **æ—¶é—´è®¡åˆ’åˆç†**ï¼šç›®æ ‡æ—¥æœŸç¬¦åˆé¡¹ç›®timeline

---

**ä½¿ç”¨æç¤º**ï¼šè¿™ä¸ªæ¨¡æ¿åŸºäºCV32E40Pé¡¹ç›®çš„å®é™…ç»éªŒï¼Œå·²ç»è¿‡å……åˆ†éªŒè¯ã€‚å»ºè®®å…ˆç”¨äºç®€å•æŒ‡ä»¤é›†ï¼Œç§¯ç´¯ç»éªŒåå†æ‰©å±•åˆ°å¤æ‚åŠŸèƒ½ã€‚