Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri May 12 08:37:18 2017
| Host         : 032 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file reg8file_control_sets_placed.rpt
| Design       : reg8file
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     8 |
| Minimum Number of register sites lost to control set restrictions |     0 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | rf7/r6/q_reg_0 | rf7/r7/q_reg_0   |                2 |              8 |
|  clk_IBUF_BUFG | rf6/r6/q_reg_0 | rf7/r7/q_reg_0   |                4 |              8 |
|  clk_IBUF_BUFG | rf5/r6/q_reg_0 | rf7/r7/q_reg_0   |                1 |              8 |
|  clk_IBUF_BUFG | rf4/r6/q_reg_0 | rf7/r7/q_reg_0   |                1 |              8 |
|  clk_IBUF_BUFG | rf3/r6/q_reg_0 | rf7/r7/q_reg_0   |                1 |              8 |
|  clk_IBUF_BUFG | rf2/r6/q_reg_0 | rf7/r7/q_reg_0   |                2 |              8 |
|  clk_IBUF_BUFG | rf1/r6/q_reg_0 | rf7/r7/q_reg_0   |                2 |              8 |
|  clk_IBUF_BUFG | rf0/r0/q_reg_0 | rf7/r7/q_reg_0   |                3 |              8 |
+----------------+----------------+------------------+------------------+----------------+


