//**************************************************************************
//*                     This file is part of the                           *
//*                      Mpxplay - audio player.                           *
//*                  The source code of Mpxplay is                         *
//*        (C) copyright 1998-2009 by PDSoft (Attila Padar)                *
//*                http://mpxplay.sourceforge.net                          *
//*                  email: mpxplay@freemail.hu                            *
//**************************************************************************
//*  This program is distributed in the hope that it will be useful,       *
//*  but WITHOUT ANY WARRANTY; without even the implied warranty of        *
//*  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.                  *
//*  Please contact with the author (with me) if you want to use           *
//*  or modify this source.                                                *
//**************************************************************************
//function: Ensoniq 1371/1373 low level routines (for SB PCI 16/64/128 cards)
//based on ALSA (http://www.alsa-project.org)
//v1.7 fix: 5880 variants weren't enabled, since the "enable" bit was set
//in ES_REG_SERIAL, but has to be set in ES_REG_STATUS (fix by mkarcher).

#include <stdlib.h>
#include <stdint.h>
#include <stdio.h>
#ifndef DJGPP
#include <conio.h>
#endif

#include "CONFIG.H"
#include "MPXPLAY.H"
#include "DMAIRQ.H"
#include "PCIBIOS.H"
#include "AC97MIX.H"

#if 0 /* v1.7: generally use 512 as default period_size */
#define ES1371_DMABUF_PERIODS  32
#define ES1371_MAX_CHANNELS     2
#define ES1371_MAX_BYTES        4
#define ES1371_DMABUF_ALIGN (ES1371_DMABUF_PERIODS * ES1371_MAX_CHANNELS * ES1371_MAX_BYTES) // 256
#else
#define ES1371_DMABUF_ALIGN 512
#endif

/* v1.7: poll count reduced */
//#define POLL_COUNT      0x8000
#define POLL_COUNT      0x1000

/* ports:
 * 00-07 interrupt/chip select
 * 08-0B UART
 * 0C-0F host interface - memory page
 * 10-13 sample rate converter
 * 14-17 codec
 * 18-1F legacy
 * 20-2F serial interface
 * 30-3F host interface - memory
 */

#define ES_REG_CONTROL    0x00    /* R/W: Interrupt/Chip select control register */
#define  ES_1371_GPIO_OUT(o) (((o)&0x0f)<<16)/* GPIO out [3:0] pins - W/R */
#define  ES_1371_SYNC_RES    (1<<14)       /* Warm AC97 reset */
#define  ES_1371_PWR_INTRM   (1<<12)       /* interrupt mask for power mgmt level chnge */
#define  ES_1371_CCB_INTRM   (1<<10)       /* interrupt mask for CCB module voice */
#define  ES_1371_DAC1_EN     (1<<6)        /* DAC1 playback channel enable */
#define  ES_1371_DAC2_EN     (1<<5)        /* DAC2 playback channel enable */
#define  ES_1371_ADC_EN      (1<<4)        /* ADC  playback channel enable */
#define  ES_1371_UART_EN     (1<<3)        /* UART module enable */
#define  ES_1371_JYSTK_EN    (1<<2)        /* joystick enable */
#define  ES_1371_XTALCKDIS   (1<<1)        /* xtal.Clock disable */
#define  ES_1371_PCICLKDIS   (1<<0)        /* PCI clock disable */

#define ES_REG_STATUS    0x04     /* R/O: Interrupt/Chip select status register */
#define  ES_1371_ST_INTR        (1<<31)    /* 1=interrupt pending */
#define  ES_1371_ST_AC97_RST    (1<<29)    /* CT5880 AC'97 Reset bit */
#define  ES_1371_ST_UART        (1<<3)     /* 1=UART interrupt pending */
#define  ES_1371_ST_DAC1        (1<<2)     /* 1=DAC1 channel interrupt pending */
#define  ES_1371_ST_DAC2        (1<<1)     /* 1=DAC2 channel interrupt pending */
#define  ES_1371_ST_ADC         (1<<0)     /* 1=ADC channel interrupt pending */


#define ES_REG_UART_DATA    0x08    /* R/W: UART data in/out */
#define ES_REG_UART_STATUS  0x09    /* UART status register */
#define   ES_RXINT      (1<<7)      /* RX interrupt occurred */
#define   ES_TXINT      (1<<2)      /* TX interrupt occurred */
#define   ES_TXRDY      (1<<1)      /* transmitter ready */
#define   ES_RXRDY      (1<<0)      /* receiver ready */
#define ES_REG_UART_CONTROL 0x09    /* W/O: UART control register */
#define   ES_RXINTEN        (1<<7)      /* RX interrupt enable */
#define   ES_TXINTENO(o)    (((o)&0x03)<<5) /* TX interrupt enable */
#define ES_REG_UART_RES     0x0a    /* R/W: UART receiver register */

#define ES_REG_MEM_PAGE    0x0c     /* R/W: Memory page register (bits 0-3, ports 30-3F) */
#define  ES_MEM_PAGEO(o)    (((o)&0x0f)<<0)    /* memory page select - out */
#define  ES_P1_MODEM        (0x03<<0)    /* mask for above */
#define  ES_DAC2_MODEM      (0x03<<2)    /* mask for above */
#define ES_PAGE_DAC    0x0c


#define ES_REG_1371_SMPRATE 0x10 /* W/R: Sample Rate Converter (SRC) interface register */
#define  ES_1371_SRC_RAM_ADDRO(o) (((o)&0x7f)<<25)/* address of SRC RAM location */
#define  ES_1371_SRC_RAM_WE       (1<<24)    /* R/W: read/write control for accessing SRC RAM */
#define  ES_1371_SRC_RAM_BUSY     (1<<23)    /* R/O: 1=sample rate memory is busy */
#define  ES_1371_SRC_DISABLE      (1<<22)    /* R/W: 1=sample rate converter disable(d) */
#define  ES_1371_DIS_P1           (1<<21)    /* R/W: 1=playback channel 1 accumulator update disable(d) */
#define  ES_1371_DIS_P2           (1<<20)    /* R/W: 1=playback channel 2 accumulator update disable(d) */
#define  ES_1371_DIS_R1           (1<<19)    /* R/W: 1=capture channel accumulator update disable(d) */
#define  ES_1371_SRC_RAM_DATAO(o) (o & 0xffff) /* R/W: data to write/read from the SRC RAM */
#define  ES_SRC_CTLMASK (ES_1371_SRC_DISABLE | ES_1371_DIS_P1 | ES_1371_DIS_P2 | ES_1371_DIS_R1)

#define ES_REG_1371_CODEC 0x14    /* W/R: Codec Read/Write register address */
#define  ES_1371_CODEC_RDY        (1<<31)    /* R: 1=codec ready */
#define  ES_1371_CODEC_WIP        (1<<30)    /* R: 1=codec register access in progress */
#define  ES_1371_CODEC_PIRD       (1<<23)    /* RW: codec 0=read/1=write select register */
#define  ES_1371_CODEC_WRITE(a,d) ((((a)&0x7f)<<16) | (d & 0xffff)) /* 16-22: address of register to be written/read */
#define  ES_1371_CODEC_READS(a)   ((((a)&0x7f)<<16) | ES_1371_CODEC_PIRD)
#define  ES_1371_CODEC_READ(i)    (i & 0xffff) /* data in bits 0-15; should be set to 0 for a register read */

#define ES_REG_1371_LEGACY 0x18    /* W/R: Legacy control/status register */

#define ES_REG_SERIAL    0x20    /* R/W: Serial interface control register */
#define  ES_ADC_LOOP_SEL    (1<<15)        /* ADC; 0 - loop mode; 1 = stop mode */
#define  ES_DAC2_LOOP_SEL   (1<<14)        /* DAC2; 0 - loop mode; 1 = stop mode */
#define  ES_P1_LOOP_SEL     (1<<13)        /* DAC1; 0 - loop mode; 1 = stop mode */
#define  ES_DAC2_PAUSE      (1<<12)        /* DAC2; 0 - play mode; 1 = pause mode */
#define  ES_P1_PAUSE        (1<<11)        /* DAC1; 0 - play mode; 1 = pause mode */
#define  ES_ADC_INT_EN      (1<<10)        /* ADC; 1=int enable */
#define  ES_DAC2_INT_EN     (1<<9)         /* DAC2; 1=int enable */
#define  ES_DAC1_INT_EN     (1<<8)         /* DAC1; 1=int enable */
#define  ES_P1_SCT_RLD      (1<<7)         /* DAC1; 1=force sample counter reload */
#define  ES_ADC_MODEO(o)    (((o)&0x03)<<4)    /* ADC mode; -- '' -- */
#define  ES_DAC2_MODEO(o)   (((o)&0x03)<<2)    /* DAC2 mode; -- '' -- */
#define  ES_P1_MODEO(o)     (((o)&0x03)<<0)    /* DAC1 mode; -- '' -- */

#define ES_REG_DAC1_COUNT 0x24    /* R/W: DAC1 sample count register; 00-0F=size-1, 10-1F)=curr */
#define ES_REG_DAC2_COUNT 0x28    /* R/W: DAC2 sample count register; 00-0F=size-1, 10-1F)=curr */
#define ES_REG_ADC_COUNT  0x2C    /* R/W: ADC sample count register; 00-0F=size-1, 10-1F)=curr */
#define ES_REG_DAC1_FRAME 0x30    /* R/W: PAGE 0x0c; DAC1 frame address */
#define ES_REG_DAC1_SIZE  0x34    /* R/W: PAGE 0x0c; DAC1 frame size */
#define ES_REG_DAC2_FRAME 0x38    /* R/W: PAGE 0x0c; DAC2 frame address */
#define ES_REG_DAC2_SIZE  0x3C    /* R/W: PAGE 0x0c; DAC2 frame size */

/* argument of this func is ES_REG_DACx_SIZE;
 * the hiword of the reg contains the buffer size in "longword" units
 */
#define  ES_REG_FCURR_COUNTI(i) (((i)>>14) & 0x3fffc)

//Sample rate converter addresses
#define ES_SMPREG_DAC1        0x70
#define ES_SMPREG_DAC2        0x74
#define ES_SMPREG_ADC         0x78
#define ES_SMPREG_VOL_ADC     0x6c
#define ES_SMPREG_VOL_DAC1    0x7c
#define ES_SMPREG_VOL_DAC2    0x7e

#define ES_SMPREG_TRUNC_N     0x00
#define ES_SMPREG_INT_REGS    0x01
#define ES_SMPREG_VFREQ_FRAC  0x03

#define USEDAC1 1

#if USEDAC1
#define ES_1371_DAC_EN   ES_1371_DAC1_EN
#define ES_DAC_INT_EN    ES_DAC1_INT_EN
#define ES_DAC_LOOP_SEL  ES_P1_LOOP_SEL
#define ES_DAC_PAUSE     ES_P1_PAUSE
#define ES_DAC_MODEO(o)  ES_P1_MODEO(o)
#define ES_DAC_MODEM     ES_P1_MODEM
#define ES_REG_DAC_COUNT ES_REG_DAC1_COUNT
#define ES_REG_DAC_FRAME ES_REG_DAC1_FRAME
#define ES_REG_DAC_SIZE  ES_REG_DAC1_SIZE
#define ES_SMPREG_DAC    ES_SMPREG_DAC1
#define ES_SMPREG_VOL_DAC ES_SMPREG_VOL_DAC1
#define ES_1371_ST_DAC   ES_1371_ST_DAC1
#else
#define ES_1371_DAC_EN   ES_1371_DAC2_EN
#define ES_DAC_INT_EN    ES_DAC2_INT_EN
#define ES_DAC_LOOP_SEL  ES_DAC2_LOOP_SEL
#define ES_DAC_PAUSE     ES_DAC2_PAUSE
#define ES_DAC_MODEO(o)  ES_DAC2_MODEO(o)
#define ES_DAC_MODEM     ES_DAC2_MODEM
#define ES_REG_DAC_COUNT ES_REG_DAC2_COUNT
#define ES_REG_DAC_FRAME ES_REG_DAC2_FRAME
#define ES_REG_DAC_SIZE  ES_REG_DAC2_SIZE
#define ES_SMPREG_DAC    ES_SMPREG_DAC2
#define ES_SMPREG_VOL_DAC ES_SMPREG_VOL_DAC2
#define ES_1371_ST_DAC   ES_1371_ST_DAC2
#endif

#define ES1371REV_CT5880_A  0x07
#define CT5880REV_CT5880_C  0x02
#define CT5880REV_CT5880_D  0x03
#define CT5880REV_CT5880_E  0x04
#define ES1371REV_ES1373_8  0x08

#define ENSONIQ_CARD_INFOBIT_AC97RESETHACK 0x01

/* sample rate converter (SRC) mask for status check;
 * bits 16-18, although used here, are documented as "undefined"!
 */
#define SRC_MASK 0x870000UL

struct ensoniq_card_s
{
 unsigned long   infobits;/* ENSONIQ_CARD_INFOBIT_xxx flags */
 unsigned long   port;    /* PCIR_NAMBAR ( dword, config space 10 ) */
 unsigned int    chiprev; /* PCIR_RID ( word, config space 08 ) */
 struct pci_config_s  *pci_dev;

 struct cardmem_s *dm;
 char *pcmout_buffer;
 long pcmout_bufsize;

 unsigned long ctrl;  /* value written to ES_REG_CONTROL */
 unsigned long sctrl; /* value written to ES_REG_SERIAL */
 unsigned long cssr;  /* value written to ES_REG_STATUS */
};

// low level write & read

/* wait till "sample rate converter" is "ready" (=no longer busy) */

static unsigned int snd_es1371_wait_src_rdy(struct ensoniq_card_s *card)
////////////////////////////////////////////////////////////////////////
{
	unsigned int t, r = 0;

	for (t = 0; t < POLL_COUNT; t++) {
		r = inl(card->port + ES_REG_1371_SMPRATE);
		if ((r & ES_1371_SRC_RAM_BUSY) == 0)
			return r;
		pds_delay_10us(1);
	}
	dbgprintf(("wait_src_rdy: timeout, r=%X\n", r));
	/* better return a valid register value than just 0; the returned value
     * may be used by the caller to "restore" the register...
	 */
	return r;
}

/* read "sample rate converter" data
 */

static unsigned short snd_es1371_src_read(struct ensoniq_card_s *card, unsigned short reg)
////////////////////////////////////////////////////////////////////////////////////////
{
	unsigned int temp, i, orig, r;

	// wait for ready
	temp = orig = snd_es1371_wait_src_rdy(card);

	/* expose the SRC state bits */
	r = temp & ES_SRC_CTLMASK;
	r |= ES_1371_SRC_RAM_ADDRO(reg); /* set the address of the cell we want to read */
	outl((card->port + ES_REG_1371_SMPRATE), r | 0x10000);

	// now, wait for busy and the correct time to read
	temp = snd_es1371_wait_src_rdy(card);

	if( (temp & SRC_MASK) != 0x00010000 ){
		// wait for the right state
		for( i = 0; i < POLL_COUNT; i++ ) {
			temp = inl(card->port + ES_REG_1371_SMPRATE);
			if((temp & SRC_MASK) == 0x00010000)
				break;
		}
#ifdef _DEBUG
		if( i == POLL_COUNT ) dbgprintf(("src_read: timeout r=%X\n",temp));
#endif
	}

	// hide the state bits
	outl((card->port + ES_REG_1371_SMPRATE), r);
	dbgprintf(("src_read(%X)=%X\n", reg, temp & 0xffff));

	return temp & 0xffff;
}

/* write to SRC memory -it's always 16-bit! */

static void snd_es1371_src_write(struct ensoniq_card_s * card, unsigned short reg, unsigned short data)
///////////////////////////////////////////////////////////////////////////////////////////////////////
{
	unsigned int r;

	dbgprintf(("src_write(%X,%X)\n", reg,data));
	r = snd_es1371_wait_src_rdy(card) & (ES_1371_SRC_DISABLE | ES_1371_DIS_P1 | ES_1371_DIS_P2 | ES_1371_DIS_R1);
	r |= ES_1371_SRC_RAM_ADDRO(reg) | ES_1371_SRC_RAM_DATAO(data);
	outl((card->port + ES_REG_1371_SMPRATE), r | ES_1371_SRC_RAM_WE );
}

static void snd_es1371_codec_write(struct ensoniq_card_s *card, unsigned short reg, unsigned short val)
///////////////////////////////////////////////////////////////////////////////////////////////////////
{
	unsigned int t, x;
    unsigned int r;

	dbgprintf(("codec_write(%X,%X)\n",reg,val));
	for ( t = 0; t < POLL_COUNT; t++) {
		if (!(inl(card->port + ES_REG_1371_CODEC) & ES_1371_CODEC_WIP))
			break;
		pds_delay_10us(10);
	}
	if ( t == POLL_COUNT ) {
		dbgprintf(("codec_write: timeout 1 CODEC WIP [%X]\n",inl(card->port + ES_REG_1371_CODEC)));
		return;
	}

	/* save the current SRC state. */
	x = snd_es1371_wait_src_rdy(card);
	outl((card->port + ES_REG_1371_SMPRATE), (x & (ES_1371_SRC_DISABLE | ES_1371_DIS_P1 | ES_1371_DIS_P2 | ES_1371_DIS_R1)) | 0x00010000 );

	/* wait for not busy (state 0) first to avoid transition states */
	for (t = 0; t < POLL_COUNT; t++) {
		if ((r = inl(card->port + ES_REG_1371_SMPRATE) & SRC_MASK) == 0x00000000)
			break;
	}
#ifdef _DEBUG
	if ( t == POLL_COUNT ) dbgprintf(("codec_write: timeout 1 SRC (%X)\n", r));
#endif

	/* wait for a SAFE time to write addr/data */
	for (t = 0; t < POLL_COUNT; t++) {
		if ((r = inl(card->port + ES_REG_1371_SMPRATE) & SRC_MASK) == 0x00010000)
			break;
	}
#ifdef _DEBUG
	if ( t == POLL_COUNT ) dbgprintf(("codec_write: timeout 2 SRC (%X)\n", r));
#endif
	/* write CODEC word */
	outl((card->port + ES_REG_1371_CODEC), ES_1371_CODEC_WRITE(reg, val));

	/* restore SRC state */
	snd_es1371_wait_src_rdy(card);
	outl((card->port + ES_REG_1371_SMPRATE), x);
	return;
}

static unsigned short snd_es1371_codec_read(struct ensoniq_card_s *card, unsigned short reg)
////////////////////////////////////////////////////////////////////////////////////////////
{
	unsigned int t, x;
    unsigned int r;

	for( t = 0; t < POLL_COUNT; t++ ) {
		if(!(inl(card->port + ES_REG_1371_CODEC) & ES_1371_CODEC_WIP))
			break;
		pds_delay_10us(10);
	}
	if ( t == POLL_COUNT ) {
		dbgprintf(("codec_read: timeout 1 CODEC WIP (%X)\n", inl(card->port + ES_REG_1371_CODEC) ));
		return 0;
	}

	/* save the current SRC state */
	x = snd_es1371_wait_src_rdy(card);
	outl((card->port + ES_REG_1371_SMPRATE) ,(x & (ES_1371_SRC_DISABLE | ES_1371_DIS_P1 | ES_1371_DIS_P2 | ES_1371_DIS_R1)) | 0x00010000 );

	/* wait for not busy (state 0) first to avoid transition states */
	for(t = 0; t < POLL_COUNT; t++){
		if((r = inl(card->port + ES_REG_1371_SMPRATE) & SRC_MASK) == 0x00000000)
			break;
	}
#ifdef _DEBUG
	if ( t == POLL_COUNT ) dbgprintf(("codec_read: timeout 1 SRC (%X)\n",  r));
#endif

	/* wait for a SAFE time to write addr */
	for(t = 0; t < POLL_COUNT; t++){
		if((r = inl(card->port + ES_REG_1371_SMPRATE) & SRC_MASK) == 0x00010000)
			break;
	}
#ifdef _DEBUG
	if ( t == POLL_COUNT ) dbgprintf(("codec_read: timeout 2 SRC (%X)\n", r));
#endif

	/* select the CODEC register to read */
	outl((card->port + ES_REG_1371_CODEC) , ES_1371_CODEC_READS(reg));

	/* restore SRC state */
	snd_es1371_wait_src_rdy(card);
	outl((card->port + ES_REG_1371_SMPRATE), x);

	/* wait till WIP is clear */
	for( t = 0; t < POLL_COUNT; t++ ){
        x = inl(card->port + ES_REG_1371_CODEC);
		if(!(x & ES_1371_CODEC_WIP))
			break;
		pds_delay_10us(10);
	}
#ifdef _DEBUG
	if ( t == POLL_COUNT ) dbgprintf(("codec_read: timeout 2 CODEC (%X)\n", x));
#endif
	/* and finally wait till the CODEC data arrived (RDY) */
	if (x & ES_1371_CODEC_RDY) {
		dbgprintf(("codec_read(%X)=%X\n", reg, ES_1371_CODEC_READ(x)));
		return ES_1371_CODEC_READ(x);
	}
	for(t = 0; t < POLL_COUNT; t++){
        x = inl(card->port + ES_REG_1371_CODEC);
		if( x & ES_1371_CODEC_RDY ) {
			dbgprintf(("codec_read(%X)=%X\n", reg, ES_1371_CODEC_READ(x)));
			return ES_1371_CODEC_READ(x);
		}
		pds_delay_10us(10);
	}
	dbgprintf(("codec_read: timeout 3 CODEC (%X)\n", x ));
	return 0;
}

static void snd_es1371_adc_rate(struct ensoniq_card_s *card, unsigned int rate)
///////////////////////////////////////////////////////////////////////////////
{
	unsigned int n, truncm, freq, result;

	n = rate / 3000;
	if ((1 << n) & ((1 << 15) | (1 << 13) | (1 << 11) | (1 << 9)))
		n--;
	truncm = (21 * n - 1) | 1;
	freq = ((48000UL << 15) / rate) * n;
	dbgprintf(("adc_rate(%u): enter, freq=%u\n", rate, freq));
	result = (48000UL << 15) / (freq / n);
	if(rate >= 24000){
		if(truncm > 239)
			truncm = 239;
		snd_es1371_src_write(card, ES_SMPREG_ADC + ES_SMPREG_TRUNC_N,(((239 - truncm) >> 1) << 9) | (n << 4));
	}else{
		if(truncm > 119)
			truncm = 119;
		snd_es1371_src_write(card, ES_SMPREG_ADC + ES_SMPREG_TRUNC_N,0x8000 | (((119 - truncm) >> 1) << 9) | (n << 4));
	}
	snd_es1371_src_write(card, ES_SMPREG_ADC + ES_SMPREG_INT_REGS,(snd_es1371_src_read(card, ES_SMPREG_ADC + ES_SMPREG_INT_REGS) & 0x00ff) | ((freq >> 5) & 0xfc00));
	snd_es1371_src_write(card, ES_SMPREG_ADC + ES_SMPREG_VFREQ_FRAC, freq & 0x7fff);
	snd_es1371_src_write(card, ES_SMPREG_VOL_ADC, n << 8);
	snd_es1371_src_write(card, ES_SMPREG_VOL_ADC + 1, n << 8);
	dbgprintf(("adc_rate(%u): exit\n"));
}

static void snd_es1371_dac1_rate(struct ensoniq_card_s *card, unsigned int rate)
////////////////////////////////////////////////////////////////////////////////
{
	unsigned int freq, r;

	freq = ((rate << 15) + 1500) / 3000;
	dbgprintf(("dac1_rate(%u): enter, freq=%u\n", rate, freq));
	r = (snd_es1371_wait_src_rdy(card) & (ES_1371_SRC_DISABLE | ES_1371_DIS_P2 | ES_1371_DIS_R1)) | ES_1371_DIS_P1;
	outl((card->port + ES_REG_1371_SMPRATE), r);
	snd_es1371_src_write(card, ES_SMPREG_DAC1 + ES_SMPREG_INT_REGS,
						 (snd_es1371_src_read(card, ES_SMPREG_DAC + ES_SMPREG_INT_REGS) & 0x00ff) | ((freq >> 5) & 0xfc00));
	snd_es1371_src_write(card, ES_SMPREG_DAC1 + ES_SMPREG_VFREQ_FRAC, freq & 0x7fff);
	r = (snd_es1371_wait_src_rdy(card) & (ES_1371_SRC_DISABLE | ES_1371_DIS_P2 | ES_1371_DIS_R1));
	outl((card->port + ES_REG_1371_SMPRATE), r);
}

static void snd_es1371_dac2_rate(struct ensoniq_card_s *card, unsigned int rate)
////////////////////////////////////////////////////////////////////////////////
{
	unsigned int freq, r;

	freq = ((rate << 15) + 1500) / 3000;
	dbgprintf(("dac2_rate(%u): enter, freq=%u\n", rate, freq));
	r = (snd_es1371_wait_src_rdy(card) & (ES_1371_SRC_DISABLE | ES_1371_DIS_P1 | ES_1371_DIS_R1)) | ES_1371_DIS_P2;
	outl((card->port + ES_REG_1371_SMPRATE), r);
	snd_es1371_src_write(card, ES_SMPREG_DAC2 + ES_SMPREG_INT_REGS,(snd_es1371_src_read(card, ES_SMPREG_DAC2 + ES_SMPREG_INT_REGS) & 0x00ff) | ((freq >> 5) & 0xfc00));
	snd_es1371_src_write(card, ES_SMPREG_DAC2 + ES_SMPREG_VFREQ_FRAC, freq & 0x7fff);
	r = (snd_es1371_wait_src_rdy(card) & (ES_1371_SRC_DISABLE | ES_1371_DIS_P1 | ES_1371_DIS_R1));
	outl((card->port + ES_REG_1371_SMPRATE),r);
}

//-------------------------------------------------------------------------

static unsigned int snd_es1371_buffer_init( struct ensoniq_card_s *card, struct audioout_info_s *aui )
//////////////////////////////////////////////////////////////////////////////////////////////////////
{
	unsigned int bytes_per_sample = 2; // 16 bit
	/* v1.7: use /PS cmdline option if set */
	//card->pcmout_bufsize = MDma_get_max_pcmoutbufsize( aui, 0, ES1371_DMABUF_ALIGN, bytes_per_sample, 0);
	card->pcmout_bufsize = MDma_get_max_pcmoutbufsize( aui, 0, aui->gvars->period_size ? aui->gvars->period_size : ES1371_DMABUF_ALIGN, bytes_per_sample, 0);
	card->dm = MDma_alloc_cardmem( card->pcmout_bufsize );
	if (!card->dm)
		return 0;
	card->pcmout_buffer = card->dm->pMem;
	aui->card_DMABUFF = card->pcmout_buffer;
	dbgprintf(("buffer init: pcmout_buffer:%X size:%d\n",(unsigned long)card->pcmout_buffer,card->pcmout_bufsize));
	return 1;
}

static void snd_es1371_chip_init(struct ensoniq_card_s *card)
/////////////////////////////////////////////////////////////
{
	int idx;
    unsigned long x;

	outl((card->port + ES_REG_CONTROL), card->ctrl);
	outl((card->port + ES_REG_SERIAL), card->sctrl);
	outl((card->port + ES_REG_1371_LEGACY), 0);
	if( card->infobits & ENSONIQ_CARD_INFOBIT_AC97RESETHACK ){
		dbgprintf(("chip_init: AC97 cold reset\n"));
		outl((card->port + ES_REG_STATUS), card->cssr);
		pds_delay_10us(2000);
		//snd_es1371_wait_src_rdy(card);
	}

	dbgprintf(("chip_init: AC97 warm reset\n"));
	outl((card->port + ES_REG_CONTROL), (card->ctrl | ES_1371_SYNC_RES));
	inl(card->port + ES_REG_CONTROL);
	pds_delay_10us(2000);
	outl((card->port + ES_REG_CONTROL), card->ctrl);

	x = snd_es1371_wait_src_rdy(card);
	outl((card->port + ES_REG_1371_SMPRATE), x | ES_1371_SRC_DISABLE);
	dbgprintf(("chip_init: sample rate converter disabled\n"));

	for (idx = 0; idx < 0x80; idx++)
		snd_es1371_src_write(card, idx, 0);
    /* SMPREG_DAC1=0x70, SMPREG_DAC2=0x74, SMPREG_VOL_DAC1=0x7c, SMPREG_VOL_DAC2=0x7e */

	snd_es1371_src_write(card, ES_SMPREG_DAC1 + ES_SMPREG_TRUNC_N, 16 << 4);
	snd_es1371_src_write(card, ES_SMPREG_DAC1 + ES_SMPREG_INT_REGS, 16 << 10);
	snd_es1371_src_write(card, ES_SMPREG_DAC2 + ES_SMPREG_TRUNC_N, 16 << 4);  /* seems necessary, else timeouts occur */
	snd_es1371_src_write(card, ES_SMPREG_DAC2 + ES_SMPREG_INT_REGS, 16 << 10);

	snd_es1371_src_write(card, ES_SMPREG_VOL_ADC, 1 << 12);
	snd_es1371_src_write(card, ES_SMPREG_VOL_ADC + 1, 1 << 12);
	snd_es1371_src_write(card, ES_SMPREG_VOL_DAC1, 1 << 12);
	snd_es1371_src_write(card, ES_SMPREG_VOL_DAC1 + 1, 1 << 12);
	snd_es1371_src_write(card, ES_SMPREG_VOL_DAC2, 1 << 12);
	snd_es1371_src_write(card, ES_SMPREG_VOL_DAC2 + 1, 1 << 12);

	snd_es1371_adc_rate(card, 22050);
	snd_es1371_dac1_rate(card, 22050);
	snd_es1371_dac2_rate(card, 22050);

	x = snd_es1371_wait_src_rdy(card) & ~ES_1371_SRC_DISABLE;
	outl((card->port + ES_REG_1371_SMPRATE), x );
	dbgprintf(("chip_init: sample rate converter enabled\n"));

	snd_es1371_codec_write(card, AC97_RESET, 0);
	dbgprintf(("chip_init: CODEC reset\n"));

	outb((card->port + ES_REG_UART_CONTROL), 0x00);
	outb((card->port + ES_REG_UART_RES), 0x00);
	dbgprintf(("chip_init: UART reset\n"));
#if 0
	outl((card->port + ES_REG_STATUS), card->cssr);
	dbgprintf(("chip_init: STATUS reset\n"));
#endif
	dbgprintf(("chip_init: exit\n"));
}

static void snd_es1371_chip_close(struct ensoniq_card_s *card)
//////////////////////////////////////////////////////////////
{
	outl((card->port + ES_REG_CONTROL), 0);
	outl((card->port + ES_REG_SERIAL),  0);
}

static void snd_es1371_ac97_init(struct ensoniq_card_s *card)
/////////////////////////////////////////////////////////////
{
	dbgprintf(("ac97_init: enter\n"));
	snd_es1371_codec_write(card, AC97_MASTER_VOL_STEREO, 0x0C0C);
	snd_es1371_codec_write(card, AC97_PCMOUT_VOL,        0x0C0C);
	snd_es1371_codec_write(card, AC97_HEADPHONE_VOL,     0x0C0C);
	snd_es1371_codec_write(card, AC97_EXTENDED_STATUS,AC97_EA_SPDIF);
	dbgprintf(("ac97_init: exit\n"));
}

static void snd_es1371_prepare_playback( struct ensoniq_card_s *card, struct audioout_info_s *aui )
///////////////////////////////////////////////////////////////////////////////////////////////////
{
	dbgprintf(("prepare playback: enter, dmasize=%X\n", aui->card_dmasize));
	card->ctrl &= ~ES_1371_DAC_EN;
	outl((card->port + ES_REG_CONTROL), card->ctrl);
	outl((card->port + ES_REG_MEM_PAGE), ES_MEM_PAGEO(ES_PAGE_DAC));

	/* for DAC1: FRAME=port 30h, SIZE=port 34h, COUNT=port 24h */
	outl((card->port + ES_REG_DAC_FRAME), (unsigned long) pds_cardmem_physicalptr(card->dm, card->pcmout_buffer));
	outl((card->port + ES_REG_DAC_SIZE), (aui->card_dmasize >> 2) - 1);
	/* v1.7: use /PS cmdline option if set */
	//outl((card->port + ES_REG_DAC_COUNT), (aui->card_dmasize >> 2) - 1);
	outl((card->port + ES_REG_DAC_COUNT), aui->gvars->period_size ? (aui->gvars->period_size >> 2) - 1 : (512>>2) - 1);

	card->sctrl &= ~(ES_DAC_LOOP_SEL | ES_DAC_PAUSE | ES_P1_SCT_RLD | ES_DAC_MODEM );
	card->sctrl |= ES_DAC_MODEO(0x03); // stereo, 16 bits

	outl((card->port + ES_REG_SERIAL), card->sctrl);
	//outl((card->port + ES_REG_CONTROL), card->ctrl);
	snd_es1371_dac1_rate(card, aui->freq_card);
	dbgprintf(("prepare playback: exit\n"));
}

//-------------------------------------------------------------------------
static const struct pci_device_s ensoniq_devices[] = {
 //{"ES1370",0x1274,0x5000, 0}, // not supported/implemented
 {"ES1371",0x1274,0x1371, 0},
 {"ES1373",0x1274,0x5880, 0}, // CT5880
 {"EV1938",0x1102,0x8938, 0}, // Ectiva
 {NULL,0,0,0}
};

static const struct pci_device_s amplifier_hack_devices[] = {
 {" ",0x107b,0x2150, 0}, // Gateway Solo 2150
 {" ",0x13bd,0x100c, 0}, // EV1938 on Mebius PC-MJ100V
 {" ",0x1102,0x5938, 0}, // Targa Xtender300
 {" ",0x1102,0x8938, 0}, // IPC Topnote G notebook
 {NULL,0,0,0}
};

static void ES1371_close( struct audioout_info_s *aui );

static void ES1371_card_info( struct audioout_info_s *aui )
///////////////////////////////////////////////////////////
{
	//struct ensoniq_card_s *card = aui->card_private_data;
	//printf("ENS : Ensoniq %s found on port:%X irq:%d rev:%X\n",
	//	   card->pci_dev->device_name, card->port, aui->card_irq, card->chiprev);
}

static int ES1371_adetect( struct audioout_info_s *aui )
////////////////////////////////////////////////////////
{
	struct ensoniq_card_s *card;

	card = (struct ensoniq_card_s *)calloc(1,sizeof(struct ensoniq_card_s));
	if(!card)
		return 0;
	aui->card_private_data = card;

	card->pci_dev = (struct pci_config_s *)calloc(1,sizeof(struct pci_config_s));
	if(!card->pci_dev)
		goto err_adetect;

	if(pcibios_search_devices( ensoniq_devices, card->pci_dev ) != PCI_SUCCESSFUL)
		goto err_adetect;

	dbgprintf(("ES1371_adetect: known card found, enable PCI io and busmaster\n"));
	pcibios_enable_BM_IO( card->pci_dev );

	card->port = pcibios_ReadConfig_Dword(card->pci_dev, PCIR_NAMBAR);
	if(!card->port)
		goto err_adetect;
	aui->card_irq = pcibios_ReadConfig_Byte(card->pci_dev, PCIR_INTR_LN);
	card->chiprev= pcibios_ReadConfig_Byte(card->pci_dev, PCIR_RID);

	if((card->pci_dev->vendor_id == 0x1274)
	   && ( ((card->pci_dev->device_id == 0x1371) && ((card->chiprev == ES1371REV_CT5880_A) || (card->chiprev == ES1371REV_ES1373_8)))
		|| ((card->pci_dev->device_id == 0x5880) && ((card->chiprev == CT5880REV_CT5880_C) || (card->chiprev == CT5880REV_CT5880_D) || (card->chiprev == CT5880REV_CT5880_E)))
	   ) ) {
		card->infobits |= ENSONIQ_CARD_INFOBIT_AC97RESETHACK;
		/* v1.7 fix: to enable 5880, bit 29 has to be set IN THE STATUS register */
		//card->sctrl |= ES_1371_ST_AC97_RST;
		card->cssr |= ES_1371_ST_AC97_RST;
		dbgprintf(("ES1371_adetect: INFOBIT_AC97RESETHACK set\n"));
	}

	if( pcibios_search_devices( amplifier_hack_devices, NULL ) == PCI_SUCCESSFUL)
		card->ctrl |= ES_1371_GPIO_OUT(1); // turn on amplifier

	dbgprintf(("ES1371_adetect: vend_id=%X dev_id=%X port=%X irq=%u rev=%X info=%X\n",
			  card->pci_dev->vendor_id,card->pci_dev->device_id,card->port,aui->card_irq,card->chiprev,card->infobits));
	card->port &= 0xfff0;

	if(!snd_es1371_buffer_init(card,aui))
		goto err_adetect;

	snd_es1371_chip_init(card);
	snd_es1371_ac97_init(card);

	return 1;

err_adetect:
	ES1371_close(aui);
	return 0;
}

static void ES1371_close( struct audioout_info_s *aui )
///////////////////////////////////////////////////////
{
	struct ensoniq_card_s *card = aui->card_private_data;
	dbgprintf(("ES1371_close\n"));
	if(card){
		snd_es1371_chip_close(card);
		MDma_free_cardmem(card->dm);
		if(card->pci_dev)
			free(card->pci_dev);
		free(card);
		aui->card_private_data = NULL;
	}
}

static void ES1371_setrate( struct audioout_info_s *aui )
/////////////////////////////////////////////////////////
{
	struct ensoniq_card_s *card = aui->card_private_data;
	/* v1.7: use /PS cmdline option if set */
	unsigned int pagesize = aui->gvars->period_size ? aui->gvars->period_size : ES1371_DMABUF_ALIGN;

	dbgprintf(("ES1371_setrate\n"));
	//aui->card_wave_id = WAVEID_PCM_SLE;
	//aui->chan_card = 2;
	//aui->bits_card = 16;

	if(aui->freq_card < 3000)
		aui->freq_card = 3000;
	else if(aui->freq_card > 48000)
		aui->freq_card = 48000;

	//MDma_init_pcmoutbuf(aui, card->pcmout_bufsize, ES1371_DMABUF_ALIGN, 0);
	MDma_init_pcmoutbuf(aui, card->pcmout_bufsize, pagesize, 0);

	snd_es1371_prepare_playback(card,aui);
}

static void ES1371_start( struct audioout_info_s *aui )
///////////////////////////////////////////////////////
{
	struct ensoniq_card_s *card = aui->card_private_data;
	dbgprintf(("ES1371_start\n"));
	card->ctrl |= ES_1371_DAC_EN;
	outl(card->port + ES_REG_CONTROL, card->ctrl);
	card->sctrl &= ~ES_DAC_PAUSE;
	card->sctrl |= ES_DAC_INT_EN;
	outl(card->port + ES_REG_SERIAL, card->sctrl);
}

static void ES1371_stop( struct audioout_info_s *aui )
//////////////////////////////////////////////////////
{
	struct ensoniq_card_s *card = aui->card_private_data;
	card->sctrl |= ES_P1_PAUSE;
	card->sctrl &= ~ES_DAC_INT_EN;
	outl(card->port + ES_REG_SERIAL, card->sctrl);
}

/* ES1371 implementation of cardbuf_getpos() */

static long ES1371_getbufpos( struct audioout_info_s *aui )
///////////////////////////////////////////////////////////
{
	struct ensoniq_card_s *card = aui->card_private_data;
	unsigned long bufpos = 0;
	if(inl(card->port + ES_REG_CONTROL) & ES_1371_DAC_EN) {
		outl((card->port + ES_REG_MEM_PAGE), ES_MEM_PAGEO(ES_PAGE_DAC));
		/* hiword(DAC_SIZE) has the # of longwords that have been transfered */
		bufpos = ES_REG_FCURR_COUNTI(inl(card->port + ES_REG_DAC_SIZE));

		if(bufpos < aui->card_dmasize)
			aui->card_dma_lastgoodpos = bufpos;
	}
	//dbgprintf(("getbufpos: bufpos=%u lastgoodpos=%u dmasize=%u\n",bufpos,aui->card_dma_lastgoodpos,aui->card_dmasize));

	return aui->card_dma_lastgoodpos;
}

/* mixer. */

static void ES1371_writeMIXER( struct audioout_info_s *aui, unsigned long reg, unsigned long val )
//////////////////////////////////////////////////////////////////////////////////////////////////
{
	struct ensoniq_card_s *card = aui->card_private_data;
	dbgprintf(("writeMIXER(%X,%X)\n", reg, val ));
	snd_es1371_codec_write( card, reg, val);
}

static unsigned long ES1371_readMIXER( struct audioout_info_s *aui, unsigned long reg )
///////////////////////////////////////////////////////////////////////////////////////
{
	struct ensoniq_card_s *card = aui->card_private_data;
#ifdef _DEBUG
	unsigned long tmp = snd_es1371_codec_read(card,reg);
	dbgprintf(("readMIXER(%X)=%X\n", reg, tmp));
	return tmp;
#else
	return snd_es1371_codec_read(card,reg);
#endif
}

static int ES1371_IRQRoutine( struct audioout_info_s *aui )
///////////////////////////////////////////////////////////
{
	struct ensoniq_card_s *card = aui->card_private_data;
	int status = inl(card->port + ES_REG_STATUS );
	//dbgprintf(("ES1371_IRQRoutine\n"));
	if ( status & ES_1371_ST_DAC ) {
		outl(card->port + ES_REG_SERIAL , card->sctrl & ~ES_DAC_INT_EN );
		outl(card->port + ES_REG_SERIAL , card->sctrl );
	}
	return status & ES_1371_ST_DAC;
}

const struct sndcard_info_s ES1371_sndcard_info = {
 "ENS",
 0,
 NULL,
 NULL,                 // no init
 &ES1371_adetect,      // only autodetect
 &ES1371_card_info,
 &ES1371_start,
 &ES1371_stop,
 &ES1371_close,
 &ES1371_setrate,

 &MDma_writedata,
 &ES1371_getbufpos,
 &MDma_clearbuf,
 //&MDma_interrupt_monitor,
 &ES1371_IRQRoutine, /* vsbhda */

 &ES1371_writeMIXER,
 &ES1371_readMIXER,
 aucards_ac97chan_mixerset
};
