Version 3.2 HI-TECH Software Intermediate Code
"1941 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f1330.h
[s S86 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S86 . TMR1IE CMP0IE CMP1IE CMP2IE TXIE RCIE ADIE ]
"1950
[s S87 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S87 . . TX1IE RC1IE ]
"1940
[u S85 `S86 1 `S87 1 ]
[n S85 . . . ]
"1956
[v _PIE1bits `VS85 ~T0 @X0 0 e@3997 ]
"4569
[s S208 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S208 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"4579
[s S209 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S209 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"4589
[s S210 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S210 . . GIEL GIEH ]
"4568
[u S207 `S208 1 `S209 1 `S210 1 ]
[n S207 . . . . ]
"4595
[v _INTCONbits `VS207 ~T0 @X0 0 e@4082 ]
"2450
[s S114 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S114 . RX9D OERR FERR ADEN CREN SREN RX9 SPEN ]
"2460
[s S115 :3 `uc 1 :1 `uc 1 ]
[n S115 . . ADDEN ]
"2464
[s S116 :5 `uc 1 :1 `uc 1 ]
[n S116 . . SRENA ]
"2468
[s S117 :6 `uc 1 :1 `uc 1 ]
[n S117 . . RC8_9 ]
"2472
[s S118 :6 `uc 1 :1 `uc 1 ]
[n S118 . . RC9 ]
"2476
[s S119 :1 `uc 1 ]
[n S119 . RCD8 ]
"2449
[u S113 `S114 1 `S115 1 `S116 1 `S117 1 `S118 1 `S119 1 ]
[n S113 . . . . . . . ]
"2480
[v _RCSTAbits `VS113 ~T0 @X0 0 e@4011 ]
"2660
[s S128 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S128 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"2670
[s S129 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S129 . TX9D1 TRMT1 BRGH1 SENDB1 SYNC1 TXEN1 TX91 CSRC1 ]
"2680
[s S130 :6 `uc 1 :1 `uc 1 ]
[n S130 . . TX8_9 ]
"2684
[s S131 :1 `uc 1 ]
[n S131 . TXD8 ]
"2659
[u S127 `S128 1 `S129 1 `S130 1 `S131 1 ]
[n S127 . . . . . ]
"2688
[v _TXSTAbits `VS127 ~T0 @X0 0 e@4012 ]
"3116
[s S145 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S145 . ABDEN WUE . BRG16 TXCKP RXDTP RCIDL ABDOVF ]
"3126
[s S146 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S146 . . SCKP . RCMT ]
"3132
[s S147 :5 `uc 1 :1 `uc 1 ]
[n S147 . . RXCKP ]
"3136
[s S148 :1 `uc 1 :1 `uc 1 ]
[n S148 . . W4E ]
"3115
[u S144 `S145 1 `S146 1 `S147 1 `S148 1 ]
[n S144 . . . . . ]
"3141
[v _BAUDCONbits `VS144 ~T0 @X0 0 e@4024 ]
"2929
[v _SPBRG `Vuc ~T0 @X0 0 e@4015 ]
"5606
[v _TRMT `Vb ~T0 @X0 0 e@32097 ]
"2905
[v _TXREG `Vuc ~T0 @X0 0 e@4013 ]
"16 C:\Program Files (x86)\Microchip\xc8\v1.45\include\string.h
[v _memset `(*v ~T0 @X0 0 ef3`*v`i`ui ]
"2917 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f1330.h
[v _RCREG `Vuc ~T0 @X0 0 e@4014 ]
[v F2100 `(v ~T0 @X0 1 tf1`ul ]
"164 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18.h
[v __delay `JF2100 ~T0 @X0 0 e ]
[p i __delay ]
"3435 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f1330.h
[s S162 :1 `uc 1 :1 `uc 1 ]
[n S162 . . GO_NOT_DONE ]
"3439
[s S163 :1 `uc 1 :1 `uc 1 :2 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S163 . ADON GO_nDONE CHS . SEVTEN ]
"3446
[s S164 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S164 . . GO CHS0 CHS1 ]
"3452
[s S165 :1 `uc 1 :1 `uc 1 ]
[n S165 . . DONE ]
"3456
[s S166 :1 `uc 1 :1 `uc 1 ]
[n S166 . . NOT_DONE ]
"3460
[s S167 :1 `uc 1 :1 `uc 1 ]
[n S167 . . nDONE ]
"3464
[s S168 :1 `uc 1 :1 `uc 1 ]
[n S168 . . GO_DONE ]
"3468
[s S169 :1 `uc 1 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S169 . . GODONE . ADCAL ]
"3434
[u S161 `S162 1 `S163 1 `S164 1 `S165 1 `S166 1 `S167 1 `S168 1 `S169 1 ]
[n S161 . . . . . . . . . ]
"3475
[v _ADCON0bits `VS161 ~T0 @X0 0 e@4034 ]
"3362
[s S158 :4 `uc 1 :1 `uc 1 ]
[n S158 . PCFG VCFG ]
"3366
[s S159 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S159 . PCFG0 PCFG1 PCFG2 PCFG3 VCFG0 ]
"3373
[s S160 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S160 . . CHSN3 VCFG01 ]
"3361
[u S157 `S158 1 `S159 1 `S160 1 ]
[n S157 . . . . ]
"3379
[v _ADCON1bits `VS157 ~T0 @X0 0 e@4033 ]
"3291
[s S155 :3 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S155 . ADCS ACQT . ADFM ]
"3297
[s S156 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S156 . ADCS0 ADCS1 ADCS2 ACQT0 ACQT1 ACQT2 ]
"3290
[u S154 `S155 1 `S156 1 ]
[n S154 . . . ]
"3306
[v _ADCON2bits `VS154 ~T0 @X0 0 e@4032 ]
"3564
[v _ADRESH `Vuc ~T0 @X0 0 e@4036 ]
"3557
[v _ADRESL `Vuc ~T0 @X0 0 e@4035 ]
[p mainexit ]
"1248
[s S58 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S58 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 TRISA5 TRISA6 TRISA7 ]
"1258
[s S59 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S59 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"1247
[u S57 `S58 1 `S59 1 ]
[n S57 . . . ]
"1269
[v _TRISAbits `VS57 ~T0 @X0 0 e@3986 ]
"1470
[s S64 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S64 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"1480
[s S65 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S65 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"1469
[u S63 `S64 1 `S65 1 ]
[n S63 . . . ]
"1491
[v _TRISBbits `VS63 ~T0 @X0 0 e@3987 ]
"3929
[s S191 :2 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S191 . SCS IOFS OSTS IRCF IDLEN ]
"3936
[s S192 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S192 . SCS0 SCS1 FLTS . IRCF0 IRCF1 IRCF2 ]
"3928
[u S190 `S191 1 `S192 1 ]
[n S190 . . . ]
"3946
[v _OSCCONbits `VS190 ~T0 @X0 0 e@4051 ]
"1876
[s S83 :5 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S83 . TUN . PLLEN INTSRC ]
"1882
[s S84 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S84 . TUN0 TUN1 TUN2 TUN3 TUN4 ]
"1875
[u S82 `S83 1 `S84 1 ]
[n S82 . . . ]
"1890
[v _OSCTUNEbits `VS82 ~T0 @X0 0 e@3995 ]
"5196
[v _LATB0 `Vb ~T0 @X0 0 e@31824 ]
"5198
[v _LATB1 `Vb ~T0 @X0 0 e@31825 ]
"5180
[v _LATA0 `Vb ~T0 @X0 0 e@31816 ]
"5202
[v _LATB3 `Vb ~T0 @X0 0 e@31827 ]
"53 C:\Program Files (x86)\Microchip\xc8\v1.45\include\string.h
[v _strstr `(*uc ~T0 @X0 0 ef2`*Cuc`*Cuc ]
"95 C:\Program Files (x86)\Microchip\xc8\v1.45\include\stdlib.h
[v _itoa `(*uc ~T0 @X0 0 ef3`*uc`i`i ]
"308 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f1330.h
[s S11 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S11 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"318
[s S12 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S12 . PWM0 PWM1 INT2 INT3 PWM2 PWM3 PWM4 PWM5 ]
"328
[s S13 :2 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S13 . . KBI2 KBI3 . PGC PGD ]
"336
[s S14 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S14 . . CMP2 CMP1 ]
"341
[s S15 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S15 . . T1OSO T1OSI ]
"346
[s S16 :2 `uc 1 :1 `uc 1 ]
[n S16 . . T1CKI ]
"350
[s S17 :3 `uc 1 :1 `uc 1 ]
[n S17 . . CCP2_PA2 ]
"307
[u S10 `S11 1 `S12 1 `S13 1 `S14 1 `S15 1 `S16 1 `S17 1 ]
[n S10 . . . . . . . . ]
"355
[v _PORTBbits `VS10 ~T0 @X0 0 e@3969 ]
"56
[s S2 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2 . RA0 RA1 RA2 RA3 RA4 RA5 RA6 RA7 ]
"66
[s S3 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S3 . AN0 AN1 TX RX AN2 MCLR OSC2 OSC1 ]
"76
[s S4 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S4 . INT0 INT1 CK DT T0CKI . CLKO CLKI ]
"86
[s S5 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S5 . KBI0 KBI1 . VREFP . T1OSO T1OSI ]
"95
[s S6 :5 `uc 1 :1 `uc 1 ]
[n S6 . . NOT_MCLR ]
"99
[s S7 :1 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S7 . CMP0 . nMCLR AN3 ]
"105
[s S8 :6 `uc 1 :1 `uc 1 ]
[n S8 . . T1CKI ]
"109
[s S9 :1 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S9 . ULPWUIN . LVDIN . RJPU ]
"55
[u S1 `S2 1 `S3 1 `S4 1 `S5 1 `S6 1 `S7 1 `S8 1 `S9 1 ]
[n S1 . . . . . . . . . ]
"117
[v _PORTAbits `VS1 ~T0 @X0 0 e@3968 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f1330.h: 50: extern volatile unsigned char PORTA @ 0xF80;
"52 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f1330.h
[; ;pic18f1330.h: 52: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f1330.h: 55: typedef union {
[; ;pic18f1330.h: 56: struct {
[; ;pic18f1330.h: 57: unsigned RA0 :1;
[; ;pic18f1330.h: 58: unsigned RA1 :1;
[; ;pic18f1330.h: 59: unsigned RA2 :1;
[; ;pic18f1330.h: 60: unsigned RA3 :1;
[; ;pic18f1330.h: 61: unsigned RA4 :1;
[; ;pic18f1330.h: 62: unsigned RA5 :1;
[; ;pic18f1330.h: 63: unsigned RA6 :1;
[; ;pic18f1330.h: 64: unsigned RA7 :1;
[; ;pic18f1330.h: 65: };
[; ;pic18f1330.h: 66: struct {
[; ;pic18f1330.h: 67: unsigned AN0 :1;
[; ;pic18f1330.h: 68: unsigned AN1 :1;
[; ;pic18f1330.h: 69: unsigned TX :1;
[; ;pic18f1330.h: 70: unsigned RX :1;
[; ;pic18f1330.h: 71: unsigned AN2 :1;
[; ;pic18f1330.h: 72: unsigned MCLR :1;
[; ;pic18f1330.h: 73: unsigned OSC2 :1;
[; ;pic18f1330.h: 74: unsigned OSC1 :1;
[; ;pic18f1330.h: 75: };
[; ;pic18f1330.h: 76: struct {
[; ;pic18f1330.h: 77: unsigned INT0 :1;
[; ;pic18f1330.h: 78: unsigned INT1 :1;
[; ;pic18f1330.h: 79: unsigned CK :1;
[; ;pic18f1330.h: 80: unsigned DT :1;
[; ;pic18f1330.h: 81: unsigned T0CKI :1;
[; ;pic18f1330.h: 82: unsigned :1;
[; ;pic18f1330.h: 83: unsigned CLKO :1;
[; ;pic18f1330.h: 84: unsigned CLKI :1;
[; ;pic18f1330.h: 85: };
[; ;pic18f1330.h: 86: struct {
[; ;pic18f1330.h: 87: unsigned KBI0 :1;
[; ;pic18f1330.h: 88: unsigned KBI1 :1;
[; ;pic18f1330.h: 89: unsigned :2;
[; ;pic18f1330.h: 90: unsigned VREFP :1;
[; ;pic18f1330.h: 91: unsigned :1;
[; ;pic18f1330.h: 92: unsigned T1OSO :1;
[; ;pic18f1330.h: 93: unsigned T1OSI :1;
[; ;pic18f1330.h: 94: };
[; ;pic18f1330.h: 95: struct {
[; ;pic18f1330.h: 96: unsigned :5;
[; ;pic18f1330.h: 97: unsigned NOT_MCLR :1;
[; ;pic18f1330.h: 98: };
[; ;pic18f1330.h: 99: struct {
[; ;pic18f1330.h: 100: unsigned CMP0 :1;
[; ;pic18f1330.h: 101: unsigned :4;
[; ;pic18f1330.h: 102: unsigned nMCLR :1;
[; ;pic18f1330.h: 103: unsigned AN3 :1;
[; ;pic18f1330.h: 104: };
[; ;pic18f1330.h: 105: struct {
[; ;pic18f1330.h: 106: unsigned :6;
[; ;pic18f1330.h: 107: unsigned T1CKI :1;
[; ;pic18f1330.h: 108: };
[; ;pic18f1330.h: 109: struct {
[; ;pic18f1330.h: 110: unsigned ULPWUIN :1;
[; ;pic18f1330.h: 111: unsigned :4;
[; ;pic18f1330.h: 112: unsigned LVDIN :1;
[; ;pic18f1330.h: 113: unsigned :1;
[; ;pic18f1330.h: 114: unsigned RJPU :1;
[; ;pic18f1330.h: 115: };
[; ;pic18f1330.h: 116: } PORTAbits_t;
[; ;pic18f1330.h: 117: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f1330.h: 302: extern volatile unsigned char PORTB @ 0xF81;
"304
[; ;pic18f1330.h: 304: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f1330.h: 307: typedef union {
[; ;pic18f1330.h: 308: struct {
[; ;pic18f1330.h: 309: unsigned RB0 :1;
[; ;pic18f1330.h: 310: unsigned RB1 :1;
[; ;pic18f1330.h: 311: unsigned RB2 :1;
[; ;pic18f1330.h: 312: unsigned RB3 :1;
[; ;pic18f1330.h: 313: unsigned RB4 :1;
[; ;pic18f1330.h: 314: unsigned RB5 :1;
[; ;pic18f1330.h: 315: unsigned RB6 :1;
[; ;pic18f1330.h: 316: unsigned RB7 :1;
[; ;pic18f1330.h: 317: };
[; ;pic18f1330.h: 318: struct {
[; ;pic18f1330.h: 319: unsigned PWM0 :1;
[; ;pic18f1330.h: 320: unsigned PWM1 :1;
[; ;pic18f1330.h: 321: unsigned INT2 :1;
[; ;pic18f1330.h: 322: unsigned INT3 :1;
[; ;pic18f1330.h: 323: unsigned PWM2 :1;
[; ;pic18f1330.h: 324: unsigned PWM3 :1;
[; ;pic18f1330.h: 325: unsigned PWM4 :1;
[; ;pic18f1330.h: 326: unsigned PWM5 :1;
[; ;pic18f1330.h: 327: };
[; ;pic18f1330.h: 328: struct {
[; ;pic18f1330.h: 329: unsigned :2;
[; ;pic18f1330.h: 330: unsigned KBI2 :1;
[; ;pic18f1330.h: 331: unsigned KBI3 :1;
[; ;pic18f1330.h: 332: unsigned :2;
[; ;pic18f1330.h: 333: unsigned PGC :1;
[; ;pic18f1330.h: 334: unsigned PGD :1;
[; ;pic18f1330.h: 335: };
[; ;pic18f1330.h: 336: struct {
[; ;pic18f1330.h: 337: unsigned :2;
[; ;pic18f1330.h: 338: unsigned CMP2 :1;
[; ;pic18f1330.h: 339: unsigned CMP1 :1;
[; ;pic18f1330.h: 340: };
[; ;pic18f1330.h: 341: struct {
[; ;pic18f1330.h: 342: unsigned :2;
[; ;pic18f1330.h: 343: unsigned T1OSO :1;
[; ;pic18f1330.h: 344: unsigned T1OSI :1;
[; ;pic18f1330.h: 345: };
[; ;pic18f1330.h: 346: struct {
[; ;pic18f1330.h: 347: unsigned :2;
[; ;pic18f1330.h: 348: unsigned T1CKI :1;
[; ;pic18f1330.h: 349: };
[; ;pic18f1330.h: 350: struct {
[; ;pic18f1330.h: 351: unsigned :3;
[; ;pic18f1330.h: 352: unsigned CCP2_PA2 :1;
[; ;pic18f1330.h: 353: };
[; ;pic18f1330.h: 354: } PORTBbits_t;
[; ;pic18f1330.h: 355: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f1330.h: 490: extern volatile unsigned char OVDCONS @ 0xF82;
"492
[; ;pic18f1330.h: 492: asm("OVDCONS equ 0F82h");
[; <" OVDCONS equ 0F82h ;# ">
[; ;pic18f1330.h: 495: typedef union {
[; ;pic18f1330.h: 496: struct {
[; ;pic18f1330.h: 497: unsigned POUT :6;
[; ;pic18f1330.h: 498: };
[; ;pic18f1330.h: 499: struct {
[; ;pic18f1330.h: 500: unsigned POUT0 :1;
[; ;pic18f1330.h: 501: unsigned POUT1 :1;
[; ;pic18f1330.h: 502: unsigned POUT2 :1;
[; ;pic18f1330.h: 503: unsigned POUT3 :1;
[; ;pic18f1330.h: 504: unsigned POUT4 :1;
[; ;pic18f1330.h: 505: unsigned POUT5 :1;
[; ;pic18f1330.h: 506: };
[; ;pic18f1330.h: 507: } OVDCONSbits_t;
[; ;pic18f1330.h: 508: extern volatile OVDCONSbits_t OVDCONSbits @ 0xF82;
[; ;pic18f1330.h: 548: extern volatile unsigned char OVDCOND @ 0xF83;
"550
[; ;pic18f1330.h: 550: asm("OVDCOND equ 0F83h");
[; <" OVDCOND equ 0F83h ;# ">
[; ;pic18f1330.h: 553: typedef union {
[; ;pic18f1330.h: 554: struct {
[; ;pic18f1330.h: 555: unsigned POVD :6;
[; ;pic18f1330.h: 556: };
[; ;pic18f1330.h: 557: struct {
[; ;pic18f1330.h: 558: unsigned POVD0 :1;
[; ;pic18f1330.h: 559: unsigned POVD1 :1;
[; ;pic18f1330.h: 560: unsigned POVD2 :1;
[; ;pic18f1330.h: 561: unsigned POVD3 :1;
[; ;pic18f1330.h: 562: unsigned POVD4 :1;
[; ;pic18f1330.h: 563: unsigned POVD5 :1;
[; ;pic18f1330.h: 564: };
[; ;pic18f1330.h: 565: } OVDCONDbits_t;
[; ;pic18f1330.h: 566: extern volatile OVDCONDbits_t OVDCONDbits @ 0xF83;
[; ;pic18f1330.h: 606: extern volatile unsigned char DTCON @ 0xF84;
"608
[; ;pic18f1330.h: 608: asm("DTCON equ 0F84h");
[; <" DTCON equ 0F84h ;# ">
[; ;pic18f1330.h: 611: typedef union {
[; ;pic18f1330.h: 612: struct {
[; ;pic18f1330.h: 613: unsigned DTA :6;
[; ;pic18f1330.h: 614: unsigned DTAPS :2;
[; ;pic18f1330.h: 615: };
[; ;pic18f1330.h: 616: struct {
[; ;pic18f1330.h: 617: unsigned DT0 :1;
[; ;pic18f1330.h: 618: unsigned DT1 :1;
[; ;pic18f1330.h: 619: unsigned DT2 :1;
[; ;pic18f1330.h: 620: unsigned DT3 :1;
[; ;pic18f1330.h: 621: unsigned DT4 :1;
[; ;pic18f1330.h: 622: unsigned DT5 :1;
[; ;pic18f1330.h: 623: unsigned DTPS0 :1;
[; ;pic18f1330.h: 624: unsigned DTPS1 :1;
[; ;pic18f1330.h: 625: };
[; ;pic18f1330.h: 626: } DTCONbits_t;
[; ;pic18f1330.h: 627: extern volatile DTCONbits_t DTCONbits @ 0xF84;
[; ;pic18f1330.h: 682: extern volatile unsigned char PWMCON1 @ 0xF85;
"684
[; ;pic18f1330.h: 684: asm("PWMCON1 equ 0F85h");
[; <" PWMCON1 equ 0F85h ;# ">
[; ;pic18f1330.h: 687: typedef union {
[; ;pic18f1330.h: 688: struct {
[; ;pic18f1330.h: 689: unsigned OSYNC :1;
[; ;pic18f1330.h: 690: unsigned UDIS :1;
[; ;pic18f1330.h: 691: unsigned :1;
[; ;pic18f1330.h: 692: unsigned SEVTDIR :1;
[; ;pic18f1330.h: 693: unsigned SEVOPS :4;
[; ;pic18f1330.h: 694: };
[; ;pic18f1330.h: 695: struct {
[; ;pic18f1330.h: 696: unsigned :4;
[; ;pic18f1330.h: 697: unsigned SEVOPS0 :1;
[; ;pic18f1330.h: 698: unsigned SEVOPS1 :1;
[; ;pic18f1330.h: 699: unsigned SEVOPS2 :1;
[; ;pic18f1330.h: 700: unsigned SEVOPS3 :1;
[; ;pic18f1330.h: 701: };
[; ;pic18f1330.h: 702: } PWMCON1bits_t;
[; ;pic18f1330.h: 703: extern volatile PWMCON1bits_t PWMCON1bits @ 0xF85;
[; ;pic18f1330.h: 748: extern volatile unsigned char PWMCON0 @ 0xF86;
"750
[; ;pic18f1330.h: 750: asm("PWMCON0 equ 0F86h");
[; <" PWMCON0 equ 0F86h ;# ">
[; ;pic18f1330.h: 753: typedef union {
[; ;pic18f1330.h: 754: struct {
[; ;pic18f1330.h: 755: unsigned PMOD :3;
[; ;pic18f1330.h: 756: unsigned :1;
[; ;pic18f1330.h: 757: unsigned PWMEN :3;
[; ;pic18f1330.h: 758: };
[; ;pic18f1330.h: 759: struct {
[; ;pic18f1330.h: 760: unsigned PMOD0 :1;
[; ;pic18f1330.h: 761: unsigned PMOD1 :1;
[; ;pic18f1330.h: 762: unsigned PMOD2 :1;
[; ;pic18f1330.h: 763: unsigned :1;
[; ;pic18f1330.h: 764: unsigned PWMEN0 :1;
[; ;pic18f1330.h: 765: unsigned PWMEN1 :1;
[; ;pic18f1330.h: 766: unsigned PWMEN2 :1;
[; ;pic18f1330.h: 767: };
[; ;pic18f1330.h: 768: } PWMCON0bits_t;
[; ;pic18f1330.h: 769: extern volatile PWMCON0bits_t PWMCON0bits @ 0xF86;
[; ;pic18f1330.h: 814: extern volatile unsigned char SEVTCMPH @ 0xF87;
"816
[; ;pic18f1330.h: 816: asm("SEVTCMPH equ 0F87h");
[; <" SEVTCMPH equ 0F87h ;# ">
[; ;pic18f1330.h: 819: typedef union {
[; ;pic18f1330.h: 820: struct {
[; ;pic18f1330.h: 821: unsigned SEVTCMPH :4;
[; ;pic18f1330.h: 822: };
[; ;pic18f1330.h: 823: } SEVTCMPHbits_t;
[; ;pic18f1330.h: 824: extern volatile SEVTCMPHbits_t SEVTCMPHbits @ 0xF87;
[; ;pic18f1330.h: 834: extern volatile unsigned char SEVTCMPL @ 0xF88;
"836
[; ;pic18f1330.h: 836: asm("SEVTCMPL equ 0F88h");
[; <" SEVTCMPL equ 0F88h ;# ">
[; ;pic18f1330.h: 839: typedef union {
[; ;pic18f1330.h: 840: struct {
[; ;pic18f1330.h: 841: unsigned SEVTCMPL :8;
[; ;pic18f1330.h: 842: };
[; ;pic18f1330.h: 843: } SEVTCMPLbits_t;
[; ;pic18f1330.h: 844: extern volatile SEVTCMPLbits_t SEVTCMPLbits @ 0xF88;
[; ;pic18f1330.h: 854: extern volatile unsigned char LATA @ 0xF89;
"856
[; ;pic18f1330.h: 856: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f1330.h: 859: typedef union {
[; ;pic18f1330.h: 860: struct {
[; ;pic18f1330.h: 861: unsigned LATA0 :1;
[; ;pic18f1330.h: 862: unsigned LATA1 :1;
[; ;pic18f1330.h: 863: unsigned LATA2 :1;
[; ;pic18f1330.h: 864: unsigned LATA3 :1;
[; ;pic18f1330.h: 865: unsigned LATA4 :1;
[; ;pic18f1330.h: 866: unsigned LATA5 :1;
[; ;pic18f1330.h: 867: unsigned LATA6 :1;
[; ;pic18f1330.h: 868: unsigned LATA7 :1;
[; ;pic18f1330.h: 869: };
[; ;pic18f1330.h: 870: struct {
[; ;pic18f1330.h: 871: unsigned LA0 :1;
[; ;pic18f1330.h: 872: unsigned LA1 :1;
[; ;pic18f1330.h: 873: unsigned LA2 :1;
[; ;pic18f1330.h: 874: unsigned LA3 :1;
[; ;pic18f1330.h: 875: unsigned LA4 :1;
[; ;pic18f1330.h: 876: unsigned LA5 :1;
[; ;pic18f1330.h: 877: unsigned LA6 :1;
[; ;pic18f1330.h: 878: unsigned LA7 :1;
[; ;pic18f1330.h: 879: };
[; ;pic18f1330.h: 880: } LATAbits_t;
[; ;pic18f1330.h: 881: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f1330.h: 966: extern volatile unsigned char LATB @ 0xF8A;
"968
[; ;pic18f1330.h: 968: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f1330.h: 971: typedef union {
[; ;pic18f1330.h: 972: struct {
[; ;pic18f1330.h: 973: unsigned LATB0 :1;
[; ;pic18f1330.h: 974: unsigned LATB1 :1;
[; ;pic18f1330.h: 975: unsigned LATB2 :1;
[; ;pic18f1330.h: 976: unsigned LATB3 :1;
[; ;pic18f1330.h: 977: unsigned LATB4 :1;
[; ;pic18f1330.h: 978: unsigned LATB5 :1;
[; ;pic18f1330.h: 979: unsigned LATB6 :1;
[; ;pic18f1330.h: 980: unsigned LATB7 :1;
[; ;pic18f1330.h: 981: };
[; ;pic18f1330.h: 982: struct {
[; ;pic18f1330.h: 983: unsigned LB0 :1;
[; ;pic18f1330.h: 984: unsigned LB1 :1;
[; ;pic18f1330.h: 985: unsigned LB2 :1;
[; ;pic18f1330.h: 986: unsigned LB3 :1;
[; ;pic18f1330.h: 987: unsigned LB4 :1;
[; ;pic18f1330.h: 988: unsigned LB5 :1;
[; ;pic18f1330.h: 989: unsigned LB6 :1;
[; ;pic18f1330.h: 990: unsigned LB7 :1;
[; ;pic18f1330.h: 991: };
[; ;pic18f1330.h: 992: } LATBbits_t;
[; ;pic18f1330.h: 993: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f1330.h: 1078: extern volatile unsigned char FLTCONFIG @ 0xF8B;
"1080
[; ;pic18f1330.h: 1080: asm("FLTCONFIG equ 0F8Bh");
[; <" FLTCONFIG equ 0F8Bh ;# ">
[; ;pic18f1330.h: 1083: typedef union {
[; ;pic18f1330.h: 1084: struct {
[; ;pic18f1330.h: 1085: unsigned FLTAEN :1;
[; ;pic18f1330.h: 1086: unsigned FLTAMOD :1;
[; ;pic18f1330.h: 1087: unsigned FLTAS :1;
[; ;pic18f1330.h: 1088: unsigned :4;
[; ;pic18f1330.h: 1089: unsigned BRFEN :1;
[; ;pic18f1330.h: 1090: };
[; ;pic18f1330.h: 1091: } FLTCONFIGbits_t;
[; ;pic18f1330.h: 1092: extern volatile FLTCONFIGbits_t FLTCONFIGbits @ 0xF8B;
[; ;pic18f1330.h: 1117: extern volatile unsigned char PDC2H @ 0xF8C;
"1119
[; ;pic18f1330.h: 1119: asm("PDC2H equ 0F8Ch");
[; <" PDC2H equ 0F8Ch ;# ">
[; ;pic18f1330.h: 1122: typedef union {
[; ;pic18f1330.h: 1123: struct {
[; ;pic18f1330.h: 1124: unsigned PDC2H :6;
[; ;pic18f1330.h: 1125: };
[; ;pic18f1330.h: 1126: } PDC2Hbits_t;
[; ;pic18f1330.h: 1127: extern volatile PDC2Hbits_t PDC2Hbits @ 0xF8C;
[; ;pic18f1330.h: 1137: extern volatile unsigned char PDC2L @ 0xF8D;
"1139
[; ;pic18f1330.h: 1139: asm("PDC2L equ 0F8Dh");
[; <" PDC2L equ 0F8Dh ;# ">
[; ;pic18f1330.h: 1142: typedef union {
[; ;pic18f1330.h: 1143: struct {
[; ;pic18f1330.h: 1144: unsigned PDC2L :8;
[; ;pic18f1330.h: 1145: };
[; ;pic18f1330.h: 1146: } PDC2Lbits_t;
[; ;pic18f1330.h: 1147: extern volatile PDC2Lbits_t PDC2Lbits @ 0xF8D;
[; ;pic18f1330.h: 1157: extern volatile unsigned char PDC1H @ 0xF8E;
"1159
[; ;pic18f1330.h: 1159: asm("PDC1H equ 0F8Eh");
[; <" PDC1H equ 0F8Eh ;# ">
[; ;pic18f1330.h: 1162: typedef union {
[; ;pic18f1330.h: 1163: struct {
[; ;pic18f1330.h: 1164: unsigned PDC1H :6;
[; ;pic18f1330.h: 1165: };
[; ;pic18f1330.h: 1166: } PDC1Hbits_t;
[; ;pic18f1330.h: 1167: extern volatile PDC1Hbits_t PDC1Hbits @ 0xF8E;
[; ;pic18f1330.h: 1177: extern volatile unsigned char PDC1L @ 0xF8F;
"1179
[; ;pic18f1330.h: 1179: asm("PDC1L equ 0F8Fh");
[; <" PDC1L equ 0F8Fh ;# ">
[; ;pic18f1330.h: 1182: typedef union {
[; ;pic18f1330.h: 1183: struct {
[; ;pic18f1330.h: 1184: unsigned PDC1L :8;
[; ;pic18f1330.h: 1185: };
[; ;pic18f1330.h: 1186: } PDC1Lbits_t;
[; ;pic18f1330.h: 1187: extern volatile PDC1Lbits_t PDC1Lbits @ 0xF8F;
[; ;pic18f1330.h: 1197: extern volatile unsigned char PDC0H @ 0xF90;
"1199
[; ;pic18f1330.h: 1199: asm("PDC0H equ 0F90h");
[; <" PDC0H equ 0F90h ;# ">
[; ;pic18f1330.h: 1202: typedef union {
[; ;pic18f1330.h: 1203: struct {
[; ;pic18f1330.h: 1204: unsigned PDC0H :6;
[; ;pic18f1330.h: 1205: };
[; ;pic18f1330.h: 1206: } PDC0Hbits_t;
[; ;pic18f1330.h: 1207: extern volatile PDC0Hbits_t PDC0Hbits @ 0xF90;
[; ;pic18f1330.h: 1217: extern volatile unsigned char PDC0L @ 0xF91;
"1219
[; ;pic18f1330.h: 1219: asm("PDC0L equ 0F91h");
[; <" PDC0L equ 0F91h ;# ">
[; ;pic18f1330.h: 1222: typedef union {
[; ;pic18f1330.h: 1223: struct {
[; ;pic18f1330.h: 1224: unsigned PDC0L :8;
[; ;pic18f1330.h: 1225: };
[; ;pic18f1330.h: 1226: } PDC0Lbits_t;
[; ;pic18f1330.h: 1227: extern volatile PDC0Lbits_t PDC0Lbits @ 0xF91;
[; ;pic18f1330.h: 1237: extern volatile unsigned char TRISA @ 0xF92;
"1239
[; ;pic18f1330.h: 1239: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f1330.h: 1242: extern volatile unsigned char DDRA @ 0xF92;
"1244
[; ;pic18f1330.h: 1244: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f1330.h: 1247: typedef union {
[; ;pic18f1330.h: 1248: struct {
[; ;pic18f1330.h: 1249: unsigned TRISA0 :1;
[; ;pic18f1330.h: 1250: unsigned TRISA1 :1;
[; ;pic18f1330.h: 1251: unsigned TRISA2 :1;
[; ;pic18f1330.h: 1252: unsigned TRISA3 :1;
[; ;pic18f1330.h: 1253: unsigned TRISA4 :1;
[; ;pic18f1330.h: 1254: unsigned TRISA5 :1;
[; ;pic18f1330.h: 1255: unsigned TRISA6 :1;
[; ;pic18f1330.h: 1256: unsigned TRISA7 :1;
[; ;pic18f1330.h: 1257: };
[; ;pic18f1330.h: 1258: struct {
[; ;pic18f1330.h: 1259: unsigned RA0 :1;
[; ;pic18f1330.h: 1260: unsigned RA1 :1;
[; ;pic18f1330.h: 1261: unsigned RA2 :1;
[; ;pic18f1330.h: 1262: unsigned RA3 :1;
[; ;pic18f1330.h: 1263: unsigned RA4 :1;
[; ;pic18f1330.h: 1264: unsigned RA5 :1;
[; ;pic18f1330.h: 1265: unsigned RA6 :1;
[; ;pic18f1330.h: 1266: unsigned RA7 :1;
[; ;pic18f1330.h: 1267: };
[; ;pic18f1330.h: 1268: } TRISAbits_t;
[; ;pic18f1330.h: 1269: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f1330.h: 1352: typedef union {
[; ;pic18f1330.h: 1353: struct {
[; ;pic18f1330.h: 1354: unsigned TRISA0 :1;
[; ;pic18f1330.h: 1355: unsigned TRISA1 :1;
[; ;pic18f1330.h: 1356: unsigned TRISA2 :1;
[; ;pic18f1330.h: 1357: unsigned TRISA3 :1;
[; ;pic18f1330.h: 1358: unsigned TRISA4 :1;
[; ;pic18f1330.h: 1359: unsigned TRISA5 :1;
[; ;pic18f1330.h: 1360: unsigned TRISA6 :1;
[; ;pic18f1330.h: 1361: unsigned TRISA7 :1;
[; ;pic18f1330.h: 1362: };
[; ;pic18f1330.h: 1363: struct {
[; ;pic18f1330.h: 1364: unsigned RA0 :1;
[; ;pic18f1330.h: 1365: unsigned RA1 :1;
[; ;pic18f1330.h: 1366: unsigned RA2 :1;
[; ;pic18f1330.h: 1367: unsigned RA3 :1;
[; ;pic18f1330.h: 1368: unsigned RA4 :1;
[; ;pic18f1330.h: 1369: unsigned RA5 :1;
[; ;pic18f1330.h: 1370: unsigned RA6 :1;
[; ;pic18f1330.h: 1371: unsigned RA7 :1;
[; ;pic18f1330.h: 1372: };
[; ;pic18f1330.h: 1373: } DDRAbits_t;
[; ;pic18f1330.h: 1374: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f1330.h: 1459: extern volatile unsigned char TRISB @ 0xF93;
"1461
[; ;pic18f1330.h: 1461: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f1330.h: 1464: extern volatile unsigned char DDRB @ 0xF93;
"1466
[; ;pic18f1330.h: 1466: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f1330.h: 1469: typedef union {
[; ;pic18f1330.h: 1470: struct {
[; ;pic18f1330.h: 1471: unsigned TRISB0 :1;
[; ;pic18f1330.h: 1472: unsigned TRISB1 :1;
[; ;pic18f1330.h: 1473: unsigned TRISB2 :1;
[; ;pic18f1330.h: 1474: unsigned TRISB3 :1;
[; ;pic18f1330.h: 1475: unsigned TRISB4 :1;
[; ;pic18f1330.h: 1476: unsigned TRISB5 :1;
[; ;pic18f1330.h: 1477: unsigned TRISB6 :1;
[; ;pic18f1330.h: 1478: unsigned TRISB7 :1;
[; ;pic18f1330.h: 1479: };
[; ;pic18f1330.h: 1480: struct {
[; ;pic18f1330.h: 1481: unsigned RB0 :1;
[; ;pic18f1330.h: 1482: unsigned RB1 :1;
[; ;pic18f1330.h: 1483: unsigned RB2 :1;
[; ;pic18f1330.h: 1484: unsigned RB3 :1;
[; ;pic18f1330.h: 1485: unsigned RB4 :1;
[; ;pic18f1330.h: 1486: unsigned RB5 :1;
[; ;pic18f1330.h: 1487: unsigned RB6 :1;
[; ;pic18f1330.h: 1488: unsigned RB7 :1;
[; ;pic18f1330.h: 1489: };
[; ;pic18f1330.h: 1490: } TRISBbits_t;
[; ;pic18f1330.h: 1491: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f1330.h: 1574: typedef union {
[; ;pic18f1330.h: 1575: struct {
[; ;pic18f1330.h: 1576: unsigned TRISB0 :1;
[; ;pic18f1330.h: 1577: unsigned TRISB1 :1;
[; ;pic18f1330.h: 1578: unsigned TRISB2 :1;
[; ;pic18f1330.h: 1579: unsigned TRISB3 :1;
[; ;pic18f1330.h: 1580: unsigned TRISB4 :1;
[; ;pic18f1330.h: 1581: unsigned TRISB5 :1;
[; ;pic18f1330.h: 1582: unsigned TRISB6 :1;
[; ;pic18f1330.h: 1583: unsigned TRISB7 :1;
[; ;pic18f1330.h: 1584: };
[; ;pic18f1330.h: 1585: struct {
[; ;pic18f1330.h: 1586: unsigned RB0 :1;
[; ;pic18f1330.h: 1587: unsigned RB1 :1;
[; ;pic18f1330.h: 1588: unsigned RB2 :1;
[; ;pic18f1330.h: 1589: unsigned RB3 :1;
[; ;pic18f1330.h: 1590: unsigned RB4 :1;
[; ;pic18f1330.h: 1591: unsigned RB5 :1;
[; ;pic18f1330.h: 1592: unsigned RB6 :1;
[; ;pic18f1330.h: 1593: unsigned RB7 :1;
[; ;pic18f1330.h: 1594: };
[; ;pic18f1330.h: 1595: } DDRBbits_t;
[; ;pic18f1330.h: 1596: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f1330.h: 1681: extern volatile unsigned char PTPERH @ 0xF95;
"1683
[; ;pic18f1330.h: 1683: asm("PTPERH equ 0F95h");
[; <" PTPERH equ 0F95h ;# ">
[; ;pic18f1330.h: 1686: typedef union {
[; ;pic18f1330.h: 1687: struct {
[; ;pic18f1330.h: 1688: unsigned PTPERH :4;
[; ;pic18f1330.h: 1689: };
[; ;pic18f1330.h: 1690: } PTPERHbits_t;
[; ;pic18f1330.h: 1691: extern volatile PTPERHbits_t PTPERHbits @ 0xF95;
[; ;pic18f1330.h: 1701: extern volatile unsigned char PTPERL @ 0xF96;
"1703
[; ;pic18f1330.h: 1703: asm("PTPERL equ 0F96h");
[; <" PTPERL equ 0F96h ;# ">
[; ;pic18f1330.h: 1706: typedef union {
[; ;pic18f1330.h: 1707: struct {
[; ;pic18f1330.h: 1708: unsigned PTPERL :8;
[; ;pic18f1330.h: 1709: };
[; ;pic18f1330.h: 1710: } PTPERLbits_t;
[; ;pic18f1330.h: 1711: extern volatile PTPERLbits_t PTPERLbits @ 0xF96;
[; ;pic18f1330.h: 1721: extern volatile unsigned char PTMRH @ 0xF97;
"1723
[; ;pic18f1330.h: 1723: asm("PTMRH equ 0F97h");
[; <" PTMRH equ 0F97h ;# ">
[; ;pic18f1330.h: 1726: typedef union {
[; ;pic18f1330.h: 1727: struct {
[; ;pic18f1330.h: 1728: unsigned PTMRH :4;
[; ;pic18f1330.h: 1729: };
[; ;pic18f1330.h: 1730: } PTMRHbits_t;
[; ;pic18f1330.h: 1731: extern volatile PTMRHbits_t PTMRHbits @ 0xF97;
[; ;pic18f1330.h: 1741: extern volatile unsigned char PTMRL @ 0xF98;
"1743
[; ;pic18f1330.h: 1743: asm("PTMRL equ 0F98h");
[; <" PTMRL equ 0F98h ;# ">
[; ;pic18f1330.h: 1746: typedef union {
[; ;pic18f1330.h: 1747: struct {
[; ;pic18f1330.h: 1748: unsigned PTMRL :8;
[; ;pic18f1330.h: 1749: };
[; ;pic18f1330.h: 1750: } PTMRLbits_t;
[; ;pic18f1330.h: 1751: extern volatile PTMRLbits_t PTMRLbits @ 0xF98;
[; ;pic18f1330.h: 1761: extern volatile unsigned char PTCON1 @ 0xF99;
"1763
[; ;pic18f1330.h: 1763: asm("PTCON1 equ 0F99h");
[; <" PTCON1 equ 0F99h ;# ">
[; ;pic18f1330.h: 1766: typedef union {
[; ;pic18f1330.h: 1767: struct {
[; ;pic18f1330.h: 1768: unsigned :6;
[; ;pic18f1330.h: 1769: unsigned PTDIR :1;
[; ;pic18f1330.h: 1770: unsigned PTEN :1;
[; ;pic18f1330.h: 1771: };
[; ;pic18f1330.h: 1772: } PTCON1bits_t;
[; ;pic18f1330.h: 1773: extern volatile PTCON1bits_t PTCON1bits @ 0xF99;
[; ;pic18f1330.h: 1788: extern volatile unsigned char PTCON0 @ 0xF9A;
"1790
[; ;pic18f1330.h: 1790: asm("PTCON0 equ 0F9Ah");
[; <" PTCON0 equ 0F9Ah ;# ">
[; ;pic18f1330.h: 1793: typedef union {
[; ;pic18f1330.h: 1794: struct {
[; ;pic18f1330.h: 1795: unsigned PTMOD :2;
[; ;pic18f1330.h: 1796: unsigned PTCKPS :2;
[; ;pic18f1330.h: 1797: unsigned PTOPS :4;
[; ;pic18f1330.h: 1798: };
[; ;pic18f1330.h: 1799: struct {
[; ;pic18f1330.h: 1800: unsigned PTMOD0 :1;
[; ;pic18f1330.h: 1801: unsigned PTMOD1 :1;
[; ;pic18f1330.h: 1802: unsigned PTCKPS0 :1;
[; ;pic18f1330.h: 1803: unsigned PTCKPS1 :1;
[; ;pic18f1330.h: 1804: unsigned PTOPS0 :1;
[; ;pic18f1330.h: 1805: unsigned PTOPS1 :1;
[; ;pic18f1330.h: 1806: unsigned PTOPS2 :1;
[; ;pic18f1330.h: 1807: unsigned PTOPS3 :1;
[; ;pic18f1330.h: 1808: };
[; ;pic18f1330.h: 1809: } PTCON0bits_t;
[; ;pic18f1330.h: 1810: extern volatile PTCON0bits_t PTCON0bits @ 0xF9A;
[; ;pic18f1330.h: 1870: extern volatile unsigned char OSCTUNE @ 0xF9B;
"1872
[; ;pic18f1330.h: 1872: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f1330.h: 1875: typedef union {
[; ;pic18f1330.h: 1876: struct {
[; ;pic18f1330.h: 1877: unsigned TUN :5;
[; ;pic18f1330.h: 1878: unsigned :1;
[; ;pic18f1330.h: 1879: unsigned PLLEN :1;
[; ;pic18f1330.h: 1880: unsigned INTSRC :1;
[; ;pic18f1330.h: 1881: };
[; ;pic18f1330.h: 1882: struct {
[; ;pic18f1330.h: 1883: unsigned TUN0 :1;
[; ;pic18f1330.h: 1884: unsigned TUN1 :1;
[; ;pic18f1330.h: 1885: unsigned TUN2 :1;
[; ;pic18f1330.h: 1886: unsigned TUN3 :1;
[; ;pic18f1330.h: 1887: unsigned TUN4 :1;
[; ;pic18f1330.h: 1888: };
[; ;pic18f1330.h: 1889: } OSCTUNEbits_t;
[; ;pic18f1330.h: 1890: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f1330.h: 1935: extern volatile unsigned char PIE1 @ 0xF9D;
"1937
[; ;pic18f1330.h: 1937: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f1330.h: 1940: typedef union {
[; ;pic18f1330.h: 1941: struct {
[; ;pic18f1330.h: 1942: unsigned TMR1IE :1;
[; ;pic18f1330.h: 1943: unsigned CMP0IE :1;
[; ;pic18f1330.h: 1944: unsigned CMP1IE :1;
[; ;pic18f1330.h: 1945: unsigned CMP2IE :1;
[; ;pic18f1330.h: 1946: unsigned TXIE :1;
[; ;pic18f1330.h: 1947: unsigned RCIE :1;
[; ;pic18f1330.h: 1948: unsigned ADIE :1;
[; ;pic18f1330.h: 1949: };
[; ;pic18f1330.h: 1950: struct {
[; ;pic18f1330.h: 1951: unsigned :4;
[; ;pic18f1330.h: 1952: unsigned TX1IE :1;
[; ;pic18f1330.h: 1953: unsigned RC1IE :1;
[; ;pic18f1330.h: 1954: };
[; ;pic18f1330.h: 1955: } PIE1bits_t;
[; ;pic18f1330.h: 1956: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f1330.h: 2006: extern volatile unsigned char PIR1 @ 0xF9E;
"2008
[; ;pic18f1330.h: 2008: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f1330.h: 2011: typedef union {
[; ;pic18f1330.h: 2012: struct {
[; ;pic18f1330.h: 2013: unsigned TMR1IF :1;
[; ;pic18f1330.h: 2014: unsigned CMP0IF :1;
[; ;pic18f1330.h: 2015: unsigned CMP1IF :1;
[; ;pic18f1330.h: 2016: unsigned CMP2IF :1;
[; ;pic18f1330.h: 2017: unsigned TXIF :1;
[; ;pic18f1330.h: 2018: unsigned RCIF :1;
[; ;pic18f1330.h: 2019: unsigned ADIF :1;
[; ;pic18f1330.h: 2020: };
[; ;pic18f1330.h: 2021: struct {
[; ;pic18f1330.h: 2022: unsigned :4;
[; ;pic18f1330.h: 2023: unsigned TX1IF :1;
[; ;pic18f1330.h: 2024: unsigned RC1IF :1;
[; ;pic18f1330.h: 2025: };
[; ;pic18f1330.h: 2026: } PIR1bits_t;
[; ;pic18f1330.h: 2027: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f1330.h: 2077: extern volatile unsigned char IPR1 @ 0xF9F;
"2079
[; ;pic18f1330.h: 2079: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f1330.h: 2082: typedef union {
[; ;pic18f1330.h: 2083: struct {
[; ;pic18f1330.h: 2084: unsigned TMR1IP :1;
[; ;pic18f1330.h: 2085: unsigned CMP0IP :1;
[; ;pic18f1330.h: 2086: unsigned CMP1IP :1;
[; ;pic18f1330.h: 2087: unsigned CMP2IP :1;
[; ;pic18f1330.h: 2088: unsigned TXIP :1;
[; ;pic18f1330.h: 2089: unsigned RCIP :1;
[; ;pic18f1330.h: 2090: unsigned ADIP :1;
[; ;pic18f1330.h: 2091: };
[; ;pic18f1330.h: 2092: struct {
[; ;pic18f1330.h: 2093: unsigned :4;
[; ;pic18f1330.h: 2094: unsigned TX1IP :1;
[; ;pic18f1330.h: 2095: unsigned RC1IP :1;
[; ;pic18f1330.h: 2096: };
[; ;pic18f1330.h: 2097: } IPR1bits_t;
[; ;pic18f1330.h: 2098: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f1330.h: 2148: extern volatile unsigned char PIE2 @ 0xFA0;
"2150
[; ;pic18f1330.h: 2150: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f1330.h: 2153: typedef union {
[; ;pic18f1330.h: 2154: struct {
[; ;pic18f1330.h: 2155: unsigned :2;
[; ;pic18f1330.h: 2156: unsigned LVDIE :1;
[; ;pic18f1330.h: 2157: unsigned :1;
[; ;pic18f1330.h: 2158: unsigned EEIE :1;
[; ;pic18f1330.h: 2159: unsigned :2;
[; ;pic18f1330.h: 2160: unsigned OSCFIE :1;
[; ;pic18f1330.h: 2161: };
[; ;pic18f1330.h: 2162: } PIE2bits_t;
[; ;pic18f1330.h: 2163: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f1330.h: 2183: extern volatile unsigned char PIR2 @ 0xFA1;
"2185
[; ;pic18f1330.h: 2185: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f1330.h: 2188: typedef union {
[; ;pic18f1330.h: 2189: struct {
[; ;pic18f1330.h: 2190: unsigned :2;
[; ;pic18f1330.h: 2191: unsigned LVDIF :1;
[; ;pic18f1330.h: 2192: unsigned :1;
[; ;pic18f1330.h: 2193: unsigned EEIF :1;
[; ;pic18f1330.h: 2194: unsigned :2;
[; ;pic18f1330.h: 2195: unsigned OSCFIF :1;
[; ;pic18f1330.h: 2196: };
[; ;pic18f1330.h: 2197: } PIR2bits_t;
[; ;pic18f1330.h: 2198: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f1330.h: 2218: extern volatile unsigned char IPR2 @ 0xFA2;
"2220
[; ;pic18f1330.h: 2220: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f1330.h: 2223: typedef union {
[; ;pic18f1330.h: 2224: struct {
[; ;pic18f1330.h: 2225: unsigned :2;
[; ;pic18f1330.h: 2226: unsigned LVDIP :1;
[; ;pic18f1330.h: 2227: unsigned :1;
[; ;pic18f1330.h: 2228: unsigned EEIP :1;
[; ;pic18f1330.h: 2229: unsigned :2;
[; ;pic18f1330.h: 2230: unsigned OSCFIP :1;
[; ;pic18f1330.h: 2231: };
[; ;pic18f1330.h: 2232: } IPR2bits_t;
[; ;pic18f1330.h: 2233: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f1330.h: 2253: extern volatile unsigned char PIE3 @ 0xFA3;
"2255
[; ;pic18f1330.h: 2255: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f1330.h: 2258: typedef union {
[; ;pic18f1330.h: 2259: struct {
[; ;pic18f1330.h: 2260: unsigned :4;
[; ;pic18f1330.h: 2261: unsigned PTIE :1;
[; ;pic18f1330.h: 2262: };
[; ;pic18f1330.h: 2263: struct {
[; ;pic18f1330.h: 2264: unsigned :4;
[; ;pic18f1330.h: 2265: unsigned TXB2IE :1;
[; ;pic18f1330.h: 2266: };
[; ;pic18f1330.h: 2267: struct {
[; ;pic18f1330.h: 2268: unsigned :4;
[; ;pic18f1330.h: 2269: unsigned TXBNIE :1;
[; ;pic18f1330.h: 2270: };
[; ;pic18f1330.h: 2271: } PIE3bits_t;
[; ;pic18f1330.h: 2272: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f1330.h: 2292: extern volatile unsigned char PIR3 @ 0xFA4;
"2294
[; ;pic18f1330.h: 2294: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f1330.h: 2297: typedef union {
[; ;pic18f1330.h: 2298: struct {
[; ;pic18f1330.h: 2299: unsigned :4;
[; ;pic18f1330.h: 2300: unsigned PTIF :1;
[; ;pic18f1330.h: 2301: };
[; ;pic18f1330.h: 2302: struct {
[; ;pic18f1330.h: 2303: unsigned :4;
[; ;pic18f1330.h: 2304: unsigned TXBNIF :1;
[; ;pic18f1330.h: 2305: };
[; ;pic18f1330.h: 2306: } PIR3bits_t;
[; ;pic18f1330.h: 2307: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f1330.h: 2322: extern volatile unsigned char IPR3 @ 0xFA5;
"2324
[; ;pic18f1330.h: 2324: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f1330.h: 2327: typedef union {
[; ;pic18f1330.h: 2328: struct {
[; ;pic18f1330.h: 2329: unsigned :4;
[; ;pic18f1330.h: 2330: unsigned PTIP :1;
[; ;pic18f1330.h: 2331: };
[; ;pic18f1330.h: 2332: struct {
[; ;pic18f1330.h: 2333: unsigned :4;
[; ;pic18f1330.h: 2334: unsigned TXBNIP :1;
[; ;pic18f1330.h: 2335: };
[; ;pic18f1330.h: 2336: } IPR3bits_t;
[; ;pic18f1330.h: 2337: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f1330.h: 2352: extern volatile unsigned char EECON1 @ 0xFA6;
"2354
[; ;pic18f1330.h: 2354: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f1330.h: 2357: typedef union {
[; ;pic18f1330.h: 2358: struct {
[; ;pic18f1330.h: 2359: unsigned RD :1;
[; ;pic18f1330.h: 2360: unsigned WR :1;
[; ;pic18f1330.h: 2361: unsigned WREN :1;
[; ;pic18f1330.h: 2362: unsigned WRERR :1;
[; ;pic18f1330.h: 2363: unsigned FREE :1;
[; ;pic18f1330.h: 2364: unsigned :1;
[; ;pic18f1330.h: 2365: unsigned CFGS :1;
[; ;pic18f1330.h: 2366: unsigned EEPGD :1;
[; ;pic18f1330.h: 2367: };
[; ;pic18f1330.h: 2368: struct {
[; ;pic18f1330.h: 2369: unsigned :6;
[; ;pic18f1330.h: 2370: unsigned EEFS :1;
[; ;pic18f1330.h: 2371: };
[; ;pic18f1330.h: 2372: } EECON1bits_t;
[; ;pic18f1330.h: 2373: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f1330.h: 2418: extern volatile unsigned char EECON2 @ 0xFA7;
"2420
[; ;pic18f1330.h: 2420: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f1330.h: 2425: extern volatile unsigned char EEDATA @ 0xFA8;
"2427
[; ;pic18f1330.h: 2427: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f1330.h: 2432: extern volatile unsigned char EEADR @ 0xFA9;
"2434
[; ;pic18f1330.h: 2434: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f1330.h: 2439: extern volatile unsigned char RCSTA @ 0xFAB;
"2441
[; ;pic18f1330.h: 2441: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f1330.h: 2444: extern volatile unsigned char RCSTA1 @ 0xFAB;
"2446
[; ;pic18f1330.h: 2446: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f1330.h: 2449: typedef union {
[; ;pic18f1330.h: 2450: struct {
[; ;pic18f1330.h: 2451: unsigned RX9D :1;
[; ;pic18f1330.h: 2452: unsigned OERR :1;
[; ;pic18f1330.h: 2453: unsigned FERR :1;
[; ;pic18f1330.h: 2454: unsigned ADEN :1;
[; ;pic18f1330.h: 2455: unsigned CREN :1;
[; ;pic18f1330.h: 2456: unsigned SREN :1;
[; ;pic18f1330.h: 2457: unsigned RX9 :1;
[; ;pic18f1330.h: 2458: unsigned SPEN :1;
[; ;pic18f1330.h: 2459: };
[; ;pic18f1330.h: 2460: struct {
[; ;pic18f1330.h: 2461: unsigned :3;
[; ;pic18f1330.h: 2462: unsigned ADDEN :1;
[; ;pic18f1330.h: 2463: };
[; ;pic18f1330.h: 2464: struct {
[; ;pic18f1330.h: 2465: unsigned :5;
[; ;pic18f1330.h: 2466: unsigned SRENA :1;
[; ;pic18f1330.h: 2467: };
[; ;pic18f1330.h: 2468: struct {
[; ;pic18f1330.h: 2469: unsigned :6;
[; ;pic18f1330.h: 2470: unsigned RC8_9 :1;
[; ;pic18f1330.h: 2471: };
[; ;pic18f1330.h: 2472: struct {
[; ;pic18f1330.h: 2473: unsigned :6;
[; ;pic18f1330.h: 2474: unsigned RC9 :1;
[; ;pic18f1330.h: 2475: };
[; ;pic18f1330.h: 2476: struct {
[; ;pic18f1330.h: 2477: unsigned RCD8 :1;
[; ;pic18f1330.h: 2478: };
[; ;pic18f1330.h: 2479: } RCSTAbits_t;
[; ;pic18f1330.h: 2480: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f1330.h: 2548: typedef union {
[; ;pic18f1330.h: 2549: struct {
[; ;pic18f1330.h: 2550: unsigned RX9D :1;
[; ;pic18f1330.h: 2551: unsigned OERR :1;
[; ;pic18f1330.h: 2552: unsigned FERR :1;
[; ;pic18f1330.h: 2553: unsigned ADEN :1;
[; ;pic18f1330.h: 2554: unsigned CREN :1;
[; ;pic18f1330.h: 2555: unsigned SREN :1;
[; ;pic18f1330.h: 2556: unsigned RX9 :1;
[; ;pic18f1330.h: 2557: unsigned SPEN :1;
[; ;pic18f1330.h: 2558: };
[; ;pic18f1330.h: 2559: struct {
[; ;pic18f1330.h: 2560: unsigned :3;
[; ;pic18f1330.h: 2561: unsigned ADDEN :1;
[; ;pic18f1330.h: 2562: };
[; ;pic18f1330.h: 2563: struct {
[; ;pic18f1330.h: 2564: unsigned :5;
[; ;pic18f1330.h: 2565: unsigned SRENA :1;
[; ;pic18f1330.h: 2566: };
[; ;pic18f1330.h: 2567: struct {
[; ;pic18f1330.h: 2568: unsigned :6;
[; ;pic18f1330.h: 2569: unsigned RC8_9 :1;
[; ;pic18f1330.h: 2570: };
[; ;pic18f1330.h: 2571: struct {
[; ;pic18f1330.h: 2572: unsigned :6;
[; ;pic18f1330.h: 2573: unsigned RC9 :1;
[; ;pic18f1330.h: 2574: };
[; ;pic18f1330.h: 2575: struct {
[; ;pic18f1330.h: 2576: unsigned RCD8 :1;
[; ;pic18f1330.h: 2577: };
[; ;pic18f1330.h: 2578: } RCSTA1bits_t;
[; ;pic18f1330.h: 2579: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f1330.h: 2649: extern volatile unsigned char TXSTA @ 0xFAC;
"2651
[; ;pic18f1330.h: 2651: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f1330.h: 2654: extern volatile unsigned char TXSTA1 @ 0xFAC;
"2656
[; ;pic18f1330.h: 2656: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f1330.h: 2659: typedef union {
[; ;pic18f1330.h: 2660: struct {
[; ;pic18f1330.h: 2661: unsigned TX9D :1;
[; ;pic18f1330.h: 2662: unsigned TRMT :1;
[; ;pic18f1330.h: 2663: unsigned BRGH :1;
[; ;pic18f1330.h: 2664: unsigned SENDB :1;
[; ;pic18f1330.h: 2665: unsigned SYNC :1;
[; ;pic18f1330.h: 2666: unsigned TXEN :1;
[; ;pic18f1330.h: 2667: unsigned TX9 :1;
[; ;pic18f1330.h: 2668: unsigned CSRC :1;
[; ;pic18f1330.h: 2669: };
[; ;pic18f1330.h: 2670: struct {
[; ;pic18f1330.h: 2671: unsigned TX9D1 :1;
[; ;pic18f1330.h: 2672: unsigned TRMT1 :1;
[; ;pic18f1330.h: 2673: unsigned BRGH1 :1;
[; ;pic18f1330.h: 2674: unsigned SENDB1 :1;
[; ;pic18f1330.h: 2675: unsigned SYNC1 :1;
[; ;pic18f1330.h: 2676: unsigned TXEN1 :1;
[; ;pic18f1330.h: 2677: unsigned TX91 :1;
[; ;pic18f1330.h: 2678: unsigned CSRC1 :1;
[; ;pic18f1330.h: 2679: };
[; ;pic18f1330.h: 2680: struct {
[; ;pic18f1330.h: 2681: unsigned :6;
[; ;pic18f1330.h: 2682: unsigned TX8_9 :1;
[; ;pic18f1330.h: 2683: };
[; ;pic18f1330.h: 2684: struct {
[; ;pic18f1330.h: 2685: unsigned TXD8 :1;
[; ;pic18f1330.h: 2686: };
[; ;pic18f1330.h: 2687: } TXSTAbits_t;
[; ;pic18f1330.h: 2688: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f1330.h: 2781: typedef union {
[; ;pic18f1330.h: 2782: struct {
[; ;pic18f1330.h: 2783: unsigned TX9D :1;
[; ;pic18f1330.h: 2784: unsigned TRMT :1;
[; ;pic18f1330.h: 2785: unsigned BRGH :1;
[; ;pic18f1330.h: 2786: unsigned SENDB :1;
[; ;pic18f1330.h: 2787: unsigned SYNC :1;
[; ;pic18f1330.h: 2788: unsigned TXEN :1;
[; ;pic18f1330.h: 2789: unsigned TX9 :1;
[; ;pic18f1330.h: 2790: unsigned CSRC :1;
[; ;pic18f1330.h: 2791: };
[; ;pic18f1330.h: 2792: struct {
[; ;pic18f1330.h: 2793: unsigned TX9D1 :1;
[; ;pic18f1330.h: 2794: unsigned TRMT1 :1;
[; ;pic18f1330.h: 2795: unsigned BRGH1 :1;
[; ;pic18f1330.h: 2796: unsigned SENDB1 :1;
[; ;pic18f1330.h: 2797: unsigned SYNC1 :1;
[; ;pic18f1330.h: 2798: unsigned TXEN1 :1;
[; ;pic18f1330.h: 2799: unsigned TX91 :1;
[; ;pic18f1330.h: 2800: unsigned CSRC1 :1;
[; ;pic18f1330.h: 2801: };
[; ;pic18f1330.h: 2802: struct {
[; ;pic18f1330.h: 2803: unsigned :6;
[; ;pic18f1330.h: 2804: unsigned TX8_9 :1;
[; ;pic18f1330.h: 2805: };
[; ;pic18f1330.h: 2806: struct {
[; ;pic18f1330.h: 2807: unsigned TXD8 :1;
[; ;pic18f1330.h: 2808: };
[; ;pic18f1330.h: 2809: } TXSTA1bits_t;
[; ;pic18f1330.h: 2810: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f1330.h: 2905: extern volatile unsigned char TXREG @ 0xFAD;
"2907
[; ;pic18f1330.h: 2907: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f1330.h: 2910: extern volatile unsigned char TXREG1 @ 0xFAD;
"2912
[; ;pic18f1330.h: 2912: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f1330.h: 2917: extern volatile unsigned char RCREG @ 0xFAE;
"2919
[; ;pic18f1330.h: 2919: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f1330.h: 2922: extern volatile unsigned char RCREG1 @ 0xFAE;
"2924
[; ;pic18f1330.h: 2924: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f1330.h: 2929: extern volatile unsigned char SPBRG @ 0xFAF;
"2931
[; ;pic18f1330.h: 2931: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f1330.h: 2934: extern volatile unsigned char SPBRG1 @ 0xFAF;
"2936
[; ;pic18f1330.h: 2936: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f1330.h: 2941: extern volatile unsigned char SPBRGH @ 0xFB0;
"2943
[; ;pic18f1330.h: 2943: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f1330.h: 2948: extern volatile unsigned char CMCON @ 0xFB4;
"2950
[; ;pic18f1330.h: 2950: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f1330.h: 2953: typedef union {
[; ;pic18f1330.h: 2954: struct {
[; ;pic18f1330.h: 2955: unsigned CMEN :3;
[; ;pic18f1330.h: 2956: unsigned :2;
[; ;pic18f1330.h: 2957: unsigned C0OUT :1;
[; ;pic18f1330.h: 2958: unsigned C1OUT :1;
[; ;pic18f1330.h: 2959: unsigned C2OUT :1;
[; ;pic18f1330.h: 2960: };
[; ;pic18f1330.h: 2961: struct {
[; ;pic18f1330.h: 2962: unsigned CMEN0 :1;
[; ;pic18f1330.h: 2963: unsigned CMEN1 :1;
[; ;pic18f1330.h: 2964: unsigned CMEN2 :1;
[; ;pic18f1330.h: 2965: };
[; ;pic18f1330.h: 2966: struct {
[; ;pic18f1330.h: 2967: unsigned CM0 :1;
[; ;pic18f1330.h: 2968: unsigned CM1 :1;
[; ;pic18f1330.h: 2969: unsigned CM2 :1;
[; ;pic18f1330.h: 2970: unsigned :2;
[; ;pic18f1330.h: 2971: unsigned C2INV :1;
[; ;pic18f1330.h: 2972: };
[; ;pic18f1330.h: 2973: } CMCONbits_t;
[; ;pic18f1330.h: 2974: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f1330.h: 3034: extern volatile unsigned char CVRCON @ 0xFB5;
"3036
[; ;pic18f1330.h: 3036: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f1330.h: 3039: typedef union {
[; ;pic18f1330.h: 3040: struct {
[; ;pic18f1330.h: 3041: unsigned CVR :4;
[; ;pic18f1330.h: 3042: unsigned CVRSS :1;
[; ;pic18f1330.h: 3043: unsigned CVRR :1;
[; ;pic18f1330.h: 3044: unsigned :1;
[; ;pic18f1330.h: 3045: unsigned CVREN :1;
[; ;pic18f1330.h: 3046: };
[; ;pic18f1330.h: 3047: struct {
[; ;pic18f1330.h: 3048: unsigned CVR0 :1;
[; ;pic18f1330.h: 3049: unsigned CVR1 :1;
[; ;pic18f1330.h: 3050: unsigned CVR2 :1;
[; ;pic18f1330.h: 3051: unsigned CVR3 :1;
[; ;pic18f1330.h: 3052: unsigned CVREF :1;
[; ;pic18f1330.h: 3053: };
[; ;pic18f1330.h: 3054: } CVRCONbits_t;
[; ;pic18f1330.h: 3055: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f1330.h: 3105: extern volatile unsigned char BAUDCON @ 0xFB8;
"3107
[; ;pic18f1330.h: 3107: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f1330.h: 3110: extern volatile unsigned char BAUDCTL @ 0xFB8;
"3112
[; ;pic18f1330.h: 3112: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f1330.h: 3115: typedef union {
[; ;pic18f1330.h: 3116: struct {
[; ;pic18f1330.h: 3117: unsigned ABDEN :1;
[; ;pic18f1330.h: 3118: unsigned WUE :1;
[; ;pic18f1330.h: 3119: unsigned :1;
[; ;pic18f1330.h: 3120: unsigned BRG16 :1;
[; ;pic18f1330.h: 3121: unsigned TXCKP :1;
[; ;pic18f1330.h: 3122: unsigned RXDTP :1;
[; ;pic18f1330.h: 3123: unsigned RCIDL :1;
[; ;pic18f1330.h: 3124: unsigned ABDOVF :1;
[; ;pic18f1330.h: 3125: };
[; ;pic18f1330.h: 3126: struct {
[; ;pic18f1330.h: 3127: unsigned :4;
[; ;pic18f1330.h: 3128: unsigned SCKP :1;
[; ;pic18f1330.h: 3129: unsigned :1;
[; ;pic18f1330.h: 3130: unsigned RCMT :1;
[; ;pic18f1330.h: 3131: };
[; ;pic18f1330.h: 3132: struct {
[; ;pic18f1330.h: 3133: unsigned :5;
[; ;pic18f1330.h: 3134: unsigned RXCKP :1;
[; ;pic18f1330.h: 3135: };
[; ;pic18f1330.h: 3136: struct {
[; ;pic18f1330.h: 3137: unsigned :1;
[; ;pic18f1330.h: 3138: unsigned W4E :1;
[; ;pic18f1330.h: 3139: };
[; ;pic18f1330.h: 3140: } BAUDCONbits_t;
[; ;pic18f1330.h: 3141: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f1330.h: 3199: typedef union {
[; ;pic18f1330.h: 3200: struct {
[; ;pic18f1330.h: 3201: unsigned ABDEN :1;
[; ;pic18f1330.h: 3202: unsigned WUE :1;
[; ;pic18f1330.h: 3203: unsigned :1;
[; ;pic18f1330.h: 3204: unsigned BRG16 :1;
[; ;pic18f1330.h: 3205: unsigned TXCKP :1;
[; ;pic18f1330.h: 3206: unsigned RXDTP :1;
[; ;pic18f1330.h: 3207: unsigned RCIDL :1;
[; ;pic18f1330.h: 3208: unsigned ABDOVF :1;
[; ;pic18f1330.h: 3209: };
[; ;pic18f1330.h: 3210: struct {
[; ;pic18f1330.h: 3211: unsigned :4;
[; ;pic18f1330.h: 3212: unsigned SCKP :1;
[; ;pic18f1330.h: 3213: unsigned :1;
[; ;pic18f1330.h: 3214: unsigned RCMT :1;
[; ;pic18f1330.h: 3215: };
[; ;pic18f1330.h: 3216: struct {
[; ;pic18f1330.h: 3217: unsigned :5;
[; ;pic18f1330.h: 3218: unsigned RXCKP :1;
[; ;pic18f1330.h: 3219: };
[; ;pic18f1330.h: 3220: struct {
[; ;pic18f1330.h: 3221: unsigned :1;
[; ;pic18f1330.h: 3222: unsigned W4E :1;
[; ;pic18f1330.h: 3223: };
[; ;pic18f1330.h: 3224: } BAUDCTLbits_t;
[; ;pic18f1330.h: 3225: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f1330.h: 3285: extern volatile unsigned char ADCON2 @ 0xFC0;
"3287
[; ;pic18f1330.h: 3287: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f1330.h: 3290: typedef union {
[; ;pic18f1330.h: 3291: struct {
[; ;pic18f1330.h: 3292: unsigned ADCS :3;
[; ;pic18f1330.h: 3293: unsigned ACQT :3;
[; ;pic18f1330.h: 3294: unsigned :1;
[; ;pic18f1330.h: 3295: unsigned ADFM :1;
[; ;pic18f1330.h: 3296: };
[; ;pic18f1330.h: 3297: struct {
[; ;pic18f1330.h: 3298: unsigned ADCS0 :1;
[; ;pic18f1330.h: 3299: unsigned ADCS1 :1;
[; ;pic18f1330.h: 3300: unsigned ADCS2 :1;
[; ;pic18f1330.h: 3301: unsigned ACQT0 :1;
[; ;pic18f1330.h: 3302: unsigned ACQT1 :1;
[; ;pic18f1330.h: 3303: unsigned ACQT2 :1;
[; ;pic18f1330.h: 3304: };
[; ;pic18f1330.h: 3305: } ADCON2bits_t;
[; ;pic18f1330.h: 3306: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f1330.h: 3356: extern volatile unsigned char ADCON1 @ 0xFC1;
"3358
[; ;pic18f1330.h: 3358: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f1330.h: 3361: typedef union {
[; ;pic18f1330.h: 3362: struct {
[; ;pic18f1330.h: 3363: unsigned PCFG :4;
[; ;pic18f1330.h: 3364: unsigned VCFG :1;
[; ;pic18f1330.h: 3365: };
[; ;pic18f1330.h: 3366: struct {
[; ;pic18f1330.h: 3367: unsigned PCFG0 :1;
[; ;pic18f1330.h: 3368: unsigned PCFG1 :1;
[; ;pic18f1330.h: 3369: unsigned PCFG2 :1;
[; ;pic18f1330.h: 3370: unsigned PCFG3 :1;
[; ;pic18f1330.h: 3371: unsigned VCFG0 :1;
[; ;pic18f1330.h: 3372: };
[; ;pic18f1330.h: 3373: struct {
[; ;pic18f1330.h: 3374: unsigned :3;
[; ;pic18f1330.h: 3375: unsigned CHSN3 :1;
[; ;pic18f1330.h: 3376: unsigned VCFG01 :1;
[; ;pic18f1330.h: 3377: };
[; ;pic18f1330.h: 3378: } ADCON1bits_t;
[; ;pic18f1330.h: 3379: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f1330.h: 3429: extern volatile unsigned char ADCON0 @ 0xFC2;
"3431
[; ;pic18f1330.h: 3431: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f1330.h: 3434: typedef union {
[; ;pic18f1330.h: 3435: struct {
[; ;pic18f1330.h: 3436: unsigned :1;
[; ;pic18f1330.h: 3437: unsigned GO_NOT_DONE :1;
[; ;pic18f1330.h: 3438: };
[; ;pic18f1330.h: 3439: struct {
[; ;pic18f1330.h: 3440: unsigned ADON :1;
[; ;pic18f1330.h: 3441: unsigned GO_nDONE :1;
[; ;pic18f1330.h: 3442: unsigned CHS :2;
[; ;pic18f1330.h: 3443: unsigned :3;
[; ;pic18f1330.h: 3444: unsigned SEVTEN :1;
[; ;pic18f1330.h: 3445: };
[; ;pic18f1330.h: 3446: struct {
[; ;pic18f1330.h: 3447: unsigned :1;
[; ;pic18f1330.h: 3448: unsigned GO :1;
[; ;pic18f1330.h: 3449: unsigned CHS0 :1;
[; ;pic18f1330.h: 3450: unsigned CHS1 :1;
[; ;pic18f1330.h: 3451: };
[; ;pic18f1330.h: 3452: struct {
[; ;pic18f1330.h: 3453: unsigned :1;
[; ;pic18f1330.h: 3454: unsigned DONE :1;
[; ;pic18f1330.h: 3455: };
[; ;pic18f1330.h: 3456: struct {
[; ;pic18f1330.h: 3457: unsigned :1;
[; ;pic18f1330.h: 3458: unsigned NOT_DONE :1;
[; ;pic18f1330.h: 3459: };
[; ;pic18f1330.h: 3460: struct {
[; ;pic18f1330.h: 3461: unsigned :1;
[; ;pic18f1330.h: 3462: unsigned nDONE :1;
[; ;pic18f1330.h: 3463: };
[; ;pic18f1330.h: 3464: struct {
[; ;pic18f1330.h: 3465: unsigned :1;
[; ;pic18f1330.h: 3466: unsigned GO_DONE :1;
[; ;pic18f1330.h: 3467: };
[; ;pic18f1330.h: 3468: struct {
[; ;pic18f1330.h: 3469: unsigned :1;
[; ;pic18f1330.h: 3470: unsigned GODONE :1;
[; ;pic18f1330.h: 3471: unsigned :5;
[; ;pic18f1330.h: 3472: unsigned ADCAL :1;
[; ;pic18f1330.h: 3473: };
[; ;pic18f1330.h: 3474: } ADCON0bits_t;
[; ;pic18f1330.h: 3475: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f1330.h: 3550: extern volatile unsigned short ADRES @ 0xFC3;
"3552
[; ;pic18f1330.h: 3552: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f1330.h: 3557: extern volatile unsigned char ADRESL @ 0xFC3;
"3559
[; ;pic18f1330.h: 3559: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f1330.h: 3564: extern volatile unsigned char ADRESH @ 0xFC4;
"3566
[; ;pic18f1330.h: 3566: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f1330.h: 3571: extern volatile unsigned char T1CON @ 0xFCD;
"3573
[; ;pic18f1330.h: 3573: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f1330.h: 3576: typedef union {
[; ;pic18f1330.h: 3577: struct {
[; ;pic18f1330.h: 3578: unsigned :2;
[; ;pic18f1330.h: 3579: unsigned NOT_T1SYNC :1;
[; ;pic18f1330.h: 3580: };
[; ;pic18f1330.h: 3581: struct {
[; ;pic18f1330.h: 3582: unsigned TMR1ON :1;
[; ;pic18f1330.h: 3583: unsigned TMR1CS :1;
[; ;pic18f1330.h: 3584: unsigned nT1SYNC :1;
[; ;pic18f1330.h: 3585: unsigned T1OSCEN :1;
[; ;pic18f1330.h: 3586: unsigned T1CKPS :2;
[; ;pic18f1330.h: 3587: unsigned T1RUN :1;
[; ;pic18f1330.h: 3588: unsigned RD16 :1;
[; ;pic18f1330.h: 3589: };
[; ;pic18f1330.h: 3590: struct {
[; ;pic18f1330.h: 3591: unsigned :4;
[; ;pic18f1330.h: 3592: unsigned T1CKPS0 :1;
[; ;pic18f1330.h: 3593: unsigned T1CKPS1 :1;
[; ;pic18f1330.h: 3594: };
[; ;pic18f1330.h: 3595: struct {
[; ;pic18f1330.h: 3596: unsigned :2;
[; ;pic18f1330.h: 3597: unsigned T1SYNC :1;
[; ;pic18f1330.h: 3598: };
[; ;pic18f1330.h: 3599: struct {
[; ;pic18f1330.h: 3600: unsigned :3;
[; ;pic18f1330.h: 3601: unsigned SOSCEN :1;
[; ;pic18f1330.h: 3602: unsigned :3;
[; ;pic18f1330.h: 3603: unsigned T1RD16 :1;
[; ;pic18f1330.h: 3604: };
[; ;pic18f1330.h: 3605: } T1CONbits_t;
[; ;pic18f1330.h: 3606: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f1330.h: 3676: extern volatile unsigned short TMR1 @ 0xFCE;
"3678
[; ;pic18f1330.h: 3678: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f1330.h: 3683: extern volatile unsigned char TMR1L @ 0xFCE;
"3685
[; ;pic18f1330.h: 3685: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f1330.h: 3690: extern volatile unsigned char TMR1H @ 0xFCF;
"3692
[; ;pic18f1330.h: 3692: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f1330.h: 3697: extern volatile unsigned char RCON @ 0xFD0;
"3699
[; ;pic18f1330.h: 3699: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f1330.h: 3702: typedef union {
[; ;pic18f1330.h: 3703: struct {
[; ;pic18f1330.h: 3704: unsigned NOT_BOR :1;
[; ;pic18f1330.h: 3705: };
[; ;pic18f1330.h: 3706: struct {
[; ;pic18f1330.h: 3707: unsigned :1;
[; ;pic18f1330.h: 3708: unsigned NOT_POR :1;
[; ;pic18f1330.h: 3709: };
[; ;pic18f1330.h: 3710: struct {
[; ;pic18f1330.h: 3711: unsigned :2;
[; ;pic18f1330.h: 3712: unsigned NOT_PD :1;
[; ;pic18f1330.h: 3713: };
[; ;pic18f1330.h: 3714: struct {
[; ;pic18f1330.h: 3715: unsigned :3;
[; ;pic18f1330.h: 3716: unsigned NOT_TO :1;
[; ;pic18f1330.h: 3717: };
[; ;pic18f1330.h: 3718: struct {
[; ;pic18f1330.h: 3719: unsigned :4;
[; ;pic18f1330.h: 3720: unsigned NOT_RI :1;
[; ;pic18f1330.h: 3721: };
[; ;pic18f1330.h: 3722: struct {
[; ;pic18f1330.h: 3723: unsigned nBOR :1;
[; ;pic18f1330.h: 3724: unsigned nPOR :1;
[; ;pic18f1330.h: 3725: unsigned nPD :1;
[; ;pic18f1330.h: 3726: unsigned nTO :1;
[; ;pic18f1330.h: 3727: unsigned nRI :1;
[; ;pic18f1330.h: 3728: unsigned :1;
[; ;pic18f1330.h: 3729: unsigned SBOREN :1;
[; ;pic18f1330.h: 3730: unsigned IPEN :1;
[; ;pic18f1330.h: 3731: };
[; ;pic18f1330.h: 3732: struct {
[; ;pic18f1330.h: 3733: unsigned BOR :1;
[; ;pic18f1330.h: 3734: unsigned POR :1;
[; ;pic18f1330.h: 3735: unsigned PD :1;
[; ;pic18f1330.h: 3736: unsigned TO :1;
[; ;pic18f1330.h: 3737: unsigned RI :1;
[; ;pic18f1330.h: 3738: };
[; ;pic18f1330.h: 3739: } RCONbits_t;
[; ;pic18f1330.h: 3740: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f1330.h: 3830: extern volatile unsigned char WDTCON @ 0xFD1;
"3832
[; ;pic18f1330.h: 3832: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f1330.h: 3835: typedef union {
[; ;pic18f1330.h: 3836: struct {
[; ;pic18f1330.h: 3837: unsigned SWDTEN :1;
[; ;pic18f1330.h: 3838: };
[; ;pic18f1330.h: 3839: struct {
[; ;pic18f1330.h: 3840: unsigned SWDTE :1;
[; ;pic18f1330.h: 3841: };
[; ;pic18f1330.h: 3842: } WDTCONbits_t;
[; ;pic18f1330.h: 3843: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f1330.h: 3858: extern volatile unsigned char LVDCON @ 0xFD2;
"3860
[; ;pic18f1330.h: 3860: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f1330.h: 3863: typedef union {
[; ;pic18f1330.h: 3864: struct {
[; ;pic18f1330.h: 3865: unsigned LVDL :4;
[; ;pic18f1330.h: 3866: unsigned LVDEN :1;
[; ;pic18f1330.h: 3867: unsigned IRVST :1;
[; ;pic18f1330.h: 3868: };
[; ;pic18f1330.h: 3869: struct {
[; ;pic18f1330.h: 3870: unsigned LVDL0 :1;
[; ;pic18f1330.h: 3871: unsigned LVDL1 :1;
[; ;pic18f1330.h: 3872: unsigned LVDL2 :1;
[; ;pic18f1330.h: 3873: unsigned LVDL3 :1;
[; ;pic18f1330.h: 3874: unsigned :1;
[; ;pic18f1330.h: 3875: unsigned IVRST :1;
[; ;pic18f1330.h: 3876: };
[; ;pic18f1330.h: 3877: } LVDCONbits_t;
[; ;pic18f1330.h: 3878: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f1330.h: 3923: extern volatile unsigned char OSCCON @ 0xFD3;
"3925
[; ;pic18f1330.h: 3925: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f1330.h: 3928: typedef union {
[; ;pic18f1330.h: 3929: struct {
[; ;pic18f1330.h: 3930: unsigned SCS :2;
[; ;pic18f1330.h: 3931: unsigned IOFS :1;
[; ;pic18f1330.h: 3932: unsigned OSTS :1;
[; ;pic18f1330.h: 3933: unsigned IRCF :3;
[; ;pic18f1330.h: 3934: unsigned IDLEN :1;
[; ;pic18f1330.h: 3935: };
[; ;pic18f1330.h: 3936: struct {
[; ;pic18f1330.h: 3937: unsigned SCS0 :1;
[; ;pic18f1330.h: 3938: unsigned SCS1 :1;
[; ;pic18f1330.h: 3939: unsigned FLTS :1;
[; ;pic18f1330.h: 3940: unsigned :1;
[; ;pic18f1330.h: 3941: unsigned IRCF0 :1;
[; ;pic18f1330.h: 3942: unsigned IRCF1 :1;
[; ;pic18f1330.h: 3943: unsigned IRCF2 :1;
[; ;pic18f1330.h: 3944: };
[; ;pic18f1330.h: 3945: } OSCCONbits_t;
[; ;pic18f1330.h: 3946: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f1330.h: 4006: extern volatile unsigned char T0CON @ 0xFD5;
"4008
[; ;pic18f1330.h: 4008: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f1330.h: 4011: typedef union {
[; ;pic18f1330.h: 4012: struct {
[; ;pic18f1330.h: 4013: unsigned T0PS :3;
[; ;pic18f1330.h: 4014: unsigned PSA :1;
[; ;pic18f1330.h: 4015: unsigned T0SE :1;
[; ;pic18f1330.h: 4016: unsigned T0CS :1;
[; ;pic18f1330.h: 4017: unsigned T016BIT :1;
[; ;pic18f1330.h: 4018: unsigned TMR0ON :1;
[; ;pic18f1330.h: 4019: };
[; ;pic18f1330.h: 4020: struct {
[; ;pic18f1330.h: 4021: unsigned T0PS0 :1;
[; ;pic18f1330.h: 4022: unsigned T0PS1 :1;
[; ;pic18f1330.h: 4023: unsigned T0PS2 :1;
[; ;pic18f1330.h: 4024: };
[; ;pic18f1330.h: 4025: struct {
[; ;pic18f1330.h: 4026: unsigned :6;
[; ;pic18f1330.h: 4027: unsigned T08BIT :1;
[; ;pic18f1330.h: 4028: };
[; ;pic18f1330.h: 4029: } T0CONbits_t;
[; ;pic18f1330.h: 4030: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f1330.h: 4085: extern volatile unsigned short TMR0 @ 0xFD6;
"4087
[; ;pic18f1330.h: 4087: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f1330.h: 4092: extern volatile unsigned char TMR0L @ 0xFD6;
"4094
[; ;pic18f1330.h: 4094: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f1330.h: 4099: extern volatile unsigned char TMR0H @ 0xFD7;
"4101
[; ;pic18f1330.h: 4101: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f1330.h: 4106: extern volatile unsigned char STATUS @ 0xFD8;
"4108
[; ;pic18f1330.h: 4108: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f1330.h: 4111: typedef union {
[; ;pic18f1330.h: 4112: struct {
[; ;pic18f1330.h: 4113: unsigned C :1;
[; ;pic18f1330.h: 4114: unsigned DC :1;
[; ;pic18f1330.h: 4115: unsigned Z :1;
[; ;pic18f1330.h: 4116: unsigned OV :1;
[; ;pic18f1330.h: 4117: unsigned N :1;
[; ;pic18f1330.h: 4118: };
[; ;pic18f1330.h: 4119: struct {
[; ;pic18f1330.h: 4120: unsigned CARRY :1;
[; ;pic18f1330.h: 4121: unsigned :1;
[; ;pic18f1330.h: 4122: unsigned ZERO :1;
[; ;pic18f1330.h: 4123: unsigned OVERFLOW :1;
[; ;pic18f1330.h: 4124: unsigned NEGATIVE :1;
[; ;pic18f1330.h: 4125: };
[; ;pic18f1330.h: 4126: } STATUSbits_t;
[; ;pic18f1330.h: 4127: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f1330.h: 4177: extern volatile unsigned short FSR2 @ 0xFD9;
"4179
[; ;pic18f1330.h: 4179: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f1330.h: 4184: extern volatile unsigned char FSR2L @ 0xFD9;
"4186
[; ;pic18f1330.h: 4186: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f1330.h: 4191: extern volatile unsigned char FSR2H @ 0xFDA;
"4193
[; ;pic18f1330.h: 4193: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f1330.h: 4198: extern volatile unsigned char PLUSW2 @ 0xFDB;
"4200
[; ;pic18f1330.h: 4200: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f1330.h: 4205: extern volatile unsigned char PREINC2 @ 0xFDC;
"4207
[; ;pic18f1330.h: 4207: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f1330.h: 4212: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"4214
[; ;pic18f1330.h: 4214: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f1330.h: 4219: extern volatile unsigned char POSTINC2 @ 0xFDE;
"4221
[; ;pic18f1330.h: 4221: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f1330.h: 4226: extern volatile unsigned char INDF2 @ 0xFDF;
"4228
[; ;pic18f1330.h: 4228: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f1330.h: 4233: extern volatile unsigned char BSR @ 0xFE0;
"4235
[; ;pic18f1330.h: 4235: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f1330.h: 4240: extern volatile unsigned short FSR1 @ 0xFE1;
"4242
[; ;pic18f1330.h: 4242: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f1330.h: 4247: extern volatile unsigned char FSR1L @ 0xFE1;
"4249
[; ;pic18f1330.h: 4249: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f1330.h: 4254: extern volatile unsigned char FSR1H @ 0xFE2;
"4256
[; ;pic18f1330.h: 4256: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f1330.h: 4261: extern volatile unsigned char PLUSW1 @ 0xFE3;
"4263
[; ;pic18f1330.h: 4263: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f1330.h: 4268: extern volatile unsigned char PREINC1 @ 0xFE4;
"4270
[; ;pic18f1330.h: 4270: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f1330.h: 4275: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"4277
[; ;pic18f1330.h: 4277: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f1330.h: 4282: extern volatile unsigned char POSTINC1 @ 0xFE6;
"4284
[; ;pic18f1330.h: 4284: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f1330.h: 4289: extern volatile unsigned char INDF1 @ 0xFE7;
"4291
[; ;pic18f1330.h: 4291: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f1330.h: 4296: extern volatile unsigned char WREG @ 0xFE8;
"4298
[; ;pic18f1330.h: 4298: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f1330.h: 4308: extern volatile unsigned short FSR0 @ 0xFE9;
"4310
[; ;pic18f1330.h: 4310: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f1330.h: 4315: extern volatile unsigned char FSR0L @ 0xFE9;
"4317
[; ;pic18f1330.h: 4317: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f1330.h: 4322: extern volatile unsigned char FSR0H @ 0xFEA;
"4324
[; ;pic18f1330.h: 4324: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f1330.h: 4329: extern volatile unsigned char PLUSW0 @ 0xFEB;
"4331
[; ;pic18f1330.h: 4331: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f1330.h: 4336: extern volatile unsigned char PREINC0 @ 0xFEC;
"4338
[; ;pic18f1330.h: 4338: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f1330.h: 4343: extern volatile unsigned char POSTDEC0 @ 0xFED;
"4345
[; ;pic18f1330.h: 4345: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f1330.h: 4350: extern volatile unsigned char POSTINC0 @ 0xFEE;
"4352
[; ;pic18f1330.h: 4352: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f1330.h: 4357: extern volatile unsigned char INDF0 @ 0xFEF;
"4359
[; ;pic18f1330.h: 4359: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f1330.h: 4364: extern volatile unsigned char INTCON3 @ 0xFF0;
"4366
[; ;pic18f1330.h: 4366: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f1330.h: 4369: typedef union {
[; ;pic18f1330.h: 4370: struct {
[; ;pic18f1330.h: 4371: unsigned INT1IF :1;
[; ;pic18f1330.h: 4372: unsigned INT2IF :1;
[; ;pic18f1330.h: 4373: unsigned INT3IF :1;
[; ;pic18f1330.h: 4374: unsigned INT1IE :1;
[; ;pic18f1330.h: 4375: unsigned INT2IE :1;
[; ;pic18f1330.h: 4376: unsigned INT3IE :1;
[; ;pic18f1330.h: 4377: unsigned INT1IP :1;
[; ;pic18f1330.h: 4378: unsigned INT2IP :1;
[; ;pic18f1330.h: 4379: };
[; ;pic18f1330.h: 4380: struct {
[; ;pic18f1330.h: 4381: unsigned INT1F :1;
[; ;pic18f1330.h: 4382: unsigned INT2F :1;
[; ;pic18f1330.h: 4383: unsigned INT3F :1;
[; ;pic18f1330.h: 4384: unsigned INT1E :1;
[; ;pic18f1330.h: 4385: unsigned INT2E :1;
[; ;pic18f1330.h: 4386: unsigned INT3E :1;
[; ;pic18f1330.h: 4387: unsigned INT1P :1;
[; ;pic18f1330.h: 4388: unsigned INT2P :1;
[; ;pic18f1330.h: 4389: };
[; ;pic18f1330.h: 4390: } INTCON3bits_t;
[; ;pic18f1330.h: 4391: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f1330.h: 4476: extern volatile unsigned char INTCON2 @ 0xFF1;
"4478
[; ;pic18f1330.h: 4478: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f1330.h: 4481: typedef union {
[; ;pic18f1330.h: 4482: struct {
[; ;pic18f1330.h: 4483: unsigned :7;
[; ;pic18f1330.h: 4484: unsigned NOT_RBPU :1;
[; ;pic18f1330.h: 4485: };
[; ;pic18f1330.h: 4486: struct {
[; ;pic18f1330.h: 4487: unsigned RBIP :1;
[; ;pic18f1330.h: 4488: unsigned INT3IP :1;
[; ;pic18f1330.h: 4489: unsigned TMR0IP :1;
[; ;pic18f1330.h: 4490: unsigned INTEDG3 :1;
[; ;pic18f1330.h: 4491: unsigned INTEDG2 :1;
[; ;pic18f1330.h: 4492: unsigned INTEDG1 :1;
[; ;pic18f1330.h: 4493: unsigned INTEDG0 :1;
[; ;pic18f1330.h: 4494: unsigned nRBPU :1;
[; ;pic18f1330.h: 4495: };
[; ;pic18f1330.h: 4496: struct {
[; ;pic18f1330.h: 4497: unsigned :1;
[; ;pic18f1330.h: 4498: unsigned INT3P :1;
[; ;pic18f1330.h: 4499: unsigned :5;
[; ;pic18f1330.h: 4500: unsigned RBPU :1;
[; ;pic18f1330.h: 4501: };
[; ;pic18f1330.h: 4502: } INTCON2bits_t;
[; ;pic18f1330.h: 4503: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f1330.h: 4563: extern volatile unsigned char INTCON @ 0xFF2;
"4565
[; ;pic18f1330.h: 4565: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f1330.h: 4568: typedef union {
[; ;pic18f1330.h: 4569: struct {
[; ;pic18f1330.h: 4570: unsigned RBIF :1;
[; ;pic18f1330.h: 4571: unsigned INT0IF :1;
[; ;pic18f1330.h: 4572: unsigned TMR0IF :1;
[; ;pic18f1330.h: 4573: unsigned RBIE :1;
[; ;pic18f1330.h: 4574: unsigned INT0IE :1;
[; ;pic18f1330.h: 4575: unsigned TMR0IE :1;
[; ;pic18f1330.h: 4576: unsigned PEIE_GIEL :1;
[; ;pic18f1330.h: 4577: unsigned GIE_GIEH :1;
[; ;pic18f1330.h: 4578: };
[; ;pic18f1330.h: 4579: struct {
[; ;pic18f1330.h: 4580: unsigned :1;
[; ;pic18f1330.h: 4581: unsigned INT0F :1;
[; ;pic18f1330.h: 4582: unsigned T0IF :1;
[; ;pic18f1330.h: 4583: unsigned :1;
[; ;pic18f1330.h: 4584: unsigned INT0E :1;
[; ;pic18f1330.h: 4585: unsigned T0IE :1;
[; ;pic18f1330.h: 4586: unsigned PEIE :1;
[; ;pic18f1330.h: 4587: unsigned GIE :1;
[; ;pic18f1330.h: 4588: };
[; ;pic18f1330.h: 4589: struct {
[; ;pic18f1330.h: 4590: unsigned :6;
[; ;pic18f1330.h: 4591: unsigned GIEL :1;
[; ;pic18f1330.h: 4592: unsigned GIEH :1;
[; ;pic18f1330.h: 4593: };
[; ;pic18f1330.h: 4594: } INTCONbits_t;
[; ;pic18f1330.h: 4595: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f1330.h: 4680: extern volatile unsigned short PROD @ 0xFF3;
"4682
[; ;pic18f1330.h: 4682: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f1330.h: 4687: extern volatile unsigned char PRODL @ 0xFF3;
"4689
[; ;pic18f1330.h: 4689: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f1330.h: 4694: extern volatile unsigned char PRODH @ 0xFF4;
"4696
[; ;pic18f1330.h: 4696: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f1330.h: 4701: extern volatile unsigned char TABLAT @ 0xFF5;
"4703
[; ;pic18f1330.h: 4703: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f1330.h: 4709: extern volatile unsigned short long TBLPTR @ 0xFF6;
"4712
[; ;pic18f1330.h: 4712: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f1330.h: 4717: extern volatile unsigned char TBLPTRL @ 0xFF6;
"4719
[; ;pic18f1330.h: 4719: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f1330.h: 4724: extern volatile unsigned char TBLPTRH @ 0xFF7;
"4726
[; ;pic18f1330.h: 4726: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f1330.h: 4731: extern volatile unsigned char TBLPTRU @ 0xFF8;
"4733
[; ;pic18f1330.h: 4733: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f1330.h: 4739: extern volatile unsigned short long PCLAT @ 0xFF9;
"4742
[; ;pic18f1330.h: 4742: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f1330.h: 4746: extern volatile unsigned short long PC @ 0xFF9;
"4749
[; ;pic18f1330.h: 4749: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f1330.h: 4754: extern volatile unsigned char PCL @ 0xFF9;
"4756
[; ;pic18f1330.h: 4756: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f1330.h: 4761: extern volatile unsigned char PCLATH @ 0xFFA;
"4763
[; ;pic18f1330.h: 4763: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f1330.h: 4768: extern volatile unsigned char PCLATU @ 0xFFB;
"4770
[; ;pic18f1330.h: 4770: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f1330.h: 4775: extern volatile unsigned char STKPTR @ 0xFFC;
"4777
[; ;pic18f1330.h: 4777: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f1330.h: 4780: typedef union {
[; ;pic18f1330.h: 4781: struct {
[; ;pic18f1330.h: 4782: unsigned STKPTR :5;
[; ;pic18f1330.h: 4783: unsigned :1;
[; ;pic18f1330.h: 4784: unsigned STKUNF :1;
[; ;pic18f1330.h: 4785: unsigned STKFUL :1;
[; ;pic18f1330.h: 4786: };
[; ;pic18f1330.h: 4787: struct {
[; ;pic18f1330.h: 4788: unsigned SP0 :1;
[; ;pic18f1330.h: 4789: unsigned SP1 :1;
[; ;pic18f1330.h: 4790: unsigned SP2 :1;
[; ;pic18f1330.h: 4791: unsigned SP3 :1;
[; ;pic18f1330.h: 4792: unsigned SP4 :1;
[; ;pic18f1330.h: 4793: unsigned :2;
[; ;pic18f1330.h: 4794: unsigned STKOVF :1;
[; ;pic18f1330.h: 4795: };
[; ;pic18f1330.h: 4796: } STKPTRbits_t;
[; ;pic18f1330.h: 4797: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f1330.h: 4848: extern volatile unsigned short long TOS @ 0xFFD;
"4851
[; ;pic18f1330.h: 4851: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f1330.h: 4856: extern volatile unsigned char TOSL @ 0xFFD;
"4858
[; ;pic18f1330.h: 4858: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f1330.h: 4863: extern volatile unsigned char TOSH @ 0xFFE;
"4865
[; ;pic18f1330.h: 4865: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f1330.h: 4870: extern volatile unsigned char TOSU @ 0xFFF;
"4872
[; ;pic18f1330.h: 4872: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f1330.h: 4882: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f1330.h: 4884: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f1330.h: 4886: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f1330.h: 4888: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f1330.h: 4890: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f1330.h: 4892: extern volatile __bit ADCAL @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f1330.h: 4894: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f1330.h: 4896: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f1330.h: 4898: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f1330.h: 4900: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f1330.h: 4902: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f1330.h: 4904: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f1330.h: 4906: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f1330.h: 4908: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f1330.h: 4910: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f1330.h: 4912: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f1330.h: 4914: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f1330.h: 4916: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f1330.h: 4918: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f1330.h: 4920: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f1330.h: 4922: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f1330.h: 4924: extern volatile __bit BRFEN @ (((unsigned) &FLTCONFIG)*8) + 7;
[; ;pic18f1330.h: 4926: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f1330.h: 4928: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f1330.h: 4930: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f1330.h: 4932: extern volatile __bit C0OUT @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f1330.h: 4934: extern volatile __bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f1330.h: 4936: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f1330.h: 4938: extern volatile __bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f1330.h: 4940: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f1330.h: 4942: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f1330.h: 4944: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f1330.h: 4946: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f1330.h: 4948: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f1330.h: 4950: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f1330.h: 4952: extern volatile __bit CK @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f1330.h: 4954: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f1330.h: 4956: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f1330.h: 4958: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f1330.h: 4960: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f1330.h: 4962: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f1330.h: 4964: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f1330.h: 4966: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f1330.h: 4968: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f1330.h: 4970: extern volatile __bit CMP0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f1330.h: 4972: extern volatile __bit CMP0IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f1330.h: 4974: extern volatile __bit CMP0IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f1330.h: 4976: extern volatile __bit CMP0IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f1330.h: 4978: extern volatile __bit CMP1 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f1330.h: 4980: extern volatile __bit CMP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f1330.h: 4982: extern volatile __bit CMP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f1330.h: 4984: extern volatile __bit CMP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f1330.h: 4986: extern volatile __bit CMP2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f1330.h: 4988: extern volatile __bit CMP2IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f1330.h: 4990: extern volatile __bit CMP2IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f1330.h: 4992: extern volatile __bit CMP2IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f1330.h: 4994: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f1330.h: 4996: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f1330.h: 4998: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f1330.h: 5000: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f1330.h: 5002: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f1330.h: 5004: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f1330.h: 5006: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f1330.h: 5008: extern volatile __bit CVREF @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f1330.h: 5010: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f1330.h: 5012: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f1330.h: 5014: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f1330.h: 5016: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f1330.h: 5018: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f1330.h: 5020: extern volatile __bit DT @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f1330.h: 5022: extern volatile __bit DT0 @ (((unsigned) &DTCON)*8) + 0;
[; ;pic18f1330.h: 5024: extern volatile __bit DT1 @ (((unsigned) &DTCON)*8) + 1;
[; ;pic18f1330.h: 5026: extern volatile __bit DT2 @ (((unsigned) &DTCON)*8) + 2;
[; ;pic18f1330.h: 5028: extern volatile __bit DT3 @ (((unsigned) &DTCON)*8) + 3;
[; ;pic18f1330.h: 5030: extern volatile __bit DT4 @ (((unsigned) &DTCON)*8) + 4;
[; ;pic18f1330.h: 5032: extern volatile __bit DT5 @ (((unsigned) &DTCON)*8) + 5;
[; ;pic18f1330.h: 5034: extern volatile __bit DTPS0 @ (((unsigned) &DTCON)*8) + 6;
[; ;pic18f1330.h: 5036: extern volatile __bit DTPS1 @ (((unsigned) &DTCON)*8) + 7;
[; ;pic18f1330.h: 5038: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f1330.h: 5040: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f1330.h: 5042: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f1330.h: 5044: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f1330.h: 5046: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f1330.h: 5048: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f1330.h: 5050: extern volatile __bit FLTAEN @ (((unsigned) &FLTCONFIG)*8) + 0;
[; ;pic18f1330.h: 5052: extern volatile __bit FLTAMOD @ (((unsigned) &FLTCONFIG)*8) + 1;
[; ;pic18f1330.h: 5054: extern volatile __bit FLTAS @ (((unsigned) &FLTCONFIG)*8) + 2;
[; ;pic18f1330.h: 5056: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f1330.h: 5058: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f1330.h: 5060: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f1330.h: 5062: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f1330.h: 5064: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f1330.h: 5066: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f1330.h: 5068: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f1330.h: 5070: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f1330.h: 5072: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f1330.h: 5074: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f1330.h: 5076: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f1330.h: 5078: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f1330.h: 5080: extern volatile __bit INT0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f1330.h: 5082: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f1330.h: 5084: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f1330.h: 5086: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f1330.h: 5088: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f1330.h: 5090: extern volatile __bit INT1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f1330.h: 5092: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f1330.h: 5094: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f1330.h: 5096: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f1330.h: 5098: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f1330.h: 5100: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f1330.h: 5102: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f1330.h: 5104: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f1330.h: 5106: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f1330.h: 5108: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f1330.h: 5110: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f1330.h: 5112: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f1330.h: 5114: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f1330.h: 5116: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f1330.h: 5118: extern volatile __bit INT3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f1330.h: 5120: extern volatile __bit INT3E @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f1330.h: 5122: extern volatile __bit INT3F @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f1330.h: 5124: extern volatile __bit INT3IE @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f1330.h: 5126: extern volatile __bit INT3IF @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f1330.h: 5128: extern volatile __bit INT3IP @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f1330.h: 5130: extern volatile __bit INT3P @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f1330.h: 5132: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f1330.h: 5134: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f1330.h: 5136: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f1330.h: 5138: extern volatile __bit INTEDG3 @ (((unsigned) &INTCON2)*8) + 3;
[; ;pic18f1330.h: 5140: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f1330.h: 5142: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f1330.h: 5144: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f1330.h: 5146: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f1330.h: 5148: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f1330.h: 5150: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f1330.h: 5152: extern volatile __bit IRVST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f1330.h: 5154: extern volatile __bit IVRST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f1330.h: 5156: extern volatile __bit KBI0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f1330.h: 5158: extern volatile __bit KBI1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f1330.h: 5160: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f1330.h: 5162: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f1330.h: 5164: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f1330.h: 5166: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f1330.h: 5168: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f1330.h: 5170: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f1330.h: 5172: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f1330.h: 5174: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f1330.h: 5176: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f1330.h: 5178: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f1330.h: 5180: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f1330.h: 5182: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f1330.h: 5184: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f1330.h: 5186: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f1330.h: 5188: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f1330.h: 5190: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f1330.h: 5192: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f1330.h: 5194: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f1330.h: 5196: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f1330.h: 5198: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f1330.h: 5200: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f1330.h: 5202: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f1330.h: 5204: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f1330.h: 5206: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f1330.h: 5208: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f1330.h: 5210: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f1330.h: 5212: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f1330.h: 5214: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f1330.h: 5216: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f1330.h: 5218: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f1330.h: 5220: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f1330.h: 5222: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f1330.h: 5224: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f1330.h: 5226: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f1330.h: 5228: extern volatile __bit LVDEN @ (((unsigned) &LVDCON)*8) + 4;
[; ;pic18f1330.h: 5230: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f1330.h: 5232: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f1330.h: 5234: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f1330.h: 5236: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f1330.h: 5238: extern volatile __bit LVDL0 @ (((unsigned) &LVDCON)*8) + 0;
[; ;pic18f1330.h: 5240: extern volatile __bit LVDL1 @ (((unsigned) &LVDCON)*8) + 1;
[; ;pic18f1330.h: 5242: extern volatile __bit LVDL2 @ (((unsigned) &LVDCON)*8) + 2;
[; ;pic18f1330.h: 5244: extern volatile __bit LVDL3 @ (((unsigned) &LVDCON)*8) + 3;
[; ;pic18f1330.h: 5246: extern volatile __bit MCLR @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f1330.h: 5248: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f1330.h: 5250: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f1330.h: 5252: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f1330.h: 5254: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f1330.h: 5256: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f1330.h: 5258: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f1330.h: 5260: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f1330.h: 5262: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f1330.h: 5264: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f1330.h: 5266: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f1330.h: 5268: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f1330.h: 5270: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f1330.h: 5272: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f1330.h: 5274: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f1330.h: 5276: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f1330.h: 5278: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f1330.h: 5280: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f1330.h: 5282: extern volatile __bit OSYNC @ (((unsigned) &PWMCON1)*8) + 0;
[; ;pic18f1330.h: 5284: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f1330.h: 5286: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f1330.h: 5288: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f1330.h: 5290: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f1330.h: 5292: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f1330.h: 5294: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f1330.h: 5296: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f1330.h: 5298: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f1330.h: 5300: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f1330.h: 5302: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f1330.h: 5304: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f1330.h: 5306: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f1330.h: 5308: extern volatile __bit PMOD0 @ (((unsigned) &PWMCON0)*8) + 0;
[; ;pic18f1330.h: 5310: extern volatile __bit PMOD1 @ (((unsigned) &PWMCON0)*8) + 1;
[; ;pic18f1330.h: 5312: extern volatile __bit PMOD2 @ (((unsigned) &PWMCON0)*8) + 2;
[; ;pic18f1330.h: 5314: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f1330.h: 5316: extern volatile __bit POUT0 @ (((unsigned) &OVDCONS)*8) + 0;
[; ;pic18f1330.h: 5318: extern volatile __bit POUT1 @ (((unsigned) &OVDCONS)*8) + 1;
[; ;pic18f1330.h: 5320: extern volatile __bit POUT2 @ (((unsigned) &OVDCONS)*8) + 2;
[; ;pic18f1330.h: 5322: extern volatile __bit POUT3 @ (((unsigned) &OVDCONS)*8) + 3;
[; ;pic18f1330.h: 5324: extern volatile __bit POUT4 @ (((unsigned) &OVDCONS)*8) + 4;
[; ;pic18f1330.h: 5326: extern volatile __bit POUT5 @ (((unsigned) &OVDCONS)*8) + 5;
[; ;pic18f1330.h: 5328: extern volatile __bit POVD0 @ (((unsigned) &OVDCOND)*8) + 0;
[; ;pic18f1330.h: 5330: extern volatile __bit POVD1 @ (((unsigned) &OVDCOND)*8) + 1;
[; ;pic18f1330.h: 5332: extern volatile __bit POVD2 @ (((unsigned) &OVDCOND)*8) + 2;
[; ;pic18f1330.h: 5334: extern volatile __bit POVD3 @ (((unsigned) &OVDCOND)*8) + 3;
[; ;pic18f1330.h: 5336: extern volatile __bit POVD4 @ (((unsigned) &OVDCOND)*8) + 4;
[; ;pic18f1330.h: 5338: extern volatile __bit POVD5 @ (((unsigned) &OVDCOND)*8) + 5;
[; ;pic18f1330.h: 5340: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f1330.h: 5342: extern volatile __bit PTCKPS0 @ (((unsigned) &PTCON0)*8) + 2;
[; ;pic18f1330.h: 5344: extern volatile __bit PTCKPS1 @ (((unsigned) &PTCON0)*8) + 3;
[; ;pic18f1330.h: 5346: extern volatile __bit PTDIR @ (((unsigned) &PTCON1)*8) + 6;
[; ;pic18f1330.h: 5348: extern volatile __bit PTEN @ (((unsigned) &PTCON1)*8) + 7;
[; ;pic18f1330.h: 5350: extern volatile __bit PTIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f1330.h: 5352: extern volatile __bit PTIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f1330.h: 5354: extern volatile __bit PTIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f1330.h: 5356: extern volatile __bit PTMOD0 @ (((unsigned) &PTCON0)*8) + 0;
[; ;pic18f1330.h: 5358: extern volatile __bit PTMOD1 @ (((unsigned) &PTCON0)*8) + 1;
[; ;pic18f1330.h: 5360: extern volatile __bit PTOPS0 @ (((unsigned) &PTCON0)*8) + 4;
[; ;pic18f1330.h: 5362: extern volatile __bit PTOPS1 @ (((unsigned) &PTCON0)*8) + 5;
[; ;pic18f1330.h: 5364: extern volatile __bit PTOPS2 @ (((unsigned) &PTCON0)*8) + 6;
[; ;pic18f1330.h: 5366: extern volatile __bit PTOPS3 @ (((unsigned) &PTCON0)*8) + 7;
[; ;pic18f1330.h: 5368: extern volatile __bit PWM0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f1330.h: 5370: extern volatile __bit PWM1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f1330.h: 5372: extern volatile __bit PWM2 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f1330.h: 5374: extern volatile __bit PWM3 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f1330.h: 5376: extern volatile __bit PWM4 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f1330.h: 5378: extern volatile __bit PWM5 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f1330.h: 5380: extern volatile __bit PWMEN0 @ (((unsigned) &PWMCON0)*8) + 4;
[; ;pic18f1330.h: 5382: extern volatile __bit PWMEN1 @ (((unsigned) &PWMCON0)*8) + 5;
[; ;pic18f1330.h: 5384: extern volatile __bit PWMEN2 @ (((unsigned) &PWMCON0)*8) + 6;
[; ;pic18f1330.h: 5386: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f1330.h: 5388: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f1330.h: 5390: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f1330.h: 5392: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f1330.h: 5394: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f1330.h: 5396: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f1330.h: 5398: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f1330.h: 5400: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f1330.h: 5402: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f1330.h: 5404: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f1330.h: 5406: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f1330.h: 5408: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f1330.h: 5410: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f1330.h: 5412: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f1330.h: 5414: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f1330.h: 5416: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f1330.h: 5418: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f1330.h: 5420: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f1330.h: 5422: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f1330.h: 5424: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f1330.h: 5426: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f1330.h: 5428: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f1330.h: 5430: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f1330.h: 5432: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f1330.h: 5434: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f1330.h: 5436: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f1330.h: 5438: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f1330.h: 5440: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f1330.h: 5442: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f1330.h: 5444: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f1330.h: 5446: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f1330.h: 5448: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f1330.h: 5450: extern volatile __bit RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f1330.h: 5452: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f1330.h: 5454: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f1330.h: 5456: extern volatile __bit RX @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f1330.h: 5458: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f1330.h: 5460: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f1330.h: 5462: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f1330.h: 5464: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f1330.h: 5466: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f1330.h: 5468: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f1330.h: 5470: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f1330.h: 5472: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f1330.h: 5474: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f1330.h: 5476: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f1330.h: 5478: extern volatile __bit SEVOPS0 @ (((unsigned) &PWMCON1)*8) + 4;
[; ;pic18f1330.h: 5480: extern volatile __bit SEVOPS1 @ (((unsigned) &PWMCON1)*8) + 5;
[; ;pic18f1330.h: 5482: extern volatile __bit SEVOPS2 @ (((unsigned) &PWMCON1)*8) + 6;
[; ;pic18f1330.h: 5484: extern volatile __bit SEVOPS3 @ (((unsigned) &PWMCON1)*8) + 7;
[; ;pic18f1330.h: 5486: extern volatile __bit SEVTDIR @ (((unsigned) &PWMCON1)*8) + 3;
[; ;pic18f1330.h: 5488: extern volatile __bit SEVTEN @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f1330.h: 5490: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f1330.h: 5492: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f1330.h: 5494: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f1330.h: 5496: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f1330.h: 5498: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f1330.h: 5500: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f1330.h: 5502: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f1330.h: 5504: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f1330.h: 5506: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f1330.h: 5508: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f1330.h: 5510: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f1330.h: 5512: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f1330.h: 5514: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f1330.h: 5516: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f1330.h: 5518: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f1330.h: 5520: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f1330.h: 5522: extern volatile __bit T016BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f1330.h: 5524: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f1330.h: 5526: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f1330.h: 5528: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f1330.h: 5530: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f1330.h: 5532: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f1330.h: 5534: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f1330.h: 5536: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f1330.h: 5538: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f1330.h: 5540: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f1330.h: 5542: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f1330.h: 5544: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f1330.h: 5546: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f1330.h: 5548: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f1330.h: 5550: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f1330.h: 5552: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f1330.h: 5554: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f1330.h: 5556: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f1330.h: 5558: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f1330.h: 5560: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f1330.h: 5562: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f1330.h: 5564: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f1330.h: 5566: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f1330.h: 5568: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f1330.h: 5570: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f1330.h: 5572: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f1330.h: 5574: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f1330.h: 5576: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f1330.h: 5578: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f1330.h: 5580: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f1330.h: 5582: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f1330.h: 5584: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f1330.h: 5586: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f1330.h: 5588: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f1330.h: 5590: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f1330.h: 5592: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f1330.h: 5594: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f1330.h: 5596: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f1330.h: 5598: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f1330.h: 5600: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f1330.h: 5602: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f1330.h: 5604: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f1330.h: 5606: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f1330.h: 5608: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f1330.h: 5610: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f1330.h: 5612: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f1330.h: 5614: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f1330.h: 5616: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f1330.h: 5618: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f1330.h: 5620: extern volatile __bit TX @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f1330.h: 5622: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f1330.h: 5624: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f1330.h: 5626: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f1330.h: 5628: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f1330.h: 5630: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f1330.h: 5632: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f1330.h: 5634: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f1330.h: 5636: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f1330.h: 5638: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f1330.h: 5640: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f1330.h: 5642: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f1330.h: 5644: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f1330.h: 5646: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f1330.h: 5648: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f1330.h: 5650: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f1330.h: 5652: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f1330.h: 5654: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f1330.h: 5656: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f1330.h: 5658: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f1330.h: 5660: extern volatile __bit UDIS @ (((unsigned) &PWMCON1)*8) + 1;
[; ;pic18f1330.h: 5662: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f1330.h: 5664: extern volatile __bit VCFG @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f1330.h: 5666: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f1330.h: 5668: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f1330.h: 5670: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f1330.h: 5672: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f1330.h: 5674: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f1330.h: 5676: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f1330.h: 5678: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f1330.h: 5680: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f1330.h: 5682: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f1330.h: 5684: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f1330.h: 5686: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f1330.h: 5688: extern volatile __bit nMCLR @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f1330.h: 5690: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f1330.h: 5692: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f1330.h: 5694: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f1330.h: 5696: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f1330.h: 5698: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f1330.h: 5700: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;string.h: 14: extern void * memcpy(void *, const void *, size_t);
[; ;string.h: 15: extern void * memmove(void *, const void *, size_t);
[; ;string.h: 16: extern void * memset(void *, int, size_t);
[; ;string.h: 36: extern char * strcat(char *, const char *);
[; ;string.h: 37: extern char * strcpy(char *, const char *);
[; ;string.h: 38: extern char * strncat(char *, const char *, size_t);
[; ;string.h: 39: extern char * strncpy(char *, const char *, size_t);
[; ;string.h: 40: extern char * strdup(const char *);
[; ;string.h: 41: extern char * strtok(char *, const char *);
[; ;string.h: 44: extern int memcmp(const void *, const void *, size_t);
[; ;string.h: 45: extern int strcmp(const char *, const char *);
[; ;string.h: 46: extern int stricmp(const char *, const char *);
[; ;string.h: 47: extern int strncmp(const char *, const char *, size_t);
[; ;string.h: 48: extern int strnicmp(const char *, const char *, size_t);
[; ;string.h: 49: extern void * memchr(const void *, int, size_t);
[; ;string.h: 50: extern size_t strcspn(const char *, const char *);
[; ;string.h: 51: extern char * strpbrk(const char *, const char *);
[; ;string.h: 52: extern size_t strspn(const char *, const char *);
[; ;string.h: 53: extern char * strstr(const char *, const char *);
[; ;string.h: 54: extern char * stristr(const char *, const char *);
[; ;string.h: 55: extern char * strerror(int);
[; ;string.h: 56: extern size_t strlen(const char *);
[; ;string.h: 57: extern char * strchr(const char *, int);
[; ;string.h: 58: extern char * strichr(const char *, int);
[; ;string.h: 59: extern char * strrchr(const char *, int);
[; ;string.h: 60: extern char * strrichr(const char *, int);
[; ;stdlib.h: 7: typedef unsigned short wchar_t;
[; ;stdlib.h: 15: typedef struct {
[; ;stdlib.h: 16: int rem;
[; ;stdlib.h: 17: int quot;
[; ;stdlib.h: 18: } div_t;
[; ;stdlib.h: 19: typedef struct {
[; ;stdlib.h: 20: unsigned rem;
[; ;stdlib.h: 21: unsigned quot;
[; ;stdlib.h: 22: } udiv_t;
[; ;stdlib.h: 23: typedef struct {
[; ;stdlib.h: 24: long quot;
[; ;stdlib.h: 25: long rem;
[; ;stdlib.h: 26: } ldiv_t;
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: unsigned long quot;
[; ;stdlib.h: 29: unsigned long rem;
[; ;stdlib.h: 30: } uldiv_t;
[; ;stdlib.h: 53: extern double atof(const char *);
[; ;stdlib.h: 54: extern double strtod(const char *, const char **);
[; ;stdlib.h: 55: extern int atoi(const char *);
[; ;stdlib.h: 56: extern unsigned xtoi(const char *);
[; ;stdlib.h: 57: extern long atol(const char *);
[; ;stdlib.h: 58: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 60: extern int rand(void);
[; ;stdlib.h: 61: extern void srand(unsigned int);
[; ;stdlib.h: 62: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 63: extern div_t div(int numer, int denom);
[; ;stdlib.h: 64: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 65: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 66: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 67: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 68: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 69: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 70: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 75: extern void * malloc(size_t);
[; ;stdlib.h: 76: extern void free(void *);
[; ;stdlib.h: 77: extern void * realloc(void *, size_t);
[; ;stdlib.h: 86: extern int atexit(void (*)(void));
[; ;stdlib.h: 87: extern char * getenv(const char *);
[; ;stdlib.h: 88: extern char ** environ;
[; ;stdlib.h: 89: extern int system(char *);
[; ;stdlib.h: 90: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 91: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 92: extern int abs(int);
[; ;stdlib.h: 93: extern long labs(long);
[; ;stdlib.h: 95: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 96: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 101: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 102: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 104: extern char * ftoa(float f, int * status);
"7 config.h
[p x OSC=INTIO2 ]
"8
[p x FCMEN=OFF ]
"9
[p x IESO=OFF ]
"12
[p x PWRT=OFF ]
"13
[p x BOR=BOHW ]
"14
[p x BORV=3 ]
"17
[p x WDT=OFF ]
"18
[p x WDTPS=32768 ]
"21
[p x PWMPIN=OFF ]
"22
[p x LPOL=HIGH ]
"23
[p x HPOL=HIGH ]
"26
[p x FLTAMX=RA5 ]
"27
[p x T1OSCMX=LOW ]
"28
[p x MCLRE=OFF ]
"31
[p x STVREN=ON ]
"32
[p x BBSIZ=BB256 ]
"33
[p x XINST=OFF ]
"36
[p x CP0=OFF ]
"37
[p x CP1=OFF ]
"40
[p x CPB=OFF ]
"41
[p x CPD=OFF ]
"44
[p x WRT0=OFF ]
"45
[p x WRT1=OFF ]
"48
[p x WRTC=OFF ]
"49
[p x WRTB=OFF ]
"50
[p x WRTD=OFF ]
"53
[p x EBTR0=OFF ]
"54
[p x EBTR1=OFF ]
"57
[p x EBTRB=OFF ]
"13 uart.h
[v _UART_buffer `uc ~T0 @X0 -> 16 `i e ]
[i _UART_buffer
:U ..
-> 49 `c
-> 50 `c
-> 51 `c
-> 52 `c
-> 53 `c
-> 54 `c
-> 55 `c
-> 56 `c
-> 57 `c
-> 48 `c
-> 49 `c
-> 50 `c
-> 51 `c
-> 52 `c
-> 53 `c
-> 54 `c
..
]
[; ;uart.h: 13: unsigned char UART_buffer[16] = {"1234567890123456"};
"15
[v _UART_Init `(v ~T0 @X0 1 ef ]
{
[; ;uart.h: 15: void UART_Init() {
[e :U _UART_Init ]
[f ]
[; ;uart.h: 17: PIE1bits.RCIE = 0b1;
"17
[e = . . _PIE1bits 0 5 -> -> 1 `i `uc ]
[; ;uart.h: 18: INTCONbits.PEIE = 0b1;
"18
[e = . . _INTCONbits 1 6 -> -> 1 `i `uc ]
[; ;uart.h: 19: INTCONbits.GIE = 0b1;
"19
[e = . . _INTCONbits 1 7 -> -> 1 `i `uc ]
[; ;uart.h: 22: RCSTAbits.SPEN = 0b1;
"22
[e = . . _RCSTAbits 0 7 -> -> 1 `i `uc ]
[; ;uart.h: 23: RCSTAbits.RX9 = 0b0;
"23
[e = . . _RCSTAbits 0 6 -> -> 0 `i `uc ]
[; ;uart.h: 24: RCSTAbits.CREN = 0b1;
"24
[e = . . _RCSTAbits 0 4 -> -> 1 `i `uc ]
[; ;uart.h: 26: TXSTAbits.TX9 = 0b0;
"26
[e = . . _TXSTAbits 0 6 -> -> 0 `i `uc ]
[; ;uart.h: 27: TXSTAbits.SYNC = 0b0;
"27
[e = . . _TXSTAbits 0 4 -> -> 0 `i `uc ]
[; ;uart.h: 28: TXSTAbits.BRGH = 0b0;
"28
[e = . . _TXSTAbits 0 2 -> -> 0 `i `uc ]
[; ;uart.h: 29: TXSTAbits.TXEN = 0b1;
"29
[e = . . _TXSTAbits 0 5 -> -> 1 `i `uc ]
[; ;uart.h: 31: BAUDCONbits.BRG16 = 0b0;
"31
[e = . . _BAUDCONbits 0 3 -> -> 0 `i `uc ]
[; ;uart.h: 32: BAUDCONbits.ABDEN = 0b0;
"32
[e = . . _BAUDCONbits 0 0 -> -> 0 `i `uc ]
[; ;uart.h: 33: SPBRG = 12;
"33
[e = _SPBRG -> -> 12 `i `uc ]
[; ;uart.h: 34: }
"34
[e :UE 218 ]
}
"36
[v _UART_Write_byte `(v ~T0 @X0 1 ef1`uc ]
{
[; ;uart.h: 36: void UART_Write_byte(unsigned char data) {
[e :U _UART_Write_byte ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;uart.h: 37: while (!TRMT);
"37
[e $U 220  ]
[e :U 221 ]
[e :U 220 ]
[e $ ! _TRMT 221  ]
[e :U 222 ]
[; ;uart.h: 38: TXREG = data;
"38
[e = _TXREG _data ]
[; ;uart.h: 39: }
"39
[e :UE 219 ]
}
"41
[v _UART_Write_Text `(v ~T0 @X0 1 ef1`*uc ]
{
[; ;uart.h: 41: void UART_Write_Text(unsigned char *text) {
[e :U _UART_Write_Text ]
[v _text `*uc ~T0 @X0 1 r1 ]
[f ]
"42
[v _i `i ~T0 @X0 1 a ]
[; ;uart.h: 42: int i;
[; ;uart.h: 44: for (i = 0; text[i] != '\0'; i++)
"44
{
[e = _i -> 0 `i ]
[e $U 227  ]
"45
[e :U 224 ]
[; ;uart.h: 45: UART_Write_byte(text[i]);
[e ( _UART_Write_byte (1 *U + _text * -> _i `x -> -> # *U _text `i `x ]
"44
[e ++ _i -> 1 `i ]
[e :U 227 ]
[e $ != -> *U + _text * -> _i `x -> -> # *U _text `i `x `ui -> 0 `ui 224  ]
[e :U 225 ]
"45
}
[; ;uart.h: 46: }
"46
[e :UE 223 ]
}
"48
[v _UART_clean_buffer `(v ~T0 @X0 1 ef ]
{
[; ;uart.h: 48: void UART_clean_buffer() {
[e :U _UART_clean_buffer ]
[f ]
[; ;uart.h: 53: memset(UART_buffer,0,sizeof(UART_buffer));
"53
[e ( _memset (3 , , -> &U _UART_buffer `*v -> 0 `i -> # _UART_buffer `ui ]
[; ;uart.h: 54: }
"54
[e :UE 228 ]
}
[v $root$_UART_add_buffer `(v ~T0 @X0 0 e ]
[v F2320 `(v ~T0 @X0 1 tf ]
"56
[v _UART_add_buffer `IF2320 ~T0 @X0 1 e ]
{
[; ;uart.h: 56: void interrupt UART_add_buffer() {
[e :U _UART_add_buffer ]
[f ]
[; ;uart.h: 59: for (int i = 0; i < 16 - 1; i++) {
"59
{
[v _i `i ~T0 @X0 1 a ]
[e = _i -> 0 `i ]
[e $ < _i - -> 16 `i -> 1 `i 230  ]
[e $U 231  ]
[e :U 230 ]
{
[; ;uart.h: 60: UART_buffer[i] = UART_buffer[i + 1];
"60
[e = *U + &U _UART_buffer * -> -> _i `ui `ux -> -> # *U &U _UART_buffer `ui `ux *U + &U _UART_buffer * -> -> + _i -> 1 `i `ui `ux -> -> # *U &U _UART_buffer `ui `ux ]
"61
}
"59
[e ++ _i -> 1 `i ]
[e $ < _i - -> 16 `i -> 1 `i 230  ]
[e :U 231 ]
"61
}
[; ;uart.h: 61: }
[; ;uart.h: 62: UART_buffer[16 - 1] = RCREG;
"62
[e = *U + &U _UART_buffer * -> -> - -> 16 `i -> 1 `i `ui `ux -> -> # *U &U _UART_buffer `ui `ux _RCREG ]
[; ;uart.h: 63: }
"63
[e :UE 229 ]
}
"10 delay.h
[v _delay_us `(v ~T0 @X0 1 ef1`i ]
{
[; ;delay.h: 10: void delay_us(int repeat_1){
[e :U _delay_us ]
[v _repeat_1 `i ~T0 @X0 1 r1 ]
[f ]
[; ;delay.h: 11: while(repeat_1--){
"11
[e $U 234  ]
[e :U 235 ]
{
[; ;delay.h: 12: _delay((unsigned long)((1)*(8000000/4000000.0)));
"12
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 8000000 `l `d .4000000.0 `ul ]
"13
}
[e :U 234 ]
"11
[e $ != -- _repeat_1 -> 1 `i -> 0 `i 235  ]
[e :U 236 ]
[; ;delay.h: 13: }
[; ;delay.h: 14: }
"14
[e :UE 233 ]
}
"16
[v _delay_ms `(v ~T0 @X0 1 ef1`i ]
{
[; ;delay.h: 16: void delay_ms(int repeat_2){
[e :U _delay_ms ]
[v _repeat_2 `i ~T0 @X0 1 r1 ]
[f ]
[; ;delay.h: 17: while(repeat_2--){
"17
[e $U 238  ]
[e :U 239 ]
{
[; ;delay.h: 18: _delay((unsigned long)((1)*(8000000/4000.0)));
"18
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 8000000 `l `d .4000.0 `ul ]
"19
}
[e :U 238 ]
"17
[e $ != -- _repeat_2 -> 1 `i -> 0 `i 239  ]
[e :U 240 ]
[; ;delay.h: 19: }
[; ;delay.h: 20: }
"20
[e :UE 237 ]
}
"22
[v _delay_s `(v ~T0 @X0 1 ef1`i ]
{
[; ;delay.h: 22: void delay_s(int repeat_3){
[e :U _delay_s ]
[v _repeat_3 `i ~T0 @X0 1 r1 ]
[f ]
[; ;delay.h: 23: while(repeat_3--){
"23
[e $U 242  ]
[e :U 243 ]
{
[; ;delay.h: 24: delay_ms(1000);
"24
[e ( _delay_ms (1 -> 1000 `i ]
"25
}
[e :U 242 ]
"23
[e $ != -- _repeat_3 -> 1 `i -> 0 `i 243  ]
[e :U 244 ]
[; ;delay.h: 25: }
[; ;delay.h: 26: }
"26
[e :UE 241 ]
}
"12 adc.h
[v _ADC_Init `(v ~T0 @X0 1 ef ]
"13
{
[; ;adc.h: 12: void ADC_Init()
[; ;adc.h: 13: {
[e :U _ADC_Init ]
[f ]
[; ;adc.h: 15: ADCON0bits.CHS0 = 0b1;
"15
[e = . . _ADCON0bits 2 2 -> -> 1 `i `uc ]
[; ;adc.h: 16: ADCON0bits.CHS1 = 0b1;
"16
[e = . . _ADCON0bits 2 3 -> -> 1 `i `uc ]
[; ;adc.h: 22: ADCON1bits.VCFG0 = 0b0;
"22
[e = . . _ADCON1bits 1 4 -> -> 0 `i `uc ]
[; ;adc.h: 25: ADCON1bits.PCFG3 = 0b0;
"25
[e = . . _ADCON1bits 1 3 -> -> 0 `i `uc ]
[; ;adc.h: 28: ADCON2bits.ADFM = 0b1;
"28
[e = . . _ADCON2bits 0 3 -> -> 1 `i `uc ]
[; ;adc.h: 31: ADCON2bits.ACQT2 = 0b1;
"31
[e = . . _ADCON2bits 1 5 -> -> 1 `i `uc ]
[; ;adc.h: 32: ADCON2bits.ACQT1 = 0b0;
"32
[e = . . _ADCON2bits 1 4 -> -> 0 `i `uc ]
[; ;adc.h: 33: ADCON2bits.ACQT1 = 0b0;
"33
[e = . . _ADCON2bits 1 4 -> -> 0 `i `uc ]
[; ;adc.h: 36: ADCON2bits.ADCS2 = 0b0;
"36
[e = . . _ADCON2bits 1 2 -> -> 0 `i `uc ]
[; ;adc.h: 37: ADCON2bits.ADCS1 = 0b0;
"37
[e = . . _ADCON2bits 1 1 -> -> 0 `i `uc ]
[; ;adc.h: 38: ADCON2bits.ADCS0 = 0b0;
"38
[e = . . _ADCON2bits 1 0 -> -> 0 `i `uc ]
[; ;adc.h: 39: }
"39
[e :UE 245 ]
}
"41
[v _ADC_Get `(ui ~T0 @X0 1 ef ]
{
[; ;adc.h: 41: unsigned int ADC_Get(){
[e :U _ADC_Get ]
[f ]
[; ;adc.h: 42: ADCON0bits.ADON = 0b1;
"42
[e = . . _ADCON0bits 1 0 -> -> 1 `i `uc ]
[; ;adc.h: 43: delay_ms(1);
"43
[e ( _delay_ms (1 -> 1 `i ]
[; ;adc.h: 44: ADCON0bits.GO_DONE = 1;
"44
[e = . . _ADCON0bits 6 1 -> -> 1 `i `uc ]
[; ;adc.h: 45: while(ADCON0bits.GO_DONE == 1);
"45
[e $U 247  ]
[e :U 248 ]
[e :U 247 ]
[e $ == -> . . _ADCON0bits 6 1 `i -> 1 `i 248  ]
[e :U 249 ]
"46
[v _advalue `ui ~T0 @X0 1 a ]
[; ;adc.h: 46: unsigned int advalue = (unsigned int)(((unsigned char)ADRESH << 8) + (unsigned char)ADRESL);
[e = _advalue -> + << -> _ADRESH `i -> 8 `i -> _ADRESL `i `ui ]
[; ;adc.h: 47: ADCON0bits.ADON = 0b0;
"47
[e = . . _ADCON0bits 1 0 -> -> 0 `i `uc ]
[; ;adc.h: 48: return advalue;
"48
[e ) _advalue ]
[e $UE 246  ]
[; ;adc.h: 49: }
"49
[e :UE 246 ]
}
"18 main.c
[v _status `uc ~T0 @X0 1 e ]
[; ;main.c: 18: unsigned char status;
"19
[v _old_status `uc ~T0 @X0 1 e ]
[; ;main.c: 19: unsigned char old_status;
[v $root$_main `(v ~T0 @X0 0 e ]
"21
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 21: void main(void) {
[e :U _main ]
[f ]
[; ;main.c: 24: TRISAbits.RA0 = 0b0;
"24
[e = . . _TRISAbits 1 0 -> -> 0 `i `uc ]
[; ;main.c: 25: TRISAbits.RA1 = 0b1;
"25
[e = . . _TRISAbits 1 1 -> -> 1 `i `uc ]
[; ;main.c: 26: TRISAbits.RA4 = 0b1;
"26
[e = . . _TRISAbits 1 4 -> -> 1 `i `uc ]
[; ;main.c: 27: TRISAbits.RA2 = 0b0;
"27
[e = . . _TRISAbits 1 2 -> -> 0 `i `uc ]
[; ;main.c: 28: TRISAbits.RA3 = 0b1;
"28
[e = . . _TRISAbits 1 3 -> -> 1 `i `uc ]
[; ;main.c: 29: TRISBbits.RB0 = 0b0;
"29
[e = . . _TRISBbits 1 0 -> -> 0 `i `uc ]
[; ;main.c: 30: TRISBbits.RB1 = 0b0;
"30
[e = . . _TRISBbits 1 1 -> -> 0 `i `uc ]
[; ;main.c: 32: TRISBbits.RB3 = 0b0;
"32
[e = . . _TRISBbits 1 3 -> -> 0 `i `uc ]
[; ;main.c: 33: TRISBbits.RB2 = 0b1;
"33
[e = . . _TRISBbits 1 2 -> -> 1 `i `uc ]
[; ;main.c: 34: TRISAbits.RA7 = 0b1;
"34
[e = . . _TRISAbits 1 7 -> -> 1 `i `uc ]
[; ;main.c: 35: TRISAbits.RA6 = 0b1;
"35
[e = . . _TRISAbits 1 6 -> -> 1 `i `uc ]
[; ;main.c: 36: TRISBbits.RB5 = 0b0;
"36
[e = . . _TRISBbits 1 5 -> -> 0 `i `uc ]
[; ;main.c: 37: TRISBbits.RB4 = 0b0;
"37
[e = . . _TRISBbits 1 4 -> -> 0 `i `uc ]
[; ;main.c: 40: OSCCONbits.IRCF0 = 0b1;
"40
[e = . . _OSCCONbits 1 4 -> -> 1 `i `uc ]
[; ;main.c: 41: OSCCONbits.IRCF1 = 0b1;
"41
[e = . . _OSCCONbits 1 5 -> -> 1 `i `uc ]
[; ;main.c: 42: OSCCONbits.IRCF2 = 0b1;
"42
[e = . . _OSCCONbits 1 6 -> -> 1 `i `uc ]
[; ;main.c: 45: OSCTUNEbits.PLLEN = 0b0;
"45
[e = . . _OSCTUNEbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 47: UART_Init();
"47
[e ( _UART_Init ..  ]
[; ;main.c: 48: UART_clean_buffer();
"48
[e ( _UART_clean_buffer ..  ]
[; ;main.c: 50: ADC_Init();
"50
[e ( _ADC_Init ..  ]
[; ;main.c: 52: status = 0;
"52
[e = _status -> -> 0 `i `uc ]
[; ;main.c: 53: old_status = 0;
"53
[e = _old_status -> -> 0 `i `uc ]
[; ;main.c: 59: LATB0 = 0b0;
"59
[e = _LATB0 -> -> 0 `i `b ]
[; ;main.c: 60: LATB1 = 0b0;
"60
[e = _LATB1 -> -> 0 `i `b ]
[; ;main.c: 62: LATA0 = 0;
"62
[e = _LATA0 -> -> 0 `i `b ]
[; ;main.c: 63: LATB3 = 0;
"63
[e = _LATB3 -> -> 0 `i `b ]
[; ;main.c: 64: delay_ms(1);
"64
[e ( _delay_ms (1 -> 1 `i ]
[; ;main.c: 65: delay_s(1);
"65
[e ( _delay_s (1 -> 1 `i ]
[; ;main.c: 66: delay_us(1);
"66
[e ( _delay_us (1 -> 1 `i ]
[; ;main.c: 67: LATA0 = 1;
"67
[e = _LATA0 -> -> 1 `i `b ]
[; ;main.c: 68: LATB3 = 1;
"68
[e = _LATB3 -> -> 1 `i `b ]
[; ;main.c: 69: delay_ms(1);
"69
[e ( _delay_ms (1 -> 1 `i ]
[; ;main.c: 70: LATA0 = 0;
"70
[e = _LATA0 -> -> 0 `i `b ]
[; ;main.c: 71: LATB3 = 0;
"71
[e = _LATB3 -> -> 0 `i `b ]
[; ;main.c: 72: delay_ms(1);
"72
[e ( _delay_ms (1 -> 1 `i ]
[; ;main.c: 74: UART_Write_Text((unsigned char *)"Hello World");
"74
[e ( _UART_Write_Text (1 -> :s 1C `*uc ]
[; ;main.c: 76: while (1) {
"76
[e :U 252 ]
{
[; ;main.c: 78: if (strstr(UART_buffer, "BAT") != (0)) {
"78
[e $ ! != ( _strstr (2 , -> &U _UART_buffer `*Cuc :s 2C -> -> 0 `i `*uc 254  ]
{
[; ;main.c: 79: UART_clean_buffer();
"79
[e ( _UART_clean_buffer ..  ]
[; ;main.c: 80: UART_Write_Text((unsigned char *)"ADC VALUE:");
"80
[e ( _UART_Write_Text (1 -> :s 3C `*uc ]
[v F2343 `uc ~T0 @X0 -> 10 `i s ]
[i F2343
:U ..
-> 45 `c
-> 45 `c
-> 45 `c
-> 45 `c
-> 45 `c
-> 45 `c
-> 45 `c
-> 45 `c
-> 45 `c
-> 0 `c
..
]
"81
[v _buffer `uc ~T0 @X0 -> 10 `i a ]
[; ;main.c: 81: unsigned char buffer[10] = "---------\0";
[e = _buffer F2343 ]
"82
[v _adcValue `ui ~T0 @X0 1 a ]
[; ;main.c: 82: unsigned int adcValue;
[; ;main.c: 84: adcValue = ADC_Get();
"84
[e = _adcValue ( _ADC_Get ..  ]
[; ;main.c: 85: itoa(buffer, adcValue, 10);
"85
[e ( _itoa (3 , , &U _buffer -> _adcValue `i -> 10 `i ]
[; ;main.c: 86: UART_Write_Text(buffer);
"86
[e ( _UART_Write_Text (1 &U _buffer ]
[; ;main.c: 87: UART_Write_Text((unsigned char *)"\r\n");
"87
[e ( _UART_Write_Text (1 -> :s 4C `*uc ]
"88
}
[e :U 254 ]
[; ;main.c: 88: }
[; ;main.c: 90: if (PORTBbits.RB2) {
"90
[e $ ! != -> . . _PORTBbits 0 2 `i -> -> -> 0 `i `Vuc `i 255  ]
{
[; ;main.c: 91: LATB3 = 1;
"91
[e = _LATB3 -> -> 1 `i `b ]
[; ;main.c: 92: status = (unsigned char)(status | (unsigned char)0b00000001);
"92
[e = _status -> | -> _status `i -> -> -> 1 `i `uc `i `uc ]
"93
}
[; ;main.c: 93: } else {
[e $U 256  ]
[e :U 255 ]
{
[; ;main.c: 94: LATB3 = 0;
"94
[e = _LATB3 -> -> 0 `i `b ]
[; ;main.c: 95: status = (unsigned char)(status & (unsigned char)0b00001110);
"95
[e = _status -> & -> _status `i -> -> -> 14 `i `uc `i `uc ]
"96
}
[e :U 256 ]
[; ;main.c: 96: }
[; ;main.c: 98: if (PORTAbits.RA7) {
"98
[e $ ! != -> . . _PORTAbits 0 7 `i -> -> -> 0 `i `Vuc `i 257  ]
{
[; ;main.c: 99: status = (unsigned char)(status | (unsigned char)0b00000010);
"99
[e = _status -> | -> _status `i -> -> -> 2 `i `uc `i `uc ]
"100
}
[; ;main.c: 100: } else {
[e $U 258  ]
[e :U 257 ]
{
[; ;main.c: 101: status = (unsigned char)(status & (unsigned char)0b00001101);
"101
[e = _status -> & -> _status `i -> -> -> 13 `i `uc `i `uc ]
"102
}
[e :U 258 ]
[; ;main.c: 102: }
[; ;main.c: 104: if (strstr(UART_buffer, "LEDON") != (0)) {
"104
[e $ ! != ( _strstr (2 , -> &U _UART_buffer `*Cuc :s 5C -> -> 0 `i `*uc 259  ]
{
[; ;main.c: 105: UART_clean_buffer();
"105
[e ( _UART_clean_buffer ..  ]
[; ;main.c: 106: LATA0 = 1;
"106
[e = _LATA0 -> -> 1 `i `b ]
[; ;main.c: 107: status = (unsigned char)(status | (unsigned char)0b00000100);
"107
[e = _status -> | -> _status `i -> -> -> 4 `i `uc `i `uc ]
"108
}
[e :U 259 ]
[; ;main.c: 108: }
[; ;main.c: 109: if (strstr(UART_buffer, "LEDOFF") != (0)) {
"109
[e $ ! != ( _strstr (2 , -> &U _UART_buffer `*Cuc :s 6C -> -> 0 `i `*uc 260  ]
{
[; ;main.c: 110: UART_clean_buffer();
"110
[e ( _UART_clean_buffer ..  ]
[; ;main.c: 111: LATA0 = 0;
"111
[e = _LATA0 -> -> 0 `i `b ]
[; ;main.c: 112: status = (unsigned char)(status & (unsigned char)0b00001011);
"112
[e = _status -> & -> _status `i -> -> -> 11 `i `uc `i `uc ]
"113
}
[e :U 260 ]
[; ;main.c: 113: }
[; ;main.c: 115: if (PORTAbits.RA1) {
"115
[e $ ! != -> . . _PORTAbits 0 1 `i -> -> -> 0 `i `Vuc `i 261  ]
{
[; ;main.c: 116: status = (unsigned char)(status | (unsigned char)0b00001000);
"116
[e = _status -> | -> _status `i -> -> -> 8 `i `uc `i `uc ]
"117
}
[; ;main.c: 117: } else {
[e $U 262  ]
[e :U 261 ]
{
[; ;main.c: 118: status = (unsigned char)(status & (unsigned char)0b00000111);
"118
[e = _status -> & -> _status `i -> -> -> 7 `i `uc `i `uc ]
"119
}
[e :U 262 ]
[; ;main.c: 119: }
[; ;main.c: 121: if (old_status != status) {
"121
[e $ ! != -> _old_status `i -> _status `i 263  ]
{
[; ;main.c: 122: UART_Write_Text((unsigned char *)"STATUS:\r\n");
"122
[e ( _UART_Write_Text (1 -> :s 7C `*uc ]
[; ;main.c: 125: if ((status & 0b00000001) == 0b00000001) {
"125
[e $ ! == & -> _status `i -> 1 `i -> 1 `i 264  ]
{
[; ;main.c: 126: UART_Write_Text((unsigned char *)"MOTION 1 DETECTED\r\n");
"126
[e ( _UART_Write_Text (1 -> :s 8C `*uc ]
"127
}
[; ;main.c: 127: } else {
[e $U 265  ]
[e :U 264 ]
{
[; ;main.c: 128: UART_Write_Text((unsigned char *)"MOTION 1 NOT DETECTED\r\n");
"128
[e ( _UART_Write_Text (1 -> :s 9C `*uc ]
"129
}
[e :U 265 ]
[; ;main.c: 129: }
[; ;main.c: 131: if ((status & 0b00000010) == 0b00000010) {
"131
[e $ ! == & -> _status `i -> 2 `i -> 2 `i 266  ]
{
[; ;main.c: 132: UART_Write_Text((unsigned char *)"MOTION 2 DETECTED\r\n");
"132
[e ( _UART_Write_Text (1 -> :s 10C `*uc ]
"133
}
[; ;main.c: 133: } else {
[e $U 267  ]
[e :U 266 ]
{
[; ;main.c: 134: UART_Write_Text((unsigned char *)"MOTION 2 NOT DETECTED\r\n");
"134
[e ( _UART_Write_Text (1 -> :s 11C `*uc ]
"135
}
[e :U 267 ]
[; ;main.c: 135: }
[; ;main.c: 137: if ((status & 0b00000100) == 0b00000100) {
"137
[e $ ! == & -> _status `i -> 4 `i -> 4 `i 268  ]
{
[; ;main.c: 138: UART_Write_Text((unsigned char *)"LED ON\r\n");
"138
[e ( _UART_Write_Text (1 -> :s 12C `*uc ]
"139
}
[; ;main.c: 139: } else {
[e $U 269  ]
[e :U 268 ]
{
[; ;main.c: 140: UART_Write_Text((unsigned char *)"LED OFF\r\n");
"140
[e ( _UART_Write_Text (1 -> :s 13C `*uc ]
"141
}
[e :U 269 ]
[; ;main.c: 141: }
[; ;main.c: 143: if ((status & 0b00001000) == 0b00001000) {
"143
[e $ ! == & -> _status `i -> 8 `i -> 8 `i 270  ]
{
[; ;main.c: 144: UART_Write_Text((unsigned char *)"AC_POWER ON\r\n");
"144
[e ( _UART_Write_Text (1 -> :s 14C `*uc ]
"145
}
[; ;main.c: 145: } else {
[e $U 271  ]
[e :U 270 ]
{
[; ;main.c: 146: UART_Write_Text((unsigned char *)"AC_POWER OFF\r\n");
"146
[e ( _UART_Write_Text (1 -> :s 15C `*uc ]
"147
}
[e :U 271 ]
[; ;main.c: 147: }
[; ;main.c: 149: UART_Write_Text((unsigned char *)"--------\r\n");
"149
[e ( _UART_Write_Text (1 -> :s 16C `*uc ]
[; ;main.c: 150: old_status = status;
"150
[e = _old_status _status ]
"151
}
[e :U 263 ]
"153
}
[e :U 251 ]
"76
[e $U 252  ]
[e :U 253 ]
[; ;main.c: 151: }
[; ;main.c: 153: }
[; ;main.c: 155: }
"155
[e :UE 250 ]
}
[a 1C 72 101 108 108 111 32 87 111 114 108 100 0 ]
[a 2C 66 65 84 0 ]
[a 5C 76 69 68 79 78 0 ]
[a 6C 76 69 68 79 70 70 0 ]
[a 3C 65 68 67 32 86 65 76 85 69 58 0 ]
[a 14C 65 67 95 80 79 87 69 82 32 79 78 13 10 0 ]
[a 12C 76 69 68 32 79 78 13 10 0 ]
[a 15C 65 67 95 80 79 87 69 82 32 79 70 70 13 10 0 ]
[a 13C 76 69 68 32 79 70 70 13 10 0 ]
[a 11C 77 79 84 73 79 78 32 50 32 78 79 84 32 68 69 84 69 67 84 69 68 13 10 0 ]
[a 9C 77 79 84 73 79 78 32 49 32 78 79 84 32 68 69 84 69 67 84 69 68 13 10 0 ]
[a 10C 77 79 84 73 79 78 32 50 32 68 69 84 69 67 84 69 68 13 10 0 ]
[a 8C 77 79 84 73 79 78 32 49 32 68 69 84 69 67 84 69 68 13 10 0 ]
[a 7C 83 84 65 84 85 83 58 13 10 0 ]
[a 16C 45 45 45 45 45 45 45 45 13 10 0 ]
[a 4C 13 10 0 ]
