#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov 16 16:49:31 2023
# Process ID: 1598656
# Current directory: /home/ystseng/SOC/Lab/caravel-soc_fpga-lab/lab-exmem_fir
# Command line: vivado
# Log file: /home/ystseng/SOC/Lab/caravel-soc_fpga-lab/lab-exmem_fir/vivado.log
# Journal file: /home/ystseng/SOC/Lab/caravel-soc_fpga-lab/lab-exmem_fir/vivado.jou
# Running On: MediaHLS, OS: Linux, CPU Frequency: 3400.000 MHz, CPU Physical cores: 16, Host memory: 134795 MB
#-----------------------------------------------------------
start_gui
open_project /home/ystseng/project_1/project_1.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/ystseng/SOC/Lab/caravel-soc_fpga-lab/lab-exmem_fir/testbench/counter_la_fir/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ystseng/SOC/Lab/caravel-soc_fpga-lab/lab-exmem_fir/testbench/counter_la_fir/project_1/project_1.sim/timing_report.txt
