;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 7, <0
	SPL 80, #71
	MOV @251, <0
	SPL 80, #71
	MOV @51, <0
	MOV @51, <0
	SUB @-0, -7
	SUB @-0, -7
	ADD 270, 60
	SLT 270, 60
	SUB 27, 0
	ADD 270, 60
	DAT #300, #720
	MOV -1, <-20
	JMN <107, 106
	SLT <10, <9
	MOV @51, <0
	SUB <105, @-109
	ADD 270, 60
	JMP <51, @0
	JMZ <-0, -7
	SUB 21, <26
	SLT 421, 1
	SUB 1, <-1
	SUB <105, @-109
	CMP 27, 0
	CMP 27, 0
	CMP 27, 0
	MOV -1, <-20
	MOV -7, -28
	SUB @-127, @500
	JMN <107, 106
	SUB -0, 0
	MOV -7, <-20
	JMZ 0, 900
	SUB 27, 0
	SUB <105, @-109
	SUB <105, @-109
	DAT #300, #720
	SUB <105, @-109
	SPL 0, <402
	MOV -7, <-20
	MOV -7, <-20
	CMP -277, <-120
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 7, <0
	SUB <105, @-109
	ADD 270, 60
