{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 11:25:46 2019 " "Info: Processing started: Mon Nov 11 11:25:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab4.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file Lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Info: Found entity 1: Lab4" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 bcd_decode_display " "Info: Found entity 2: bcd_decode_display" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 display_drv " "Info: Found entity 3: display_drv" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Info: Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg1 Lab4.v(13) " "Warning (10036): Verilog HDL or VHDL warning at Lab4.v(13): object \"avg1\" assigned a value but never read" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Lab4.v(27) " "Warning (10230): Verilog HDL assignment warning at Lab4.v(27): truncated value with size 32 to match size of target (10)" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_decode_display bcd_decode_display:b1 " "Info: Elaborating entity \"bcd_decode_display\" for hierarchy \"bcd_decode_display:b1\"" {  } { { "Lab4.v" "b1" { Text "H:/DigitalProgrammingLab4/Lab4.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n3 Lab4.v(37) " "Warning (10036): Verilog HDL or VHDL warning at Lab4.v(37): object \"n3\" assigned a value but never read" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4.v(48) " "Warning (10230): Verilog HDL assignment warning at Lab4.v(48): truncated value with size 32 to match size of target (4)" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4.v(49) " "Warning (10230): Verilog HDL assignment warning at Lab4.v(49): truncated value with size 32 to match size of target (4)" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4.v(50) " "Warning (10230): Verilog HDL assignment warning at Lab4.v(50): truncated value with size 32 to match size of target (4)" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_drv bcd_decode_display:b1\|display_drv:units " "Info: Elaborating entity \"display_drv\" for hierarchy \"bcd_decode_display:b1\|display_drv:units\"" {  } { { "Lab4.v" "units" { Text "H:/DigitalProgrammingLab4/Lab4.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "bcd_decode_display:b1\|display_drv:tenths\|d\[6\] bcd_decode_display:b1\|display_drv:hundredths\|d\[6\] " "Info: Duplicate register \"bcd_decode_display:b1\|display_drv:tenths\|d\[6\]\" merged to single register \"bcd_decode_display:b1\|display_drv:hundredths\|d\[6\]\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "bcd_decode_display:b1\|display_drv:tenths\|d\[5\] bcd_decode_display:b1\|display_drv:hundredths\|d\[5\] " "Info: Duplicate register \"bcd_decode_display:b1\|display_drv:tenths\|d\[5\]\" merged to single register \"bcd_decode_display:b1\|display_drv:hundredths\|d\[5\]\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "bcd_decode_display:b1\|display_drv:tenths\|d\[4\] bcd_decode_display:b1\|display_drv:hundredths\|d\[4\] " "Info: Duplicate register \"bcd_decode_display:b1\|display_drv:tenths\|d\[4\]\" merged to single register \"bcd_decode_display:b1\|display_drv:hundredths\|d\[4\]\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "bcd_decode_display:b1\|display_drv:tenths\|d\[3\] bcd_decode_display:b1\|display_drv:hundredths\|d\[3\] " "Info: Duplicate register \"bcd_decode_display:b1\|display_drv:tenths\|d\[3\]\" merged to single register \"bcd_decode_display:b1\|display_drv:hundredths\|d\[3\]\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "bcd_decode_display:b1\|display_drv:tenths\|d\[2\] bcd_decode_display:b1\|display_drv:hundredths\|d\[2\] " "Info: Duplicate register \"bcd_decode_display:b1\|display_drv:tenths\|d\[2\]\" merged to single register \"bcd_decode_display:b1\|display_drv:hundredths\|d\[2\]\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "bcd_decode_display:b1\|display_drv:tenths\|d\[1\] bcd_decode_display:b1\|display_drv:hundredths\|d\[1\] " "Info: Duplicate register \"bcd_decode_display:b1\|display_drv:tenths\|d\[1\]\" merged to single register \"bcd_decode_display:b1\|display_drv:hundredths\|d\[1\]\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "bcd_decode_display:b1\|display_drv:tenths\|d\[0\] bcd_decode_display:b1\|display_drv:hundredths\|d\[0\] " "Info: Duplicate register \"bcd_decode_display:b1\|display_drv:tenths\|d\[0\]\" merged to single register \"bcd_decode_display:b1\|display_drv:hundredths\|d\[0\]\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf" 118 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_decode_display:b1\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"bcd_decode_display:b1\|lpm_divide:Mod0\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 49 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g6m " "Info: Found entity 1: lpm_divide_g6m" {  } { { "db/lpm_divide_g6m.tdf" "" { Text "H:/DigitalProgrammingLab4/db/lpm_divide_g6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Info: Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "H:/DigitalProgrammingLab4/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Info: Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "H:/DigitalProgrammingLab4/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "H:/DigitalProgrammingLab4/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_decode_display:b1\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"bcd_decode_display:b1\|lpm_divide:Mod1\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 50 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_35m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_35m " "Info: Found entity 1: lpm_divide_35m" {  } { { "db/lpm_divide_35m.tdf" "" { Text "H:/DigitalProgrammingLab4/db/lpm_divide_35m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "H:/DigitalProgrammingLab4/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Info: Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_decode_display:b1\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"bcd_decode_display:b1\|lpm_divide:Div0\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 49 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Info: Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "H:/DigitalProgrammingLab4/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "404 " "Info: Implemented 404 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Info: Implemented 71 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "318 " "Info: Implemented 318 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Allocated 257 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 11:25:56 2019 " "Info: Processing ended: Mon Nov 11 11:25:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
