Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6vlx240t-2-ff1156

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/cscdev/JerryX/OTMB/PRBS_LED/strobe_converter.v" into library work
Parsing module <strobe_converter>.
Analyzing Verilog file "/home/cscdev/JerryX/OTMB/PRBS_LED/fiber_gtx.v" into library work
Parsing module <Fiber_gtx>.
Analyzing Verilog file "/home/cscdev/JerryX/OTMB/PRBS_LED/counter_noover.v" into library work
Parsing module <counter_noover>.
Analyzing Verilog file "/home/cscdev/JerryX/OTMB/PRBS_LED/counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "/home/cscdev/JerryX/OTMB/PRBS_LED/clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.
WARNING:HDLCompiler:413 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" Line 65: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" Line 65: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" Line 145: Assignment to ttc_bx0_dec_sync ignored, since the identifier is never used

Elaborating module <strobe_converter>.

Elaborating module <IBUFDS(DIFF_TERM="FALSE",IBUF_LOW_PWR="TRUE",IOSTANDARD="LVDS_25")>.

Elaborating module <clock_divider>.

Elaborating module <counter>.

Elaborating module <counter_noover>.
WARNING:HDLCompiler:1127 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" Line 202: Assignment to state_status ignored, since the identifier is never used

Elaborating module <IBUFDS_GTXE1>.

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" Line 363: Assignment to q1_clk1_refclk_i_bufg ignored, since the identifier is never used

Elaborating module <Fiber_gtx(GTX_SIM_GTXRESET_SPEEDUP=0,GTX_TX_CLK_SOURCE="TXPLL",GTX_POWER_SAVE=10'b0110000)>.
WARNING:HDLCompiler:1127 - "/home/cscdev/JerryX/OTMB/PRBS_LED/fiber_gtx.v" Line 152: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module
<GTXE1(SIM_RECEIVER_DETECT_PASS="TRUE",SIM_TX_ELEC_IDLE_LEVEL="X",SIM_GTXRESET_SPEEDUP=0,SIM_VERSION="2.0",SIM_TXREFCLK_SOURCE=3'b0,SIM_RXREFCLK_SOURCE=3'b0,TX_CLK_SOURCE="TXPLL",TX_OVERSAMPLE_MODE="FALSE",TXPLL_COM_CFG=24'b01000010110100000001010,TXPLL_CP_CFG=8'b01101,TXPLL_DIVSEL_FB=2,TXPLL_DIVSEL_OUT=1,TXPLL_DIVSEL_REF=1,TXPLL_DIVSEL45_FB=5,TXPLL_LKDET_CFG=3'b111,TX_CLK25_DIVIDER=7,TXPLL_SATA=2'b0,TX_TDCC_CFG=2'b11,PMA_CAS_CLK_EN="FALSE",POWER_SAVE=10'b0110000,GEN_TXUSRCLK="TRUE",TX_DATA_WIDTH=16,TX_USRCLK_CFG=6'b0,TXOUTCLK_CTRL="TXOUTCLKPMA_DIV2",TXOUTCLK_DLY=10'b0,TX_PMADATA_OPT=1'b0,PMA_TX_CFG=20'b10000000000010000010,TX_BUFFER_USE="TRUE",TX_BYTECLK_CFG=6'b0,TX_EN_RATE_RESET_BUF="TRUE",TX_XCLK_SEL="TXOUT",TX_DLYALIGN_CTRINC=4'b0100,TX_DLYALIGN_LPFINC=4'b0110,TX_DLYALIGN_MONSEL=3'b0,TX_DLYALIGN_OVRDSETTING=8'b10000000,GEARBOX_ENDEC=3'b0,TXGEARBOX_USE="FALSE",TX_DRIVE_MODE="DIRECT",TX_IDLE_ASSERT_DELAY=3'b100,TX_IDLE_DEASSERT_DELAY=3'b010,TXDRIVE_LOOPBACK_HIZ="FALSE",TXDRIVE_LOOPBACK_PD="FALSE",COM_BURST_
VAL=4'b1111,TX_DEEMPH_0=5'b11010,TX_DEEMPH_1=5'b10000,TX_MARGIN_FULL_0=7'b1001110,TX_MARGIN_FULL_1=7'b1001001,TX_MARGIN_FULL_2=7'b1000101,TX_MARGIN_FULL_3=7'b1000010,TX_MARGIN_FULL_4=7'b1000000,TX_MARGIN_LOW_0=7'b1000110,TX_MARGIN_LOW_1=7'b1000100,TX_MARGIN_LOW_2=7'b1000010,TX_MARGIN_LOW_3=7'b1000000,TX_MARGIN_LOW_4=7'b1000000,RX_OVERSAMPLE_MODE="FALSE",RXPLL_COM_CFG=24'b01000010110100000001010,RXPLL_CP_CFG=8'b01101,RXPLL_DIVSEL_FB=2,RXPLL_DIVSEL_OUT=1,RXPLL_DIVSEL_REF=1,RXPLL_DIVSEL45_FB=5,RXPLL_LKDET_CFG=3'b111,RX_CLK25_DIVIDER=7,GEN_RXUSRCLK="TRUE",RX_DATA_WIDTH=16,RXRECCLK_CTRL="RXRECCLKPMA_DIV2",RXRECCLK_DLY=10'b0,RXUSRCLK_DLY=16'b0,AC_CAP_DIS="TRUE",CDR_PH_ADJ_TIME=5'b10100,OOBDETECT_THRESHOLD=3'b011,PMA_CDR_SCAN=27'b110010000000100000001001100,PMA_RX_CFG=25'b010111001110000001001001,RCV_TERM_GND="FALSE",RCV_TERM_VTTRX="TRUE",RX_EN_IDLE_HOLD_CDR="FALSE",RX_EN_IDLE_RESET_FR="TRUE",RX_EN_IDLE_RESET_PH="TRUE",TX_DETECT_RX_CFG=14'b01100000110010,TERMINATION_CTRL=5'b0,TERMINATION_OVRD="FALSE",CM_TRIM=2'b01,P
MA_RXSYNC_CFG=7'b0,PMA_CFG=76'b01000000000000000000000001000000000000000000000000000000000000000011,BGTEST_CFG=2'b0,BIAS_CFG=17'b0,DFE_CAL_TIME=5'b01100,DFE_CFG=8'b011011,RX_EN_IDLE_HOLD_DFE="TRUE",RX_EYE_OFFSET=8'b01001100,RX_EYE_SCANMODE=2'b0,RXPRBSERR_LOOPBACK=1'b0,ALIGN_COMMA_WORD=1,COMMA_10B_ENABLE=10'b1111111111,COMMA_DOUBLE="FALSE",DEC_MCOMMA_DETECT="FALSE",DEC_PCOMMA_DETECT="FALSE",DEC_VALID_COMMA_ONLY="FALSE",MCOMMA_10B_VALUE=10'b1010000011,MCOMMA_DETECT="TRUE",PCOMMA_10B_VALUE=10'b0101111100,PCOMMA_DETECT="TRUE",RX_DECODE_SEQ_MATCH="FALSE",RX_SLIDE_AUTO_WAIT=5,RX_SLIDE_MODE="OFF",SHOW_REALIGN_COMMA="FALSE",RX_LOS_INVALID_INCR=8,RX_LOS_THRESHOLD=128,RX_LOSS_OF_SYNC_FSM="FALSE",RXGEARBOX_USE="FALSE",RX_BUFFER_USE="TRUE",RX_EN_IDLE_RESET_BUF="TRUE",RX_EN_MODE_RESET_BUF="TRUE",RX_EN_RATE_RESET_BUF="TRUE",RX_EN_REALIGN_RESET_BUF="FALSE",RX_EN_REALIGN_RESET_BUF2="FALSE",RX_FIFO_ADDR_MODE="FAST",RX_IDLE_HI_CNT=4'b1000,RX_IDLE_LO_CNT=4'b0,RX_XCLK_SEL="RXREC",RX_DLYALIGN_CTRINC=4'b1110,RX_DLYALIGN_EDGESET=5'
b010,RX_DLYALIGN_LPFINC=4'b1110,RX_DLYALIGN_MONSEL=3'b0,RX_DLYALIGN_OVRDSETTING=8'b10000000,CLK_COR_ADJ_LEN=1,CLK_COR_DET_LEN=1,CLK_COR_INSERT_IDLE_FLAG="FALSE",CLK_COR_KEEP_IDLE="FALSE",CLK_COR_MAX_LAT=16,CLK_COR_MIN_LAT=14,CLK_COR_PRECEDENCE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_1_1=10'b0,CLK_COR_SEQ_1_2=10'b0,CLK_COR_SEQ_1_3=10'b0,CLK_COR_SEQ_1_4=10'b0,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_2_1=10'b0,CLK_COR_SEQ_2_2=10'b0,CLK_COR_SEQ_2_3=10'b0,CLK_COR_SEQ_2_4=10'b0,CLK_COR_SEQ_2_ENABLE=4'b1111,CLK_COR_SEQ_2_USE="FALSE",CLK_CORRECT_USE="FALSE",CHAN_BOND_1_MAX_SKEW=1,CHAN_BOND_2_MAX_SKEW=1,CHAN_BOND_KEEP_ALIGN="FALSE",CHAN_BOND_SEQ_1_1=10'b0,CHAN_BOND_SEQ_1_2=10'b0,CHAN_BOND_SEQ_1_3=10'b0,CHAN_BOND_SEQ_1_4=10'b0,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'b0,CHAN_BOND_SEQ_2_2=10'b0,CHAN_BOND_SEQ_2_3=10'b0,CHAN_BOND_SEQ_2_4=10'b0,CHAN_BOND_SEQ_2_CFG=5'b0,CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_USE="FALSE",CHAN_BOND_SEQ_LEN=1,PCI_EXPRESS_MODE="FALSE",SAS_MAX_COMSAS=52,SAS_MIN_COMSAS=40,SATA
_BURST_VAL=3'b100,SATA_IDLE_VAL=3'b100,SATA_MAX_BURST=8,SATA_MAX_INIT=23,SATA_MAX_WAKE=8,SATA_MIN_BURST=4,SATA_MIN_INIT=13,SATA_MIN_WAKE=4,TRANS_TIME_FROM_P2=12'b0111100,TRANS_TIME_NON_P2=8'b011001,TRANS_TIME_RATE=8'b11111111,TRANS_TIME_TO_P2=10'b01100100>.
WARNING:HDLCompiler:189 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" Line 417: Size mismatch in connection of port <TXDATA_IN>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" Line 469: Size mismatch in connection of port <TXDATA_IN>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" Line 521: Size mismatch in connection of port <TXDATA_IN>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" Line 573: Size mismatch in connection of port <TXDATA_IN>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" Line 625: Size mismatch in connection of port <TXDATA_IN>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" Line 677: Size mismatch in connection of port <TXDATA_IN>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" Line 729: Size mismatch in connection of port <TXDATA_IN>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" Line 780: Size mismatch in connection of port <TXDATA_IN>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" Line 831: Size mismatch in connection of port <TXDATA_IN>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" Line 883: Size mismatch in connection of port <TXDATA_IN>. Formal port size is 16-bit while actual signal size is 1-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v".
        WRAPPER_SIM_GTXRESET_SPEEDUP = 0
        MXDEC = 32'b00000000000000000000000000110010
    Set property "IOB = TRUE" for signal <ccb_rx_iobff_a>.
    Set property "IOB = TRUE" for signal <ccb_rx_iobff_b>.
WARNING:Xst:647 - Input <_ccb_rx<35:34>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 396: Output port <RXDATA_OUT> of the instance <gtx0_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 396: Output port <RXPLLLKDET_OUT> of the instance <gtx0_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 396: Output port <TXN_OUT> of the instance <gtx0_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 396: Output port <TXP_OUT> of the instance <gtx0_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 396: Output port <TXPLLLKDET_OUT> of the instance <gtx0_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 396: Output port <TXRESETDONE_OUT> of the instance <gtx0_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 448: Output port <RXDATA_OUT> of the instance <gtx1_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 448: Output port <RXPLLLKDET_OUT> of the instance <gtx1_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 448: Output port <TXOUTCLK_OUT> of the instance <gtx1_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 448: Output port <TXN_OUT> of the instance <gtx1_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 448: Output port <TXP_OUT> of the instance <gtx1_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 448: Output port <TXPLLLKDET_OUT> of the instance <gtx1_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 448: Output port <TXRESETDONE_OUT> of the instance <gtx1_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 500: Output port <RXDATA_OUT> of the instance <gtx2_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 500: Output port <RXPLLLKDET_OUT> of the instance <gtx2_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 500: Output port <TXOUTCLK_OUT> of the instance <gtx2_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 500: Output port <TXPLLLKDET_OUT> of the instance <gtx2_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 552: Output port <RXDATA_OUT> of the instance <gtx3_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 552: Output port <RXPLLLKDET_OUT> of the instance <gtx3_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 552: Output port <TXOUTCLK_OUT> of the instance <gtx3_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 552: Output port <TXPLLLKDET_OUT> of the instance <gtx3_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 604: Output port <RXDATA_OUT> of the instance <gtx4_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 604: Output port <RXPRBSERR_OUT> of the instance <gtx4_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 604: Output port <RXPLLLKDET_OUT> of the instance <gtx4_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 604: Output port <RXRESETDONE_OUT> of the instance <gtx4_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 604: Output port <TXOUTCLK_OUT> of the instance <gtx4_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 604: Output port <TXPLLLKDET_OUT> of the instance <gtx4_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 656: Output port <RXDATA_OUT> of the instance <gtx7_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 656: Output port <RXPRBSERR_OUT> of the instance <gtx7_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 656: Output port <RXPLLLKDET_OUT> of the instance <gtx7_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 656: Output port <RXRESETDONE_OUT> of the instance <gtx7_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 656: Output port <TXOUTCLK_OUT> of the instance <gtx7_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 656: Output port <TXPLLLKDET_OUT> of the instance <gtx7_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 708: Output port <RXDATA_OUT> of the instance <gtx8_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 708: Output port <RXPLLLKDET_OUT> of the instance <gtx8_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 708: Output port <TXOUTCLK_OUT> of the instance <gtx8_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 708: Output port <TXPLLLKDET_OUT> of the instance <gtx8_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 759: Output port <RXDATA_OUT> of the instance <gtx9_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 759: Output port <RXPLLLKDET_OUT> of the instance <gtx9_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 759: Output port <TXOUTCLK_OUT> of the instance <gtx9_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 759: Output port <TXPLLLKDET_OUT> of the instance <gtx9_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 810: Output port <RXDATA_OUT> of the instance <gtx10_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 810: Output port <RXPLLLKDET_OUT> of the instance <gtx10_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 810: Output port <TXOUTCLK_OUT> of the instance <gtx10_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 810: Output port <TXPLLLKDET_OUT> of the instance <gtx10_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 862: Output port <RXDATA_OUT> of the instance <gtx11_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 862: Output port <RXPLLLKDET_OUT> of the instance <gtx11_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 862: Output port <TXOUTCLK_OUT> of the instance <gtx11_Fiber_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/JerryX/OTMB/PRBS_LED/Top.v" line 862: Output port <TXPLLLKDET_OUT> of the instance <gtx11_Fiber_i> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <state>.
    Found 8-bit register for signal <latched_error>.
    Found 3-bit register for signal <ccb_cmd_dec>.
    Found 1-bit register for signal <ttc_bx0_dec_sync1>.
    Found 1-bit register for signal <ttc_resync_sync1>.
    Found 1-bit register for signal <ttc_bxreset_sync1>.
    Found 1-bit register for signal <ttc_resync_sync>.
    Found 1-bit register for signal <ttc_bxreset_sync>.
    Found 8-bit register for signal <blinker>.
    Found 34-bit register for signal <ccb_rx_iobff_a>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 25                                             |
    | Inputs             | 8                                              |
    | Outputs            | 13                                             |
    | Clock              | clk40 (rising_edge)                            |
    | Reset              | ttc_resync_sync (positive)                     |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <PRBS_error_inject>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <n0029> created at line 225
    Found 32-bit comparator greater for signal <n0034> created at line 247
    Found 32-bit comparator greater for signal <n0039> created at line 270
    Found 32-bit comparator greater for signal <n0043> created at line 284
    Found 32-bit comparator greater for signal <n0046> created at line 298
    Summary:
	inferred  58 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   5 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <Top> synthesized.

Synthesizing Unit <strobe_converter>.
    Related source file is "/home/cscdev/JerryX/OTMB/PRBS_LED/strobe_converter.v".
    Found 1-bit register for signal <out>.
    Found 1-bit register for signal <in_prev>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <strobe_converter> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "/home/cscdev/JerryX/OTMB/PRBS_LED/clock_divider.v".
        DIVISOR = 28'b0000001111010000100100000000
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_4_o_add_1_OUT> created at line 34.
    Found 28-bit comparator greater for signal <n0001> created at line 35
    Found 28-bit comparator greater for signal <counter[27]_GND_4_o_LessThan_5_o> created at line 38
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clock_divider> synthesized.

Synthesizing Unit <counter>.
    Related source file is "/home/cscdev/JerryX/OTMB/PRBS_LED/counter.v".
    Found 32-bit register for signal <out>.
    Found 32-bit adder for signal <out[0]_GND_5_o_add_1_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <counter> synthesized.

Synthesizing Unit <counter_noover>.
    Related source file is "/home/cscdev/JerryX/OTMB/PRBS_LED/counter_noover.v".
    Found 2-bit register for signal <out>.
    Found 2-bit adder for signal <out[1]_GND_6_o_add_1_OUT> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_noover> synthesized.

Synthesizing Unit <Fiber_gtx>.
    Related source file is "/home/cscdev/JerryX/OTMB/PRBS_LED/fiber_gtx.v".
        GTX_SIM_GTXRESET_SPEEDUP = 0
        GTX_TX_CLK_SOURCE = "TXPLL"
        GTX_POWER_SAVE = 10'b0000110000
    Summary:
	no macro.
Unit <Fiber_gtx> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 2-bit adder                                           : 4
 28-bit adder                                          : 1
 32-bit adder                                          : 1
# Registers                                            : 18
 1-bit register                                        : 8
 2-bit register                                        : 4
 28-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 34-bit register                                       : 1
 8-bit register                                        : 2
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 7
 28-bit comparator greater                             : 2
 32-bit comparator greater                             : 5
# Multiplexers                                         : 4
 2-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <blinker_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <blinker_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_9> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_11> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_13> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_14> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_15> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_16> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_17> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_18> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_19> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_25> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_31> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_32> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_33> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <latched_error_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <latched_error_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <latched_error_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <latched_error_0> of sequential type is unconnected in block <Top>.

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clock_divider> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <out>: 1 register on signal <out>.
Unit <counter> synthesized (advanced).
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_9> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_11> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_13> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_14> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_15> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_16> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_17> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_18> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_19> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_25> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_31> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_32> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ccb_rx_iobff_a_33> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <blinker_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <blinker_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <latched_error_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <latched_error_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <latched_error_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <latched_error_0> of sequential type is unconnected in block <Top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 2-bit adder                                           : 4
# Counters                                             : 2
 28-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 36
 Flip-Flops                                            : 36
# Comparators                                          : 7
 28-bit comparator greater                             : 2
 32-bit comparator greater                             : 5
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 0000
 00001 | 0001
 00010 | 0010
 00011 | 0011
 00100 | 0100
 00101 | 0101
 00110 | 0110
 00111 | 0111
 01000 | 1000
-------------------

Optimizing unit <Top> ...
WARNING:Xst:1293 - FF/Latch <clk40_display/counter_22> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk40_display/counter_23> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk40_display/counter_24> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk40_display/counter_25> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk40_display/counter_26> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk40_display/counter_27> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <blinker_7> in Unit <Top> is equivalent to the following 5 FFs/Latches, which will be removed : <blinker_6> <blinker_5> <blinker_4> <blinker_1> <blinker_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

Processing Unit <Top> :
	Found 2-bit shift register for signal <ttc_bxreset_sync>.
	Found 2-bit shift register for signal <ttc_resync_sync>.
Unit <Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 313
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 52
#      LUT2                        : 15
#      LUT3                        : 3
#      LUT4                        : 13
#      LUT5                        : 67
#      LUT6                        : 14
#      MUXCY                       : 88
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 54
# FlipFlops/Latches                : 88
#      FD                          : 15
#      FDC                         : 8
#      FDCE                        : 8
#      FDE                         : 2
#      FDR                         : 54
#      LD                          : 1
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 53
#      IBUF                        : 27
#      IBUFDS                      : 1
#      IBUFDS_GTXE1                : 1
#      OBUF                        : 24
# GigabitIOs                       : 10
#      GTXE1                       : 10

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-2 


Slice Logic Utilization: 
 Number of Slice Registers:              81  out of  301440     0%  
 Number of Slice LUTs:                  170  out of  150720     0%  
    Number used as Logic:               168  out of  150720     0%  
    Number used as Memory:                2  out of  58400     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    172
   Number with an unused Flip Flop:      91  out of    172    52%  
   Number with an unused LUT:             2  out of    172     1%  
   Number of fully used LUT-FF pairs:    79  out of    172    45%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          97
 Number of bonded IOBs:                  53  out of    600     8%  
    IOB Flip Flops/Latches:               7

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
_n0176(_n01761:O)                  | NONE(*)(PRBS_error_inject)| 1     |
clk40p                             | IBUFDS+BUFG               | 37    |
clk40_display/clock_out            | BUFG                      | 33    |
txoutclk                           | BUFG                      | 19    |
-----------------------------------+---------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.341ns (Maximum Frequency: 427.095MHz)
   Minimum input arrival time before clock: 0.992ns
   Maximum output required time after clock: 2.137ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk40p'
  Clock period: 2.341ns (frequency: 427.095MHz)
  Total number of paths / destination ports: 1066 / 52
-------------------------------------------------------------------------
Delay:               2.341ns (Levels of Logic = 7)
  Source:            clk40_display/counter_8 (FF)
  Destination:       clk40_display/clock_out (FF)
  Source Clock:      clk40p rising
  Destination Clock: clk40p rising

  Data Path: clk40_display/counter_8 to clk40_display/clock_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.317   0.717  clk40_display/counter_8 (clk40_display/counter_8)
     LUT5:I0->O            1   0.061   0.000  clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_lut<0> (clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.248   0.000  clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<0> (clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.017   0.000  clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<1> (clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.017   0.000  clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<2> (clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.017   0.000  clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<3> (clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           1   0.190   0.339  clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<4> (clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<4>)
     INV:I->O              1   0.079   0.339  clk40_display/Mcompar_counter[27]_GND_4_o_LessThan_5_o_cy<4>_inv1_INV_0 (clk40_display/counter[27]_GND_4_o_LessThan_5_o)
     FD:D                     -0.002          clk40_display/clock_out
    ----------------------------------------
    Total                      2.341ns (0.946ns logic, 1.395ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk40_display/clock_out'
  Clock period: 1.697ns (frequency: 589.224MHz)
  Total number of paths / destination ports: 529 / 33
-------------------------------------------------------------------------
Delay:               1.697ns (Levels of Logic = 33)
  Source:            boot_up_counter/out_31 (FF)
  Destination:       boot_up_counter/out_0 (FF)
  Source Clock:      clk40_display/clock_out rising
  Destination Clock: clk40_display/clock_out rising

  Data Path: boot_up_counter/out_31 to boot_up_counter/out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.317   0.339  boot_up_counter/out_31 (boot_up_counter/out_31)
     INV:I->O              1   0.079   0.000  boot_up_counter/Mcount_out_lut<0>_INV_0 (boot_up_counter/Mcount_out_lut<0>)
     MUXCY:S->O            1   0.248   0.000  boot_up_counter/Mcount_out_cy<0> (boot_up_counter/Mcount_out_cy<0>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<1> (boot_up_counter/Mcount_out_cy<1>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<2> (boot_up_counter/Mcount_out_cy<2>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<3> (boot_up_counter/Mcount_out_cy<3>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<4> (boot_up_counter/Mcount_out_cy<4>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<5> (boot_up_counter/Mcount_out_cy<5>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<6> (boot_up_counter/Mcount_out_cy<6>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<7> (boot_up_counter/Mcount_out_cy<7>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<8> (boot_up_counter/Mcount_out_cy<8>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<9> (boot_up_counter/Mcount_out_cy<9>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<10> (boot_up_counter/Mcount_out_cy<10>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<11> (boot_up_counter/Mcount_out_cy<11>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<12> (boot_up_counter/Mcount_out_cy<12>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<13> (boot_up_counter/Mcount_out_cy<13>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<14> (boot_up_counter/Mcount_out_cy<14>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<15> (boot_up_counter/Mcount_out_cy<15>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<16> (boot_up_counter/Mcount_out_cy<16>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<17> (boot_up_counter/Mcount_out_cy<17>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<18> (boot_up_counter/Mcount_out_cy<18>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<19> (boot_up_counter/Mcount_out_cy<19>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<20> (boot_up_counter/Mcount_out_cy<20>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<21> (boot_up_counter/Mcount_out_cy<21>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<22> (boot_up_counter/Mcount_out_cy<22>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<23> (boot_up_counter/Mcount_out_cy<23>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<24> (boot_up_counter/Mcount_out_cy<24>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<25> (boot_up_counter/Mcount_out_cy<25>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<26> (boot_up_counter/Mcount_out_cy<26>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<27> (boot_up_counter/Mcount_out_cy<27>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<28> (boot_up_counter/Mcount_out_cy<28>)
     MUXCY:CI->O           1   0.017   0.000  boot_up_counter/Mcount_out_cy<29> (boot_up_counter/Mcount_out_cy<29>)
     MUXCY:CI->O           0   0.017   0.000  boot_up_counter/Mcount_out_cy<30> (boot_up_counter/Mcount_out_cy<30>)
     XORCY:CI->O           1   0.204   0.000  boot_up_counter/Mcount_out_xor<31> (Result<31>)
     FDR:D                    -0.002          boot_up_counter/out_0
    ----------------------------------------
    Total                      1.697ns (1.358ns logic, 0.339ns route)
                                       (80.0% logic, 20.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'txoutclk'
  Clock period: 1.726ns (frequency: 579.492MHz)
  Total number of paths / destination ports: 37 / 28
-------------------------------------------------------------------------
Delay:               1.726ns (Levels of Logic = 1)
  Source:            ttc_bxreset_sync (FF)
  Destination:       latched_error_7 (FF)
  Source Clock:      txoutclk rising
  Destination Clock: txoutclk rising

  Data Path: ttc_bxreset_sync to latched_error_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.317   0.571  ttc_bxreset_sync (ttc_bxreset_sync)
     LUT5:I1->O           14   0.061   0.411  PRBS_reset1 (PRBS_reset)
     FDC:CLR                   0.365          latched_error_7
    ----------------------------------------
    Total                      1.726ns (0.743ns logic, 0.983ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_n0176'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.758ns (Levels of Logic = 2)
  Source:            inject (PAD)
  Destination:       PRBS_error_inject (LATCH)
  Destination Clock: _n0176 falling

  Data Path: inject to PRBS_error_inject
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.694  inject_IBUF (inject_IBUF)
     LUT6:I1->O            1   0.061   0.000  state[0]_PRBS_error_inject_Select_112_o1 (state[0]_PRBS_error_inject_Select_112_o)
     LD:D                     -0.044          PRBS_error_inject
    ----------------------------------------
    Total                      0.758ns (0.064ns logic, 0.694ns route)
                                       (8.4% logic, 91.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk40p'
  Total number of paths / destination ports: 12 / 11
-------------------------------------------------------------------------
Offset:              0.992ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       state_FSM_FFd3 (FF)
  Destination Clock: clk40p rising

  Data Path: reset to state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.003   0.717  reset_IBUF (reset_IBUF)
     LUT5:I0->O            1   0.061   0.000  state_FSM_FFd3-In3_G (N9)
     MUXF7:I1->O           1   0.211   0.000  state_FSM_FFd3-In3 (state_FSM_FFd3-In)
     FDC:D                    -0.002          state_FSM_FFd3
    ----------------------------------------
    Total                      0.992ns (0.275ns logic, 0.717ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk40p'
  Total number of paths / destination ports: 48 / 8
-------------------------------------------------------------------------
Offset:              2.137ns (Levels of Logic = 3)
  Source:            state_FSM_FFd1 (FF)
  Destination:       led_fp<4> (PAD)
  Source Clock:      clk40p rising

  Data Path: state_FSM_FFd1 to led_fp<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.317   0.644  state_FSM_FFd1 (state_FSM_FFd1)
     LUT4:I0->O            4   0.061   0.711  led_fp<3>11 (led_fp<3>1)
     LUT5:I0->O            1   0.061   0.339  led_fp<5>1 (led_fp_4_OBUF)
     OBUF:I->O                 0.003          led_fp_4_OBUF (led_fp<4>)
    ----------------------------------------
    Total                      2.137ns (0.442ns logic, 1.695ns route)
                                       (20.7% logic, 79.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk40_display/clock_out'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.277ns (Levels of Logic = 2)
  Source:            blinker_7 (FF)
  Destination:       led_fp<4> (PAD)
  Source Clock:      clk40_display/clock_out rising

  Data Path: blinker_7 to led_fp<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.317   0.557  blinker_7 (blinker_7)
     LUT5:I2->O            1   0.061   0.339  led_fp<5>1 (led_fp_4_OBUF)
     OBUF:I->O                 0.003          led_fp_4_OBUF (led_fp<4>)
    ----------------------------------------
    Total                      1.277ns (0.381ns logic, 0.896ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'txoutclk'
  Total number of paths / destination ports: 12 / 8
-------------------------------------------------------------------------
Offset:              1.298ns (Levels of Logic = 2)
  Source:            counter_noover_2/out_1 (FF)
  Destination:       led_fp<4> (PAD)
  Source Clock:      txoutclk rising

  Data Path: counter_noover_2/out_1 to led_fp<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.317   0.578  counter_noover_2/out_1 (counter_noover_2/out_1)
     LUT5:I1->O            1   0.061   0.339  led_fp<5>1 (led_fp_4_OBUF)
     OBUF:I->O                 0.003          led_fp_4_OBUF (led_fp<4>)
    ----------------------------------------
    Total                      1.298ns (0.381ns logic, 0.917ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock _n0176
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk40p         |         |         |    1.152|         |
txoutclk       |         |         |    0.944|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk40_display/clock_out
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clk40_display/clock_out|    1.697|         |         |         |
clk40p                 |    1.873|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk40p
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
clk40_display/clock_out|    3.075|         |         |         |
clk40p                 |    2.341|         |         |         |
txoutclk               |    1.038|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock txoutclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk40p         |    1.927|         |         |         |
txoutclk       |    1.726|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 0.89 secs
 
--> 


Total memory usage is 513152 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   90 (   0 filtered)
Number of infos    :   51 (   0 filtered)

