Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.09 s | Elapsed : 0.00 / 0.00 s
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : top.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../rtl/ide.v" in library work
Compiling verilog file "../../rtl/uart.v" in library work
Module <ide> compiled
Compiling verilog file "../../rtl/ram_256x12.v" in library work
Module <uart> compiled
Compiling verilog file "../../rtl/ide_disk.v" in library work
Module <ram_256x12> compiled
Compiling verilog file "../../rtl/brg.v" in library work
Module <ide_disk> compiled
Compiling verilog file "../../rtl/pdp8_tt.v" in library work
Module <brg> compiled
Compiling verilog file "../../rtl/pdp8_rf.v" in library work
Module <pdp8_tt> compiled
Compiling verilog file "../../rtl/pdp8_kw.v" in library work
Module <pdp8_rf> compiled
Compiling verilog file "../../rtl/pdp8_ram.v" in library work
Module <pdp8_kw> compiled
Compiling verilog file "../../rtl/pdp8_io.v" in library work
Module <pdp8_ram> compiled
Compiling verilog file "../../rtl/pdp8.v" in library work
Module <pdp8_io> compiled
Compiling verilog file "../../rtl/debounce.v" in library work
Module <pdp8> compiled
Compiling verilog file "../../rtl/top.v" in library work
Module <debounce> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <debounce> in library <work>.

Analyzing hierarchy for module <pdp8> in library <work> with parameters.
	E3 = "1011"
	E2 = "1010"
	E1 = "1001"
	F1 = "0001"
	F0 = "0000"
	D1 = "0101"
	D0 = "0100"
	F2 = "0010"
	E0 = "1000"
	D3 = "0111"
	D2 = "0110"
	H0 = "1100"
	F3 = "0011"

Analyzing hierarchy for module <pdp8_io> in library <work>.

Analyzing hierarchy for module <pdp8_ram> in library <work>.

Analyzing hierarchy for module <pdp8_kw> in library <work> with parameters.
	F1 = "0001"
	F0 = "0000"
	F3 = "0011"
	F2 = "0010"

Analyzing hierarchy for module <pdp8_tt> in library <work> with parameters.
	F0 = "0000"
	F2 = "0010"
	F3 = "0011"
	F1 = "0001"

Analyzing hierarchy for module <pdp8_rf> in library <work> with parameters.
	DB_next_xfer_read = "0101"
	DB_next_xfer_incr = "0110"
	DB_idle = "0000"
	DB_start_xfer2 = "0010"
	DB_start_xfer1 = "0001"
	DB_read_new_page = "1101"
	DRE_bit = "010000000000"
	DB_write_old_page = "1111"
	DB_start_xfer3 = "0011"
	F0 = "0000"
	EIE_bit = "000100000000"
	DRL_bit = "000000000100"
	F3 = "0011"
	F2 = "0010"
	F1 = "0001"
	PCA_bit = "100000000000"
	NXD_bit = "000000000010"
	MEX_bit = "000000111000"
	WC_ADDR = "000111111101000"
	PIE_bit = "000010000000"
	PER_bit = "000000000001"
	WLS_bit = "001000000000"
	DB_begin_xfer_write = "0111"
	CIE_bit = "000001000000"
	CA_ADDR = "000111111101001"
	DB_done_xfer = "1001"
	DB_check_xfer_write = "1000"
	DB_check_xfer_read = "0100"
	DB_done_xfer3 = "1100"
	DB_done_xfer2 = "1011"
	DB_done_xfer1 = "1010"

Analyzing hierarchy for module <brg> in library <work> with parameters.
	SYS_CLK = "10111110101111000010000000"
	RX_CLK_DIV = "00000000000000000000000010100010"
	BAUD = "0010010110000000"
	TX_CLK_DIV = "00000000000000000000101000101100"

Analyzing hierarchy for module <uart> in library <work>.

Analyzing hierarchy for module <ram_256x12> in library <work>.

Analyzing hierarchy for module <ide_disk> in library <work> with parameters.
	IDE_STATUS_IDX = "00000000000000000000000000000001"
	ATA_ALTER = "01110"
	ATA_CMD_WRITE = "0000000000110000"
	ATA_CMD_READ = "0000000000100000"
	ATA_CYLLOW = "10100"
	ATA_CYLHIGH = "10101"
	ATA_COMMAND = "10111"
	ATA_DEVCTRL = "01110"
	ATA_DATA = "10000"
	ATA_FEATURE = "10001"
	ATA_ERROR = "10001"
	ATA_DRVHEAD = "10110"
	ATA_SECNUM = "10011"
	ATA_SECCNT = "10010"
	IDE_STATUS_CORR = "00000000000000000000000000000010"
	IDE_STATUS_BSY = "00000000000000000000000000000111"
	ATA_STATUS = "10111"
	IDE_STATUS_DRQ = "00000000000000000000000000000011"
	IDE_STATUS_DRDY = "00000000000000000000000000000110"
	IDE_STATUS_ERR = "00000000000000000000000000000000"
	IDE_STATUS_DWF = "00000000000000000000000000000101"
	IDE_STATUS_DSC = "00000000000000000000000000000100"
	init0 = "00001"
	init11 = "01100"
	init10 = "01011"
	init1 = "00010"
	init3 = "00100"
	init2 = "00011"
	init6 = "00111"
	init5 = "00110"
	init4 = "00101"
	init8 = "01001"
	init7 = "01000"
	last1 = "10010"
	last0 = "10001"
	init9 = "01010"
	last3 = "10100"
	last2 = "10011"
	ready = "00000"
	read1 = "01110"
	read0 = "01101"
	wait1 = "10110"
	wait0 = "10101"
	write1 = "10000"
	write0 = "01111"

Analyzing hierarchy for module <ide> in library <work> with parameters.
	idle = "000"
	s2 = "011"
	s1 = "010"
	s0 = "001"
	s4 = "101"
	s3 = "100"

Building hierarchy successfully finished.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 
Analyzing module <pdp8> in library <work>.
	F0 = 4'b0000
	F1 = 4'b0001
	F2 = 4'b0010
	F3 = 4'b0011
	D0 = 4'b0100
	D1 = 4'b0101
	D2 = 4'b0110
	D3 = 4'b0111
	E0 = 4'b1000
	E1 = 4'b1001
	E2 = 4'b1010
	E3 = 4'b1011
	H0 = 4'b1100
Module <pdp8> is correct for synthesis.
 
Analyzing module <pdp8_io> in library <work>.
Module <pdp8_io> is correct for synthesis.
 
Analyzing module <pdp8_kw> in library <work>.
	F0 = 4'b0000
	F1 = 4'b0001
	F2 = 4'b0010
	F3 = 4'b0011
Module <pdp8_kw> is correct for synthesis.
 
Analyzing module <pdp8_tt> in library <work>.
	F0 = 4'b0000
	F1 = 4'b0001
	F2 = 4'b0010
	F3 = 4'b0011
Module <pdp8_tt> is correct for synthesis.
 
Analyzing module <brg> in library <work>.
	SYS_CLK = 26'b10111110101111000010000000
	BAUD = 16'b0010010110000000
	RX_CLK_DIV = 32'b00000000000000000000000010100010
	TX_CLK_DIV = 32'b00000000000000000000101000101100
Module <brg> is correct for synthesis.
 
Analyzing module <uart> in library <work>.
Module <uart> is correct for synthesis.
 
Analyzing module <pdp8_rf> in library <work>.
	F0 = 4'b0000
	F1 = 4'b0001
	F2 = 4'b0010
	F3 = 4'b0011
	PCA_bit = 12'b100000000000
	DRE_bit = 12'b010000000000
	WLS_bit = 12'b001000000000
	EIE_bit = 12'b000100000000
	PIE_bit = 12'b000010000000
	CIE_bit = 12'b000001000000
	MEX_bit = 12'b000000111000
	DRL_bit = 12'b000000000100
	NXD_bit = 12'b000000000010
	PER_bit = 12'b000000000001
	WC_ADDR = 15'b000111111101000
	CA_ADDR = 15'b000111111101001
	DB_idle = 4'b0000
	DB_start_xfer1 = 4'b0001
	DB_start_xfer2 = 4'b0010
	DB_start_xfer3 = 4'b0011
	DB_check_xfer_read = 4'b0100
	DB_next_xfer_read = 4'b0101
	DB_next_xfer_incr = 4'b0110
	DB_begin_xfer_write = 4'b0111
	DB_check_xfer_write = 4'b1000
	DB_done_xfer = 4'b1001
	DB_done_xfer1 = 4'b1010
	DB_done_xfer2 = 4'b1011
	DB_done_xfer3 = 4'b1100
	DB_read_new_page = 4'b1101
	DB_write_old_page = 4'b1111
Module <pdp8_rf> is correct for synthesis.
 
Analyzing module <ram_256x12> in library <work>.
Module <ram_256x12> is correct for synthesis.
 
Analyzing module <ide_disk> in library <work>.
	ready = 5'b00000
	init0 = 5'b00001
	init1 = 5'b00010
	init2 = 5'b00011
	init3 = 5'b00100
	init4 = 5'b00101
	init5 = 5'b00110
	init6 = 5'b00111
	init7 = 5'b01000
	init8 = 5'b01001
	init9 = 5'b01010
	init10 = 5'b01011
	init11 = 5'b01100
	read0 = 5'b01101
	read1 = 5'b01110
	write0 = 5'b01111
	write1 = 5'b10000
	last0 = 5'b10001
	last1 = 5'b10010
	last2 = 5'b10011
	last3 = 5'b10100
	wait0 = 5'b10101
	wait1 = 5'b10110
	ATA_ALTER = 5'b01110
	ATA_DEVCTRL = 5'b01110
	ATA_DATA = 5'b10000
	ATA_ERROR = 5'b10001
	ATA_FEATURE = 5'b10001
	ATA_SECCNT = 5'b10010
	ATA_SECNUM = 5'b10011
	ATA_CYLLOW = 5'b10100
	ATA_CYLHIGH = 5'b10101
	ATA_DRVHEAD = 5'b10110
	ATA_STATUS = 5'b10111
	ATA_COMMAND = 5'b10111
	IDE_STATUS_BSY = 32'sb00000000000000000000000000000111
	IDE_STATUS_DRDY = 32'sb00000000000000000000000000000110
	IDE_STATUS_DWF = 32'sb00000000000000000000000000000101
	IDE_STATUS_DSC = 32'sb00000000000000000000000000000100
	IDE_STATUS_DRQ = 32'sb00000000000000000000000000000011
	IDE_STATUS_CORR = 32'sb00000000000000000000000000000010
	IDE_STATUS_IDX = 32'sb00000000000000000000000000000001
	IDE_STATUS_ERR = 32'sb00000000000000000000000000000000
	ATA_CMD_READ = 16'b0000000000100000
	ATA_CMD_WRITE = 16'b0000000000110000
Module <ide_disk> is correct for synthesis.
 
Analyzing module <ide> in library <work>.
	idle = 3'b000
	s0 = 3'b001
	s1 = 3'b010
	s2 = 3'b011
	s3 = 3'b100
	s4 = 3'b101
Module <ide> is correct for synthesis.
 
Analyzing module <pdp8_ram> in library <work>.
Module <pdp8_ram> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:1304 - Contents of register <is_write> in unit <pdp8_rf> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <PEF> in unit <pdp8_rf> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <NXD> in unit <pdp8_rf> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <WLS> in unit <pdp8_rf> never changes during circuit operation. The register is replaced by logic.

Synthesizing Unit <debounce>.
    Related source file is "../../rtl/debounce.v".
    Found 15-bit up counter for signal <clkdiv>.
    Found 10-bit register for signal <hold>.
    Found 1-bit register for signal <onetime>.
    Found 1-bit register for signal <slowclk>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <pdp8>.
    Related source file is "../../rtl/pdp8.v".
WARNING:Xst:646 - Signal <fetch> is assigned but never used.
WARNING:Xst:646 - Signal <execute> is assigned but never used.
WARNING:Xst:646 - Signal <deferred> is assigned but never used.
    Found 8x8-bit ROM for signal <$AUX_15>.
    Found 4x1-bit ROM for signal <$mux0005>.
    Found 4-bit register for signal <state>.
    Found 12-bit register for signal <mb>.
    Found 12-bit adder for signal <$add0000> created at line 475.
    Found 12-bit adder carry out for signal <$addsub0000> created at line 418.
    Found 12-bit adder carry out for signal <$addsub0001> created at line 418.
    Found 13-bit adder for signal <$AUX_14>.
    Found 13-bit adder for signal <$AUX_6>.
    Found 3-bit 4-to-1 multiplexer for signal <$mux0022>.
    Found 12-bit adder for signal <$share0000> created at line 558.
    Found 1-bit xor2 for signal <$xor0059> created at line 345.
    Found 12-bit register for signal <ac>.
    Found 3-bit register for signal <DF>.
    Found 15-bit register for signal <ea>.
    Found 3-bit register for signal <IB>.
    Found 1-bit register for signal <IB_pending>.
    Found 3-bit register for signal <IF>.
    Found 1-bit register for signal <interrupt>.
    Found 1-bit register for signal <interrupt_cycle>.
    Found 1-bit register for signal <interrupt_enable>.
    Found 1-bit register for signal <interrupt_inhibit_clear>.
    Found 2-bit register for signal <interrupt_inhibit_delay>.
    Found 1-bit register for signal <interrupt_inhibit_ib>.
    Found 1-bit register for signal <interrupt_inhibit_ion>.
    Found 1-bit register for signal <interrupt_inhibit_ub>.
    Found 1-bit register for signal <interrupt_skip>.
    Found 3-bit register for signal <ir>.
    Found 1-bit register for signal <ir_i_flag>.
    Found 1-bit register for signal <ir_z_flag>.
    Found 1-bit register for signal <l>.
    Found 12-bit register for signal <mq>.
    Found 4-bit 4-to-1 multiplexer for signal <next_state>.
    Found 12-bit register for signal <pc>.
    Found 1-bit register for signal <run>.
    Found 7-bit register for signal <SF>.
    Found 1-bit register for signal <UB>.
    Found 1-bit register for signal <UB_pending>.
    Found 1-bit register for signal <UF>.
    Found 1-bit register for signal <UI>.
    Summary:
	inferred   2 ROM(s).
	inferred 105 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   7 Multiplexer(s).
Unit <pdp8> synthesized.


Synthesizing Unit <pdp8_ram>.
    Related source file is "../../rtl/pdp8_ram.v".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:647 - Input <reset> is never used.
    Found 16-bit tristate buffer for signal <$mux0000>.
    Summary:
	inferred  16 Tristate(s).
Unit <pdp8_ram> synthesized.


Synthesizing Unit <pdp8_kw>.
    Related source file is "../../rtl/pdp8_kw.v".
WARNING:Xst:647 - Input <mb<11:3>> is never used.
    Found 4x1-bit ROM for signal <io_selected>.
    Found 1-bit register for signal <kw_clk_en>.
    Found 12-bit up counter for signal <kw_ctr>.
    Found 1-bit register for signal <kw_flag>.
    Found 1-bit register for signal <kw_int_en>.
    Found 1-bit register for signal <kw_src_clk>.
    Found 2-bit up counter for signal <kw_src_ctr>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <pdp8_kw> synthesized.


Synthesizing Unit <brg>.
    Related source file is "../../rtl/brg.v".
    Found 1-bit register for signal <tx_baud_clk>.
    Found 1-bit register for signal <rx_baud_clk>.
    Found 13-bit up counter for signal <rx_clk_div>.
    Found 13-bit up counter for signal <tx_clk_div>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <brg> synthesized.


Synthesizing Unit <uart>.
    Related source file is "../../rtl/uart.v".
WARNING:Xst:647 - Input <clk> is never used.
WARNING:Xst:646 - Signal <tx_over_run> is assigned but never used.
WARNING:Xst:646 - Signal <rx_frame_err> is assigned but never used.
WARNING:Xst:646 - Signal <rx_over_run> is assigned but never used.
    Found finite state machine <FSM_0> for signal <rx_uld>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | rx_clk (rising_edge)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <tx_ld>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | tx_clk (rising_edge)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <rx_data>.
    Found 1-bit register for signal <tx_empty>.
    Found 1-bit register for signal <tx_out>.
    Found 1-bit register for signal <rx_empty>.
    Found 4-bit adder for signal <$addsub0000> created at line 161.
    Found 4-bit comparator greatequal for signal <$cmp_ge0000> created at line 164.
    Found 4-bit comparator lessequal for signal <$cmp_le0000> created at line 164.
    Found 1-bit register for signal <rx_busy>.
    Found 4-bit register for signal <rx_cnt>.
    Found 1-bit register for signal <rx_d1>.
    Found 1-bit register for signal <rx_d2>.
    Found 8-bit register for signal <rx_reg>.
    Found 4-bit up counter for signal <rx_sample_cnt>.
    Found 4-bit up counter for signal <tx_cnt>.
    Found 8-bit register for signal <tx_reg>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <uart> synthesized.


Synthesizing Unit <ram_256x12>.
    Related source file is "../../rtl/ram_256x12.v".
WARNING:Xst:647 - Input <reset> is never used.
    Found 256x12-bit single-port distributed RAM for signal <ram>.
    -----------------------------------------------------------------------
    | ram_style          | Auto                                |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 12-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
INFO:Xst:1442 - HDL ADVISOR - The RAM contents appears to be read asynchronously. A synchronous read would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    Summary:
	inferred   1 RAM(s).
Unit <ram_256x12> synthesized.


Synthesizing Unit <ide>.
    Related source file is "../../rtl/ide.v".
    Found finite state machine <FSM_2> for signal <ata_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <ata_out>.
    Found 16-bit tristate buffer for signal <ide_data_bus>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <ide> synthesized.


Synthesizing Unit <pdp8_tt>.
    Related source file is "../../rtl/pdp8_tt.v".
WARNING:Xst:647 - Input <mb<11:3>> is never used.
WARNING:Xst:646 - Signal <tto_empty> is assigned but never used.
    Found finite state machine <FSM_3> for signal <tto_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <tti_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x1-bit ROM for signal <$mux0003>.
    Found 1-bit 4-to-1 multiplexer for signal <io_skip>.
    Found 1-bit register for signal <rx_int>.
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <tx_int>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pdp8_tt> synthesized.


Synthesizing Unit <ide_disk>.
    Related source file is "../../rtl/ide_disk.v".
WARNING:Xst:1305 - Output <ide_error> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <ata_out<15:12>> is assigned but never used.
WARNING:Xst:646 - Signal <err> is assigned but never used.
    Found finite state machine <FSM_5> for signal <ide_state>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 49                                             |
    | Inputs             | 8                                              |
    | Outputs            | 21                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <done>.
    Found 8-bit up counter for signal <offset>.
    Found 8-bit up counter for signal <wc>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <ide_disk> synthesized.


Synthesizing Unit <pdp8_rf>.
    Related source file is "../../rtl/pdp8_rf.v".
WARNING:Xst:647 - Input <mb<11:3>> is never used.
WARNING:Xst:646 - Signal <db_done> is assigned but never used.
WARNING:Xst:646 - Signal <ide_error> is assigned but never used.
WARNING:Xst:646 - Signal <PEF> is assigned but never used.
WARNING:Xst:646 - Signal <buffer_rd> is assigned but never used.
WARNING:Xst:646 - Signal <active> is assigned but never used.
    Found finite state machine <FSM_6> for signal <db_state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 33                                             |
    | Inputs             | 8                                              |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x1-bit ROM for signal <$mux0018> created at line 594.
    Found 12-bit 4-to-1 multiplexer for signal <io_data_out>.
    Found 1-bit 4-to-1 multiplexer for signal <io_skip>.
    Found 12-bit adder for signal <$add0001> created at line 885.
    Found 12-bit adder for signal <$addsub0000> created at line 906.
    Found 15-bit adder for signal <$addsub0001> created at line 905.
    Found 20-bit adder for signal <$addsub0002> created at line 904.
    Found 1-bit 4-to-1 multiplexer for signal <$mux0015>.
    Found 1-bit 4-to-1 multiplexer for signal <$mux0016>.
    Found 1-bit register for signal <buffer_dirty>.
    Found 12-bit register for signal <buffer_disk_addr>.
    Found 12-bit register for signal <buffer_hold>.
    Found 12-bit comparator equal for signal <buffer_matches_DMA>.
    Found 1-bit register for signal <CIE>.
    Found 1-bit register for signal <DCF>.
    Found 20-bit register for signal <disk_addr>.
    Found 12-bit register for signal <DMA>.
    Found 15-bit register for signal <dma_addr>.
    Found 12-bit register for signal <dma_wc>.
    Found 1-bit register for signal <EIE>.
    Found 8-bit register for signal <EMA>.
    Found 1-bit register for signal <is_read>.
    Found 3-bit register for signal <MEX>.
    Found 11-bit up counter for signal <photocell_counter>.
    Found 1-bit register for signal <PIE>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 100 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <pdp8_rf> synthesized.


Synthesizing Unit <pdp8_io>.
    Related source file is "../../rtl/pdp8_io.v".
    Found 12-bit 4-to-1 multiplexer for signal <io_data_out>.
    Found 1-bit 4-to-1 multiplexer for signal <io_data_avail>.
    Summary:
	inferred  13 Multiplexer(s).
Unit <pdp8_io> synthesized.


Synthesizing Unit <top>.
    Related source file is "../../rtl/top.v".
WARNING:Xst:647 - Input <slideswitch<7:4>> is never used.
WARNING:Xst:1306 - Output <sevenseg> is never assigned.
WARNING:Xst:1306 - Output <sevenseg_an> is never assigned.
WARNING:Xst:647 - Input <button<2:0>> is never used.
WARNING:Xst:1306 - Output <led> is never assigned.
WARNING:Xst:653 - Signal <switches> is used but never assigned. Tied to value 000000000000.
    Found 16x25-bit ROM for signal <clkmax>.
    Found 25-bit comparator equal for signal <$cmp_eq0000> created at line 74.
    Found 1-bit register for signal <clk>.
    Found 25-bit up counter for signal <clkdiv>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x12-bit single-port distributed RAM                : 1
# ROMs                                                 : 6
 16x25-bit ROM                                         : 1
 4x1-bit ROM                                           : 4
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 11
 12-bit adder                                          : 4
 12-bit adder carry out                                : 2
 13-bit adder                                          : 2
 15-bit adder                                          : 1
 20-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 11
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
 13-bit up counter                                     : 2
 15-bit up counter                                     : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
 4-bit up counter                                      : 2
 8-bit up counter                                      : 2
# Registers                                            : 76
 1-bit register                                        : 51
 10-bit register                                       : 1
 12-bit register                                       : 8
 15-bit register                                       : 2
 16-bit register                                       : 1
 20-bit register                                       : 1
 3-bit register                                        : 5
 4-bit register                                        : 2
 7-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 4
 12-bit comparator equal                               : 1
 25-bit comparator equal                               : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 9
 1-bit 4-to-1 multiplexer                              : 5
 12-bit 4-to-1 multiplexer                             : 2
 3-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 2
 16-bit tristate buffer                                : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <io/tf/db_state> on signal <db_state[1:15]> with one-hot encoding.
--------------------------
 State | Encoding
--------------------------
 0000  | 000000000000001
 0001  | 000000000000010
 0010  | 000000000000100
 0011  | 000000000001000
 0100  | 000000000010000
 0101  | 000000001000000
 0110  | 000001000000000
 0111  | 000000000100000
 1000  | 000100000000000
 1001  | 000010000000000
 1010  | 001000000000000
 1011  | 010000000000000
 1100  | 100000000000000
 1101  | 000000100000000
 1111  | 000000010000000
--------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <io/tf/disk/ide_state> on signal <ide_state[1:23]> with one-hot encoding.
----------------------------------
 State | Encoding
----------------------------------
 00000 | 00000000000000000000001
 00001 | 00000000000000000000010
 00010 | 00000000000000000000100
 00011 | 00000000000000000010000
 00100 | 00000000000000000100000
 00101 | 00000000000000001000000
 00110 | 00000000000000010000000
 00111 | 00000000000000100000000
 01000 | 00000000000001000000000
 01001 | 00000000000010000000000
 01010 | 00000000000100000000000
 01011 | 00000000010000000000000
 01100 | 00000000100000000000000
 01101 | 00000010000000000000000
 01110 | 00000100000000000000000
 01111 | 00000001000000000000000
 10000 | 00010000000000000000000
 10001 | 00001000000000000000000
 10010 | 00100000000000000000000
 10011 | 01000000000000000000000
 10100 | 10000000000000000000000
 10101 | 00000000000000000001000
 10110 | 00000000001000000000000
----------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <io/tt/tti_state> on signal <tti_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <io/tt/tto_state> on signal <tto_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <io/tf/disk/ide1/ata_state> on signal <ata_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <io/tt/tt_uart/tx_ld> on signal <tx_ld[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <io/tt/tt_uart/rx_uld> on signal <rx_uld[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Loading device for application Rf_Device from file '3s1000.nph' in environment /opt/Xilinx.
INFO:Xst:1651 - Address input of ROM <Mrom__AUX_15> is tied to register <ir>.
INFO:Xst:2502 - HDL ADVISOR - Asynchronous or synchronous initialization of this register prevents it from being combined with the ROM for implementation as read-only block RAM.
INFO:Xst:1647 - Data output of ROM <Mrom__mux0005> is tied to register <interrupt_inhibit_clear>.
INFO:Xst:2506 - In order to maximize performance and save block RAM resources, this small ROM will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:1647 - Data output of ROM <Mrom__mux0003> is tied to register <tx_int>.
INFO:Xst:2506 - In order to maximize performance and save block RAM resources, this small ROM will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
WARNING:Xst:1426 - The value init of the FF/Latch onetime hinder the constant cleaning in the block debounce.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1291 - FF/Latch <ata_out_12> is unconnected in block <ide1>.
WARNING:Xst:1291 - FF/Latch <ata_out_13> is unconnected in block <ide1>.
WARNING:Xst:1291 - FF/Latch <ata_out_14> is unconnected in block <ide1>.
WARNING:Xst:1291 - FF/Latch <ata_out_15> is unconnected in block <ide1>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 7
# RAMs                                                 : 1
 256x12-bit single-port distributed RAM                : 1
# ROMs                                                 : 6
 16x25-bit ROM                                         : 1
 4x1-bit ROM                                           : 4
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 11
 12-bit adder                                          : 4
 12-bit adder carry out                                : 2
 13-bit adder                                          : 2
 15-bit adder                                          : 1
 20-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 11
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
 13-bit up counter                                     : 2
 15-bit up counter                                     : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
 4-bit up counter                                      : 2
 8-bit up counter                                      : 2
# Registers                                            : 334
 Flip-Flops                                            : 334
# Comparators                                          : 4
 12-bit comparator equal                               : 1
 25-bit comparator equal                               : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 9
 1-bit 4-to-1 multiplexer                              : 5
 12-bit 4-to-1 multiplexer                             : 2
 3-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <ide_disk>, Counter <offset> <wc> are equivalent, XST will keep only <offset>.
WARNING:Xst:1291 - FF/Latch <io/tf/disk/ide1/ata_out_12> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <io/tf/disk/ide1/ata_out_13> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <io/tf/disk/ide1/ata_out_14> is unconnected in block <top>.
WARNING:Xst:1291 - FF/Latch <io/tf/disk/ide1/ata_out_15> is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <pdp8> ...

Optimizing unit <pdp8_tt> ...

Optimizing unit <uart> ...

Optimizing unit <pdp8_kw> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 12.
FlipFlop cpu/ac_0 has been replicated 2 time(s)
FlipFlop cpu/ac_1 has been replicated 1 time(s)
FlipFlop cpu/ac_2 has been replicated 1 time(s)
FlipFlop cpu/ac_6 has been replicated 1 time(s)
FlipFlop cpu/ir_0 has been replicated 5 time(s)
FlipFlop cpu/ir_1 has been replicated 5 time(s)
FlipFlop cpu/ir_2 has been replicated 5 time(s)
FlipFlop cpu/mb_0 has been replicated 4 time(s)
FlipFlop cpu/mb_1 has been replicated 3 time(s)
FlipFlop cpu/mb_2 has been replicated 2 time(s)
FlipFlop cpu/mb_3 has been replicated 5 time(s)
FlipFlop cpu/mb_4 has been replicated 4 time(s)
FlipFlop cpu/mb_5 has been replicated 4 time(s)
FlipFlop cpu/mb_6 has been replicated 3 time(s)
FlipFlop cpu/mb_7 has been replicated 3 time(s)
FlipFlop cpu/mb_8 has been replicated 4 time(s)
FlipFlop cpu/state_0 has been replicated 5 time(s)
FlipFlop cpu/state_1 has been replicated 5 time(s)
FlipFlop cpu/state_2 has been replicated 3 time(s)
FlipFlop cpu/state_3 has been replicated 4 time(s)

Final Macro Processing ...

Processing Unit <top> :
INFO:Xst:2387 - HDL ADVISOR - A 2-bit shift register was found for signal <io/tt/tt_uart/rx_d2> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 506
 Flip-Flops                                            : 506

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 116

Cell Usage :
# BELS                             : 2133
#      GND                         : 1
#      INV                         : 23
#      LUT1                        : 180
#      LUT2                        : 132
#      LUT2_D                      : 5
#      LUT2_L                      : 4
#      LUT3                        : 226
#      LUT3_D                      : 22
#      LUT3_L                      : 8
#      LUT4                        : 809
#      LUT4_D                      : 45
#      LUT4_L                      : 109
#      MUXCY                       : 221
#      MUXF5                       : 133
#      MUXF6                       : 12
#      VCC                         : 1
#      XORCY                       : 202
# FlipFlops/Latches                : 506
#      FD                          : 26
#      FDC                         : 30
#      FDCE                        : 51
#      FDE                         : 11
#      FDP                         : 2
#      FDPE                        : 3
#      FDR                         : 164
#      FDRE                        : 90
#      FDRS                        : 109
#      FDRSE                       : 4
#      FDS                         : 3
#      FDSE                        : 13
# RAMS                             : 96
#      RAM32X1S                    : 96
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 88
#      IBUF                        : 6
#      IOBUF                       : 24
#      OBUF                        : 50
#      OBUFT                       : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                     922  out of   7680    12%  
 Number of Slice Flip Flops:           506  out of  15360     3%  
 Number of 4 input LUTs:              1755  out of  15360    11%  
    Number used as logic:             1563
    Number used as RAMs:               192
 Number of IOs:                        116
 Number of bonded IOBs:                 89  out of    173    51%  
 Number of GCLKs:                        3  out of      8    37%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+-----------------------------+-------+
Clock Signal                          | Clock buffer(FF name)       | Load  |
--------------------------------------+-----------------------------+-------+
sysclk                                | BUFGP                       | 42    |
reset_sw/slowclk                      | NONE(reset_sw/hold_9)       | 11    |
clk1                                  | BUFG                        | 491   |
io/tt/baud_rate_generator/rx_baud_clk1| BUFG                        | 30    |
io/tt/baud_rate_generator/tx_baud_clk | NONE(io/tt/tt_uart/tx_cnt_0)| 16    |
io/kw/kw_src_clk                      | NONE(io/kw/kw_ctr_7)        | 12    |
--------------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+---------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                             | Load  |
-----------------------------------+---------------------------------------------+-------+
reset(reset_sw/out28:O)            | NONE(io/tt/baud_rate_generator/tx_clk_div_9)| 86    |
-----------------------------------+---------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.757ns (Maximum Frequency: 78.388MHz)
   Minimum input arrival time before clock: 7.558ns
   Maximum output required time after clock: 18.769ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sysclk'
  Clock period: 6.815ns (frequency: 146.743MHz)
  Total number of paths / destination ports: 1112 / 69
-------------------------------------------------------------------------
Delay:               6.815ns (Levels of Logic = 2)
  Source:            clk (FF)
  Destination:       clk (FF)
  Source Clock:      sysclk rising
  Destination Clock: sysclk rising

  Data Path: clk to clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.626   0.681  clk (clk1)
     BUFG:I->O           492   0.357   3.815  clk_BUFG (clk)
     INV:I->O              1   0.479   0.681  _not00011_INV_0 (_not0001)
     FDE:D                     0.176          clk
    ----------------------------------------
    Total                      6.815ns (1.638ns logic, 5.177ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_sw/slowclk'
  Clock period: 1.547ns (frequency: 646.224MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               1.547ns (Levels of Logic = 0)
  Source:            reset_sw/hold_0 (FF)
  Destination:       reset_sw/hold_1 (FF)
  Source Clock:      reset_sw/slowclk rising
  Destination Clock: reset_sw/slowclk rising

  Data Path: reset_sw/hold_0 to reset_sw/hold_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.626   0.745  reset_sw/hold_0 (reset_sw/hold_0)
     FD:D                      0.176          reset_sw/hold_1
    ----------------------------------------
    Total                      1.547ns (0.802ns logic, 0.745ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 12.757ns (frequency: 78.388MHz)
  Total number of paths / destination ports: 51556 / 1278
-------------------------------------------------------------------------
Delay:               12.757ns (Levels of Logic = 8)
  Source:            cpu/ir_0_1 (FF)
  Destination:       cpu/pc_11 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: cpu/ir_0_1 to cpu/pc_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.626   0.976  cpu/ir_0_1 (cpu/ir_0_1)
     LUT4_D:I0->O          3   0.479   0.794  io/tt/_not00041_SW1 (N5714)
     LUT4:I3->O           18   0.479   1.227  io/tt/io_data_out<1>1 (io/tt/N0)
     LUT4_L:I3->LO         1   0.479   0.159  io/tt/io_selected1_1 (io/tt/io_selected1)
     LUT4:I2->O            1   0.479   0.681  cpu/_xor002153 (cpu/_xor0021_map2064)
     MUXF5:S->O           13   0.540   1.054  cpu/_xor0021140_SW0 (N5695)
     LUT4:I2->O           15   0.479   1.010  cpu/_xor0021193 (cpu/_xor0021_map2091)
     MUXF5:S->O            1   0.540   0.704  cpu/pc_mux<11>72_SW0 (N5783)
     LUT4:I3->O            1   0.479   0.681  cpu/pc_mux<11>103 (cpu/pc_mux<11>_map1780)
     FDRS:S                    0.892          cpu/pc_11
    ----------------------------------------
    Total                     12.757ns (5.472ns logic, 7.285ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'io/tt/baud_rate_generator/rx_baud_clk1'
  Clock period: 6.319ns (frequency: 158.254MHz)
  Total number of paths / destination ports: 248 / 55
-------------------------------------------------------------------------
Delay:               6.319ns (Levels of Logic = 3)
  Source:            io/tt/tt_uart/rx_cnt_2 (FF)
  Destination:       io/tt/tt_uart/rx_busy (FF)
  Source Clock:      io/tt/baud_rate_generator/rx_baud_clk1 rising
  Destination Clock: io/tt/baud_rate_generator/rx_baud_clk1 rising

  Data Path: io/tt/tt_uart/rx_cnt_2 to io/tt/tt_uart/rx_busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.626   1.245  io/tt/tt_uart/rx_cnt_2 (io/tt/tt_uart/rx_cnt_2)
     LUT4:I0->O            3   0.479   1.066  io/tt/tt_uart/_cmp_eq00031 (io/tt/tt_uart/_cmp_eq0003)
     LUT4:I0->O            1   0.479   0.740  io/tt/tt_uart/_not0028_SW0 (N769)
     LUT4:I2->O            1   0.479   0.681  io/tt/tt_uart/_not0028 (io/tt/tt_uart/_not0028)
     FDCE:CE                   0.524          io/tt/tt_uart/rx_busy
    ----------------------------------------
    Total                      6.319ns (2.587ns logic, 3.732ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'io/tt/baud_rate_generator/tx_baud_clk'
  Clock period: 5.009ns (frequency: 199.631MHz)
  Total number of paths / destination ports: 77 / 22
-------------------------------------------------------------------------
Delay:               5.009ns (Levels of Logic = 3)
  Source:            io/tt/tt_uart/tx_cnt_1 (FF)
  Destination:       io/tt/tt_uart/tx_out (FF)
  Source Clock:      io/tt/baud_rate_generator/tx_baud_clk rising
  Destination Clock: io/tt/baud_rate_generator/tx_baud_clk rising

  Data Path: io/tt/tt_uart/tx_cnt_1 to io/tt/tt_uart/tx_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.626   1.216  io/tt/tt_uart/tx_cnt_1 (io/tt/tt_uart/tx_cnt_1)
     LUT4:I0->O            1   0.479   0.851  io/tt/tt_uart/_mux000649_SW0 (N6201)
     LUT4:I1->O            1   0.479   0.704  io/tt/tt_uart/_mux000649 (io/tt/tt_uart/_mux0006_map385)
     LUT4:I3->O            1   0.479   0.000  io/tt/tt_uart/_mux0006161 (io/tt/tt_uart/_mux0006)
     FDPE:D                    0.176          io/tt/tt_uart/tx_out
    ----------------------------------------
    Total                      5.009ns (2.239ns logic, 2.770ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'io/kw/kw_src_clk'
  Clock period: 4.042ns (frequency: 247.405MHz)
  Total number of paths / destination ports: 78 / 12
-------------------------------------------------------------------------
Delay:               4.042ns (Levels of Logic = 12)
  Source:            io/kw/kw_ctr_1 (FF)
  Destination:       io/kw/kw_ctr_11 (FF)
  Source Clock:      io/kw/kw_src_clk rising
  Destination Clock: io/kw/kw_src_clk rising

  Data Path: io/kw/kw_ctr_1 to io/kw/kw_ctr_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   1.040  io/kw/kw_ctr_1 (io/kw/kw_ctr_1)
     LUT1:I0->O            1   0.479   0.000  io/kw/kw_ctr_1_rt (io/kw/kw_ctr_1_rt)
     MUXCY:S->O            1   0.435   0.000  io/kw/Mcount_kw_ctr_cy<1> (io/kw/Mcount_kw_ctr_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  io/kw/Mcount_kw_ctr_cy<2> (io/kw/Mcount_kw_ctr_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  io/kw/Mcount_kw_ctr_cy<3> (io/kw/Mcount_kw_ctr_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  io/kw/Mcount_kw_ctr_cy<4> (io/kw/Mcount_kw_ctr_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  io/kw/Mcount_kw_ctr_cy<5> (io/kw/Mcount_kw_ctr_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  io/kw/Mcount_kw_ctr_cy<6> (io/kw/Mcount_kw_ctr_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  io/kw/Mcount_kw_ctr_cy<7> (io/kw/Mcount_kw_ctr_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  io/kw/Mcount_kw_ctr_cy<8> (io/kw/Mcount_kw_ctr_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  io/kw/Mcount_kw_ctr_cy<9> (io/kw/Mcount_kw_ctr_cy<9>)
     MUXCY:CI->O           0   0.056   0.000  io/kw/Mcount_kw_ctr_cy<10> (io/kw/Mcount_kw_ctr_cy<10>)
     XORCY:CI->O           1   0.786   0.000  io/kw/Mcount_kw_ctr_xor<11> (io/kw/Result<11>)
     FDCE:D                    0.176          io/kw/kw_ctr_11
    ----------------------------------------
    Total                      4.042ns (3.002ns logic, 1.040ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sysclk'
  Total number of paths / destination ports: 1690 / 26
-------------------------------------------------------------------------
Offset:              7.558ns (Levels of Logic = 15)
  Source:            slideswitch<2> (PAD)
  Destination:       clkdiv_0 (FF)
  Destination Clock: sysclk rising

  Data Path: slideswitch<2> to clkdiv_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   1.259  slideswitch_2_IBUF (slideswitch_2_IBUF)
     LUT3:I0->O            5   0.479   0.953  Mrom_clkmax3 (N5)
     LUT3:I1->O            1   0.479   0.000  Mcompar__cmp_eq0000_lut<1>1 (N29)
     MUXCY:S->O            1   0.435   0.000  Mcompar__cmp_eq0000_cy<1> (Mcompar__cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar__cmp_eq0000_cy<2> (Mcompar__cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar__cmp_eq0000_cy<3> (Mcompar__cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar__cmp_eq0000_cy<4> (Mcompar__cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar__cmp_eq0000_cy<5> (Mcompar__cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar__cmp_eq0000_cy<6> (Mcompar__cmp_eq0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar__cmp_eq0000_cy<7> (Mcompar__cmp_eq0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar__cmp_eq0000_cy<8> (Mcompar__cmp_eq0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar__cmp_eq0000_cy<9> (Mcompar__cmp_eq0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar__cmp_eq0000_cy<10> (Mcompar__cmp_eq0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar__cmp_eq0000_cy<11> (Mcompar__cmp_eq0000_cy<11>)
     MUXCY:CI->O          26   0.246   1.546  Mcompar__cmp_eq0000_cy<12> (Mcompar__cmp_eq0000_cy<12>)
     FDR:R                     0.892          clkdiv_0
    ----------------------------------------
    Total                      7.558ns (3.801ns logic, 3.758ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_sw/slowclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.572ns (Levels of Logic = 1)
  Source:            button<3> (PAD)
  Destination:       reset_sw/hold_0 (FF)
  Destination Clock: reset_sw/slowclk rising

  Data Path: button<3> to reset_sw/hold_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  button_3_IBUF (button_3_IBUF)
     FD:D                      0.176          reset_sw/hold_0
    ----------------------------------------
    Total                      1.572ns (0.891ns logic, 0.681ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1'
  Total number of paths / destination ports: 244 / 112
-------------------------------------------------------------------------
Offset:              5.442ns (Levels of Logic = 14)
  Source:            sram1_io<1> (PAD)
  Destination:       io/tf/dma_wc_11 (FF)
  Destination Clock: clk1 rising

  Data Path: sram1_io<1> to io/tf/dma_wc_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   0.715   1.066  sram1_io_1_IOBUF (N5468)
     LUT3:I0->O            1   0.479   0.000  cpu/ext_ram_out<1>11 (N5565)
     MUXCY:S->O            1   0.435   0.000  io/tf/Madd__add0001_cy<1> (io/tf/Madd__add0001_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  io/tf/Madd__add0001_cy<2> (io/tf/Madd__add0001_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  io/tf/Madd__add0001_cy<3> (io/tf/Madd__add0001_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  io/tf/Madd__add0001_cy<4> (io/tf/Madd__add0001_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  io/tf/Madd__add0001_cy<5> (io/tf/Madd__add0001_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  io/tf/Madd__add0001_cy<6> (io/tf/Madd__add0001_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  io/tf/Madd__add0001_cy<7> (io/tf/Madd__add0001_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  io/tf/Madd__add0001_cy<8> (io/tf/Madd__add0001_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  io/tf/Madd__add0001_cy<9> (io/tf/Madd__add0001_cy<9>)
     MUXCY:CI->O           0   0.056   0.000  io/tf/Madd__add0001_cy<10> (io/tf/Madd__add0001_cy<10>)
     XORCY:CI->O           2   0.786   0.745  io/tf/Madd__add0001_xor<11> (io/tf/_add0001<11>)
     MUXF5:S->O            1   0.540   0.000  io/tf/_mux0009<11> (io/tf/_mux0009<11>)
     FDR:D                     0.176          io/tf/dma_addr_11
    ----------------------------------------
    Total                      5.442ns (3.631ns logic, 1.811ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'io/tt/baud_rate_generator/rx_baud_clk1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.572ns (Levels of Logic = 1)
  Source:            rs232_rxd (PAD)
  Destination:       io/tt/tt_uart/rx_d1 (FF)
  Destination Clock: io/tt/baud_rate_generator/rx_baud_clk1 rising

  Data Path: rs232_rxd to io/tt/tt_uart/rx_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  rs232_rxd_IBUF (rs232_rxd_IBUF)
     FDP:D                     0.176          io/tt/tt_uart/rx_d1
    ----------------------------------------
    Total                      1.572ns (0.891ns logic, 0.681ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1'
  Total number of paths / destination ports: 9225 / 56
-------------------------------------------------------------------------
Offset:              18.769ns (Levels of Logic = 9)
  Source:            io/tf/db_state_FFd7 (FF)
  Destination:       sram1_io<0> (PAD)
  Source Clock:      clk1 rising

  Data Path: io/tf/db_state_FFd7 to sram1_io<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             8   0.626   1.216  io/tf/db_state_FFd7 (io/tf/db_state_FFd7)
     LUT2:I0->O           36   0.479   1.890  io/tf/ide_active1 (io/tf/ide_active)
     LUT4:I0->O          384   0.479   3.289  io/tf/buff_addr<3>1 (io/tf/buff_addr<3>)
     RAM32X1S:A3->O        1   0.793   0.851  io/tf/inst_Mram_mem96 (io/tf/N18)
     LUT3:I1->O            1   0.479   0.000  io/tf/buff_addr<5>31 (io/tf/N512)
     MUXF5:I0->O           1   0.314   0.000  io/tf/buff_addr<6>_f5_01 (io/tf/buff_addr<6>_f511)
     MUXF6:I0->O           2   0.298   0.804  io/tf/inst_LPM_MUX_f6 (io/tf/buff_out<0>)
     LUT4:I2->O            1   0.479   0.704  cpu/ram_data_out<0>32_SW1 (N6331)
     LUT4:I3->O            1   0.479   0.681  cpu/ram_data_out<0>32 (ram_data_in<0>)
     IOBUF:I->IO               4.909          sram1_io_0_IOBUF (sram1_io<0>)
    ----------------------------------------
    Total                     18.769ns (9.335ns logic, 9.434ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'io/tt/baud_rate_generator/tx_baud_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 1)
  Source:            io/tt/tt_uart/tx_out (FF)
  Destination:       rs232_txd (PAD)
  Source Clock:      io/tt/baud_rate_generator/tx_baud_clk rising

  Data Path: io/tt/tt_uart/tx_out to rs232_txd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             2   0.626   0.745  io/tt/tt_uart/tx_out (io/tt/tt_uart/tx_out)
     OBUF:I->O                 4.909          rs232_txd_OBUF (rs232_txd)
    ----------------------------------------
    Total                      6.280ns (5.535ns logic, 0.745ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
CPU : 80.38 / 80.49 s | Elapsed : 81.00 / 82.00 s
 
--> 


Total memory usage is 312076 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :   15 (   0 filtered)

