
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/univer/7sem/apcu/labs/lab4/lab4'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 451.801 ; gain = 100.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_c_counter_binary_0_0' [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:66]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_WIDTH bound to: 26 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_12' declared at 'd:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/c366/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2130' bound to instance 'U0' of component 'c_counter_binary_v12_0_12' [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_counter_binary_0_0' (8#1) [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/synth/design_1_c_counter_binary_0_0.vhd:66]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1' [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_clk_wiz' [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (9#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (10#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (11#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_clk_wiz' (12#1) [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1' (13#1) [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_counter_0_0' [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/synth/design_1_counter_0_0.vhd:67]
INFO: [Synth 8-3491] module 'counter' declared at 'd:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/lab4.srcs/sources_1/new/counter.vhd:5' bound to instance 'U0' of component 'counter' [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/synth/design_1_counter_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'counter' [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/lab4.srcs/sources_1/new/counter.vhd:16]
WARNING: [Synth 8-614] signal 'data_in' is read in the process but is not in the sensitivity list [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/lab4.srcs/sources_1/new/counter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'counter' (14#1) [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/lab4.srcs/sources_1/new/counter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'design_1_counter_0_0' (15#1) [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/synth/design_1_counter_0_0.vhd:67]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_0' [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 26 - type: integer 
	Parameter DIN_FROM bound to: 25 - type: integer 
	Parameter DIN_TO bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (16#1) [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_0' (17#1) [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (18#1) [D:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (19#1) [D:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[24]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[23]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[22]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[21]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[20]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[19]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[18]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[17]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[16]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[15]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[14]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[13]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[12]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[11]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[10]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[9]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[8]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[7]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[6]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[5]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[4]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[0]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port CE
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_5_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[25]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[24]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[23]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[22]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[21]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[20]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[19]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[18]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[17]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[16]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[15]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[14]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[13]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[12]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[11]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[10]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[9]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[8]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[7]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[6]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[5]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[4]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[3]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[2]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[1]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port b[0]
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port ce
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_lut6_legacy has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_12_legacy has unconnected port b_signed
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port up
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port ce
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port load
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[25]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[24]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[23]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[22]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[21]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[20]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[19]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[18]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[17]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[16]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[15]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[14]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[13]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[12]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[11]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[10]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[9]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[8]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[7]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[6]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[5]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[4]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[3]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[2]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[1]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port l[0]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port iv[25]
WARNING: [Synth 8-3331] design c_counter_binary_v12_0_12_legacy has unconnected port iv[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 517.000 ; gain = 166.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 517.000 ; gain = 166.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 517.000 ; gain = 166.078
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc] for cell 'design_1_i/counter_0/U0'
WARNING: [Vivado 12-584] No ports matched 'Q_0[0]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'Q_0[0]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'Q_0[1]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'Q_0[1]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'Q_0[2]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'Q_0[2]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'Q_0[3]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'Q_0[3]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'cten_0'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'cten_0'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'load_0'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'load_0'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'du_0'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'du_0'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'data_in_0[0]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'data_in_0[0]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'data_in_0[1]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'data_in_0[1]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'data_in_0[2]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'data_in_0[2]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'data_in_0[3]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'data_in_0[3]'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'diff_clock_rtl_0_clk_p'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'diff_clock_rtl_0_clk_p'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'diff_clock_rtl_0_clk_n'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'diff_clock_rtl_0_clk_n'. [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc:35]
Finished Parsing XDC File [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc] for cell 'design_1_i/counter_0/U0'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/univer/7sem/APCU/labs/lab4/lab4/top.xdc]
Finished Parsing XDC File [D:/univer/7sem/APCU/labs/lab4/lab4/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/univer/7sem/APCU/labs/lab4/lab4/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/univer/7sem/APCU/labs/lab4/lab4/lab4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/univer/7sem/APCU/labs/lab4/lab4/lab4.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/univer/7sem/APCU/labs/lab4/lab4/lab4.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 846.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 846.855 ; gain = 495.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 846.855 ; gain = 495.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/counter_0/U0. (constraint file  D:/univer/7sem/APCU/labs/lab4/lab4/lab4.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz/inst. (constraint file  D:/univer/7sem/APCU/labs/lab4/lab4/lab4.runs/synth_1/dont_touch.xdc, line 25).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 846.855 ; gain = 495.934
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/univer/7sem/APCU/labs/lab4/lab4/lab4.srcs/sources_1/APCU/labs/lab4/lab4/lab4.srcs/sources_1/new/counter.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 846.855 ; gain = 495.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 846.855 ; gain = 495.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 880.828 ; gain = 529.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 880.902 ; gain = 529.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 890.988 ; gain = 540.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 890.988 ; gain = 540.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 890.988 ; gain = 540.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 890.988 ; gain = 540.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 890.988 ; gain = 540.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 890.988 ; gain = 540.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 890.988 ; gain = 540.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |LUT1       |     2|
|3     |LUT2       |     8|
|4     |LUT3       |     6|
|5     |LUT4       |     1|
|6     |LUT5       |     3|
|7     |LUT6       |     3|
|8     |MMCME2_ADV |     1|
|9     |MUXCY      |    25|
|10    |XORCY      |    26|
|11    |FDCE       |     4|
|12    |FDPE       |     4|
|13    |FDRE       |    26|
|14    |LDC        |     4|
|15    |IBUF       |     7|
|16    |IBUFDS     |     1|
|17    |OBUF       |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 890.988 ; gain = 540.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 890.988 ; gain = 210.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 890.988 ; gain = 540.066
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 7 instances
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 128 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 908.660 ; gain = 569.227
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/univer/7sem/APCU/labs/lab4/lab4/lab4.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 908.660 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct  5 22:07:23 2025...
