{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655308382156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655308382156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 16:53:02 2022 " "Processing started: Wed Jun 15 16:53:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655308382156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308382156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off miniProjeto -c miniProjeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off miniProjeto -c miniProjeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308382156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655308382451 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655308382451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGenerator-Behavioral " "Found design unit 1: PulseGenerator-Behavioral" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/PulseGenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308389886 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGenerator " "Found entity 1: PulseGenerator" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/PulseGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308389886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308389886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase5-Structural " "Found design unit 1: Fase5-Structural" {  } { { "Fase5.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308389887 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase5 " "Found entity 1: Fase5" {  } { { "Fase5.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308389887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308389887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase4-Behavioral " "Found design unit 1: Fase4-Behavioral" {  } { { "Fase4.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308389889 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase4 " "Found entity 1: Fase4" {  } { { "Fase4.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308389889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308389889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enablepulsegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enablepulsegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EnablePulseGenerator-Behavioral " "Found design unit 1: EnablePulseGenerator-Behavioral" {  } { { "EnablePulseGenerator.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/EnablePulseGenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308389890 ""} { "Info" "ISGN_ENTITY_NAME" "1 EnablePulseGenerator " "Found entity 1: EnablePulseGenerator" {  } { { "EnablePulseGenerator.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/EnablePulseGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308389890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308389890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308389891 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308389891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308389891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "counter.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308389893 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308389893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308389893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308389894 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308389894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308389894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-Behavioral " "Found design unit 1: Bin2BCD-Behavioral" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Bin2BCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308389896 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308389896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308389896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fase5 " "Elaborating entity \"Fase5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655308389924 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_enableDisplay Fase5.vhd(22) " "Verilog HDL or VHDL warning at Fase5.vhd(22): object \"s_enableDisplay\" assigned a value but never read" {  } { { "Fase5.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655308389925 "|Fase5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_key0 Fase5.vhd(26) " "VHDL Signal Declaration warning at Fase5.vhd(26): used explicit default value for signal \"s_key0\" because signal was never assigned a value" {  } { { "Fase5.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1655308389925 "|Fase5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_key1 Fase5.vhd(27) " "VHDL Signal Declaration warning at Fase5.vhd(27): used explicit default value for signal \"s_key1\" because signal was never assigned a value" {  } { { "Fase5.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1655308389925 "|Fase5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:DebouncerKEY1 A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:DebouncerKEY1\"" {  } { { "Fase5.vhd" "DebouncerKEY1" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655308389933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PulseGenerator PulseGenerator:displayPulseGenerator A:behavioral " "Elaborating entity \"PulseGenerator\" using architecture \"A:behavioral\" for hierarchy \"PulseGenerator:displayPulseGenerator\"" {  } { { "Fase5.vhd" "displayPulseGenerator" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655308389940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "EnablePulseGenerator EnablePulseGenerator:counterPulseGenerator A:behavioral " "Elaborating entity \"EnablePulseGenerator\" using architecture \"A:behavioral\" for hierarchy \"EnablePulseGenerator:counterPulseGenerator\"" {  } { { "Fase5.vhd" "counterPulseGenerator" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 85 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655308389945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter counter:counter A:behavioral " "Elaborating entity \"counter\" using architecture \"A:behavioral\" for hierarchy \"counter:counter\"" {  } { { "Fase5.vhd" "counter" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655308389950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Fase4 Fase4:fase4 A:behavioral " "Elaborating entity \"Fase4\" using architecture \"A:behavioral\" for hierarchy \"Fase4:fase4\"" {  } { { "Fase5.vhd" "fase4" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655308389955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2BCD Bin2BCD:bin2bcd A:behavioral " "Elaborating entity \"Bin2BCD\" using architecture \"A:behavioral\" for hierarchy \"Bin2BCD:bin2bcd\"" {  } { { "Fase5.vhd" "bin2bcd" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655308389960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:sevenSegmentDisplayL A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:sevenSegmentDisplayL\"" {  } { { "Fase5.vhd" "sevenSegmentDisplayL" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 111 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655308389966 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2bcd\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2bcd\|Mod0\"" {  } { { "Bin2BCD.vhd" "Mod0" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Bin2BCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655308390419 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2bcd\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2bcd\|Div0\"" {  } { { "Bin2BCD.vhd" "Div0" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Bin2BCD.vhd" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655308390419 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2bcd\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2bcd\|Mod1\"" {  } { { "Bin2BCD.vhd" "Mod1" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Bin2BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655308390419 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2BCD:bin2bcd\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2BCD:bin2bcd\|Div1\"" {  } { { "Bin2BCD.vhd" "Div1" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Bin2BCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1655308390419 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1655308390419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:bin2bcd\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Bin2BCD:bin2bcd\|lpm_divide:Mod0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Bin2BCD.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655308390535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:bin2bcd\|lpm_divide:Mod0 " "Instantiated megafunction \"Bin2BCD:bin2bcd\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655308390538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655308390538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655308390538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655308390538 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Bin2BCD.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655308390538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308390604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308390604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308390618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308390618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308390635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308390635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308390681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308390681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308390722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308390722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:bin2bcd\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Bin2BCD:bin2bcd\|lpm_divide:Div0\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Bin2BCD.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655308390752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:bin2bcd\|lpm_divide:Div0 " "Instantiated megafunction \"Bin2BCD:bin2bcd\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655308390752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655308390752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655308390752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655308390752 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Bin2BCD.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655308390752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655308390787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308390787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2BCD:bin2bcd\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Bin2BCD:bin2bcd\|lpm_divide:Div1\"" {  } { { "Bin2BCD.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Bin2BCD.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655308390806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2BCD:bin2bcd\|lpm_divide:Div1 " "Instantiated megafunction \"Bin2BCD:bin2bcd\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655308390806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655308390806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655308390806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655308390806 ""}  } { { "Bin2BCD.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Bin2BCD.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655308390806 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Fase5.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655308391168 "|Fase5|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "Fase5.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655308391168 "|Fase5|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "Fase5.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655308391168 "|Fase5|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "Fase5.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655308391168 "|Fase5|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "Fase5.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655308391168 "|Fase5|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "Fase5.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655308391168 "|Fase5|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Fase5.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655308391168 "|Fase5|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655308391168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655308391227 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655308391627 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:bin2bcd\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"Bin2BCD:bin2bcd\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/joaog/LSD/outroMini-Projeto/db/alt_u_div_i4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655308391628 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:bin2bcd\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"Bin2BCD:bin2bcd\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/joaog/LSD/outroMini-Projeto/db/alt_u_div_i4f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655308391628 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2BCD:bin2bcd\|lpm_divide:Div1\|lpm_divide_nhm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"Bin2BCD:bin2bcd\|lpm_divide:Div1\|lpm_divide_nhm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/joaog/LSD/outroMini-Projeto/db/alt_u_div_i4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1655308391628 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1655308391628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655308391716 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655308391716 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Fase5.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655308391754 "|Fase5|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Fase5.vhd" "" { Text "C:/Users/joaog/LSD/outroMini-Projeto/Fase5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655308391754 "|Fase5|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655308391754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "388 " "Implemented 388 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655308391754 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655308391754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "357 " "Implemented 357 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655308391754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655308391754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655308391765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 15 16:53:11 2022 " "Processing ended: Wed Jun 15 16:53:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655308391765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655308391765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655308391765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655308391765 ""}
