{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742898235913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742898235913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 18:23:55 2025 " "Processing started: Tue Mar 25 18:23:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742898235913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742898235913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_cpu_one_circle -c mips_cpu_one_circle " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu_one_circle -c mips_cpu_one_circle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742898235913 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ip_core/instrcution_memory/instrcution_memory.qip " "Tcl Script File ip_core/instrcution_memory/instrcution_memory.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ip_core/instrcution_memory/instrcution_memory.qip " "set_global_assignment -name QIP_FILE ip_core/instrcution_memory/instrcution_memory.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1742898236082 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1742898236082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1742898236231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/sim/tb_result.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/sim/tb_result.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_result " "Found entity 1: tb_result" {  } { { "../sim/tb_result.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/sim/tb_result.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../rtl/seg_dynamic.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/seg_dynamic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/seg_595_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/seg_595_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_595_dynamic " "Found entity 1: seg_595_dynamic" {  } { { "../rtl/seg_595_dynamic.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/seg_595_dynamic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/pass_or_fail.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/pass_or_fail.v" { { "Info" "ISGN_ENTITY_NAME" "1 pass_or_fail " "Found entity 1: pass_or_fail" {  } { { "../rtl/pass_or_fail.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/pass_or_fail.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../rtl/hc595_ctrl.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/hc595_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_8421 " "Found entity 1: bcd_8421" {  } { { "../rtl/bcd_8421.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/bcd_8421.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/sim/tb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/sim/tb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "../sim/tb_top.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/sim/tb_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/sim/tb_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/sim/tb_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_instruction_memory " "Found entity 1: tb_instruction_memory" {  } { { "../sim/tb_instruction_memory.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/sim/tb_instruction_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../rtl/sign_extend.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "../rtl/shift_left_2.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/shift_left_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../rtl/regfile.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../rtl/mux2.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/mips.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "../rtl/mips.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/maindec.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/maindec.v" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "../rtl/maindec.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/maindec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/flopr.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/flopr.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "../rtl/flopr.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/flopr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../rtl/datapath.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../rtl/controller.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "../rtl/aludec.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/aludec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../rtl/alu.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycpu/git/mips_cpu_one_circle/rtl/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycpu/git/mips_cpu_one_circle/rtl/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../rtl/adder.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/data_memory/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/data_memory/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "ip_core/data_memory/data_memory.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/ip_core/data_memory/data_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/instruction_memory/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/instruction_memory/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "ip_core/instruction_memory/instruction_memory.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/ip_core/instruction_memory/instruction_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pass_or_fail " "Elaborating entity \"pass_or_fail\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1742898236434 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign pass_or_fail.v(16) " "Verilog HDL or VHDL warning at pass_or_fail.v(16): object \"sign\" assigned a value but never read" {  } { { "../rtl/pass_or_fail.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/pass_or_fail.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1742898236437 "|pass_or_fail"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:top_inst " "Elaborating entity \"top\" for hierarchy \"top:top_inst\"" {  } { { "../rtl/pass_or_fail.v" "top_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/pass_or_fail.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips top:top_inst\|mips:mips_inst " "Elaborating entity \"mips\" for hierarchy \"top:top_inst\|mips:mips_inst\"" {  } { { "../rtl/top.v" "mips_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller top:top_inst\|mips:mips_inst\|controller:controller_inst " "Elaborating entity \"controller\" for hierarchy \"top:top_inst\|mips:mips_inst\|controller:controller_inst\"" {  } { { "../rtl/mips.v" "controller_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/mips.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec top:top_inst\|mips:mips_inst\|controller:controller_inst\|maindec:maindec_inst " "Elaborating entity \"maindec\" for hierarchy \"top:top_inst\|mips:mips_inst\|controller:controller_inst\|maindec:maindec_inst\"" {  } { { "../rtl/controller.v" "maindec_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/controller.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec top:top_inst\|mips:mips_inst\|controller:controller_inst\|aludec:aludec_inst " "Elaborating entity \"aludec\" for hierarchy \"top:top_inst\|mips:mips_inst\|controller:controller_inst\|aludec:aludec_inst\"" {  } { { "../rtl/controller.v" "aludec_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/controller.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top:top_inst\|mips:mips_inst\|datapath:datapath_inst " "Elaborating entity \"datapath\" for hierarchy \"top:top_inst\|mips:mips_inst\|datapath:datapath_inst\"" {  } { { "../rtl/mips.v" "datapath_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/mips.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|flopr:flopr_inst " "Elaborating entity \"flopr\" for hierarchy \"top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|flopr:flopr_inst\"" {  } { { "../rtl/datapath.v" "flopr_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|adder:pc_plus_4_adder_inst " "Elaborating entity \"adder\" for hierarchy \"top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|adder:pc_plus_4_adder_inst\"" {  } { { "../rtl/datapath.v" "pc_plus_4_adder_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/datapath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|shift_left_2:shift_left_2_inst " "Elaborating entity \"shift_left_2\" for hierarchy \"top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|shift_left_2:shift_left_2_inst\"" {  } { { "../rtl/datapath.v" "shift_left_2_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|mux2:pcbrmux_inst " "Elaborating entity \"mux2\" for hierarchy \"top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|mux2:pcbrmux_inst\"" {  } { { "../rtl/datapath.v" "pcbrmux_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/datapath.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|regfile:rf\"" {  } { { "../rtl/datapath.v" "rf" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/datapath.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|mux2:wr_mux_inst " "Elaborating entity \"mux2\" for hierarchy \"top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|mux2:wr_mux_inst\"" {  } { { "../rtl/datapath.v" "wr_mux_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/datapath.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|sign_extend:sign_extend_inst " "Elaborating entity \"sign_extend\" for hierarchy \"top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|sign_extend:sign_extend_inst\"" {  } { { "../rtl/datapath.v" "sign_extend_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|alu:alu_inst\"" {  } { { "../rtl/datapath.v" "alu_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/datapath.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory top:top_inst\|instruction_memory:instruction_memory_inst " "Elaborating entity \"instruction_memory\" for hierarchy \"top:top_inst\|instruction_memory:instruction_memory_inst\"" {  } { { "../rtl/top.v" "instruction_memory_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/instruction_memory/instruction_memory.v" "altsyncram_component" { Text "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/ip_core/instruction_memory/instruction_memory.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/instruction_memory/instruction_memory.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/ip_core/instruction_memory/instruction_memory.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742898236582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructions.mif " "Parameter \"init_file\" = \"instructions.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236583 ""}  } { { "ip_core/instruction_memory/instruction_memory.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/ip_core/instruction_memory/instruction_memory.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742898236583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ij1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ij1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ij1 " "Found entity 1: altsyncram_0ij1" {  } { { "db/altsyncram_0ij1.tdf" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/db/altsyncram_0ij1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ij1 top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated " "Elaborating entity \"altsyncram_0ij1\" for hierarchy \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory top:top_inst\|data_memory:data_memory_inst " "Elaborating entity \"data_memory\" for hierarchy \"top:top_inst\|data_memory:data_memory_inst\"" {  } { { "../rtl/top.v" "data_memory_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:top_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top:top_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/data_memory/data_memory.v" "altsyncram_component" { Text "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/ip_core/data_memory/data_memory.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:top_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top:top_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/data_memory/data_memory.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/ip_core/data_memory/data_memory.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742898236679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:top_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"top:top_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236679 ""}  } { { "ip_core/data_memory/data_memory.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/ip_core/data_memory/data_memory.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742898236679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqg1 " "Found entity 1: altsyncram_dqg1" {  } { { "db/altsyncram_dqg1.tdf" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/db/altsyncram_dqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742898236738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742898236738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqg1 top:top_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_dqg1:auto_generated " "Elaborating entity \"altsyncram_dqg1\" for hierarchy \"top:top_inst\|data_memory:data_memory_inst\|altsyncram:altsyncram_component\|altsyncram_dqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_595_dynamic seg_595_dynamic:seg_595_dynamic_inst " "Elaborating entity \"seg_595_dynamic\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\"" {  } { { "../rtl/pass_or_fail.v" "seg_595_dynamic_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/pass_or_fail.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst " "Elaborating entity \"seg_dynamic\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\"" {  } { { "../rtl/seg_595_dynamic.v" "seg_dynamic_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/seg_595_dynamic.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8421 seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst " "Elaborating entity \"bcd_8421\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst\"" {  } { { "../rtl/seg_dynamic.v" "bcd_8421_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/seg_dynamic.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst " "Elaborating entity \"hc595_ctrl\" for hierarchy \"seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst\"" {  } { { "../rtl/seg_595_dynamic.v" "hc595_ctrl_inst" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/seg_595_dynamic.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742898236754 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|regfile:rf\|rf " "RAM logic \"top:top_inst\|mips:mips_inst\|datapath:datapath_inst\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "../rtl/regfile.v" "rf" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/regfile.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1742898237151 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1742898237151 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1742898237921 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_dynamic.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/seg_dynamic.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1742898237983 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1742898237983 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1742898238696 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1742898240377 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0ij1.tdf" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/db/altsyncram_0ij1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "e:/program files/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/instruction_memory/instruction_memory.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/ip_core/instruction_memory/instruction_memory.v" 88 0 0 } } { "../rtl/top.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/top.v" 31 0 0 } } { "../rtl/pass_or_fail.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/pass_or_fail.v" 24 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742898240390 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1742898240685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742898240685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2957 " "Implemented 2957 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1742898240884 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1742898240884 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2887 " "Implemented 2887 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1742898240884 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1742898240884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1742898240884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742898240916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 18:24:00 2025 " "Processing ended: Tue Mar 25 18:24:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742898240916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742898240916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742898240916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742898240916 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ip_core/instrcution_memory/instrcution_memory.qip " "Tcl Script File ip_core/instrcution_memory/instrcution_memory.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ip_core/instrcution_memory/instrcution_memory.qip " "set_global_assignment -name QIP_FILE ip_core/instrcution_memory/instrcution_memory.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1742898241898 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1742898241898 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742898241899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742898241899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 18:24:01 2025 " "Processing started: Tue Mar 25 18:24:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742898241899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1742898241899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips_cpu_one_circle -c mips_cpu_one_circle " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips_cpu_one_circle -c mips_cpu_one_circle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1742898241900 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1742898241985 ""}
{ "Info" "0" "" "Project  = mips_cpu_one_circle" {  } {  } 0 0 "Project  = mips_cpu_one_circle" 0 0 "Fitter" 0 0 1742898241986 ""}
{ "Info" "0" "" "Revision = mips_cpu_one_circle" {  } {  } 0 0 "Revision = mips_cpu_one_circle" 0 0 "Fitter" 0 0 1742898241986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1742898242068 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mips_cpu_one_circle EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"mips_cpu_one_circle\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742898242097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742898242130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742898242132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742898242132 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a26 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a27 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a31 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a29 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a28 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a30 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a18 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a19 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a17 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a16 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a20 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a0 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a5 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a1 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a4 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a2 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a23 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a24 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a22 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a21 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a25 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a3 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a15 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a14 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a13 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a12 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a11 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a10 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a9 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a8 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a7 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a6 " "Atom \"top:top_inst\|instruction_memory:instruction_memory_inst\|altsyncram:altsyncram_component\|altsyncram_0ij1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1742898242176 "|pass_or_fail|top:top_inst|instruction_memory:instruction_memory_inst|altsyncram:altsyncram_component|altsyncram_0ij1:auto_generated|ram_block1a6"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1742898242176 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1742898242254 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1742898242448 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1742898242448 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1742898242448 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1742898242448 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/" { { 0 { 0 ""} 0 4187 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1742898242459 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/" { { 0 { 0 ""} 0 4189 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1742898242459 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/" { { 0 { 0 ""} 0 4191 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1742898242459 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/" { { 0 { 0 ""} 0 4193 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1742898242459 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/program files/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/" { { 0 { 0 ""} 0 4195 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1742898242459 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1742898242459 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1742898242461 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1742898242465 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips_cpu_one_circle.sdc " "Synopsys Design Constraints File file not found: 'mips_cpu_one_circle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1742898243206 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1742898243207 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1742898243231 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1742898243231 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1742898243232 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1742898243365 ""}  } { { "../rtl/pass_or_fail.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/pass_or_fail.v" 3 0 0 } } { "e:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/" { { 0 { 0 ""} 0 4184 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742898243365 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1742898243365 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oe~output " "Destination node oe~output" {  } { { "../rtl/pass_or_fail.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/pass_or_fail.v" 10 0 0 } } { "e:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/" { { 0 { 0 ""} 0 4182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1742898243365 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1742898243365 ""}  } { { "../rtl/pass_or_fail.v" "" { Text "E:/MyCPU/git/mips_cpu_one_circle/rtl/pass_or_fail.v" 4 0 0 } } { "e:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/" { { 0 { 0 ""} 0 4183 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742898243365 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742898243766 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742898243770 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742898243771 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742898243775 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742898243780 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1742898243784 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1742898243785 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742898243791 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742898243870 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1742898243874 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742898243874 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742898243913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742898244488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742898245014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1742898245038 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1742898247611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742898247612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1742898248094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1742898249532 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1742898249532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742898257825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1742898257827 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1742898257827 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.41 " "Total time spent on timing analysis during the Fitter is 2.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1742898257896 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742898257944 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742898258270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742898258314 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742898258715 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742898259269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/output_files/mips_cpu_one_circle.fit.smsg " "Generated suppressed messages file E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/output_files/mips_cpu_one_circle.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742898259882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5468 " "Peak virtual memory: 5468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742898260533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 18:24:20 2025 " "Processing ended: Tue Mar 25 18:24:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742898260533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742898260533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742898260533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742898260533 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1742898261369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742898261369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 18:24:21 2025 " "Processing started: Tue Mar 25 18:24:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742898261369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1742898261369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips_cpu_one_circle -c mips_cpu_one_circle " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips_cpu_one_circle -c mips_cpu_one_circle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1742898261369 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1742898262016 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1742898262032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742898262254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 18:24:22 2025 " "Processing ended: Tue Mar 25 18:24:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742898262254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742898262254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742898262254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1742898262254 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1742898262832 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ip_core/instrcution_memory/instrcution_memory.qip " "Tcl Script File ip_core/instrcution_memory/instrcution_memory.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ip_core/instrcution_memory/instrcution_memory.qip " "set_global_assignment -name QIP_FILE ip_core/instrcution_memory/instrcution_memory.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1742898263236 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1742898263236 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1742898263237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742898263237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 18:24:22 2025 " "Processing started: Tue Mar 25 18:24:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742898263237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742898263237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips_cpu_one_circle -c mips_cpu_one_circle " "Command: quartus_sta mips_cpu_one_circle -c mips_cpu_one_circle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742898263238 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1742898263329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1742898263480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1742898263481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1742898263517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1742898263517 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips_cpu_one_circle.sdc " "Synopsys Design Constraints File file not found: 'mips_cpu_one_circle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1742898263802 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1742898263802 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1742898263812 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1742898263812 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1742898263895 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1742898263895 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1742898263897 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1742898263903 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1742898264417 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1742898264417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.206 " "Worst-case setup slack is -18.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898264419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898264419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.206    -17326.458 clk  " "  -18.206    -17326.458 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898264419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742898264419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898264428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898264428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 clk  " "    0.434         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898264428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742898264428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1742898264435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1742898264438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898264447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898264447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201     -1785.209 clk  " "   -3.201     -1785.209 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898264447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742898264447 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1742898264625 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1742898264647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1742898265118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265269 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1742898265292 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1742898265292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.895 " "Worst-case setup slack is -16.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.895    -16151.842 clk  " "  -16.895    -16151.842 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742898265294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 clk  " "    0.385         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742898265303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1742898265310 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1742898265313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201     -1785.209 clk  " "   -3.201     -1785.209 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742898265320 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1742898265489 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265679 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1742898265687 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1742898265687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.120 " "Worst-case setup slack is -8.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.120     -7546.053 clk  " "   -8.120     -7546.053 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742898265690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 clk  " "    0.179         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742898265700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1742898265706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1742898265709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -1278.641 clk  " "   -3.000     -1278.641 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1742898265716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1742898265716 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1742898266119 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1742898266119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742898266206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 18:24:26 2025 " "Processing ended: Tue Mar 25 18:24:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742898266206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742898266206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742898266206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742898266206 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742898267045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742898267045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 18:24:26 2025 " "Processing started: Tue Mar 25 18:24:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742898267045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742898267045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mips_cpu_one_circle -c mips_cpu_one_circle " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mips_cpu_one_circle -c mips_cpu_one_circle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742898267046 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1742898267556 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_cpu_one_circle_8_1200mv_85c_slow.vo E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/simulation/modelsim/ simulation " "Generated file mips_cpu_one_circle_8_1200mv_85c_slow.vo in folder \"E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742898267828 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1742898267873 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_cpu_one_circle_8_1200mv_0c_slow.vo E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/simulation/modelsim/ simulation " "Generated file mips_cpu_one_circle_8_1200mv_0c_slow.vo in folder \"E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742898268132 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1742898268177 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_cpu_one_circle_min_1200mv_0c_fast.vo E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/simulation/modelsim/ simulation " "Generated file mips_cpu_one_circle_min_1200mv_0c_fast.vo in folder \"E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742898268435 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1742898268480 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_cpu_one_circle.vo E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/simulation/modelsim/ simulation " "Generated file mips_cpu_one_circle.vo in folder \"E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742898268741 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_cpu_one_circle_8_1200mv_85c_v_slow.sdo E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/simulation/modelsim/ simulation " "Generated file mips_cpu_one_circle_8_1200mv_85c_v_slow.sdo in folder \"E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742898268970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_cpu_one_circle_8_1200mv_0c_v_slow.sdo E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/simulation/modelsim/ simulation " "Generated file mips_cpu_one_circle_8_1200mv_0c_v_slow.sdo in folder \"E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742898269204 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_cpu_one_circle_min_1200mv_0c_v_fast.sdo E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/simulation/modelsim/ simulation " "Generated file mips_cpu_one_circle_min_1200mv_0c_v_fast.sdo in folder \"E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742898269429 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mips_cpu_one_circle_v.sdo E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/simulation/modelsim/ simulation " "Generated file mips_cpu_one_circle_v.sdo in folder \"E:/MyCPU/git/mips_cpu_one_circle/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1742898269661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742898269721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 18:24:29 2025 " "Processing ended: Tue Mar 25 18:24:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742898269721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742898269721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742898269721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742898269721 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742898270318 ""}
