// Seed: 3219095181
module module_0 (
    output tri1 id_0
    , id_16, id_17,
    output supply0 id_1
    , id_18,
    input tri id_2,
    input uwire id_3,
    input wire id_4,
    output supply0 id_5,
    input supply0 id_6,
    output wand id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wand id_10,
    input tri1 id_11,
    input tri0 id_12,
    input tri id_13,
    output tri id_14
    , id_19
);
  wire id_20;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output wire id_2,
    input tri id_3,
    inout logic id_4,
    input tri1 id_5,
    input wor id_6
);
  always @(posedge -1'b0) id_4 <= id_6 + -1'b0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_6,
      id_0,
      id_5,
      id_2,
      id_1,
      id_2,
      id_0,
      id_5,
      id_2,
      id_1,
      id_6,
      id_0,
      id_2
  );
  assign modCall_1.id_8 = 0;
endmodule
