{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575234263975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575234263983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 16:04:23 2019 " "Processing started: Sun Dec 01 16:04:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575234263983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234263983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display -c display " "Command: quartus_map --read_settings_files=on --write_settings_files=off display -c display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234263983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575234265038 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575234265038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_modules/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_modules/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "VGA_modules/vga_pll.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234283243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_modules/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_modules/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_modules/vga_controller.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234283280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_modules/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_modules/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "VGA_modules/vga_address_translator.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234283303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_modules/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_modules/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "VGA_modules/vga_adapter.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234283332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_modules/mu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_modules/mu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 mu_ram " "Found entity 1: mu_ram" {  } { { "RAM_modules/mu_ram.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/mu_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234283357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_modules/image2_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_modules/image2_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 image2_ram " "Found entity 1: image2_ram" {  } { { "RAM_modules/image2_ram.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/image2_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234283385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_modules/image_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_modules/image_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_ram " "Found entity 1: image_ram" {  } { { "RAM_modules/image_ram.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/image_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234283402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_register " "Found entity 1: pixel_register" {  } { { "registers.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/registers.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234283428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EMBOSS emboss image_process.v(30) " "Verilog HDL Declaration information at image_process.v(30): object \"EMBOSS\" differs only in case from object \"emboss\" in the same scope" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575234283459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_process.v 8 8 " "Found 8 design units, including 8 entities, in source file image_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_process " "Found entity 1: image_process" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283472 ""} { "Info" "ISGN_ENTITY_NAME" "2 grey_scale " "Found entity 2: grey_scale" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283472 ""} { "Info" "ISGN_ENTITY_NAME" "3 bright_add " "Found entity 3: bright_add" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283472 ""} { "Info" "ISGN_ENTITY_NAME" "4 darken " "Found entity 4: darken" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283472 ""} { "Info" "ISGN_ENTITY_NAME" "5 box_blur " "Found entity 5: box_blur" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283472 ""} { "Info" "ISGN_ENTITY_NAME" "6 gaussian_blur " "Found entity 6: gaussian_blur" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283472 ""} { "Info" "ISGN_ENTITY_NAME" "7 edge_detection " "Found entity 7: edge_detection" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283472 ""} { "Info" "ISGN_ENTITY_NAME" "8 emboss " "Found entity 8: emboss" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234283472 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(160) " "Verilog HDL information at display.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575234283481 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display.v(180) " "Verilog HDL information at display.v(180): always construct contains both blocking and non-blocking assignments" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 180 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575234283482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 4 4 " "Found 4 design units, including 4 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283493 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283493 ""} { "Info" "ISGN_ENTITY_NAME" "3 address_adaptor " "Found entity 3: address_adaptor" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283493 ""} { "Info" "ISGN_ENTITY_NAME" "4 ctrlpath " "Found entity 4: ctrlpath" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234283493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234283493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display " "Elaborating entity \"display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575234283629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "display.v" "VGA" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234283713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "VGA_modules/vga_adapter.v" "user_input_translator" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234283760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "VGA_modules/vga_adapter.v" "VideoMemory" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234285021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "VGA_modules/vga_adapter.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234285072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234285073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234285073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234285073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234285073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234285073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234285073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234285073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234285073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234285073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234285073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234285073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234285073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234285073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234285073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE sum.mif " "Parameter \"INIT_FILE\" = \"sum.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234285073 ""}  } { { "VGA_modules/vga_adapter.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575234285073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a5m1 " "Found entity 1: altsyncram_a5m1" {  } { { "db/altsyncram_a5m1.tdf" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_a5m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234285453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234285453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a5m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_a5m1:auto_generated " "Elaborating entity \"altsyncram_a5m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_a5m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234285456 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/sum.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/sum.mif -- setting all initial values to 0" {  } { { "VGA_modules/vga_adapter.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_adapter.v" 213 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1575234285527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234287621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234287621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_a5m1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_a5m1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_a5m1.tdf" "decode2" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_a5m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234287623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234287788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234287788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_a5m1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_a5m1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_a5m1.tdf" "rden_decode_b" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_a5m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234287792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lib " "Found entity 1: mux_lib" {  } { { "db/mux_lib.tdf" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/mux_lib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234288014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234288014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_a5m1:auto_generated\|mux_lib:mux3 " "Elaborating entity \"mux_lib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_a5m1:auto_generated\|mux_lib:mux3\"" {  } { { "db/altsyncram_a5m1.tdf" "mux3" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_a5m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234288018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "VGA_modules/vga_adapter.v" "mypll" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234288238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "VGA_modules/vga_pll.v" "altpll_component" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234288554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "VGA_modules/vga_pll.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234288607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234288608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234288608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234288608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234288608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234288608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234288608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234288608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234288608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234288608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234288608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234288608 ""}  } { { "VGA_modules/vga_pll.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575234288608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234288842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234288842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234288845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "VGA_modules/vga_adapter.v" "controller" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/VGA_modules/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234288897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:m0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:m0\"" {  } { { "display.v" "m0" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234288961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 display.v(245) " "Verilog HDL assignment warning at display.v(245): truncated value with size 32 to match size of target (9)" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234288970 "|display|datapath:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(246) " "Verilog HDL assignment warning at display.v(246): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234288971 "|display|datapath:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_adaptor datapath:m0\|address_adaptor:a0 " "Elaborating entity \"address_adaptor\" for hierarchy \"datapath:m0\|address_adaptor:a0\"" {  } { { "display.v" "a0" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234289028 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 display.v(265) " "Verilog HDL assignment warning at display.v(265): truncated value with size 32 to match size of target (17)" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234289029 "|display|datapath:m0|address_adaptor:a0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 display.v(266) " "Verilog HDL assignment warning at display.v(266): truncated value with size 32 to match size of target (17)" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234289030 "|display|datapath:m0|address_adaptor:a0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 display.v(267) " "Verilog HDL assignment warning at display.v(267): truncated value with size 32 to match size of target (17)" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234289030 "|display|datapath:m0|address_adaptor:a0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 display.v(268) " "Verilog HDL assignment warning at display.v(268): truncated value with size 32 to match size of target (17)" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234289031 "|display|datapath:m0|address_adaptor:a0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 display.v(269) " "Verilog HDL assignment warning at display.v(269): truncated value with size 32 to match size of target (17)" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234289031 "|display|datapath:m0|address_adaptor:a0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 display.v(270) " "Verilog HDL assignment warning at display.v(270): truncated value with size 32 to match size of target (17)" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234289031 "|display|datapath:m0|address_adaptor:a0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 display.v(271) " "Verilog HDL assignment warning at display.v(271): truncated value with size 32 to match size of target (17)" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234289032 "|display|datapath:m0|address_adaptor:a0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 display.v(272) " "Verilog HDL assignment warning at display.v(272): truncated value with size 32 to match size of target (17)" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234289033 "|display|datapath:m0|address_adaptor:a0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 display.v(273) " "Verilog HDL assignment warning at display.v(273): truncated value with size 32 to match size of target (17)" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234289033 "|display|datapath:m0|address_adaptor:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_ram datapath:m0\|image_ram:m0 " "Elaborating entity \"image_ram\" for hierarchy \"datapath:m0\|image_ram:m0\"" {  } { { "display.v" "m0" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234289078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component\"" {  } { { "RAM_modules/image_ram.v" "altsyncram_component" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/image_ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234289426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component\"" {  } { { "RAM_modules/image_ram.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/image_ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234289482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234289483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234289483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 160x120_8bit.mif " "Parameter \"init_file\" = \"160x120_8bit.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234289483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234289483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234289483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234289483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20000 " "Parameter \"numwords_a\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234289483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234289483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234289483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234289483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234289483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234289483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234289483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234289483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575234289483 ""}  } { { "RAM_modules/image_ram.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/image_ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575234289483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uqo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uqo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uqo1 " "Found entity 1: altsyncram_uqo1" {  } { { "db/altsyncram_uqo1.tdf" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_uqo1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234289677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234289677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uqo1 datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component\|altsyncram_uqo1:auto_generated " "Elaborating entity \"altsyncram_uqo1\" for hierarchy \"datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component\|altsyncram_uqo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234289681 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/160x120_8bit.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/160x120_8bit.mif -- setting all initial values to 0" {  } { { "RAM_modules/image_ram.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/RAM_modules/image_ram.v" 85 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1575234289696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234290478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234290478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component\|altsyncram_uqo1:auto_generated\|decode_7la:decode3 " "Elaborating entity \"decode_7la\" for hierarchy \"datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component\|altsyncram_uqo1:auto_generated\|decode_7la:decode3\"" {  } { { "db/altsyncram_uqo1.tdf" "decode3" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_uqo1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234290482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234290681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234290681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component\|altsyncram_uqo1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component\|altsyncram_uqo1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_uqo1.tdf" "rden_decode" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_uqo1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234290684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575234290871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234290871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component\|altsyncram_uqo1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"datapath:m0\|image_ram:m0\|altsyncram:altsyncram_component\|altsyncram_uqo1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_uqo1.tdf" "mux2" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/db/altsyncram_uqo1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234290875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_register datapath:m0\|pixel_register:r0 " "Elaborating entity \"pixel_register\" for hierarchy \"datapath:m0\|pixel_register:r0\"" {  } { { "display.v" "r0" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234291052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_process datapath:m0\|image_process:m2 " "Elaborating entity \"image_process\" for hierarchy \"datapath:m0\|image_process:m2\"" {  } { { "display.v" "m2" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234291103 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "image_process.v(38) " "Verilog HDL Case Statement warning at image_process.v(38): incomplete case statement has no default case item" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575234291105 "|display|datapath:m0|image_process:m2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colour_out image_process.v(38) " "Verilog HDL Always Construct warning at image_process.v(38): inferring latch(es) for variable \"colour_out\", which holds its previous value in one or more paths through the always construct" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1575234291106 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[0\] image_process.v(38) " "Inferred latch for \"colour_out\[0\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291117 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[1\] image_process.v(38) " "Inferred latch for \"colour_out\[1\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291118 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[2\] image_process.v(38) " "Inferred latch for \"colour_out\[2\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291119 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[3\] image_process.v(38) " "Inferred latch for \"colour_out\[3\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291119 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[4\] image_process.v(38) " "Inferred latch for \"colour_out\[4\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291120 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[5\] image_process.v(38) " "Inferred latch for \"colour_out\[5\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291120 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[6\] image_process.v(38) " "Inferred latch for \"colour_out\[6\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291120 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[7\] image_process.v(38) " "Inferred latch for \"colour_out\[7\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291120 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[8\] image_process.v(38) " "Inferred latch for \"colour_out\[8\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291120 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[9\] image_process.v(38) " "Inferred latch for \"colour_out\[9\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291121 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[10\] image_process.v(38) " "Inferred latch for \"colour_out\[10\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291121 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[11\] image_process.v(38) " "Inferred latch for \"colour_out\[11\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291121 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[12\] image_process.v(38) " "Inferred latch for \"colour_out\[12\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291121 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[13\] image_process.v(38) " "Inferred latch for \"colour_out\[13\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291122 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[14\] image_process.v(38) " "Inferred latch for \"colour_out\[14\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291123 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[15\] image_process.v(38) " "Inferred latch for \"colour_out\[15\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291123 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[16\] image_process.v(38) " "Inferred latch for \"colour_out\[16\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291124 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[17\] image_process.v(38) " "Inferred latch for \"colour_out\[17\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291124 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[18\] image_process.v(38) " "Inferred latch for \"colour_out\[18\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291124 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[19\] image_process.v(38) " "Inferred latch for \"colour_out\[19\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291124 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[20\] image_process.v(38) " "Inferred latch for \"colour_out\[20\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291125 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[21\] image_process.v(38) " "Inferred latch for \"colour_out\[21\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291125 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[22\] image_process.v(38) " "Inferred latch for \"colour_out\[22\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291125 "|display|datapath:m0|image_process:m2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour_out\[23\] image_process.v(38) " "Inferred latch for \"colour_out\[23\]\" at image_process.v(38)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291125 "|display|datapath:m0|image_process:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grey_scale datapath:m0\|image_process:m2\|grey_scale:g0 " "Elaborating entity \"grey_scale\" for hierarchy \"datapath:m0\|image_process:m2\|grey_scale:g0\"" {  } { { "image_process.v" "g0" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234291185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(123) " "Verilog HDL assignment warning at image_process.v(123): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291187 "|display|datapath:m0|image_process:m2|grey_scale:g0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(124) " "Verilog HDL assignment warning at image_process.v(124): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291187 "|display|datapath:m0|image_process:m2|grey_scale:g0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(125) " "Verilog HDL assignment warning at image_process.v(125): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291188 "|display|datapath:m0|image_process:m2|grey_scale:g0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bright_add datapath:m0\|image_process:m2\|bright_add:g1 " "Elaborating entity \"bright_add\" for hierarchy \"datapath:m0\|image_process:m2\|bright_add:g1\"" {  } { { "image_process.v" "g1" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234291224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 image_process.v(157) " "Verilog HDL assignment warning at image_process.v(157): truncated value with size 32 to match size of target (16)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291226 "|display|datapath:m0|image_process:m2|bright_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(161) " "Verilog HDL assignment warning at image_process.v(161): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291226 "|display|datapath:m0|image_process:m2|bright_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 image_process.v(163) " "Verilog HDL assignment warning at image_process.v(163): truncated value with size 16 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291226 "|display|datapath:m0|image_process:m2|bright_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 image_process.v(166) " "Verilog HDL assignment warning at image_process.v(166): truncated value with size 32 to match size of target (16)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291226 "|display|datapath:m0|image_process:m2|bright_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(170) " "Verilog HDL assignment warning at image_process.v(170): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291227 "|display|datapath:m0|image_process:m2|bright_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 image_process.v(172) " "Verilog HDL assignment warning at image_process.v(172): truncated value with size 16 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291227 "|display|datapath:m0|image_process:m2|bright_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 image_process.v(175) " "Verilog HDL assignment warning at image_process.v(175): truncated value with size 32 to match size of target (16)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291227 "|display|datapath:m0|image_process:m2|bright_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(179) " "Verilog HDL assignment warning at image_process.v(179): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291228 "|display|datapath:m0|image_process:m2|bright_add:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 image_process.v(181) " "Verilog HDL assignment warning at image_process.v(181): truncated value with size 16 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291228 "|display|datapath:m0|image_process:m2|bright_add:g1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "darken datapath:m0\|image_process:m2\|darken:g2 " "Elaborating entity \"darken\" for hierarchy \"datapath:m0\|image_process:m2\|darken:g2\"" {  } { { "image_process.v" "g2" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234291269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 image_process.v(215) " "Verilog HDL assignment warning at image_process.v(215): truncated value with size 32 to match size of target (16)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291271 "|display|datapath:m0|image_process:m2|darken:g2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 image_process.v(219) " "Verilog HDL assignment warning at image_process.v(219): truncated value with size 16 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291271 "|display|datapath:m0|image_process:m2|darken:g2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 image_process.v(221) " "Verilog HDL assignment warning at image_process.v(221): truncated value with size 32 to match size of target (16)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291272 "|display|datapath:m0|image_process:m2|darken:g2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 image_process.v(225) " "Verilog HDL assignment warning at image_process.v(225): truncated value with size 16 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291272 "|display|datapath:m0|image_process:m2|darken:g2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 image_process.v(227) " "Verilog HDL assignment warning at image_process.v(227): truncated value with size 32 to match size of target (16)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291273 "|display|datapath:m0|image_process:m2|darken:g2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 image_process.v(231) " "Verilog HDL assignment warning at image_process.v(231): truncated value with size 16 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291273 "|display|datapath:m0|image_process:m2|darken:g2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "box_blur datapath:m0\|image_process:m2\|box_blur:g3 " "Elaborating entity \"box_blur\" for hierarchy \"datapath:m0\|image_process:m2\|box_blur:g3\"" {  } { { "image_process.v" "g3" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234291308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(301) " "Verilog HDL assignment warning at image_process.v(301): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291312 "|display|datapath:m0|image_process:m2|box_blur:g3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(302) " "Verilog HDL assignment warning at image_process.v(302): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291312 "|display|datapath:m0|image_process:m2|box_blur:g3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(303) " "Verilog HDL assignment warning at image_process.v(303): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291312 "|display|datapath:m0|image_process:m2|box_blur:g3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_blur datapath:m0\|image_process:m2\|gaussian_blur:g4 " "Elaborating entity \"gaussian_blur\" for hierarchy \"datapath:m0\|image_process:m2\|gaussian_blur:g4\"" {  } { { "image_process.v" "g4" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234291349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(365) " "Verilog HDL assignment warning at image_process.v(365): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291357 "|display|datapath:m0|image_process:m2|gaussian_blur:g4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(366) " "Verilog HDL assignment warning at image_process.v(366): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291357 "|display|datapath:m0|image_process:m2|gaussian_blur:g4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(367) " "Verilog HDL assignment warning at image_process.v(367): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291358 "|display|datapath:m0|image_process:m2|gaussian_blur:g4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detection datapath:m0\|image_process:m2\|edge_detection:g5 " "Elaborating entity \"edge_detection\" for hierarchy \"datapath:m0\|image_process:m2\|edge_detection:g5\"" {  } { { "image_process.v" "g5" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234291404 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red4 image_process.v(392) " "Verilog HDL or VHDL warning at image_process.v(392): object \"red4\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291405 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green0 image_process.v(393) " "Verilog HDL or VHDL warning at image_process.v(393): object \"green0\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291406 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green1 image_process.v(393) " "Verilog HDL or VHDL warning at image_process.v(393): object \"green1\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291406 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green2 image_process.v(393) " "Verilog HDL or VHDL warning at image_process.v(393): object \"green2\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291406 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green3 image_process.v(393) " "Verilog HDL or VHDL warning at image_process.v(393): object \"green3\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291406 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green4 image_process.v(393) " "Verilog HDL or VHDL warning at image_process.v(393): object \"green4\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291406 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green5 image_process.v(393) " "Verilog HDL or VHDL warning at image_process.v(393): object \"green5\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291407 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green6 image_process.v(393) " "Verilog HDL or VHDL warning at image_process.v(393): object \"green6\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291407 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green7 image_process.v(393) " "Verilog HDL or VHDL warning at image_process.v(393): object \"green7\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291407 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green8 image_process.v(393) " "Verilog HDL or VHDL warning at image_process.v(393): object \"green8\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291407 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue0 image_process.v(394) " "Verilog HDL or VHDL warning at image_process.v(394): object \"blue0\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291407 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue1 image_process.v(394) " "Verilog HDL or VHDL warning at image_process.v(394): object \"blue1\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291408 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue2 image_process.v(394) " "Verilog HDL or VHDL warning at image_process.v(394): object \"blue2\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291408 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue3 image_process.v(394) " "Verilog HDL or VHDL warning at image_process.v(394): object \"blue3\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291408 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue4 image_process.v(394) " "Verilog HDL or VHDL warning at image_process.v(394): object \"blue4\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291408 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue5 image_process.v(394) " "Verilog HDL or VHDL warning at image_process.v(394): object \"blue5\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291408 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue6 image_process.v(394) " "Verilog HDL or VHDL warning at image_process.v(394): object \"blue6\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291409 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue7 image_process.v(394) " "Verilog HDL or VHDL warning at image_process.v(394): object \"blue7\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291409 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue8 image_process.v(394) " "Verilog HDL or VHDL warning at image_process.v(394): object \"blue8\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291410 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(452) " "Verilog HDL assignment warning at image_process.v(452): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291418 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(453) " "Verilog HDL assignment warning at image_process.v(453): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291419 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(454) " "Verilog HDL assignment warning at image_process.v(454): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291419 "|display|datapath:m0|image_process:m2|edge_detection:g5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emboss datapath:m0\|image_process:m2\|emboss:g6 " "Elaborating entity \"emboss\" for hierarchy \"datapath:m0\|image_process:m2\|emboss:g6\"" {  } { { "image_process.v" "g6" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234291470 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red2 image_process.v(473) " "Verilog HDL or VHDL warning at image_process.v(473): object \"red2\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 473 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291471 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red6 image_process.v(473) " "Verilog HDL or VHDL warning at image_process.v(473): object \"red6\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 473 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291471 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red7 image_process.v(473) " "Verilog HDL or VHDL warning at image_process.v(473): object \"red7\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 473 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291471 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green0 image_process.v(474) " "Verilog HDL or VHDL warning at image_process.v(474): object \"green0\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291472 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green1 image_process.v(474) " "Verilog HDL or VHDL warning at image_process.v(474): object \"green1\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291472 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green2 image_process.v(474) " "Verilog HDL or VHDL warning at image_process.v(474): object \"green2\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291472 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green3 image_process.v(474) " "Verilog HDL or VHDL warning at image_process.v(474): object \"green3\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291472 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green4 image_process.v(474) " "Verilog HDL or VHDL warning at image_process.v(474): object \"green4\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291472 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green5 image_process.v(474) " "Verilog HDL or VHDL warning at image_process.v(474): object \"green5\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291472 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green6 image_process.v(474) " "Verilog HDL or VHDL warning at image_process.v(474): object \"green6\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291472 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green7 image_process.v(474) " "Verilog HDL or VHDL warning at image_process.v(474): object \"green7\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291473 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green8 image_process.v(474) " "Verilog HDL or VHDL warning at image_process.v(474): object \"green8\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291473 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue0 image_process.v(475) " "Verilog HDL or VHDL warning at image_process.v(475): object \"blue0\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291473 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue1 image_process.v(475) " "Verilog HDL or VHDL warning at image_process.v(475): object \"blue1\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291473 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue2 image_process.v(475) " "Verilog HDL or VHDL warning at image_process.v(475): object \"blue2\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291474 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue3 image_process.v(475) " "Verilog HDL or VHDL warning at image_process.v(475): object \"blue3\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291474 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue4 image_process.v(475) " "Verilog HDL or VHDL warning at image_process.v(475): object \"blue4\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291474 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue5 image_process.v(475) " "Verilog HDL or VHDL warning at image_process.v(475): object \"blue5\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291475 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue6 image_process.v(475) " "Verilog HDL or VHDL warning at image_process.v(475): object \"blue6\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291475 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue7 image_process.v(475) " "Verilog HDL or VHDL warning at image_process.v(475): object \"blue7\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291475 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue8 image_process.v(475) " "Verilog HDL or VHDL warning at image_process.v(475): object \"blue8\" assigned a value but never read" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575234291475 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(522) " "Verilog HDL assignment warning at image_process.v(522): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291480 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(523) " "Verilog HDL assignment warning at image_process.v(523): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291481 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image_process.v(524) " "Verilog HDL assignment warning at image_process.v(524): truncated value with size 32 to match size of target (8)" {  } { { "image_process.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/image_process.v" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575234291481 "|display|datapath:m0|image_process:m2|emboss:g6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlpath ctrlpath:m1 " "Elaborating entity \"ctrlpath\" for hierarchy \"ctrlpath:m1\"" {  } { { "display.v" "m1" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575234291529 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display.v(399) " "Verilog HDL Case Statement warning at display.v(399): incomplete case statement has no default case item" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 399 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1575234291534 "|display|ctrlpath:m1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "display.v(399) " "Verilog HDL Case Statement information at display.v(399): all case item expressions in this case statement are onehot" {  } { { "display.v" "" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 399 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1575234291534 "|display|ctrlpath:m1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "m1 menu_ram " "Node instance \"m1\" instantiates undefined entity \"menu_ram\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "display.v" "m1" { Text "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/display.v" 208 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1575234291588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/output_files/display.map.smsg " "Generated suppressed messages file C:/Users/Yixin/Desktop/fpga_final_project/final_project_src/output_files/display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234291808 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 87 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575234292047 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 01 16:04:52 2019 " "Processing ended: Sun Dec 01 16:04:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575234292047 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575234292047 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575234292047 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234292047 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 87 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 87 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575234292835 ""}
