#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun  9 17:40:48 2024
# Process ID: 6544
# Current directory: D:/Vivado/VHDL ver2020.2/TKVMS_Present
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18336 D:\Vivado\VHDL ver2020.2\TKVMS_Present\TKVMS_Present.xpr
# Log file: D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado.log
# Journal file: D:/Vivado/VHDL ver2020.2/TKVMS_Present\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1162.918 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/VHDL -notrace
couldn't read file "D:/Vivado/VHDL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  9 17:41:37 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_ENCRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_ENCRYPT_TB} -tclbatch {PRESENT_ENCRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_ENCRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TESTVECTOR=>                  345plaintext=0000000000000000  counter=000000000000000X  key=00000000000000000000  ciphertext=5579c1387b228445
TESTVECTOR=>                  765plaintext=0000000000000000  counter=xxxxxxxxxxxxxxxx  key=00000000000000000000  ciphertext=13e91d087e10b28b
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1162.918 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_ENCRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1162.918 ; gain = 0.000
run 10 us
TESTVECTOR=>                 1185plaintext=0000000000000000  counter=xxxxxxxxxxxxxxxx  key=00000000000000000000  ciphertext=201dbed55cb6cc6f
TESTVECTOR=>                 1605plaintext=0000000000000000  counter=xxxxxxxxxxxxxxxx  key=00000000000000000000  ciphertext=d17e9d4d740e1536
$finish called at time : 1700 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 202
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
TESTVECTOR=>                  345plaintext=0000000000000000  counter=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
TESTVECTOR=>                  765plaintext=0000000000000000  counter=0000000000000001  key=00000000000000000000  ciphertext=38cbdc863843c72f
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1172.816 ; gain = 0.000
run 10 us
TESTVECTOR=>                 1185plaintext=0000000000000000  counter=0000000000000002  key=00000000000000000000  ciphertext=e4612cb7ae919c90
TESTVECTOR=>                 1605plaintext=0000000000000000  counter=0000000000000003  key=00000000000000000000  ciphertext=eca05473fd48e38b
$finish called at time : 1700 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 202
run 10 us
TESTVECTOR=>                 1925plaintext=0000000000000000  counter=0000000000000004  key=00000000000000000000  ciphertext=70d13c4b047c099d
TESTVECTOR=>                 2245plaintext=0000000000000000  counter=0000000000000005  key=00000000000000000000  ciphertext=035da3f2d9057bb0
TESTVECTOR=>                 2565plaintext=0000000000000000  counter=0000000000000006  key=00000000000000000000  ciphertext=848aed645c3b79ba
TESTVECTOR=>                 2885plaintext=0000000000000000  counter=0000000000000007  key=00000000000000000000  ciphertext=79853f3edeb19225
TESTVECTOR=>                 3205plaintext=0000000000000000  counter=0000000000000008  key=00000000000000000000  ciphertext=3a46556944fc4431
TESTVECTOR=>                 3525plaintext=0000000000000000  counter=0000000000000009  key=00000000000000000000  ciphertext=0ab739815bd8a246
TESTVECTOR=>                 3845plaintext=0000000000000000  counter=000000000000000a  key=00000000000000000000  ciphertext=a739f6838164e7b0
TESTVECTOR=>                 4165plaintext=0000000000000000  counter=000000000000000b  key=00000000000000000000  ciphertext=ebf4e45c50c4d69e
TESTVECTOR=>                 4485plaintext=0000000000000000  counter=000000000000000c  key=00000000000000000000  ciphertext=335c3eadb36b1345
TESTVECTOR=>                 4805plaintext=0000000000000000  counter=000000000000000d  key=00000000000000000000  ciphertext=3d82b884fc2f67c2
TESTVECTOR=>                 5125plaintext=0000000000000000  counter=000000000000000e  key=00000000000000000000  ciphertext=aaaa144218ce964e
TESTVECTOR=>                 5445plaintext=0000000000000000  counter=000000000000000f  key=00000000000000000000  ciphertext=968c17d28e3d5af7
TESTVECTOR=>                 5765plaintext=0000000000000000  counter=0000000000000010  key=00000000000000000000  ciphertext=b9738886697411a0
TESTVECTOR=>                 6085plaintext=0000000000000000  counter=0000000000000011  key=00000000000000000000  ciphertext=9f812c3438840b39
TESTVECTOR=>                 6405plaintext=0000000000000000  counter=0000000000000012  key=00000000000000000000  ciphertext=aec6eff810e262a7
TESTVECTOR=>                 6725plaintext=0000000000000000  counter=0000000000000013  key=00000000000000000000  ciphertext=f63fbd44080a89d2
TESTVECTOR=>                 7045plaintext=0000000000000000  counter=0000000000000014  key=00000000000000000000  ciphertext=b6381b8e3bf545df
TESTVECTOR=>                 7365plaintext=0000000000000000  counter=0000000000000015  key=00000000000000000000  ciphertext=9643613f880bec05
TESTVECTOR=>                 7685plaintext=0000000000000000  counter=0000000000000016  key=00000000000000000000  ciphertext=771c217f462d5542
TESTVECTOR=>                 8005plaintext=0000000000000000  counter=0000000000000017  key=00000000000000000000  ciphertext=d39639bb7e95cb3e
TESTVECTOR=>                 8325plaintext=0000000000000000  counter=0000000000000018  key=00000000000000000000  ciphertext=667b94caf3b4f753
TESTVECTOR=>                 8645plaintext=0000000000000000  counter=0000000000000019  key=00000000000000000000  ciphertext=00b69bd04f847c57
TESTVECTOR=>                 8965plaintext=0000000000000000  counter=000000000000001a  key=00000000000000000000  ciphertext=917d8e801e70e6dc
TESTVECTOR=>                 9285plaintext=0000000000000000  counter=000000000000001b  key=00000000000000000000  ciphertext=f892e09eb549c39d
TESTVECTOR=>                 9605plaintext=0000000000000000  counter=000000000000001c  key=00000000000000000000  ciphertext=1892fdc17760d099
TESTVECTOR=>                 9925plaintext=0000000000000000  counter=000000000000001d  key=00000000000000000000  ciphertext=1bbecd15a8b82c01
TESTVECTOR=>                10245plaintext=0000000000000000  counter=000000000000001e  key=00000000000000000000  ciphertext=acb3509028893b0f
TESTVECTOR=>                10565plaintext=0000000000000000  counter=000000000000001f  key=00000000000000000000  ciphertext=7df27c0ca5c4fad5
TESTVECTOR=>                10885plaintext=0000000000000000  counter=0000000000000020  key=00000000000000000000  ciphertext=f0b72518c1343453
TESTVECTOR=>                11205plaintext=0000000000000000  counter=0000000000000021  key=00000000000000000000  ciphertext=d8c2a95e50d97ce0
TESTVECTOR=>                11525plaintext=0000000000000000  counter=0000000000000022  key=00000000000000000000  ciphertext=ed81f2d0a18eb752
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
TESTVECTOR=>                  345 plaintext=0000000000000000  counter=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
TESTVECTOR=>                  765 plaintext=0000000000000000  counter=0000000000000001  key=00000000000000000000  ciphertext=38cbdc863843c72f
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1172.816 ; gain = 0.000
run 10 us
TESTVECTOR=>                 1185 plaintext=0000000000000000  counter=0000000000000002  key=00000000000000000000  ciphertext=e4612cb7ae919c90
TESTVECTOR=>                 1605 plaintext=0000000000000000  counter=0000000000000003  key=00000000000000000000  ciphertext=eca05473fd48e38b
TESTVECTOR=>                 2025 plaintext=0000000000000000  counter=0000000000000004  key=00000000000000000000  ciphertext=1e58e5099477a7bc
TESTVECTOR=>                 2445 plaintext=0000000000000000  counter=0000000000000005  key=00000000000000000000  ciphertext=762c5d1a5ad02411
$finish called at time : 2540 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 206
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
TESTVECTOR=>                  345 plaintext=0000000000000000  counter=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
TESTVECTOR=>                  755 plaintext=0000000000000000  counter=0000000000000001  key=00000000000000000000  ciphertext=38cbdc863843c72f
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.613 ; gain = 0.000
run 10 us
TESTVECTOR=>                 1165 plaintext=0000000000000000  counter=0000000000000002  key=00000000000000000000  ciphertext=e4612cb7ae919c90
TESTVECTOR=>                 1575 plaintext=0000000000000000  counter=0000000000000003  key=00000000000000000000  ciphertext=eca05473fd48e38b
TESTVECTOR=>                 1985 plaintext=0000000000000000  counter=0000000000000004  key=00000000000000000000  ciphertext=1e58e5099477a7bc
TESTVECTOR=>                 2395 plaintext=0000000000000000  counter=0000000000000005  key=00000000000000000000  ciphertext=762c5d1a5ad02411
TESTVECTOR=>                 2815 plaintext=0000000000000000  counter=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
TESTVECTOR=>                 3225 plaintext=0000000000000000  counter=0000000000000001  key=00000000000000000000  ciphertext=38cbdc863843c72f
TESTVECTOR=>                 3635 plaintext=0000000000000000  counter=0000000000000002  key=00000000000000000000  ciphertext=e4612cb7ae919c90
TESTVECTOR=>                 4045 plaintext=000000000000000f  counter=0000000000000003  key=00000000000000000000  ciphertext=eca05473fd48e384
$finish called at time : 4140 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 210
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
TESTVECTOR=>                  345 plaintext=0000000000000000  counter=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
TESTVECTOR=>                  755 plaintext=0000000000000000  counter=0000000000000001  key=00000000000000000000  ciphertext=38cbdc863843c72f
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.613 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
TESTVECTOR=>                  345 plaintext=0000000000000000  counter=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
TESTVECTOR=>                  755 plaintext=0000000000000000  counter=0000000000000001  key=00000000000000000000  ciphertext=38cbdc863843c72f
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.613 ; gain = 0.000
run 10 us
TESTVECTOR=>                 1165 plaintext=0000000000000000  counter=0000000000000002  key=00000000000000000000  ciphertext=e4612cb7ae919c90
TESTVECTOR=>                 1575 plaintext=0000000000000000  counter=0000000000000003  key=00000000000000000000  ciphertext=eca05473fd48e38b
TESTVECTOR=>                 1985 plaintext=0000000000000000  counter=0000000000000004  key=00000000000000000000  ciphertext=1e58e5099477a7bc
TESTVECTOR=>                 2395 plaintext=0000000000000000  counter=0000000000000005  key=00000000000000000000  ciphertext=762c5d1a5ad02411
TESTVECTOR=>                 2815 plaintext=0000000000000000  counter=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
TESTVECTOR=>                 3225 plaintext=0000000000000000  counter=0000000000000001  key=00000000000000000000  ciphertext=38cbdc863843c72f
TESTVECTOR=>                 3635 plaintext=0000000000000000  counter=0000000000000002  key=00000000000000000000  ciphertext=e4612cb7ae919c90
TESTVECTOR=>                 4045 plaintext=000000000000000f  counter=0000000000000003  key=00000000000000000000  ciphertext=eca05473fd48e384
TESTVECTOR=>                 4465 plaintext=0000000000000000  counter=d392f4ec58356aeb  key=3014f4d8c37d9cc7e689  ciphertext=2853fe9153cb1cce
TESTVECTOR=>                 4875 plaintext=0000000000000000  counter=d392f4ec58356aec  key=3014f4d8c37d9cc7e689  ciphertext=6921614d3c7c0e6b
TESTVECTOR=>                 5285 plaintext=0000000000000000  counter=d392f4ec58356aed  key=3014f4d8c37d9cc7e689  ciphertext=2cab43f739d0d0c0
TESTVECTOR=>                 5695 plaintext=0000000000000000  counter=d392f4ec58356aee  key=3014f4d8c37d9cc7e689  ciphertext=3dbc264fb929fec1
TESTVECTOR=>                 6105 plaintext=0000000000000000  counter=d392f4ec58356aef  key=3014f4d8c37d9cc7e689  ciphertext=eb7cb095a5aae5af
TESTVECTOR=>                 6515 plaintext=0000000000000000  counter=d392f4ec58356af0  key=3014f4d8c37d9cc7e689  ciphertext=6c60f13adb7aa922
$finish called at time : 6610 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 238
run 10 us
TESTVECTOR=>                 6835 plaintext=0000000000000000  counter=d392f4ec58356af1  key=3014f4d8c37d9cc7e689  ciphertext=9f11f1940e5aeae0
TESTVECTOR=>                 7155 plaintext=0000000000000000  counter=d392f4ec58356af2  key=3014f4d8c37d9cc7e689  ciphertext=3562aa5df768e1e4
TESTVECTOR=>                 7475 plaintext=0000000000000000  counter=d392f4ec58356af3  key=3014f4d8c37d9cc7e689  ciphertext=eb33de957897a927
TESTVECTOR=>                 7795 plaintext=0000000000000000  counter=d392f4ec58356af4  key=3014f4d8c37d9cc7e689  ciphertext=65d2e20e84046d21
TESTVECTOR=>                 8115 plaintext=0000000000000000  counter=d392f4ec58356af5  key=3014f4d8c37d9cc7e689  ciphertext=19d76cfff26ef0cc
TESTVECTOR=>                 8435 plaintext=0000000000000000  counter=d392f4ec58356af6  key=3014f4d8c37d9cc7e689  ciphertext=a4b3ad2585247c82
TESTVECTOR=>                 8755 plaintext=0000000000000000  counter=d392f4ec58356af7  key=3014f4d8c37d9cc7e689  ciphertext=52b488e91eda2ff2
TESTVECTOR=>                 9075 plaintext=0000000000000000  counter=d392f4ec58356af8  key=3014f4d8c37d9cc7e689  ciphertext=f891d7afcf058ae1
TESTVECTOR=>                 9395 plaintext=0000000000000000  counter=d392f4ec58356af9  key=3014f4d8c37d9cc7e689  ciphertext=ca7b9e28ec051774
TESTVECTOR=>                 9715 plaintext=0000000000000000  counter=d392f4ec58356afa  key=3014f4d8c37d9cc7e689  ciphertext=f90ff7e21e1cd904
TESTVECTOR=>                10035 plaintext=0000000000000000  counter=d392f4ec58356afb  key=3014f4d8c37d9cc7e689  ciphertext=f15cf47a8d4665e3
TESTVECTOR=>                10355 plaintext=0000000000000000  counter=d392f4ec58356afc  key=3014f4d8c37d9cc7e689  ciphertext=df361761cf03bd4b
TESTVECTOR=>                10675 plaintext=0000000000000000  counter=d392f4ec58356afd  key=3014f4d8c37d9cc7e689  ciphertext=40ac3285f2a08a73
TESTVECTOR=>                10995 plaintext=0000000000000000  counter=d392f4ec58356afe  key=3014f4d8c37d9cc7e689  ciphertext=30fa79a88d04eff0
TESTVECTOR=>                11315 plaintext=0000000000000000  counter=d392f4ec58356aff  key=3014f4d8c37d9cc7e689  ciphertext=429ab96aead12221
TESTVECTOR=>                11635 plaintext=0000000000000000  counter=d392f4ec58356b00  key=3014f4d8c37d9cc7e689  ciphertext=2c1bcf2f6fc353f2
TESTVECTOR=>                11955 plaintext=0000000000000000  counter=d392f4ec58356b01  key=3014f4d8c37d9cc7e689  ciphertext=b24c8d9a589eaf05
TESTVECTOR=>                12275 plaintext=0000000000000000  counter=d392f4ec58356b02  key=3014f4d8c37d9cc7e689  ciphertext=98b0fa6800518105
TESTVECTOR=>                12595 plaintext=0000000000000000  counter=d392f4ec58356b03  key=3014f4d8c37d9cc7e689  ciphertext=cf9f416546f26c0d
TESTVECTOR=>                12915 plaintext=0000000000000000  counter=d392f4ec58356b04  key=3014f4d8c37d9cc7e689  ciphertext=b999d89cb7018c91
TESTVECTOR=>                13235 plaintext=0000000000000000  counter=d392f4ec58356b05  key=3014f4d8c37d9cc7e689  ciphertext=26c06231caa530e0
TESTVECTOR=>                13555 plaintext=0000000000000000  counter=d392f4ec58356b06  key=3014f4d8c37d9cc7e689  ciphertext=12d0edf7aeb2db22
TESTVECTOR=>                13875 plaintext=0000000000000000  counter=d392f4ec58356b07  key=3014f4d8c37d9cc7e689  ciphertext=60ed7a2fb6f167aa
TESTVECTOR=>                14195 plaintext=0000000000000000  counter=d392f4ec58356b08  key=3014f4d8c37d9cc7e689  ciphertext=2393804b7183553f
TESTVECTOR=>                14515 plaintext=0000000000000000  counter=d392f4ec58356b09  key=3014f4d8c37d9cc7e689  ciphertext=e8d45104b254ee2d
TESTVECTOR=>                14835 plaintext=0000000000000000  counter=d392f4ec58356b0a  key=3014f4d8c37d9cc7e689  ciphertext=81604570fae04343
TESTVECTOR=>                15155 plaintext=0000000000000000  counter=d392f4ec58356b0b  key=3014f4d8c37d9cc7e689  ciphertext=e317c522bd4943d0
TESTVECTOR=>                15475 plaintext=0000000000000000  counter=d392f4ec58356b0c  key=3014f4d8c37d9cc7e689  ciphertext=4e3c63962ebb1b78
TESTVECTOR=>                15795 plaintext=0000000000000000  counter=d392f4ec58356b0d  key=3014f4d8c37d9cc7e689  ciphertext=1406bce90c07009e
TESTVECTOR=>                16115 plaintext=0000000000000000  counter=d392f4ec58356b0e  key=3014f4d8c37d9cc7e689  ciphertext=8f133662b8bef77d
TESTVECTOR=>                16435 plaintext=0000000000000000  counter=d392f4ec58356b0f  key=3014f4d8c37d9cc7e689  ciphertext=d9668c46453618d7
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/PRESENT_ENCRYPT_TB/dut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
TESTVECTOR=>                  345 plaintext=0000000000000000  counter=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
TESTVECTOR=>                  755 plaintext=0000000000000000  counter=0000000000000001  key=00000000000000000000  ciphertext=38cbdc863843c72f
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1401.352 ; gain = 0.000
run 10 us
TESTVECTOR=>                 1165 plaintext=0000000000000000  counter=0000000000000002  key=00000000000000000000  ciphertext=e4612cb7ae919c90
TESTVECTOR=>                 1575 plaintext=0000000000000000  counter=0000000000000003  key=00000000000000000000  ciphertext=eca05473fd48e38b
TESTVECTOR=>                 1985 plaintext=0000000000000000  counter=0000000000000004  key=00000000000000000000  ciphertext=1e58e5099477a7bc
TESTVECTOR=>                 2395 plaintext=0000000000000000  counter=0000000000000005  key=00000000000000000000  ciphertext=762c5d1a5ad02411
TESTVECTOR=>                 2815 plaintext=0000000000000000  counter=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
TESTVECTOR=>                 3225 plaintext=0000000000000000  counter=0000000000000001  key=00000000000000000000  ciphertext=38cbdc863843c72f
TESTVECTOR=>                 3635 plaintext=0000000000000000  counter=0000000000000002  key=00000000000000000000  ciphertext=e4612cb7ae919c90
TESTVECTOR=>                 4045 plaintext=000000000000000f  counter=0000000000000003  key=00000000000000000000  ciphertext=eca05473fd48e384
TESTVECTOR=>                 4465 plaintext=0000000000000000  counter=d392f4ec58356aeb  key=3014f4d8c37d9cc7e689  ciphertext=2853fe9153cb1cce
TESTVECTOR=>                 4875 plaintext=0000000000000000  counter=d392f4ec58356aec  key=3014f4d8c37d9cc7e689  ciphertext=6921614d3c7c0e6b
TESTVECTOR=>                 5285 plaintext=0000000000000000  counter=d392f4ec58356aed  key=3014f4d8c37d9cc7e689  ciphertext=2cab43f739d0d0c0
TESTVECTOR=>                 5695 plaintext=0000000000000000  counter=d392f4ec58356aee  key=3014f4d8c37d9cc7e689  ciphertext=3dbc264fb929fec1
TESTVECTOR=>                 6105 plaintext=0000000000000000  counter=d392f4ec58356aef  key=3014f4d8c37d9cc7e689  ciphertext=eb7cb095a5aae5af
TESTVECTOR=>                 6515 plaintext=0000000000000000  counter=d392f4ec58356af0  key=3014f4d8c37d9cc7e689  ciphertext=6c60f13adb7aa922
$finish called at time : 6610 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 238
run 10 us
TESTVECTOR=>                 6835 plaintext=0000000000000000  counter=d392f4ec58356af1  key=3014f4d8c37d9cc7e689  ciphertext=9f11f1940e5aeae0
TESTVECTOR=>                 7155 plaintext=0000000000000000  counter=d392f4ec58356af2  key=3014f4d8c37d9cc7e689  ciphertext=3562aa5df768e1e4
TESTVECTOR=>                 7475 plaintext=0000000000000000  counter=d392f4ec58356af3  key=3014f4d8c37d9cc7e689  ciphertext=eb33de957897a927
TESTVECTOR=>                 7795 plaintext=0000000000000000  counter=d392f4ec58356af4  key=3014f4d8c37d9cc7e689  ciphertext=65d2e20e84046d21
TESTVECTOR=>                 8115 plaintext=0000000000000000  counter=d392f4ec58356af5  key=3014f4d8c37d9cc7e689  ciphertext=19d76cfff26ef0cc
TESTVECTOR=>                 8435 plaintext=0000000000000000  counter=d392f4ec58356af6  key=3014f4d8c37d9cc7e689  ciphertext=a4b3ad2585247c82
TESTVECTOR=>                 8755 plaintext=0000000000000000  counter=d392f4ec58356af7  key=3014f4d8c37d9cc7e689  ciphertext=52b488e91eda2ff2
TESTVECTOR=>                 9075 plaintext=0000000000000000  counter=d392f4ec58356af8  key=3014f4d8c37d9cc7e689  ciphertext=f891d7afcf058ae1
TESTVECTOR=>                 9395 plaintext=0000000000000000  counter=d392f4ec58356af9  key=3014f4d8c37d9cc7e689  ciphertext=ca7b9e28ec051774
TESTVECTOR=>                 9715 plaintext=0000000000000000  counter=d392f4ec58356afa  key=3014f4d8c37d9cc7e689  ciphertext=f90ff7e21e1cd904
TESTVECTOR=>                10035 plaintext=0000000000000000  counter=d392f4ec58356afb  key=3014f4d8c37d9cc7e689  ciphertext=f15cf47a8d4665e3
TESTVECTOR=>                10355 plaintext=0000000000000000  counter=d392f4ec58356afc  key=3014f4d8c37d9cc7e689  ciphertext=df361761cf03bd4b
TESTVECTOR=>                10675 plaintext=0000000000000000  counter=d392f4ec58356afd  key=3014f4d8c37d9cc7e689  ciphertext=40ac3285f2a08a73
TESTVECTOR=>                10995 plaintext=0000000000000000  counter=d392f4ec58356afe  key=3014f4d8c37d9cc7e689  ciphertext=30fa79a88d04eff0
TESTVECTOR=>                11315 plaintext=0000000000000000  counter=d392f4ec58356aff  key=3014f4d8c37d9cc7e689  ciphertext=429ab96aead12221
TESTVECTOR=>                11635 plaintext=0000000000000000  counter=d392f4ec58356b00  key=3014f4d8c37d9cc7e689  ciphertext=2c1bcf2f6fc353f2
TESTVECTOR=>                11955 plaintext=0000000000000000  counter=d392f4ec58356b01  key=3014f4d8c37d9cc7e689  ciphertext=b24c8d9a589eaf05
TESTVECTOR=>                12275 plaintext=0000000000000000  counter=d392f4ec58356b02  key=3014f4d8c37d9cc7e689  ciphertext=98b0fa6800518105
TESTVECTOR=>                12595 plaintext=0000000000000000  counter=d392f4ec58356b03  key=3014f4d8c37d9cc7e689  ciphertext=cf9f416546f26c0d
TESTVECTOR=>                12915 plaintext=0000000000000000  counter=d392f4ec58356b04  key=3014f4d8c37d9cc7e689  ciphertext=b999d89cb7018c91
TESTVECTOR=>                13235 plaintext=0000000000000000  counter=d392f4ec58356b05  key=3014f4d8c37d9cc7e689  ciphertext=26c06231caa530e0
TESTVECTOR=>                13555 plaintext=0000000000000000  counter=d392f4ec58356b06  key=3014f4d8c37d9cc7e689  ciphertext=12d0edf7aeb2db22
TESTVECTOR=>                13875 plaintext=0000000000000000  counter=d392f4ec58356b07  key=3014f4d8c37d9cc7e689  ciphertext=60ed7a2fb6f167aa
TESTVECTOR=>                14195 plaintext=0000000000000000  counter=d392f4ec58356b08  key=3014f4d8c37d9cc7e689  ciphertext=2393804b7183553f
TESTVECTOR=>                14515 plaintext=0000000000000000  counter=d392f4ec58356b09  key=3014f4d8c37d9cc7e689  ciphertext=e8d45104b254ee2d
TESTVECTOR=>                14835 plaintext=0000000000000000  counter=d392f4ec58356b0a  key=3014f4d8c37d9cc7e689  ciphertext=81604570fae04343
TESTVECTOR=>                15155 plaintext=0000000000000000  counter=d392f4ec58356b0b  key=3014f4d8c37d9cc7e689  ciphertext=e317c522bd4943d0
TESTVECTOR=>                15475 plaintext=0000000000000000  counter=d392f4ec58356b0c  key=3014f4d8c37d9cc7e689  ciphertext=4e3c63962ebb1b78
TESTVECTOR=>                15795 plaintext=0000000000000000  counter=d392f4ec58356b0d  key=3014f4d8c37d9cc7e689  ciphertext=1406bce90c07009e
TESTVECTOR=>                16115 plaintext=0000000000000000  counter=d392f4ec58356b0e  key=3014f4d8c37d9cc7e689  ciphertext=8f133662b8bef77d
TESTVECTOR=>                16435 plaintext=0000000000000000  counter=d392f4ec58356b0f  key=3014f4d8c37d9cc7e689  ciphertext=d9668c46453618d7
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
TESTVECTOR=>                  345 plaintext=0000000000000000  counter=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
TESTVECTOR=>                  755 plaintext=0000000000000000  counter=0000000000000001  key=00000000000000000000  ciphertext=38cbdc863843c72f
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1401.352 ; gain = 0.000
run 10 us
TESTVECTOR=>                 1165 plaintext=0000000000000000  counter=0000000000000002  key=00000000000000000000  ciphertext=e4612cb7ae919c90
TESTVECTOR=>                 1575 plaintext=0000000000000000  counter=0000000000000003  key=00000000000000000000  ciphertext=eca05473fd48e38b
TESTVECTOR=>                 1985 plaintext=0000000000000000  counter=0000000000000004  key=00000000000000000000  ciphertext=1e58e5099477a7bc
TESTVECTOR=>                 2395 plaintext=0000000000000000  counter=0000000000000005  key=00000000000000000000  ciphertext=762c5d1a5ad02411
TESTVECTOR=>                 2815 plaintext=0000000000000000  counter=0000000000000000  key=00000000000000000000  ciphertext=5579c1387b228445
TESTVECTOR=>                 3225 plaintext=0000000000000000  counter=0000000000000001  key=00000000000000000000  ciphertext=38cbdc863843c72f
TESTVECTOR=>                 3635 plaintext=0000000000000000  counter=0000000000000002  key=00000000000000000000  ciphertext=e4612cb7ae919c90
TESTVECTOR=>                 4045 plaintext=000000000000000f  counter=0000000000000003  key=00000000000000000000  ciphertext=eca05473fd48e384
TESTVECTOR=>                 4465 plaintext=0000000000000000  counter=d392f4ec58356aeb  key=3014f4d8c37d9cc7e689  ciphertext=2853fe9153cb1cce
TESTVECTOR=>                 4875 plaintext=0000000000000000  counter=d392f4ec58356aec  key=3014f4d8c37d9cc7e689  ciphertext=6921614d3c7c0e6b
TESTVECTOR=>                 5285 plaintext=0000000000000000  counter=d392f4ec58356aed  key=3014f4d8c37d9cc7e689  ciphertext=2cab43f739d0d0c0
TESTVECTOR=>                 5695 plaintext=0000000000000000  counter=d392f4ec58356aee  key=3014f4d8c37d9cc7e689  ciphertext=3dbc264fb929fec1
TESTVECTOR=>                 6105 plaintext=0000000000000000  counter=d392f4ec58356aef  key=3014f4d8c37d9cc7e689  ciphertext=eb7cb095a5aae5af
TESTVECTOR=>                 6515 plaintext=0000000000000000  counter=d392f4ec58356af0  key=3014f4d8c37d9cc7e689  ciphertext=6c60f13adb7aa922
$finish called at time : 6610 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 238
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1401.352 ; gain = 0.000
run 10 us
$finish called at time : 6610 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 238
launch_runs synth_1 -jobs 8
[Sun Jun  9 18:29:09 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1621.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1698.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1820.445 ; gain = 419.094
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_ENCRYPT_TB_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_ENCRYPT_TB_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_ENCRYPT_TB_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_ENCRYPT_TB_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_ENCRYPT_TB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "PRESENT_ENCRYPT_TB_time_synth.sdf", for root module "PRESENT_ENCRYPT_TB/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "PRESENT_ENCRYPT_TB_time_synth.sdf", for root module "PRESENT_ENCRYPT_TB/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_time_synth

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/VHDL -notrace
couldn't read file "D:/Vivado/VHDL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  9 18:32:11 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2290.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_ENCRYPT_TB_time_synth -key {Post-Synthesis:sim_1:Timing:PRESENT_ENCRYPT_TB} -tclbatch {PRESENT_ENCRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_ENCRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_ENCRYPT_TB_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2293.211 ; gain = 27.531
run 10 us
$finish called at time : 6610 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 238
file mkdir D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new
file mkdir D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new
file mkdir D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new
file mkdir D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new
file mkdir D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new
file mkdir D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new
file mkdir {D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new}
close [ open {D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v} w ]
add_files {{D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v}}
update_compile_order -fileset sources_1
file mkdir D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new
file mkdir D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new
file mkdir D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new
file mkdir D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new
file mkdir D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new
file mkdir {D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new}
close [ open {D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v} w ]
add_files -fileset sim_1 {{D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v}}
update_compile_order -fileset sim_1
set_property top present_decrypt_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top PRESENT_DECRYPT_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 80 differs from formal bit length 64 for port 'ciphertext' [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:40]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ciphertext' is not permitted [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [VRFC 10-2458] undeclared symbol plaintext, assumed default net type wire [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:41]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'plaintext' [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/VHDL -notrace
couldn't read file "D:/Vivado/VHDL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  9 19:47:26 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_DECRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_DECRYPT_TB} -tclbatch {PRESENT_DECRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_DECRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_DECRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.066 ; gain = 0.000
run 10 us
$finish called at time : 6600 ns : File "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" Line 99
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [VRFC 10-2458] undeclared symbol plaintext, assumed default net type wire [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:41]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'plaintext' [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_DECRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_DECRYPT_TB} -tclbatch {PRESENT_DECRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_DECRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2309.066 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_DECRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.066 ; gain = 0.000
run 10 us
$finish called at time : 6600 ns : File "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" Line 99
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/PRESENT_DECRYPT_TB/dut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'plaintext' [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:41]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2309.066 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2309.066 ; gain = 0.000
close [ open {D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v} w ]
add_files {{D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v}}
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'odat' on this module [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v:41]
ERROR: [VRFC 10-3180] cannot find port 'odat' on this module [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'odat' on this module [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v:41]
ERROR: [VRFC 10-3180] cannot find port 'odat' on this module [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2309.066 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2309.066 ; gain = 0.000
close [ open {D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v} w ]
add_files {{D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_DECRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_DECRYPT_TB} -tclbatch {PRESENT_DECRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_DECRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_DECRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.066 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2309.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_DECRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_DECRYPT_TB} -tclbatch {PRESENT_DECRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_DECRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_DECRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2309.066 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/PRESENT_DECRYPT_TB/dut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.066 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2927.379 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2927.379 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.379 ; gain = 0.000
relaunch_sim
