module prencodertb;

  reg [7:0] D;

  wire [2:0] y;

  

  prencoder pri_enc(D, y);

  

  initial begin

	  $dumpfile("prencoder.vcd");

	  $dumpvars;

    $monitor("D = %b ,y = %0b", D, y);

    repeat(5) begin

      D=$random; #1;

    end

  end

endmodule
