Module {
   def subgraph root {
      node definitions {
         def plio b12 iotype:stream to stream {
             ports {
               port po0 dir:out porttype:stream elttype:strm<float>
            }
         }
         def plio b13 iotype:stream to stream {
             ports {
               port pi0 dir:in porttype:stream elttype:strm<float>
            }
         }
         def aiekernel b0 {
            ports {
               port pi0 dir:in porttype:rtpvariable name: inMatrixA elttype:arr<float>[8192]>
               port pi1 dir:in porttype:memvariable name: inWindowB elttype:buff<float>
               port pi2 dir:in porttype:cascadevariable name: inCascade elttype:strm<accfloat>
               port po0 dir:out porttype:memvariable name: outWindow elttype:buff<float>
            }
            kernel: matVecMulLastRtp
            headers : {
               matrix_vector_mul.hpp
               /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/include/aie/matrix_vector_mul.hpp
            }
            srcs:{
               matrix_vector_mul.cpp
            }
         }
         def aiekernel b1 {
            ports {
               port pi0 dir:in porttype:rtpvariable name: inMatrixA elttype:arr<float>[8192]>
               port pi1 dir:in porttype:memvariable name: inWindowB elttype:buff<float>
               port pi2 dir:in porttype:cascadevariable name: inCascade elttype:strm<accfloat>
               port po0 dir:out porttype:cascadevariable name: outCascade elttype:strm<accfloat>
            }
            kernel: matVecMulMiddleRtp
            headers : {
               matrix_vector_mul.hpp
               /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/include/aie/matrix_vector_mul.hpp
            }
            srcs:{
               matrix_vector_mul.cpp
            }
         }
         def aiekernel b2 {
            ports {
               port pi0 dir:in porttype:rtpvariable name: inMatrixA elttype:arr<float>[8192]>
               port pi1 dir:in porttype:memvariable name: inWindowB elttype:buff<float>
               port pi2 dir:in porttype:cascadevariable name: inCascade elttype:strm<accfloat>
               port po0 dir:out porttype:cascadevariable name: outCascade elttype:strm<accfloat>
            }
            kernel: matVecMulMiddleRtp
            headers : {
               matrix_vector_mul.hpp
               /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/include/aie/matrix_vector_mul.hpp
            }
            srcs:{
               matrix_vector_mul.cpp
            }
         }
         def aiekernel b3 {
            ports {
               port pi0 dir:in porttype:rtpvariable name: inMatrixA elttype:arr<float>[8192]>
               port pi1 dir:in porttype:memvariable name: inWindowB elttype:buff<float>
               port pi2 dir:in porttype:cascadevariable name: inCascade elttype:strm<accfloat>
               port po0 dir:out porttype:cascadevariable name: outCascade elttype:strm<accfloat>
            }
            kernel: matVecMulMiddleRtp
            headers : {
               matrix_vector_mul.hpp
               /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/include/aie/matrix_vector_mul.hpp
            }
            srcs:{
               matrix_vector_mul.cpp
            }
         }
         def aiekernel b4 {
            ports {
               port pi0 dir:in porttype:rtpvariable name: inMatrixA elttype:arr<float>[8192]>
               port pi1 dir:in porttype:memvariable name: inWindowB elttype:buff<float>
               port pi2 dir:in porttype:cascadevariable name: inCascade elttype:strm<accfloat>
               port po0 dir:out porttype:cascadevariable name: outCascade elttype:strm<accfloat>
            }
            kernel: matVecMulMiddleRtp
            headers : {
               matrix_vector_mul.hpp
               /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/include/aie/matrix_vector_mul.hpp
            }
            srcs:{
               matrix_vector_mul.cpp
            }
         }
         def aiekernel b5 {
            ports {
               port pi0 dir:in porttype:rtpvariable name: inMatrixA elttype:arr<float>[8192]>
               port pi1 dir:in porttype:memvariable name: inWindowB elttype:buff<float>
               port pi2 dir:in porttype:cascadevariable name: inCascade elttype:strm<accfloat>
               port po0 dir:out porttype:cascadevariable name: outCascade elttype:strm<accfloat>
            }
            kernel: matVecMulMiddleRtp
            headers : {
               matrix_vector_mul.hpp
               /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/include/aie/matrix_vector_mul.hpp
            }
            srcs:{
               matrix_vector_mul.cpp
            }
         }
         def aiekernel b6 {
            ports {
               port pi0 dir:in porttype:rtpvariable name: inMatrixA elttype:arr<float>[8192]>
               port pi1 dir:in porttype:memvariable name: inWindowB elttype:buff<float>
               port pi2 dir:in porttype:cascadevariable name: inCascade elttype:strm<accfloat>
               port po0 dir:out porttype:cascadevariable name: outCascade elttype:strm<accfloat>
            }
            kernel: matVecMulMiddleRtp
            headers : {
               matrix_vector_mul.hpp
               /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/include/aie/matrix_vector_mul.hpp
            }
            srcs:{
               matrix_vector_mul.cpp
            }
         }
         def aiekernel b7 {
            ports {
               port pi0 dir:in porttype:rtpvariable name: inMatrixA elttype:arr<float>[8192]>
               port pi1 dir:in porttype:memvariable name: inWindowB elttype:buff<float>
               port pi2 dir:in porttype:cascadevariable name: inCascade elttype:strm<accfloat>
               port po0 dir:out porttype:cascadevariable name: outCascade elttype:strm<accfloat>
            }
            kernel: matVecMulMiddleRtp
            headers : {
               matrix_vector_mul.hpp
               /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/include/aie/matrix_vector_mul.hpp
            }
            srcs:{
               matrix_vector_mul.cpp
            }
         }
         def aiekernel b8 {
            ports {
               port pi0 dir:in porttype:rtpvariable name: inMatrixA elttype:arr<float>[8192]>
               port pi1 dir:in porttype:memvariable name: inWindowB elttype:buff<float>
               port pi2 dir:in porttype:cascadevariable name: inCascade elttype:strm<accfloat>
               port po0 dir:out porttype:cascadevariable name: outCascade elttype:strm<accfloat>
            }
            kernel: matVecMulMiddleRtp
            headers : {
               matrix_vector_mul.hpp
               /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/include/aie/matrix_vector_mul.hpp
            }
            srcs:{
               matrix_vector_mul.cpp
            }
         }
         def aiekernel b9 {
            ports {
               port pi0 dir:in porttype:rtpvariable name: inMatrixA elttype:arr<float>[8192]>
               port pi1 dir:in porttype:memvariable name: inWindowB elttype:buff<float>
               port pi2 dir:in porttype:cascadevariable name: inCascade elttype:strm<accfloat>
               port po0 dir:out porttype:cascadevariable name: outCascade elttype:strm<accfloat>
            }
            kernel: matVecMulMiddleRtp
            headers : {
               matrix_vector_mul.hpp
               /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/include/aie/matrix_vector_mul.hpp
            }
            srcs:{
               matrix_vector_mul.cpp
            }
         }
         def aiekernel b10 {
            ports {
               port pi0 dir:in porttype:rtpvariable name: inMatrixA elttype:arr<float>[8192]>
               port pi1 dir:in porttype:memvariable name: inWindowB elttype:buff<float>
               port pi2 dir:in porttype:cascadevariable name: inCascade elttype:strm<accfloat>
               port po0 dir:out porttype:cascadevariable name: outCascade elttype:strm<accfloat>
            }
            kernel: matVecMulMiddleRtp
            headers : {
               matrix_vector_mul.hpp
               /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/include/aie/matrix_vector_mul.hpp
            }
            srcs:{
               matrix_vector_mul.cpp
            }
         }
         def aiekernel b11 {
            ports {
               port pi0 dir:in porttype:rtpvariable name: inMatrixA elttype:arr<float>[8192]>
               port pi1 dir:in porttype:memvariable name: inWindowB elttype:buff<float>
               port po0 dir:out porttype:cascadevariable name: outCascade elttype:strm<accfloat>
            }
            kernel: matVecMulFirstRtp
            headers : {
               matrix_vector_mul.hpp
               /home/synthara/VersalPrjs/LDRD/rtda_demo/aieml7/../dsp_lib/L1/include/aie/matrix_vector_mul.hpp
            }
            srcs:{
               matrix_vector_mul.cpp
            }
         }
         def aiekernel b14 {
            ports {
               port pi0 dir:in porttype:memvariable name: in elttype:wndo<float>
               port po0 dir:out porttype:memvariable name: out0 elttype:wndo<float>
               port po1 dir:out porttype:memvariable name: out1 elttype:wndo<float>
            }
            kernel: window_split_768_to_512_256
            headers : {
               window_split_768_to_512_256.h
            }
            srcs:{
               window_split_768_to_512_256.cpp
            }
         }
         def aiekernel b15 {
            ports {
               port pi0 dir:in porttype:memvariable name: in elttype:wndo<float>
               port po0 dir:out porttype:memvariable name: out0 elttype:wndo<float>
               port po1 dir:out porttype:memvariable name: out1 elttype:wndo<float>
            }
            kernel: window_split_512_to_256x2
            headers : {
               window_split_512_to_256x2.h
            }
            srcs:{
               window_split_512_to_256x2.cpp
            }
         }
         def aiekernel b16 {
            ports {
               port pi0 dir:in porttype:memvariable name: in elttype:wndo<float>
               port po0 dir:out porttype:memvariable name: out0 elttype:wndo<float>
               port po1 dir:out porttype:memvariable name: out1 elttype:wndo<float>
            }
            kernel: window_split_256_to_128x2
            headers : {
               window_split_256_to_128x2.h
            }
            srcs:{
               window_split_256_to_128x2.cpp
            }
         }
         def aiekernel b17 {
            ports {
               port pi0 dir:in porttype:memvariable name: in elttype:wndo<float>
               port po0 dir:out porttype:memvariable name: out0 elttype:wndo<float>
               port po1 dir:out porttype:memvariable name: out1 elttype:wndo<float>
            }
            kernel: window_split_128_to_64x2
            headers : {
               window_split_128_to_64x2.h
            }
            srcs:{
               window_split_128_to_64x2.cpp
            }
         }
         def plkernel ps_b18 {
            ports {
            }
            impl_type: unknown
            shared_lib: 
            systemc_lib: 
         }
      }
      nodes: {
         me  i0:b0 runtime:0.8 {
            portinst: i0_pi0 idx[0] datatype:arr<float>[8192]> rtp in bw_utlization = 1 synctype:async (variable name:  m_mat_vec_mulKernels[11].in[0])
            portinst: i0_pi1 idx[1] datatype:buff<float> mem in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[11].in[1])
            portinst: i0_pi2 idx[2] datatype:strm<accfloat> cascade in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[11].in[2])
            portinst: i0_po0 idx[3] datatype:buff<float> mem out bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[11].out[0])
         }
         me  i1:b1 runtime:0.8 {
            portinst: i1_pi0 idx[0] datatype:arr<float>[8192]> rtp in bw_utlization = 1 synctype:async (variable name:  m_mat_vec_mulKernels[10].in[0])
            portinst: i1_pi1 idx[1] datatype:buff<float> mem in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[10].in[1])
            portinst: i1_pi2 idx[2] datatype:strm<accfloat> cascade in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[10].in[2])
            portinst: i1_po0 idx[3] datatype:strm<accfloat> cascade out bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[10].out[0])
         }
         me  i2:b2 runtime:0.8 {
            portinst: i2_pi0 idx[0] datatype:arr<float>[8192]> rtp in bw_utlization = 1 synctype:async (variable name:  m_mat_vec_mulKernels[9].in[0])
            portinst: i2_pi1 idx[1] datatype:buff<float> mem in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[9].in[1])
            portinst: i2_pi2 idx[2] datatype:strm<accfloat> cascade in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[9].in[2])
            portinst: i2_po0 idx[3] datatype:strm<accfloat> cascade out bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[9].out[0])
         }
         me  i3:b3 runtime:0.8 {
            portinst: i3_pi0 idx[0] datatype:arr<float>[8192]> rtp in bw_utlization = 1 synctype:async (variable name:  m_mat_vec_mulKernels[8].in[0])
            portinst: i3_pi1 idx[1] datatype:buff<float> mem in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[8].in[1])
            portinst: i3_pi2 idx[2] datatype:strm<accfloat> cascade in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[8].in[2])
            portinst: i3_po0 idx[3] datatype:strm<accfloat> cascade out bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[8].out[0])
         }
         me  i4:b4 runtime:0.8 {
            portinst: i4_pi0 idx[0] datatype:arr<float>[8192]> rtp in bw_utlization = 1 synctype:async (variable name:  m_mat_vec_mulKernels[7].in[0])
            portinst: i4_pi1 idx[1] datatype:buff<float> mem in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[7].in[1])
            portinst: i4_pi2 idx[2] datatype:strm<accfloat> cascade in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[7].in[2])
            portinst: i4_po0 idx[3] datatype:strm<accfloat> cascade out bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[7].out[0])
         }
         me  i5:b5 runtime:0.8 {
            portinst: i5_pi0 idx[0] datatype:arr<float>[8192]> rtp in bw_utlization = 1 synctype:async (variable name:  m_mat_vec_mulKernels[6].in[0])
            portinst: i5_pi1 idx[1] datatype:buff<float> mem in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[6].in[1])
            portinst: i5_pi2 idx[2] datatype:strm<accfloat> cascade in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[6].in[2])
            portinst: i5_po0 idx[3] datatype:strm<accfloat> cascade out bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[6].out[0])
         }
         me  i6:b6 runtime:0.8 {
            portinst: i6_pi0 idx[0] datatype:arr<float>[8192]> rtp in bw_utlization = 1 synctype:async (variable name:  m_mat_vec_mulKernels[5].in[0])
            portinst: i6_pi1 idx[1] datatype:buff<float> mem in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[5].in[1])
            portinst: i6_pi2 idx[2] datatype:strm<accfloat> cascade in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[5].in[2])
            portinst: i6_po0 idx[3] datatype:strm<accfloat> cascade out bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[5].out[0])
         }
         me  i7:b7 runtime:0.8 {
            portinst: i7_pi0 idx[0] datatype:arr<float>[8192]> rtp in bw_utlization = 1 synctype:async (variable name:  m_mat_vec_mulKernels[4].in[0])
            portinst: i7_pi1 idx[1] datatype:buff<float> mem in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[4].in[1])
            portinst: i7_pi2 idx[2] datatype:strm<accfloat> cascade in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[4].in[2])
            portinst: i7_po0 idx[3] datatype:strm<accfloat> cascade out bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[4].out[0])
         }
         me  i8:b8 runtime:0.8 {
            portinst: i8_pi0 idx[0] datatype:arr<float>[8192]> rtp in bw_utlization = 1 synctype:async (variable name:  m_mat_vec_mulKernels[3].in[0])
            portinst: i8_pi1 idx[1] datatype:buff<float> mem in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[3].in[1])
            portinst: i8_pi2 idx[2] datatype:strm<accfloat> cascade in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[3].in[2])
            portinst: i8_po0 idx[3] datatype:strm<accfloat> cascade out bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[3].out[0])
         }
         me  i9:b9 runtime:0.8 {
            portinst: i9_pi0 idx[0] datatype:arr<float>[8192]> rtp in bw_utlization = 1 synctype:async (variable name:  m_mat_vec_mulKernels[2].in[0])
            portinst: i9_pi1 idx[1] datatype:buff<float> mem in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[2].in[1])
            portinst: i9_pi2 idx[2] datatype:strm<accfloat> cascade in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[2].in[2])
            portinst: i9_po0 idx[3] datatype:strm<accfloat> cascade out bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[2].out[0])
         }
         me  i10:b10 runtime:0.8 {
            portinst: i10_pi0 idx[0] datatype:arr<float>[8192]> rtp in bw_utlization = 1 synctype:async (variable name:  m_mat_vec_mulKernels[1].in[0])
            portinst: i10_pi1 idx[1] datatype:buff<float> mem in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[1].in[1])
            portinst: i10_pi2 idx[2] datatype:strm<accfloat> cascade in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[1].in[2])
            portinst: i10_po0 idx[3] datatype:strm<accfloat> cascade out bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[1].out[0])
         }
         me  i11:b11 runtime:0.8 {
            portinst: i11_pi0 idx[0] datatype:arr<float>[8192]> rtp in bw_utlization = 1 synctype:async (variable name:  m_mat_vec_mulKernels[0].in[0])
            portinst: i11_pi1 idx[1] datatype:buff<float> mem in bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[0].in[1])
            portinst: i11_po0 idx[2] datatype:strm<accfloat> cascade out bw_utlization = 1 (variable name:  m_mat_vec_mulKernels[0].out[0])
         }
         plio  nodeinst:i12:b12 {
            portinst: i12_po0 idx[-1] datatype:strm<float> stream out bw_utlization = 1 (variable name:  layer0_in.out[0])
         }
         plio  nodeinst:i13:b13 {
            portinst: i13_pi0 idx[-1] datatype:strm<float> stream in bw_utlization = 1 (variable name:  layer1_out.in[0])
         }
         me  i14:b14 runtime:0.5 {
            portinst: i14_pi0 idx[0] datatype:wndo<float> mem in blocksize:3072 max_blocksize:3072 bw_utlization = 1 (variable name:  k_split_768_512_256.in[0])
            portinst: i14_po0 idx[1] datatype:wndo<float> mem out blocksize:2048 max_blocksize:2048 bw_utlization = 1 (variable name:  k_split_768_512_256.out[0])
            portinst: i14_po1 idx[2] datatype:wndo<float> mem out blocksize:1024 max_blocksize:1024 bw_utlization = 1 (variable name:  k_split_768_512_256.out[1])
         }
         me  i15:b15 runtime:0.5 {
            portinst: i15_pi0 idx[0] datatype:wndo<float> mem in blocksize:2048 max_blocksize:2048 bw_utlization = 1 (variable name:  k_split_512_256x2.in[0])
            portinst: i15_po0 idx[1] datatype:wndo<float> mem out blocksize:1024 max_blocksize:1024 bw_utlization = 1 (variable name:  k_split_512_256x2.out[0])
            portinst: i15_po1 idx[2] datatype:wndo<float> mem out blocksize:1024 max_blocksize:1024 bw_utlization = 1 (variable name:  k_split_512_256x2.out[1])
         }
         me  i16:b16 runtime:0.3 {
            portinst: i16_pi0 idx[0] datatype:wndo<float> mem in blocksize:1024 max_blocksize:1024 bw_utlization = 1 (variable name:  k_split_256_128x2[0].in[0])
            portinst: i16_po0 idx[1] datatype:wndo<float> mem out blocksize:512 max_blocksize:512 bw_utlization = 1 (variable name:  k_split_256_128x2[0].out[0])
            portinst: i16_po1 idx[2] datatype:wndo<float> mem out blocksize:512 max_blocksize:512 bw_utlization = 1 (variable name:  k_split_256_128x2[0].out[1])
         }
         me  i17:b16 runtime:0.3 {
            portinst: i17_pi0 idx[0] datatype:wndo<float> mem in blocksize:1024 max_blocksize:1024 bw_utlization = 1 (variable name:  k_split_256_128x2[1].in[0])
            portinst: i17_po0 idx[1] datatype:wndo<float> mem out blocksize:512 max_blocksize:512 bw_utlization = 1 (variable name:  k_split_256_128x2[1].out[0])
            portinst: i17_po1 idx[2] datatype:wndo<float> mem out blocksize:512 max_blocksize:512 bw_utlization = 1 (variable name:  k_split_256_128x2[1].out[1])
         }
         me  i18:b16 runtime:0.3 {
            portinst: i18_pi0 idx[0] datatype:wndo<float> mem in blocksize:1024 max_blocksize:1024 bw_utlization = 1 (variable name:  k_split_256_128x2[2].in[0])
            portinst: i18_po0 idx[1] datatype:wndo<float> mem out blocksize:512 max_blocksize:512 bw_utlization = 1 (variable name:  k_split_256_128x2[2].out[0])
            portinst: i18_po1 idx[2] datatype:wndo<float> mem out blocksize:512 max_blocksize:512 bw_utlization = 1 (variable name:  k_split_256_128x2[2].out[1])
         }
         me  i19:b17 runtime:0.3 {
            portinst: i19_pi0 idx[0] datatype:wndo<float> mem in blocksize:512 max_blocksize:512 bw_utlization = 1 (variable name:  k_split_128_64x2[0].in[0])
            portinst: i19_po0 idx[1] datatype:wndo<float> mem out blocksize:256 max_blocksize:256 bw_utlization = 1 (variable name:  k_split_128_64x2[0].out[0])
            portinst: i19_po1 idx[2] datatype:wndo<float> mem out blocksize:256 max_blocksize:256 bw_utlization = 1 (variable name:  k_split_128_64x2[0].out[1])
         }
         me  i20:b17 runtime:0.3 {
            portinst: i20_pi0 idx[0] datatype:wndo<float> mem in blocksize:512 max_blocksize:512 bw_utlization = 1 (variable name:  k_split_128_64x2[1].in[0])
            portinst: i20_po0 idx[1] datatype:wndo<float> mem out blocksize:256 max_blocksize:256 bw_utlization = 1 (variable name:  k_split_128_64x2[1].out[0])
            portinst: i20_po1 idx[2] datatype:wndo<float> mem out blocksize:256 max_blocksize:256 bw_utlization = 1 (variable name:  k_split_128_64x2[1].out[1])
         }
         me  i21:b17 runtime:0.3 {
            portinst: i21_pi0 idx[0] datatype:wndo<float> mem in blocksize:512 max_blocksize:512 bw_utlization = 1 (variable name:  k_split_128_64x2[2].in[0])
            portinst: i21_po0 idx[1] datatype:wndo<float> mem out blocksize:256 max_blocksize:256 bw_utlization = 1 (variable name:  k_split_128_64x2[2].out[0])
            portinst: i21_po1 idx[2] datatype:wndo<float> mem out blocksize:256 max_blocksize:256 bw_utlization = 1 (variable name:  k_split_128_64x2[2].out[1])
         }
         me  i22:b17 runtime:0.3 {
            portinst: i22_pi0 idx[0] datatype:wndo<float> mem in blocksize:512 max_blocksize:512 bw_utlization = 1 (variable name:  k_split_128_64x2[3].in[0])
            portinst: i22_po0 idx[1] datatype:wndo<float> mem out blocksize:256 max_blocksize:256 bw_utlization = 1 (variable name:  k_split_128_64x2[3].out[0])
            portinst: i22_po1 idx[2] datatype:wndo<float> mem out blocksize:256 max_blocksize:256 bw_utlization = 1 (variable name:  k_split_128_64x2[3].out[1])
         }
         me  i23:b17 runtime:0.3 {
            portinst: i23_pi0 idx[0] datatype:wndo<float> mem in blocksize:512 max_blocksize:512 bw_utlization = 1 (variable name:  k_split_128_64x2[4].in[0])
            portinst: i23_po0 idx[1] datatype:wndo<float> mem out blocksize:256 max_blocksize:256 bw_utlization = 1 (variable name:  k_split_128_64x2[4].out[0])
            portinst: i23_po1 idx[2] datatype:wndo<float> mem out blocksize:256 max_blocksize:256 bw_utlization = 1 (variable name:  k_split_128_64x2[4].out[1])
         }
         me  i24:b17 runtime:0.3 {
            portinst: i24_pi0 idx[0] datatype:wndo<float> mem in blocksize:512 max_blocksize:512 bw_utlization = 1 (variable name:  k_split_128_64x2[5].in[0])
            portinst: i24_po0 idx[1] datatype:wndo<float> mem out blocksize:256 max_blocksize:256 bw_utlization = 1 (variable name:  k_split_128_64x2[5].out[0])
            portinst: i24_po1 idx[2] datatype:wndo<float> mem out blocksize:256 max_blocksize:256 bw_utlization = 1 (variable name:  k_split_128_64x2[5].out[1])
         }
         pl  nodeinst:ps_i25:ps_b18 {
         }
      }
      connections:{
         Channel net0: Single :src:i19_po0 dst:i11_pi1
         Channel net1: Single :src:i11_po0 dst:i10_pi2
         Channel net2: Single :src:i19_po1 dst:i10_pi1
         Channel net3: Single :src:i10_po0 dst:i9_pi2
         Channel net4: Single :src:i20_po0 dst:i9_pi1
         Channel net5: Single :src:i9_po0 dst:i8_pi2
         Channel net6: Single :src:i20_po1 dst:i8_pi1
         Channel net7: Single :src:i8_po0 dst:i7_pi2
         Channel net8: Single :src:i21_po0 dst:i7_pi1
         Channel net9: Single :src:i7_po0 dst:i6_pi2
         Channel net10: Single :src:i21_po1 dst:i6_pi1
         Channel net11: Single :src:i6_po0 dst:i5_pi2
         Channel net12: Single :src:i22_po0 dst:i5_pi1
         Channel net13: Single :src:i5_po0 dst:i4_pi2
         Channel net14: Single :src:i22_po1 dst:i4_pi1
         Channel net15: Single :src:i4_po0 dst:i3_pi2
         Channel net16: Single :src:i23_po0 dst:i3_pi1
         Channel net17: Single :src:i3_po0 dst:i2_pi2
         Channel net18: Single :src:i23_po1 dst:i2_pi1
         Channel net19: Single :src:i2_po0 dst:i1_pi2
         Channel net20: Single :src:i24_po0 dst:i1_pi1
         Channel net21: Single :src:i1_po0 dst:i0_pi2
         Channel net22: Single :src:i24_po1 dst:i0_pi1
         Channel net23: Single :src:i0_po0 dst:i13_pi0
         Channel net24: Single :src:i12_po0 dst:i14_pi0
         Channel net25: Single :src:i14_po0 dst:i15_pi0
         Channel net26: Single :src:i14_po1 dst:i18_pi0
         Channel net27: Single :src:i15_po0 dst:i16_pi0
         Channel net28: Single :src:i15_po1 dst:i17_pi0
         Channel net29: Single :src:i16_po0 dst:i19_pi0
         Channel net30: Single :src:i16_po1 dst:i20_pi0
         Channel net31: Single :src:i17_po0 dst:i21_pi0
         Channel net32: Single :src:i17_po1 dst:i22_pi0
         Channel net33: Single :src:i18_po0 dst:i23_pi0
         Channel net34: Single :src:i18_po1 dst:i24_pi0
      }
      constraints {
      }
   }
}