Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: sch_6.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sch_6.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sch_6"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : sch_6
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\admin\Documents\GitHub\circuit_year_1_st\store\16-10-23\test_6\lab7t.vf" into library work
Parsing module <lab7t>.
Analyzing Verilog file "C:\Users\admin\Documents\GitHub\circuit_year_1_st\store\16-10-23\test_6\counter0_9.vf" into library work
Parsing module <FTC_HXILINX_counter0_9>.
Parsing module <counter0_9>.
Analyzing Verilog file "C:\Users\admin\Documents\GitHub\circuit_year_1_st\store\16-10-23\test_6\sch_6.vf" into library work
Parsing module <FTC_HXILINX_sch_6>.
Parsing module <lab7t_MUSER_sch_6>.
Parsing module <counter0_9_MUSER_sch_6>.
Parsing module <sch_6>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <sch_6>.

Elaborating module <counter0_9_MUSER_sch_6>.

Elaborating module <FTC_HXILINX_sch_6>.

Elaborating module <VCC>.

Elaborating module <AND2>.

Elaborating module <AND3>.

Elaborating module <AND4>.

Elaborating module <INV>.

Elaborating module <lab7t_MUSER_sch_6>.

Elaborating module <XOR2>.

Elaborating module <FD(INIT=1'b0)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sch_6>.
    Related source file is "C:\Users\admin\Documents\GitHub\circuit_year_1_st\store\16-10-23\test_6\sch_6.vf".
    Summary:
	no macro.
Unit <sch_6> synthesized.

Synthesizing Unit <counter0_9_MUSER_sch_6>.
    Related source file is "C:\Users\admin\Documents\GitHub\circuit_year_1_st\store\16-10-23\test_6\sch_6.vf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_1" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_2" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_3" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <counter0_9_MUSER_sch_6> synthesized.

Synthesizing Unit <FTC_HXILINX_sch_6>.
    Related source file is "C:\Users\admin\Documents\GitHub\circuit_year_1_st\store\16-10-23\test_6\sch_6.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_sch_6> synthesized.

Synthesizing Unit <lab7t_MUSER_sch_6>.
    Related source file is "C:\Users\admin\Documents\GitHub\circuit_year_1_st\store\16-10-23\test_6\sch_6.vf".
    Summary:
	no macro.
Unit <lab7t_MUSER_sch_6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 28
 1-bit register                                        : 28

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sch_6> ...

Optimizing unit <counter0_9_MUSER_sch_6> ...

Optimizing unit <lab7t_MUSER_sch_6> ...

Optimizing unit <FTC_HXILINX_sch_6> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sch_6, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sch_6.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 75
#      AND2                        : 16
#      AND3                        : 7
#      AND4                        : 7
#      INV                         : 43
#      VCC                         : 1
#      XOR2                        : 1
# FlipFlops/Latches                : 36
#      FD                          : 8
#      FDCE                        : 28
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 8
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              36  out of  11440     0%  
 Number of Slice LUTs:                   43  out of   5720     0%  
    Number used as Logic:                43  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     79
   Number with an unused Flip Flop:      43  out of     79    54%  
   Number with an unused LUT:            36  out of     79    45%  
   Number of fully used LUT-FF pairs:     0  out of     79     0%  
   Number of unique control sets:        29

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    102    24%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
CLK_P123                           | BUFGP                   | 4     |
XLXN_1(XLXI_1/XLXI_8:O)            | NONE(*)(XLXI_2/XLXI_4/Q)| 4     |
XLXN_2(XLXI_2/XLXI_8:O)            | NONE(*)(XLXI_3/XLXI_4/Q)| 4     |
XLXN_3(XLXI_3/XLXI_8:O)            | NONE(*)(XLXI_5/XLXI_4/Q)| 4     |
XLXN_4(XLXI_5/XLXI_8:O)            | NONE(*)(XLXI_7/XLXI_4/Q)| 4     |
XLXN_5(XLXI_7/XLXI_8:O)            | NONE(*)(XLXI_8/XLXI_4/Q)| 4     |
XLXN_6(XLXI_8/XLXI_8:O)            | NONE(*)(XLXI_9/XLXI_4/Q)| 4     |
XLXI_22/XLXN_41(XLXI_22/XLXI_13:O) | NONE(*)(XLXI_22/XLXI_48)| 8     |
-----------------------------------+-------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.107ns (Maximum Frequency: 243.463MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.962ns
   Maximum combinational path delay: 5.519ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_P123'
  Clock period: 4.107ns (frequency: 243.463MHz)
  Total number of paths / destination ports: 26 / 11
-------------------------------------------------------------------------
Delay:               4.107ns (Levels of Logic = 3)
  Source:            XLXI_1/XLXI_1/Q (FF)
  Destination:       XLXI_1/XLXI_4/Q (FF)
  Source Clock:      CLK_P123 rising
  Destination Clock: CLK_P123 rising

  Data Path: XLXI_1/XLXI_1/Q to XLXI_1/XLXI_4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q (Q)
     end scope: 'XLXI_1/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_1/XLXI_9 (XLXI_1/XLXN_19)
     AND4:I3->O            8   0.339   0.802  XLXI_1/XLXI_8 (XLXN_1)
     begin scope: 'XLXI_1/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.107ns (1.784ns logic, 2.323ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_1'
  Clock period: 4.107ns (frequency: 243.463MHz)
  Total number of paths / destination ports: 26 / 11
-------------------------------------------------------------------------
Delay:               4.107ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_1/Q (FF)
  Destination:       XLXI_2/XLXI_4/Q (FF)
  Source Clock:      XLXN_1 rising
  Destination Clock: XLXN_1 rising

  Data Path: XLXI_2/XLXI_1/Q to XLXI_2/XLXI_4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q (Q)
     end scope: 'XLXI_2/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_2/XLXI_9 (XLXI_2/XLXN_19)
     AND4:I3->O            8   0.339   0.802  XLXI_2/XLXI_8 (XLXN_2)
     begin scope: 'XLXI_2/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.107ns (1.784ns logic, 2.323ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_2'
  Clock period: 4.107ns (frequency: 243.463MHz)
  Total number of paths / destination ports: 26 / 11
-------------------------------------------------------------------------
Delay:               4.107ns (Levels of Logic = 3)
  Source:            XLXI_3/XLXI_1/Q (FF)
  Destination:       XLXI_3/XLXI_4/Q (FF)
  Source Clock:      XLXN_2 rising
  Destination Clock: XLXN_2 rising

  Data Path: XLXI_3/XLXI_1/Q to XLXI_3/XLXI_4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q (Q)
     end scope: 'XLXI_3/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_3/XLXI_9 (XLXI_3/XLXN_19)
     AND4:I3->O            8   0.339   0.802  XLXI_3/XLXI_8 (XLXN_3)
     begin scope: 'XLXI_3/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.107ns (1.784ns logic, 2.323ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_3'
  Clock period: 4.107ns (frequency: 243.463MHz)
  Total number of paths / destination ports: 26 / 11
-------------------------------------------------------------------------
Delay:               4.107ns (Levels of Logic = 3)
  Source:            XLXI_5/XLXI_1/Q (FF)
  Destination:       XLXI_5/XLXI_4/Q (FF)
  Source Clock:      XLXN_3 rising
  Destination Clock: XLXN_3 rising

  Data Path: XLXI_5/XLXI_1/Q to XLXI_5/XLXI_4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q (Q)
     end scope: 'XLXI_5/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_5/XLXI_9 (XLXI_5/XLXN_19)
     AND4:I3->O            8   0.339   0.802  XLXI_5/XLXI_8 (XLXN_4)
     begin scope: 'XLXI_5/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.107ns (1.784ns logic, 2.323ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_4'
  Clock period: 4.107ns (frequency: 243.463MHz)
  Total number of paths / destination ports: 26 / 11
-------------------------------------------------------------------------
Delay:               4.107ns (Levels of Logic = 3)
  Source:            XLXI_7/XLXI_1/Q (FF)
  Destination:       XLXI_7/XLXI_4/Q (FF)
  Source Clock:      XLXN_4 rising
  Destination Clock: XLXN_4 rising

  Data Path: XLXI_7/XLXI_1/Q to XLXI_7/XLXI_4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q (Q)
     end scope: 'XLXI_7/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_7/XLXI_9 (XLXI_7/XLXN_19)
     AND4:I3->O            8   0.339   0.802  XLXI_7/XLXI_8 (XLXN_5)
     begin scope: 'XLXI_7/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.107ns (1.784ns logic, 2.323ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_5'
  Clock period: 4.107ns (frequency: 243.463MHz)
  Total number of paths / destination ports: 26 / 11
-------------------------------------------------------------------------
Delay:               4.107ns (Levels of Logic = 3)
  Source:            XLXI_8/XLXI_1/Q (FF)
  Destination:       XLXI_8/XLXI_4/Q (FF)
  Source Clock:      XLXN_5 rising
  Destination Clock: XLXN_5 rising

  Data Path: XLXI_8/XLXI_1/Q to XLXI_8/XLXI_4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q (Q)
     end scope: 'XLXI_8/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_8/XLXI_9 (XLXI_8/XLXN_19)
     AND4:I3->O            8   0.339   0.802  XLXI_8/XLXI_8 (XLXN_6)
     begin scope: 'XLXI_8/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.107ns (1.784ns logic, 2.323ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_6'
  Clock period: 4.020ns (frequency: 248.766MHz)
  Total number of paths / destination ports: 26 / 11
-------------------------------------------------------------------------
Delay:               4.020ns (Levels of Logic = 3)
  Source:            XLXI_9/XLXI_1/Q (FF)
  Destination:       XLXI_9/XLXI_4/Q (FF)
  Source Clock:      XLXN_6 rising
  Destination Clock: XLXN_6 rising

  Data Path: XLXI_9/XLXI_1/Q to XLXI_9/XLXI_4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q (Q)
     end scope: 'XLXI_9/XLXI_1:Q'
     INV:I->O              1   0.568   0.808  XLXI_9/XLXI_9 (XLXI_9/XLXN_19)
     AND4:I3->O            5   0.339   0.714  XLXI_9/XLXI_8 (P82)
     begin scope: 'XLXI_9/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.020ns (1.784ns logic, 2.236ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_22/XLXN_41'
  Clock period: 2.346ns (frequency: 426.239MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               2.346ns (Levels of Logic = 1)
  Source:            XLXI_22/XLXI_48 (FF)
  Destination:       XLXI_22/XLXI_30 (FF)
  Source Clock:      XLXI_22/XLXN_41 rising
  Destination Clock: XLXI_22/XLXN_41 rising

  Data Path: XLXI_22/XLXI_48 to XLXI_22/XLXI_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  XLXI_22/XLXI_48 (LED7_P67_OBUF)
     XOR2:I1->O            1   0.223   0.579  XLXI_22/XLXI_11 (XLXI_22/XLXN_29)
     FD:D                      0.102          XLXI_22/XLXI_30
    ----------------------------------------
    Total                      2.346ns (0.772ns logic, 1.574ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_22/XLXN_41'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              5.962ns (Levels of Logic = 3)
  Source:            XLXI_22/XLXI_30 (FF)
  Destination:       XLXN_46 (PAD)
  Source Clock:      XLXI_22/XLXN_41 rising

  Data Path: XLXI_22/XLXI_30 to XLXN_46
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  XLXI_22/XLXI_30 (XLXI_22/XLXN_87)
     INV:I->O              3   0.568   1.015  XLXI_22/XLXI_46 (LED0_P82_OBUF)
     AND2:I0->O            1   0.203   0.579  XLXI_23 (XLXN_46_OBUF)
     OBUF:I->O                 2.571          XLXN_46_OBUF (XLXN_46)
    ----------------------------------------
    Total                      5.962ns (3.789ns logic, 2.173ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               5.519ns (Levels of Logic = 3)
  Source:            SW0_P66 (PAD)
  Destination:       XLXN_46 (PAD)

  Data Path: SW0_P66 to XLXN_46
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.924  SW0_P66_IBUF (SW0_P66_IBUF)
     AND2:I1->O            1   0.223   0.579  XLXI_23 (XLXN_46_OBUF)
     OBUF:I->O                 2.571          XLXN_46_OBUF (XLXN_46)
    ----------------------------------------
    Total                      5.519ns (4.016ns logic, 1.503ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_P123       |    4.107|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_22/XLXN_41
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_22/XLXN_41|    2.346|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_1         |    4.107|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_2         |    4.107|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_3         |    4.107|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_4         |    4.107|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_5
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_5         |    4.107|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_6
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_6         |    4.020|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.67 secs
 
--> 

Total memory usage is 4487884 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

