// Seed: 3179960127
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output id_5,
    input logic id_6,
    output logic id_7,
    input logic id_8,
    inout logic id_9,
    input logic id_10
    , id_11
);
  always @(negedge 1) id_5 <= (id_9 - id_6);
endmodule
