{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 17:51:21 2013 " "Info: Processing started: Tue Oct 22 17:51:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Up-Down-Counter -c Up-Down-Counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_tut_noclock:inst\|nIn\[1\]~latch " "Warning: Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~latch\" is a latch" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_tut_noclock:inst\|nIn\[0\]~latch " "Warning: Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~latch\" is a latch" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_tut_noclock:inst\|nIn\[2\]~latch " "Warning: Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~latch\" is a latch" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "updown_counter_tut_noclock:inst\|nIn\[3\]~latch " "Warning: Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~latch\" is a latch" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[6\] " "Warning: Node \"sevenseg:inst1\|ones\[6\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[5\] " "Warning: Node \"sevenseg:inst1\|ones\[5\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[4\] " "Warning: Node \"sevenseg:inst1\|ones\[4\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[3\] " "Warning: Node \"sevenseg:inst1\|ones\[3\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[2\] " "Warning: Node \"sevenseg:inst1\|ones\[2\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[1\] " "Warning: Node \"sevenseg:inst1\|ones\[1\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg:inst1\|ones\[0\] " "Warning: Node \"sevenseg:inst1\|ones\[0\]\" is a latch" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut " "Warning: Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "updown_counter_tut_noclock:inst\|Add0~96 " "Warning: Node \"updown_counter_tut_noclock:inst\|Add0~96\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut " "Warning: Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "updown_counter_tut_noclock:inst\|Add0~97 " "Warning: Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut " "Warning: Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "updown_counter_tut_noclock:inst\|Add1~73 " "Warning: Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut " "Warning: Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "down " "Info: Assuming node \"down\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 496 368 536 512 "down" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "down" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 584 392 560 600 "reset" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "up " "Info: Assuming node \"up\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "updown_counter_tut_noclock:inst\|nIn\[3\]~latch " "Info: Detected ripple clock \"updown_counter_tut_noclock:inst\|nIn\[3\]~latch\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[3\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_tut_noclock:inst\|nIn\[2\]~latch " "Info: Detected ripple clock \"updown_counter_tut_noclock:inst\|nIn\[2\]~latch\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[2\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_tut_noclock:inst\|nIn\[0\]~latch " "Info: Detected ripple clock \"updown_counter_tut_noclock:inst\|nIn\[0\]~latch\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[0\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_tut_noclock:inst\|nIn\[1\]~latch " "Info: Detected ripple clock \"updown_counter_tut_noclock:inst\|nIn\[1\]~latch\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[1\]~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|Mux15~68 " "Info: Detected gated clock \"sevenseg:inst1\|Mux15~68\" as buffer" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|Mux15~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 " "Info: Detected gated clock \"sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~14 " "Info: Detected gated clock \"sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~14\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13 " "Info: Detected gated clock \"sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~12 " "Info: Detected gated clock \"sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~12\" as buffer" {  } { { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated " "Info: Detected ripple clock \"updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[3\]~tail_lut " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[3\]~tail_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[3\]~tail_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_tut_noclock:inst\|nIn\[2\]~_emulated " "Info: Detected ripple clock \"updown_counter_tut_noclock:inst\|nIn\[2\]~_emulated\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[2\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[2\]~tail_lut " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[2\]~tail_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[2\]~tail_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated " "Info: Detected ripple clock \"updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "updown_counter_tut_noclock:inst\|nIn\[1\]~_emulated " "Info: Detected ripple clock \"updown_counter_tut_noclock:inst\|nIn\[1\]~_emulated\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[1\]~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[1\]~tail_lut " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[1\]~tail_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[1\]~tail_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[3\]~0 " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[3\]~0\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut " "Info: Detected gated clock \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\" as buffer" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "down register updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated register updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated 151.95 MHz 6.581 ns Internal " "Info: Clock \"down\" has Internal fmax of 151.95 MHz between source register \"updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated\" and destination register \"updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated\" (period= 6.581 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.311 ns + Longest register register " "Info: + Longest register to register delay is 6.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated 1 REG LCFF_X10_Y20_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y20_N27; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.178 ns) 0.534 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 2 COMB LCCOMB_X10_Y20_N28 2 " "Info: 2: + IC(0.356 ns) + CELL(0.178 ns) = 0.534 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.472 ns) 1.006 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X10_Y20_N24 21 " "Info: 3: + IC(0.000 ns) + CELL(0.472 ns) = 1.006 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.315 ns) 2.321 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X10_Y20_N12 14 " "Info: 4: + IC(0.000 ns) + CELL(1.315 ns) = 2.321 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.517 ns) 3.838 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 5 COMB LOOP LCCOMB_X9_Y20_N30 11 " "Info: 5: + IC(0.000 ns) + CELL(1.517 ns) = 3.838 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.867 ns) 5.705 ns updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut 6 COMB LOOP LCCOMB_X9_Y20_N2 7 " "Info: 6: + IC(0.000 ns) + CELL(1.867 ns) = 5.705 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~96 LCCOMB_X10_Y20_N10 " "Info: Loc. = LCCOMB_X10_Y20_N10; Node \"updown_counter_tut_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X9_Y20_N2 " "Info: Loc. = LCCOMB_X9_Y20_N2; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.178 ns) 6.215 ns updown_counter_tut_noclock:inst\|nIn\[3\]~data_lut 7 COMB LCCOMB_X9_Y20_N16 1 " "Info: 7: + IC(0.332 ns) + CELL(0.178 ns) = 6.215 ns; Loc. = LCCOMB_X9_Y20_N16; Fanout = 1; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~data_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { updown_counter_tut_noclock:inst|nIn[3]~head_lut updown_counter_tut_noclock:inst|nIn[3]~data_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.311 ns updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated 8 REG LCFF_X9_Y20_N17 1 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.311 ns; Loc. = LCFF_X9_Y20_N17; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { updown_counter_tut_noclock:inst|nIn[3]~data_lut updown_counter_tut_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.623 ns ( 89.10 % ) " "Info: Total cell delay = 5.623 ns ( 89.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.688 ns ( 10.90 % ) " "Info: Total interconnect delay = 0.688 ns ( 10.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut updown_counter_tut_noclock:inst|nIn[3]~data_lut updown_counter_tut_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.311 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~data_lut {} updown_counter_tut_noclock:inst|nIn[3]~_emulated {} } { 0.000ns 0.356ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns } { 0.000ns 0.178ns 0.472ns 1.315ns 1.517ns 1.867ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.031 ns - Smallest " "Info: - Smallest clock skew is -0.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down destination 4.108 ns + Shortest register " "Info: + Shortest clock path from clock \"down\" to destination register is 4.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 496 368 536 512 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.632 ns) + CELL(0.602 ns) 4.108 ns updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated 2 REG LCFF_X9_Y20_N17 1 " "Info: 2: + IC(2.632 ns) + CELL(0.602 ns) = 4.108 ns; Loc. = LCFF_X9_Y20_N17; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.234 ns" { down updown_counter_tut_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 35.93 % ) " "Info: Total cell delay = 1.476 ns ( 35.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.632 ns ( 64.07 % ) " "Info: Total interconnect delay = 2.632 ns ( 64.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { down updown_counter_tut_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.108 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[3]~_emulated {} } { 0.000ns 0.000ns 2.632ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down source 4.139 ns - Longest register " "Info: - Longest clock path from clock \"down\" to source register is 4.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 496 368 536 512 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.663 ns) + CELL(0.602 ns) 4.139 ns updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated 2 REG LCFF_X10_Y20_N27 1 " "Info: 2: + IC(2.663 ns) + CELL(0.602 ns) = 4.139 ns; Loc. = LCFF_X10_Y20_N27; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 35.66 % ) " "Info: Total cell delay = 1.476 ns ( 35.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.663 ns ( 64.34 % ) " "Info: Total interconnect delay = 2.663 ns ( 64.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.139 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.139 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 2.663ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { down updown_counter_tut_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.108 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[3]~_emulated {} } { 0.000ns 0.000ns 2.632ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.139 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.139 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 2.663ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.311 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut updown_counter_tut_noclock:inst|nIn[3]~data_lut updown_counter_tut_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.311 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~data_lut {} updown_counter_tut_noclock:inst|nIn[3]~_emulated {} } { 0.000ns 0.356ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns } { 0.000ns 0.178ns 0.472ns 1.315ns 1.517ns 1.867ns 0.178ns 0.096ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { down updown_counter_tut_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.108 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[3]~_emulated {} } { 0.000ns 0.000ns 2.632ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.139 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.139 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 2.663ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "reset register updown_counter_tut_noclock:inst\|nIn\[0\]~latch register updown_counter_tut_noclock:inst\|nIn\[3\]~latch 154.34 MHz 6.479 ns Internal " "Info: Clock \"reset\" has Internal fmax of 154.34 MHz between source register \"updown_counter_tut_noclock:inst\|nIn\[0\]~latch\" and destination register \"updown_counter_tut_noclock:inst\|nIn\[3\]~latch\" (period= 6.479 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.274 ns + Longest register register " "Info: + Longest register to register delay is 5.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 1 REG LCCOMB_X10_Y20_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.322 ns) 0.660 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 2 COMB LCCOMB_X10_Y20_N28 2 " "Info: 2: + IC(0.338 ns) + CELL(0.322 ns) = 0.660 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.472 ns) 1.132 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X10_Y20_N24 21 " "Info: 3: + IC(0.000 ns) + CELL(0.472 ns) = 1.132 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.315 ns) 2.447 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X10_Y20_N12 14 " "Info: 4: + IC(0.000 ns) + CELL(1.315 ns) = 2.447 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.517 ns) 3.964 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 5 COMB LOOP LCCOMB_X9_Y20_N30 11 " "Info: 5: + IC(0.000 ns) + CELL(1.517 ns) = 3.964 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.814 ns) 4.778 ns updown_counter_tut_noclock:inst\|Add0~96 6 COMB LOOP LCCOMB_X10_Y20_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.814 ns) = 4.778 ns; Loc. = LCCOMB_X10_Y20_N10; Fanout = 2; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|Add0~96'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~96 LCCOMB_X10_Y20_N10 " "Info: Loc. = LCCOMB_X10_Y20_N10; Node \"updown_counter_tut_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X9_Y20_N2 " "Info: Loc. = LCCOMB_X9_Y20_N2; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.178 ns) 5.274 ns updown_counter_tut_noclock:inst\|nIn\[3\]~latch 7 REG LCCOMB_X10_Y20_N16 2 " "Info: 7: + IC(0.318 ns) + CELL(0.178 ns) = 5.274 ns; Loc. = LCCOMB_X10_Y20_N16; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { updown_counter_tut_noclock:inst|Add0~96 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.618 ns ( 87.56 % ) " "Info: Total cell delay = 4.618 ns ( 87.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.656 ns ( 12.44 % ) " "Info: Total interconnect delay = 0.656 ns ( 12.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.274 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|Add0~96 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.274 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|Add0~96 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.338ns 0.000ns 0.000ns 0.000ns 0.000ns 0.318ns } { 0.000ns 0.322ns 0.472ns 1.315ns 1.517ns 0.814ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 4.496 ns + Shortest register " "Info: + Shortest clock path from clock \"reset\" to destination register is 4.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 17; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 584 392 560 600 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.775 ns) + CELL(0.178 ns) 3.817 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X10_Y20_N14 16 " "Info: 2: + IC(2.775 ns) + CELL(0.178 ns) = 3.817 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.322 ns) 4.496 ns updown_counter_tut_noclock:inst\|nIn\[3\]~latch 3 REG LCCOMB_X10_Y20_N16 2 " "Info: 3: + IC(0.357 ns) + CELL(0.322 ns) = 4.496 ns; Loc. = LCCOMB_X10_Y20_N16; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.364 ns ( 30.34 % ) " "Info: Total cell delay = 1.364 ns ( 30.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.132 ns ( 69.66 % ) " "Info: Total interconnect delay = 3.132 ns ( 69.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.496 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.496 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 2.775ns 0.357ns } { 0.000ns 0.864ns 0.178ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 4.491 ns - Longest register " "Info: - Longest clock path from clock \"reset\" to source register is 4.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 17; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 584 392 560 600 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.775 ns) + CELL(0.178 ns) 3.817 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X10_Y20_N14 16 " "Info: 2: + IC(2.775 ns) + CELL(0.178 ns) = 3.817 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.322 ns) 4.491 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X10_Y20_N4 2 " "Info: 3: + IC(0.352 ns) + CELL(0.322 ns) = 4.491 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.364 ns ( 30.37 % ) " "Info: Total cell delay = 1.364 ns ( 30.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.127 ns ( 69.63 % ) " "Info: Total interconnect delay = 3.127 ns ( 69.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.491 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.491 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.775ns 0.352ns } { 0.000ns 0.864ns 0.178ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.496 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.496 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 2.775ns 0.357ns } { 0.000ns 0.864ns 0.178ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.491 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.491 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.775ns 0.352ns } { 0.000ns 0.864ns 0.178ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.210 ns + " "Info: + Micro setup delay of destination is 1.210 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.274 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|Add0~96 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.274 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|Add0~96 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.338ns 0.000ns 0.000ns 0.000ns 0.000ns 0.318ns } { 0.000ns 0.322ns 0.472ns 1.315ns 1.517ns 0.814ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.496 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.496 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 2.775ns 0.357ns } { 0.000ns 0.864ns 0.178ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.491 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.491 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.775ns 0.352ns } { 0.000ns 0.864ns 0.178ns 0.322ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "up register updown_counter_tut_noclock:inst\|nIn\[0\]~latch register updown_counter_tut_noclock:inst\|nIn\[3\]~latch 154.34 MHz 6.479 ns Internal " "Info: Clock \"up\" has Internal fmax of 154.34 MHz between source register \"updown_counter_tut_noclock:inst\|nIn\[0\]~latch\" and destination register \"updown_counter_tut_noclock:inst\|nIn\[3\]~latch\" (period= 6.479 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.274 ns + Longest register register " "Info: + Longest register to register delay is 5.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 1 REG LCCOMB_X10_Y20_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.322 ns) 0.660 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 2 COMB LCCOMB_X10_Y20_N28 2 " "Info: 2: + IC(0.338 ns) + CELL(0.322 ns) = 0.660 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.472 ns) 1.132 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X10_Y20_N24 21 " "Info: 3: + IC(0.000 ns) + CELL(0.472 ns) = 1.132 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.315 ns) 2.447 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X10_Y20_N12 14 " "Info: 4: + IC(0.000 ns) + CELL(1.315 ns) = 2.447 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.517 ns) 3.964 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 5 COMB LOOP LCCOMB_X9_Y20_N30 11 " "Info: 5: + IC(0.000 ns) + CELL(1.517 ns) = 3.964 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.814 ns) 4.778 ns updown_counter_tut_noclock:inst\|Add0~96 6 COMB LOOP LCCOMB_X10_Y20_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.814 ns) = 4.778 ns; Loc. = LCCOMB_X10_Y20_N10; Fanout = 2; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|Add0~96'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~96 LCCOMB_X10_Y20_N10 " "Info: Loc. = LCCOMB_X10_Y20_N10; Node \"updown_counter_tut_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X9_Y20_N2 " "Info: Loc. = LCCOMB_X9_Y20_N2; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.178 ns) 5.274 ns updown_counter_tut_noclock:inst\|nIn\[3\]~latch 7 REG LCCOMB_X10_Y20_N16 2 " "Info: 7: + IC(0.318 ns) + CELL(0.178 ns) = 5.274 ns; Loc. = LCCOMB_X10_Y20_N16; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { updown_counter_tut_noclock:inst|Add0~96 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.618 ns ( 87.56 % ) " "Info: Total cell delay = 4.618 ns ( 87.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.656 ns ( 12.44 % ) " "Info: Total interconnect delay = 0.656 ns ( 12.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.274 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|Add0~96 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.274 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|Add0~96 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.338ns 0.000ns 0.000ns 0.000ns 0.000ns 0.318ns } { 0.000ns 0.322ns 0.472ns 1.315ns 1.517ns 0.814ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up destination 4.796 ns + Shortest register " "Info: + Shortest clock path from clock \"up\" to destination register is 4.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.322 ns) 4.117 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X10_Y20_N14 16 " "Info: 2: + IC(2.931 ns) + CELL(0.322 ns) = 4.117 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.322 ns) 4.796 ns updown_counter_tut_noclock:inst\|nIn\[3\]~latch 3 REG LCCOMB_X10_Y20_N16 2 " "Info: 3: + IC(0.357 ns) + CELL(0.322 ns) = 4.796 ns; Loc. = LCCOMB_X10_Y20_N16; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 31.44 % ) " "Info: Total cell delay = 1.508 ns ( 31.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.288 ns ( 68.56 % ) " "Info: Total interconnect delay = 3.288 ns ( 68.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.796 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 2.931ns 0.357ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up source 4.791 ns - Longest register " "Info: - Longest clock path from clock \"up\" to source register is 4.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.322 ns) 4.117 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X10_Y20_N14 16 " "Info: 2: + IC(2.931 ns) + CELL(0.322 ns) = 4.117 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.322 ns) 4.791 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X10_Y20_N4 2 " "Info: 3: + IC(0.352 ns) + CELL(0.322 ns) = 4.791 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 31.48 % ) " "Info: Total cell delay = 1.508 ns ( 31.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.283 ns ( 68.52 % ) " "Info: Total interconnect delay = 3.283 ns ( 68.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.791 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.791 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.931ns 0.352ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.796 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 2.931ns 0.357ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.791 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.791 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.931ns 0.352ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.210 ns + " "Info: + Micro setup delay of destination is 1.210 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.274 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|Add0~96 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.274 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|Add0~96 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.338ns 0.000ns 0.000ns 0.000ns 0.000ns 0.318ns } { 0.000ns 0.322ns 0.472ns 1.315ns 1.517ns 0.814ns 0.178ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[3]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.796 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[3]~latch {} } { 0.000ns 0.000ns 2.931ns 0.357ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.791 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.791 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.931ns 0.352ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "down 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"down\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated sevenseg:inst1\|ones\[6\] down 8.415 ns " "Info: Found hold time violation between source  pin or register \"updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated\" and destination pin or register \"sevenseg:inst1\|ones\[6\]\" for clock \"down\" (Hold time is 8.415 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.839 ns + Largest " "Info: + Largest clock skew is 11.839 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down destination 15.978 ns + Longest register " "Info: + Longest clock path from clock \"down\" to destination register is 15.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 496 368 536 512 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.663 ns) + CELL(0.879 ns) 4.416 ns updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated 2 REG LCFF_X10_Y20_N27 1 " "Info: 2: + IC(2.663 ns) + CELL(0.879 ns) = 4.416 ns; Loc. = LCFF_X10_Y20_N27; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.542 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.178 ns) 4.950 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 3 COMB LCCOMB_X10_Y20_N28 2 " "Info: 3: + IC(0.356 ns) + CELL(0.178 ns) = 4.950 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.472 ns) 5.422 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 4 COMB LOOP LCCOMB_X10_Y20_N24 21 " "Info: 4: + IC(0.000 ns) + CELL(0.472 ns) = 5.422 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.315 ns) 6.737 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 5 COMB LOOP LCCOMB_X10_Y20_N12 14 " "Info: 5: + IC(0.000 ns) + CELL(1.315 ns) = 6.737 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.517 ns) 8.254 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 6 COMB LOOP LCCOMB_X9_Y20_N30 11 " "Info: 6: + IC(0.000 ns) + CELL(1.517 ns) = 8.254 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.867 ns) 10.121 ns updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut 7 COMB LOOP LCCOMB_X9_Y20_N2 7 " "Info: 7: + IC(0.000 ns) + CELL(1.867 ns) = 10.121 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~96 LCCOMB_X10_Y20_N10 " "Info: Loc. = LCCOMB_X10_Y20_N10; Node \"updown_counter_tut_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X9_Y20_N2 " "Info: Loc. = LCCOMB_X9_Y20_N2; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.495 ns) 10.948 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 8 COMB LCCOMB_X9_Y20_N12 1 " "Info: 8: + IC(0.332 ns) + CELL(0.495 ns) = 10.948 ns; Loc. = LCCOMB_X9_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.406 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 9 COMB LCCOMB_X9_Y20_N14 4 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 11.406 ns; Loc. = LCCOMB_X9_Y20_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.491 ns) 12.377 ns sevenseg:inst1\|Mux15~69 10 COMB LCCOMB_X8_Y20_N12 1 " "Info: 10: + IC(0.480 ns) + CELL(0.491 ns) = 12.377 ns; Loc. = LCCOMB_X8_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.000 ns) 14.268 ns sevenseg:inst1\|Mux15~69clkctrl 11 COMB CLKCTRL_G2 7 " "Info: 11: + IC(1.891 ns) + CELL(0.000 ns) = 14.268 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.322 ns) 15.978 ns sevenseg:inst1\|ones\[6\] 12 REG LCCOMB_X9_Y20_N22 1 " "Info: 12: + IC(1.388 ns) + CELL(0.322 ns) = 15.978 ns; Loc. = LCCOMB_X9_Y20_N22; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.868 ns ( 55.50 % ) " "Info: Total cell delay = 8.868 ns ( 55.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.110 ns ( 44.50 % ) " "Info: Total interconnect delay = 7.110 ns ( 44.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.978 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.978 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 2.663ns 0.356ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns 0.480ns 1.891ns 1.388ns } { 0.000ns 0.874ns 0.879ns 0.178ns 0.472ns 1.315ns 1.517ns 1.867ns 0.495ns 0.458ns 0.491ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down source 4.139 ns - Shortest register " "Info: - Shortest clock path from clock \"down\" to source register is 4.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 496 368 536 512 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.663 ns) + CELL(0.602 ns) 4.139 ns updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated 2 REG LCFF_X10_Y20_N27 1 " "Info: 2: + IC(2.663 ns) + CELL(0.602 ns) = 4.139 ns; Loc. = LCFF_X10_Y20_N27; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 35.66 % ) " "Info: Total cell delay = 1.476 ns ( 35.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.663 ns ( 64.34 % ) " "Info: Total interconnect delay = 2.663 ns ( 64.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.139 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.139 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 2.663ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.978 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.978 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 2.663ns 0.356ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns 0.480ns 1.891ns 1.388ns } { 0.000ns 0.874ns 0.879ns 0.178ns 0.472ns 1.315ns 1.517ns 1.867ns 0.495ns 0.458ns 0.491ns 0.000ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.139 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.139 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 2.663ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.147 ns - Shortest register register " "Info: - Shortest register to register delay is 3.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated 1 REG LCFF_X10_Y20_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y20_N27; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.178 ns) 0.534 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 2 COMB LCCOMB_X10_Y20_N28 2 " "Info: 2: + IC(0.356 ns) + CELL(0.178 ns) = 0.534 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.472 ns) 1.006 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X10_Y20_N24 21 " "Info: 3: + IC(0.000 ns) + CELL(0.472 ns) = 1.006 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.545 ns) 2.673 ns sevenseg:inst1\|Mux14~17 4 COMB LCCOMB_X9_Y20_N6 1 " "Info: 4: + IC(1.122 ns) + CELL(0.545 ns) = 2.673 ns; Loc. = LCCOMB_X9_Y20_N6; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux14~17'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux14~17 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 3.147 ns sevenseg:inst1\|ones\[6\] 5 REG LCCOMB_X9_Y20_N22 1 " "Info: 5: + IC(0.296 ns) + CELL(0.178 ns) = 3.147 ns; Loc. = LCCOMB_X9_Y20_N22; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { sevenseg:inst1|Mux14~17 sevenseg:inst1|ones[6] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 43.63 % ) " "Info: Total cell delay = 1.373 ns ( 43.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.774 ns ( 56.37 % ) " "Info: Total interconnect delay = 1.774 ns ( 56.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.147 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux14~17 sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.147 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux14~17 {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.356ns 0.000ns 1.122ns 0.296ns } { 0.000ns 0.178ns 0.472ns 0.545ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.978 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.978 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 2.663ns 0.356ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns 0.480ns 1.891ns 1.388ns } { 0.000ns 0.874ns 0.879ns 0.178ns 0.472ns 1.315ns 1.517ns 1.867ns 0.495ns 0.458ns 0.491ns 0.000ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.139 ns" { down updown_counter_tut_noclock:inst|nIn[0]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.139 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[0]~_emulated {} } { 0.000ns 0.000ns 2.663ns } { 0.000ns 0.874ns 0.602ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.147 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux14~17 sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.147 ns" { updown_counter_tut_noclock:inst|nIn[0]~_emulated {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux14~17 {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.356ns 0.000ns 1.122ns 0.296ns } { 0.000ns 0.178ns 0.472ns 0.545ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "reset 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"reset\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "updown_counter_tut_noclock:inst\|nIn\[0\]~latch sevenseg:inst1\|ones\[6\] reset 8.415 ns " "Info: Found hold time violation between source  pin or register \"updown_counter_tut_noclock:inst\|nIn\[0\]~latch\" and destination pin or register \"sevenseg:inst1\|ones\[6\]\" for clock \"reset\" (Hold time is 8.415 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.688 ns + Largest " "Info: + Largest clock skew is 11.688 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 16.179 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to destination register is 16.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 17; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 584 392 560 600 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.775 ns) + CELL(0.178 ns) 3.817 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X10_Y20_N14 16 " "Info: 2: + IC(2.775 ns) + CELL(0.178 ns) = 3.817 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.322 ns) 4.491 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X10_Y20_N4 2 " "Info: 3: + IC(0.352 ns) + CELL(0.322 ns) = 4.491 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.322 ns) 5.151 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 4 COMB LCCOMB_X10_Y20_N28 2 " "Info: 4: + IC(0.338 ns) + CELL(0.322 ns) = 5.151 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.472 ns) 5.623 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 5 COMB LOOP LCCOMB_X10_Y20_N24 21 " "Info: 5: + IC(0.000 ns) + CELL(0.472 ns) = 5.623 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.315 ns) 6.938 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 6 COMB LOOP LCCOMB_X10_Y20_N12 14 " "Info: 6: + IC(0.000 ns) + CELL(1.315 ns) = 6.938 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.517 ns) 8.455 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 7 COMB LOOP LCCOMB_X9_Y20_N30 11 " "Info: 7: + IC(0.000 ns) + CELL(1.517 ns) = 8.455 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.867 ns) 10.322 ns updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut 8 COMB LOOP LCCOMB_X9_Y20_N2 7 " "Info: 8: + IC(0.000 ns) + CELL(1.867 ns) = 10.322 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~96 LCCOMB_X10_Y20_N10 " "Info: Loc. = LCCOMB_X10_Y20_N10; Node \"updown_counter_tut_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X9_Y20_N2 " "Info: Loc. = LCCOMB_X9_Y20_N2; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.495 ns) 11.149 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 9 COMB LCCOMB_X9_Y20_N12 1 " "Info: 9: + IC(0.332 ns) + CELL(0.495 ns) = 11.149 ns; Loc. = LCCOMB_X9_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.607 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 10 COMB LCCOMB_X9_Y20_N14 4 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 11.607 ns; Loc. = LCCOMB_X9_Y20_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.491 ns) 12.578 ns sevenseg:inst1\|Mux15~69 11 COMB LCCOMB_X8_Y20_N12 1 " "Info: 11: + IC(0.480 ns) + CELL(0.491 ns) = 12.578 ns; Loc. = LCCOMB_X8_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.000 ns) 14.469 ns sevenseg:inst1\|Mux15~69clkctrl 12 COMB CLKCTRL_G2 7 " "Info: 12: + IC(1.891 ns) + CELL(0.000 ns) = 14.469 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.322 ns) 16.179 ns sevenseg:inst1\|ones\[6\] 13 REG LCCOMB_X9_Y20_N22 1 " "Info: 13: + IC(1.388 ns) + CELL(0.322 ns) = 16.179 ns; Loc. = LCCOMB_X9_Y20_N22; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.623 ns ( 53.30 % ) " "Info: Total cell delay = 8.623 ns ( 53.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.556 ns ( 46.70 % ) " "Info: Total interconnect delay = 7.556 ns ( 46.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.179 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.179 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 2.775ns 0.352ns 0.338ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns 0.480ns 1.891ns 1.388ns } { 0.000ns 0.864ns 0.178ns 0.322ns 0.322ns 0.472ns 1.315ns 1.517ns 1.867ns 0.495ns 0.458ns 0.491ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 4.491 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to source register is 4.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 17; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 584 392 560 600 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.775 ns) + CELL(0.178 ns) 3.817 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X10_Y20_N14 16 " "Info: 2: + IC(2.775 ns) + CELL(0.178 ns) = 3.817 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.322 ns) 4.491 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X10_Y20_N4 2 " "Info: 3: + IC(0.352 ns) + CELL(0.322 ns) = 4.491 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.364 ns ( 30.37 % ) " "Info: Total cell delay = 1.364 ns ( 30.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.127 ns ( 69.63 % ) " "Info: Total interconnect delay = 3.127 ns ( 69.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.491 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.491 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.775ns 0.352ns } { 0.000ns 0.864ns 0.178ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.179 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.179 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 2.775ns 0.352ns 0.338ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns 0.480ns 1.891ns 1.388ns } { 0.000ns 0.864ns 0.178ns 0.322ns 0.322ns 0.472ns 1.315ns 1.517ns 1.867ns 0.495ns 0.458ns 0.491ns 0.000ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.491 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.491 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.775ns 0.352ns } { 0.000ns 0.864ns 0.178ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.273 ns - Shortest register register " "Info: - Shortest register to register delay is 3.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 1 REG LCCOMB_X10_Y20_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.322 ns) 0.660 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 2 COMB LCCOMB_X10_Y20_N28 2 " "Info: 2: + IC(0.338 ns) + CELL(0.322 ns) = 0.660 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.472 ns) 1.132 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X10_Y20_N24 21 " "Info: 3: + IC(0.000 ns) + CELL(0.472 ns) = 1.132 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.545 ns) 2.799 ns sevenseg:inst1\|Mux14~17 4 COMB LCCOMB_X9_Y20_N6 1 " "Info: 4: + IC(1.122 ns) + CELL(0.545 ns) = 2.799 ns; Loc. = LCCOMB_X9_Y20_N6; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux14~17'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux14~17 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 3.273 ns sevenseg:inst1\|ones\[6\] 5 REG LCCOMB_X9_Y20_N22 1 " "Info: 5: + IC(0.296 ns) + CELL(0.178 ns) = 3.273 ns; Loc. = LCCOMB_X9_Y20_N22; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { sevenseg:inst1|Mux14~17 sevenseg:inst1|ones[6] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 46.35 % ) " "Info: Total cell delay = 1.517 ns ( 46.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.756 ns ( 53.65 % ) " "Info: Total interconnect delay = 1.756 ns ( 53.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.273 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux14~17 sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.273 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux14~17 {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.338ns 0.000ns 1.122ns 0.296ns } { 0.000ns 0.322ns 0.472ns 0.545ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.179 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.179 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 2.775ns 0.352ns 0.338ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns 0.480ns 1.891ns 1.388ns } { 0.000ns 0.864ns 0.178ns 0.322ns 0.322ns 0.472ns 1.315ns 1.517ns 1.867ns 0.495ns 0.458ns 0.491ns 0.000ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.491 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.491 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.775ns 0.352ns } { 0.000ns 0.864ns 0.178ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.273 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux14~17 sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.273 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux14~17 {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.338ns 0.000ns 1.122ns 0.296ns } { 0.000ns 0.322ns 0.472ns 0.545ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "up 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"up\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "updown_counter_tut_noclock:inst\|nIn\[0\]~latch sevenseg:inst1\|ones\[6\] up 8.415 ns " "Info: Found hold time violation between source  pin or register \"updown_counter_tut_noclock:inst\|nIn\[0\]~latch\" and destination pin or register \"sevenseg:inst1\|ones\[6\]\" for clock \"up\" (Hold time is 8.415 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.688 ns + Largest " "Info: + Largest clock skew is 11.688 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up destination 16.479 ns + Longest register " "Info: + Longest clock path from clock \"up\" to destination register is 16.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.322 ns) 4.117 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X10_Y20_N14 16 " "Info: 2: + IC(2.931 ns) + CELL(0.322 ns) = 4.117 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.322 ns) 4.791 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X10_Y20_N4 2 " "Info: 3: + IC(0.352 ns) + CELL(0.322 ns) = 4.791 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.322 ns) 5.451 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 4 COMB LCCOMB_X10_Y20_N28 2 " "Info: 4: + IC(0.338 ns) + CELL(0.322 ns) = 5.451 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.472 ns) 5.923 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 5 COMB LOOP LCCOMB_X10_Y20_N24 21 " "Info: 5: + IC(0.000 ns) + CELL(0.472 ns) = 5.923 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.315 ns) 7.238 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 6 COMB LOOP LCCOMB_X10_Y20_N12 14 " "Info: 6: + IC(0.000 ns) + CELL(1.315 ns) = 7.238 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.517 ns) 8.755 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 7 COMB LOOP LCCOMB_X9_Y20_N30 11 " "Info: 7: + IC(0.000 ns) + CELL(1.517 ns) = 8.755 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.867 ns) 10.622 ns updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut 8 COMB LOOP LCCOMB_X9_Y20_N2 7 " "Info: 8: + IC(0.000 ns) + CELL(1.867 ns) = 10.622 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~96 LCCOMB_X10_Y20_N10 " "Info: Loc. = LCCOMB_X10_Y20_N10; Node \"updown_counter_tut_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X9_Y20_N2 " "Info: Loc. = LCCOMB_X9_Y20_N2; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.495 ns) 11.449 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 9 COMB LCCOMB_X9_Y20_N12 1 " "Info: 9: + IC(0.332 ns) + CELL(0.495 ns) = 11.449 ns; Loc. = LCCOMB_X9_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.907 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 10 COMB LCCOMB_X9_Y20_N14 4 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 11.907 ns; Loc. = LCCOMB_X9_Y20_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.491 ns) 12.878 ns sevenseg:inst1\|Mux15~69 11 COMB LCCOMB_X8_Y20_N12 1 " "Info: 11: + IC(0.480 ns) + CELL(0.491 ns) = 12.878 ns; Loc. = LCCOMB_X8_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.000 ns) 14.769 ns sevenseg:inst1\|Mux15~69clkctrl 12 COMB CLKCTRL_G2 7 " "Info: 12: + IC(1.891 ns) + CELL(0.000 ns) = 14.769 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.322 ns) 16.479 ns sevenseg:inst1\|ones\[6\] 13 REG LCCOMB_X9_Y20_N22 1 " "Info: 13: + IC(1.388 ns) + CELL(0.322 ns) = 16.479 ns; Loc. = LCCOMB_X9_Y20_N22; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.767 ns ( 53.20 % ) " "Info: Total cell delay = 8.767 ns ( 53.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.712 ns ( 46.80 % ) " "Info: Total interconnect delay = 7.712 ns ( 46.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.479 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.479 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 2.931ns 0.352ns 0.338ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns 0.480ns 1.891ns 1.388ns } { 0.000ns 0.864ns 0.322ns 0.322ns 0.322ns 0.472ns 1.315ns 1.517ns 1.867ns 0.495ns 0.458ns 0.491ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up source 4.791 ns - Shortest register " "Info: - Shortest clock path from clock \"up\" to source register is 4.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.322 ns) 4.117 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X10_Y20_N14 16 " "Info: 2: + IC(2.931 ns) + CELL(0.322 ns) = 4.117 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.322 ns) 4.791 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X10_Y20_N4 2 " "Info: 3: + IC(0.352 ns) + CELL(0.322 ns) = 4.791 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 31.48 % ) " "Info: Total cell delay = 1.508 ns ( 31.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.283 ns ( 68.52 % ) " "Info: Total interconnect delay = 3.283 ns ( 68.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.791 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.791 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.931ns 0.352ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.479 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.479 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 2.931ns 0.352ns 0.338ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns 0.480ns 1.891ns 1.388ns } { 0.000ns 0.864ns 0.322ns 0.322ns 0.322ns 0.472ns 1.315ns 1.517ns 1.867ns 0.495ns 0.458ns 0.491ns 0.000ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.791 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.791 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.931ns 0.352ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.273 ns - Shortest register register " "Info: - Shortest register to register delay is 3.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 1 REG LCCOMB_X10_Y20_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.322 ns) 0.660 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 2 COMB LCCOMB_X10_Y20_N28 2 " "Info: 2: + IC(0.338 ns) + CELL(0.322 ns) = 0.660 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.472 ns) 1.132 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X10_Y20_N24 21 " "Info: 3: + IC(0.000 ns) + CELL(0.472 ns) = 1.132 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.545 ns) 2.799 ns sevenseg:inst1\|Mux14~17 4 COMB LCCOMB_X9_Y20_N6 1 " "Info: 4: + IC(1.122 ns) + CELL(0.545 ns) = 2.799 ns; Loc. = LCCOMB_X9_Y20_N6; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux14~17'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux14~17 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 3.273 ns sevenseg:inst1\|ones\[6\] 5 REG LCCOMB_X9_Y20_N22 1 " "Info: 5: + IC(0.296 ns) + CELL(0.178 ns) = 3.273 ns; Loc. = LCCOMB_X9_Y20_N22; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { sevenseg:inst1|Mux14~17 sevenseg:inst1|ones[6] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 46.35 % ) " "Info: Total cell delay = 1.517 ns ( 46.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.756 ns ( 53.65 % ) " "Info: Total interconnect delay = 1.756 ns ( 53.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.273 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux14~17 sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.273 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux14~17 {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.338ns 0.000ns 1.122ns 0.296ns } { 0.000ns 0.322ns 0.472ns 0.545ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.479 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.479 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 2.931ns 0.352ns 0.338ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns 0.480ns 1.891ns 1.388ns } { 0.000ns 0.864ns 0.322ns 0.322ns 0.322ns 0.472ns 1.315ns 1.517ns 1.867ns 0.495ns 0.458ns 0.491ns 0.000ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.791 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.791 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} } { 0.000ns 0.000ns 2.931ns 0.352ns } { 0.000ns 0.864ns 0.322ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.273 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut sevenseg:inst1|Mux14~17 sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.273 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} sevenseg:inst1|Mux14~17 {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.338ns 0.000ns 1.122ns 0.296ns } { 0.000ns 0.322ns 0.472ns 0.545ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated up down 6.150 ns register " "Info: tsu for register \"updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated\" (data pin = \"up\", clock pin = \"down\") is 6.150 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.296 ns + Longest pin register " "Info: + Longest pin to register delay is 10.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.322 ns) 4.117 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X10_Y20_N14 16 " "Info: 2: + IC(2.931 ns) + CELL(0.322 ns) = 4.117 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 4.991 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X10_Y20_N24 21 " "Info: 3: + IC(0.000 ns) + CELL(0.874 ns) = 4.991 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.315 ns) 6.306 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X10_Y20_N12 14 " "Info: 4: + IC(0.000 ns) + CELL(1.315 ns) = 6.306 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.517 ns) 7.823 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 5 COMB LOOP LCCOMB_X9_Y20_N30 11 " "Info: 5: + IC(0.000 ns) + CELL(1.517 ns) = 7.823 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.867 ns) 9.690 ns updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut 6 COMB LOOP LCCOMB_X9_Y20_N2 7 " "Info: 6: + IC(0.000 ns) + CELL(1.867 ns) = 9.690 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~96 LCCOMB_X10_Y20_N10 " "Info: Loc. = LCCOMB_X10_Y20_N10; Node \"updown_counter_tut_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X9_Y20_N2 " "Info: Loc. = LCCOMB_X9_Y20_N2; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.178 ns) 10.200 ns updown_counter_tut_noclock:inst\|nIn\[3\]~data_lut 7 COMB LCCOMB_X9_Y20_N16 1 " "Info: 7: + IC(0.332 ns) + CELL(0.178 ns) = 10.200 ns; Loc. = LCCOMB_X9_Y20_N16; Fanout = 1; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~data_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { updown_counter_tut_noclock:inst|nIn[3]~head_lut updown_counter_tut_noclock:inst|nIn[3]~data_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.296 ns updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated 8 REG LCFF_X9_Y20_N17 1 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 10.296 ns; Loc. = LCFF_X9_Y20_N17; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { updown_counter_tut_noclock:inst|nIn[3]~data_lut updown_counter_tut_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.033 ns ( 68.31 % ) " "Info: Total cell delay = 7.033 ns ( 68.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.263 ns ( 31.69 % ) " "Info: Total interconnect delay = 3.263 ns ( 31.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.296 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut updown_counter_tut_noclock:inst|nIn[3]~data_lut updown_counter_tut_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.296 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~data_lut {} updown_counter_tut_noclock:inst|nIn[3]~_emulated {} } { 0.000ns 0.000ns 2.931ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns } { 0.000ns 0.864ns 0.322ns 0.874ns 1.315ns 1.517ns 1.867ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "down destination 4.108 ns - Shortest register " "Info: - Shortest clock path from clock \"down\" to destination register is 4.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns down 1 CLK PIN_T22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 4; CLK Node = 'down'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 496 368 536 512 "down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.632 ns) + CELL(0.602 ns) 4.108 ns updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated 2 REG LCFF_X9_Y20_N17 1 " "Info: 2: + IC(2.632 ns) + CELL(0.602 ns) = 4.108 ns; Loc. = LCFF_X9_Y20_N17; Fanout = 1; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.234 ns" { down updown_counter_tut_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 35.93 % ) " "Info: Total cell delay = 1.476 ns ( 35.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.632 ns ( 64.07 % ) " "Info: Total interconnect delay = 2.632 ns ( 64.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { down updown_counter_tut_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.108 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[3]~_emulated {} } { 0.000ns 0.000ns 2.632ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.296 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut updown_counter_tut_noclock:inst|nIn[3]~data_lut updown_counter_tut_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.296 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~data_lut {} updown_counter_tut_noclock:inst|nIn[3]~_emulated {} } { 0.000ns 0.000ns 2.931ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns } { 0.000ns 0.864ns 0.322ns 0.874ns 1.315ns 1.517ns 1.867ns 0.178ns 0.096ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { down updown_counter_tut_noclock:inst|nIn[3]~_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.108 ns" { down {} down~combout {} updown_counter_tut_noclock:inst|nIn[3]~_emulated {} } { 0.000ns 0.000ns 2.632ns } { 0.000ns 0.874ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "up ssOut1\[4\] sevenseg:inst1\|ones\[4\] 20.748 ns register " "Info: tco from clock \"up\" to destination pin \"ssOut1\[4\]\" through register \"sevenseg:inst1\|ones\[4\]\" is 20.748 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up source 16.496 ns + Longest register " "Info: + Longest clock path from clock \"up\" to source register is 16.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.322 ns) 4.117 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X10_Y20_N14 16 " "Info: 2: + IC(2.931 ns) + CELL(0.322 ns) = 4.117 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.322 ns) 4.791 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X10_Y20_N4 2 " "Info: 3: + IC(0.352 ns) + CELL(0.322 ns) = 4.791 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.322 ns) 5.451 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 4 COMB LCCOMB_X10_Y20_N28 2 " "Info: 4: + IC(0.338 ns) + CELL(0.322 ns) = 5.451 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.472 ns) 5.923 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 5 COMB LOOP LCCOMB_X10_Y20_N24 21 " "Info: 5: + IC(0.000 ns) + CELL(0.472 ns) = 5.923 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.315 ns) 7.238 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 6 COMB LOOP LCCOMB_X10_Y20_N12 14 " "Info: 6: + IC(0.000 ns) + CELL(1.315 ns) = 7.238 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.517 ns) 8.755 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 7 COMB LOOP LCCOMB_X9_Y20_N30 11 " "Info: 7: + IC(0.000 ns) + CELL(1.517 ns) = 8.755 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.867 ns) 10.622 ns updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut 8 COMB LOOP LCCOMB_X9_Y20_N2 7 " "Info: 8: + IC(0.000 ns) + CELL(1.867 ns) = 10.622 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~96 LCCOMB_X10_Y20_N10 " "Info: Loc. = LCCOMB_X10_Y20_N10; Node \"updown_counter_tut_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X9_Y20_N2 " "Info: Loc. = LCCOMB_X9_Y20_N2; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.495 ns) 11.449 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 9 COMB LCCOMB_X9_Y20_N12 1 " "Info: 9: + IC(0.332 ns) + CELL(0.495 ns) = 11.449 ns; Loc. = LCCOMB_X9_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.907 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 10 COMB LCCOMB_X9_Y20_N14 4 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 11.907 ns; Loc. = LCCOMB_X9_Y20_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.491 ns) 12.878 ns sevenseg:inst1\|Mux15~69 11 COMB LCCOMB_X8_Y20_N12 1 " "Info: 11: + IC(0.480 ns) + CELL(0.491 ns) = 12.878 ns; Loc. = LCCOMB_X8_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.000 ns) 14.769 ns sevenseg:inst1\|Mux15~69clkctrl 12 COMB CLKCTRL_G2 7 " "Info: 12: + IC(1.891 ns) + CELL(0.000 ns) = 14.769 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.319 ns) 16.496 ns sevenseg:inst1\|ones\[4\] 13 REG LCCOMB_X8_Y19_N4 1 " "Info: 13: + IC(1.408 ns) + CELL(0.319 ns) = 16.496 ns; Loc. = LCCOMB_X8_Y19_N4; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.764 ns ( 53.13 % ) " "Info: Total cell delay = 8.764 ns ( 53.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.732 ns ( 46.87 % ) " "Info: Total interconnect delay = 7.732 ns ( 46.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.496 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.496 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 2.931ns 0.352ns 0.338ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns 0.480ns 1.891ns 1.408ns } { 0.000ns 0.864ns 0.322ns 0.322ns 0.322ns 0.472ns 1.315ns 1.517ns 1.867ns 0.495ns 0.458ns 0.491ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.252 ns + Longest register pin " "Info: + Longest register to pin delay is 4.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sevenseg:inst1\|ones\[4\] 1 REG LCCOMB_X8_Y19_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X8_Y19_N4; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sevenseg:inst1|ones[4] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(2.850 ns) 4.252 ns ssOut1\[4\] 2 PIN PIN_F2 0 " "Info: 2: + IC(1.402 ns) + CELL(2.850 ns) = 4.252 ns; Loc. = PIN_F2; Fanout = 0; PIN Node = 'ssOut1\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.252 ns" { sevenseg:inst1|ones[4] ssOut1[4] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 552 1208 1384 568 "ssOut1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 67.03 % ) " "Info: Total cell delay = 2.850 ns ( 67.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.402 ns ( 32.97 % ) " "Info: Total interconnect delay = 1.402 ns ( 32.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.252 ns" { sevenseg:inst1|ones[4] ssOut1[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.252 ns" { sevenseg:inst1|ones[4] {} ssOut1[4] {} } { 0.000ns 1.402ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.496 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.496 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[4] {} } { 0.000ns 0.000ns 2.931ns 0.352ns 0.338ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns 0.480ns 1.891ns 1.408ns } { 0.000ns 0.864ns 0.322ns 0.322ns 0.322ns 0.472ns 1.315ns 1.517ns 1.867ns 0.495ns 0.458ns 0.491ns 0.000ns 0.319ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.252 ns" { sevenseg:inst1|ones[4] ssOut1[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.252 ns" { sevenseg:inst1|ones[4] {} ssOut1[4] {} } { 0.000ns 1.402ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "up ssOut2\[5\] 15.773 ns Longest " "Info: Longest tpd from source pin \"up\" to destination pin \"ssOut2\[5\]\" is 15.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.322 ns) 4.117 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X10_Y20_N14 16 " "Info: 2: + IC(2.931 ns) + CELL(0.322 ns) = 4.117 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 4.991 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 3 COMB LOOP LCCOMB_X10_Y20_N24 21 " "Info: 3: + IC(0.000 ns) + CELL(0.874 ns) = 4.991 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.315 ns) 6.306 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 4 COMB LOOP LCCOMB_X10_Y20_N12 14 " "Info: 4: + IC(0.000 ns) + CELL(1.315 ns) = 6.306 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.517 ns) 7.823 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 5 COMB LOOP LCCOMB_X9_Y20_N30 11 " "Info: 5: + IC(0.000 ns) + CELL(1.517 ns) = 7.823 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.867 ns) 9.690 ns updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut 6 COMB LOOP LCCOMB_X9_Y20_N2 7 " "Info: 6: + IC(0.000 ns) + CELL(1.867 ns) = 9.690 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~96 LCCOMB_X10_Y20_N10 " "Info: Loc. = LCCOMB_X10_Y20_N10; Node \"updown_counter_tut_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X9_Y20_N2 " "Info: Loc. = LCCOMB_X9_Y20_N2; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.517 ns) 11.030 ns sevenseg:inst1\|lpm_divide:Div0\|lpm_divide_tcm:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 7 COMB LCCOMB_X8_Y20_N20 1 " "Info: 7: + IC(0.823 ns) + CELL(0.517 ns) = 11.030 ns; Loc. = LCCOMB_X8_Y20_N20; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Div0\|lpm_divide_tcm:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.488 ns sevenseg:inst1\|lpm_divide:Div0\|lpm_divide_tcm:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 8 COMB LCCOMB_X8_Y20_N22 4 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 11.488 ns; Loc. = LCCOMB_X8_Y20_N22; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Div0\|lpm_divide_tcm:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(2.860 ns) 15.773 ns ssOut2\[5\] 9 PIN PIN_D2 0 " "Info: 9: + IC(1.425 ns) + CELL(2.860 ns) = 15.773 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'ssOut2\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.285 ns" { sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 ssOut2[5] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 480 1200 1376 496 "ssOut2\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.594 ns ( 67.17 % ) " "Info: Total cell delay = 10.594 ns ( 67.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.179 ns ( 32.83 % ) " "Info: Total interconnect delay = 5.179 ns ( 32.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.773 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 ssOut2[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.773 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Div0|lpm_divide_tcm:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} ssOut2[5] {} } { 0.000ns 0.000ns 2.931ns 0.000ns 0.000ns 0.000ns 0.000ns 0.823ns 0.000ns 1.425ns } { 0.000ns 0.864ns 0.322ns 0.874ns 1.315ns 1.517ns 1.867ns 0.517ns 0.458ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sevenseg:inst1\|ones\[6\] reset up 10.426 ns register " "Info: th for register \"sevenseg:inst1\|ones\[6\]\" (data pin = \"reset\", clock pin = \"up\") is 10.426 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "up destination 16.479 ns + Longest register " "Info: + Longest clock path from clock \"up\" to destination register is 16.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns up 1 CLK PIN_R22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 1; CLK Node = 'up'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 312 392 560 328 "up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.931 ns) + CELL(0.322 ns) 4.117 ns updown_counter_tut_noclock:inst\|nIn\[3\]~0 2 COMB LCCOMB_X10_Y20_N14 16 " "Info: 2: + IC(2.931 ns) + CELL(0.322 ns) = 4.117 ns; Loc. = LCCOMB_X10_Y20_N14; Fanout = 16; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.322 ns) 4.791 ns updown_counter_tut_noclock:inst\|nIn\[0\]~latch 3 REG LCCOMB_X10_Y20_N4 2 " "Info: 3: + IC(0.352 ns) + CELL(0.322 ns) = 4.791 ns; Loc. = LCCOMB_X10_Y20_N4; Fanout = 2; REG Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~latch'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.322 ns) 5.451 ns updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut 4 COMB LCCOMB_X10_Y20_N28 2 " "Info: 4: + IC(0.338 ns) + CELL(0.322 ns) = 5.451 ns; Loc. = LCCOMB_X10_Y20_N28; Fanout = 2; COMB Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~tail_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.472 ns) 5.923 ns updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut 5 COMB LOOP LCCOMB_X10_Y20_N24 21 " "Info: 5: + IC(0.000 ns) + CELL(0.472 ns) = 5.923 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 21; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.315 ns) 7.238 ns updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut 6 COMB LOOP LCCOMB_X10_Y20_N12 14 " "Info: 6: + IC(0.000 ns) + CELL(1.315 ns) = 7.238 ns; Loc. = LCCOMB_X10_Y20_N12; Fanout = 14; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.517 ns) 8.755 ns updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut 7 COMB LOOP LCCOMB_X9_Y20_N30 11 " "Info: 7: + IC(0.000 ns) + CELL(1.517 ns) = 8.755 ns; Loc. = LCCOMB_X9_Y20_N30; Fanout = 11; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.867 ns) 10.622 ns updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut 8 COMB LOOP LCCOMB_X9_Y20_N2 7 " "Info: 8: + IC(0.000 ns) + CELL(1.867 ns) = 10.622 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~96 LCCOMB_X10_Y20_N10 " "Info: Loc. = LCCOMB_X10_Y20_N10; Node \"updown_counter_tut_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X9_Y20_N2 " "Info: Loc. = LCCOMB_X9_Y20_N2; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.495 ns) 11.449 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15 9 COMB LCCOMB_X9_Y20_N12 1 " "Info: 9: + IC(0.332 ns) + CELL(0.495 ns) = 11.449 ns; Loc. = LCCOMB_X9_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.907 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16 10 COMB LCCOMB_X9_Y20_N14 4 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 11.907 ns; Loc. = LCCOMB_X9_Y20_N14; Fanout = 4; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.491 ns) 12.878 ns sevenseg:inst1\|Mux15~69 11 COMB LCCOMB_X8_Y20_N12 1 " "Info: 11: + IC(0.480 ns) + CELL(0.491 ns) = 12.878 ns; Loc. = LCCOMB_X8_Y20_N12; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux15~69'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.000 ns) 14.769 ns sevenseg:inst1\|Mux15~69clkctrl 12 COMB CLKCTRL_G2 7 " "Info: 12: + IC(1.891 ns) + CELL(0.000 ns) = 14.769 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'sevenseg:inst1\|Mux15~69clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.322 ns) 16.479 ns sevenseg:inst1\|ones\[6\] 13 REG LCCOMB_X9_Y20_N22 1 " "Info: 13: + IC(1.388 ns) + CELL(0.322 ns) = 16.479 ns; Loc. = LCCOMB_X9_Y20_N22; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.767 ns ( 53.20 % ) " "Info: Total cell delay = 8.767 ns ( 53.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.712 ns ( 46.80 % ) " "Info: Total interconnect delay = 7.712 ns ( 46.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.479 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.479 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 2.931ns 0.352ns 0.338ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns 0.480ns 1.891ns 1.388ns } { 0.000ns 0.864ns 0.322ns 0.322ns 0.322ns 0.472ns 1.315ns 1.517ns 1.867ns 0.495ns 0.458ns 0.491ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.053 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 CLK PIN_R21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 17; CLK Node = 'reset'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Block1.bdf" { { 584 392 560 600 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.349 ns) 4.213 ns updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut 2 COMB LOOP LCCOMB_X9_Y20_N2 7 " "Info: 2: + IC(0.000 ns) + CELL(3.349 ns) = 4.213 ns; Loc. = LCCOMB_X9_Y20_N2; Fanout = 7; COMB LOOP Node = 'updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut LCCOMB_X9_Y20_N30 " "Info: Loc. = LCCOMB_X9_Y20_N30; Node \"updown_counter_tut_noclock:inst\|nIn\[2\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~96 LCCOMB_X10_Y20_N10 " "Info: Loc. = LCCOMB_X10_Y20_N10; Node \"updown_counter_tut_noclock:inst\|Add0~96\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut LCCOMB_X10_Y20_N12 " "Info: Loc. = LCCOMB_X10_Y20_N12; Node \"updown_counter_tut_noclock:inst\|nIn\[1\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add1~73 LCCOMB_X10_Y20_N20 " "Info: Loc. = LCCOMB_X10_Y20_N20; Node \"updown_counter_tut_noclock:inst\|Add1~73\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut LCCOMB_X10_Y20_N24 " "Info: Loc. = LCCOMB_X10_Y20_N24; Node \"updown_counter_tut_noclock:inst\|nIn\[0\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|Add0~97 LCCOMB_X10_Y20_N30 " "Info: Loc. = LCCOMB_X10_Y20_N30; Node \"updown_counter_tut_noclock:inst\|Add0~97\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut LCCOMB_X9_Y20_N2 " "Info: Loc. = LCCOMB_X9_Y20_N2; Node \"updown_counter_tut_noclock:inst\|nIn\[3\]~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[2]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~96 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[1]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add1~73 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[0]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|Add0~97 } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.349 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~head_lut } "NODE_NAME" } } { "UpDown_counter_Tutorial_noclock.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/UpDown_counter_Tutorial_noclock.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.521 ns) 5.069 ns sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[15\]~77 3 COMB LCCOMB_X9_Y20_N28 3 " "Info: 3: + IC(0.335 ns) + CELL(0.521 ns) = 5.069 ns; Loc. = LCCOMB_X9_Y20_N28; Fanout = 3; COMB Node = 'sevenseg:inst1\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[15\]~77'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[15]~77 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/db/alt_u_div_gve.tdf" 59 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.178 ns) 5.579 ns sevenseg:inst1\|Mux14~17 4 COMB LCCOMB_X9_Y20_N6 1 " "Info: 4: + IC(0.332 ns) + CELL(0.178 ns) = 5.579 ns; Loc. = LCCOMB_X9_Y20_N6; Fanout = 1; COMB Node = 'sevenseg:inst1\|Mux14~17'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.510 ns" { sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[15]~77 sevenseg:inst1|Mux14~17 } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 6.053 ns sevenseg:inst1\|ones\[6\] 5 REG LCCOMB_X9_Y20_N22 1 " "Info: 5: + IC(0.296 ns) + CELL(0.178 ns) = 6.053 ns; Loc. = LCCOMB_X9_Y20_N22; Fanout = 1; REG Node = 'sevenseg:inst1\|ones\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { sevenseg:inst1|Mux14~17 sevenseg:inst1|ones[6] } "NODE_NAME" } } { "Double_SevenSeg.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/Up Down counter/Double_SevenSeg.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.090 ns ( 84.09 % ) " "Info: Total cell delay = 5.090 ns ( 84.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.963 ns ( 15.91 % ) " "Info: Total interconnect delay = 0.963 ns ( 15.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.053 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[15]~77 sevenseg:inst1|Mux14~17 sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.053 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[15]~77 {} sevenseg:inst1|Mux14~17 {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 0.000ns 0.335ns 0.332ns 0.296ns } { 0.000ns 0.864ns 3.349ns 0.521ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.479 ns" { up updown_counter_tut_noclock:inst|nIn[3]~0 updown_counter_tut_noclock:inst|nIn[0]~latch updown_counter_tut_noclock:inst|nIn[0]~tail_lut updown_counter_tut_noclock:inst|nIn[0]~head_lut updown_counter_tut_noclock:inst|nIn[1]~head_lut updown_counter_tut_noclock:inst|nIn[2]~head_lut updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 sevenseg:inst1|Mux15~69 sevenseg:inst1|Mux15~69clkctrl sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.479 ns" { up {} up~combout {} updown_counter_tut_noclock:inst|nIn[3]~0 {} updown_counter_tut_noclock:inst|nIn[0]~latch {} updown_counter_tut_noclock:inst|nIn[0]~tail_lut {} updown_counter_tut_noclock:inst|nIn[0]~head_lut {} updown_counter_tut_noclock:inst|nIn[1]~head_lut {} updown_counter_tut_noclock:inst|nIn[2]~head_lut {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~15 {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~16 {} sevenseg:inst1|Mux15~69 {} sevenseg:inst1|Mux15~69clkctrl {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 2.931ns 0.352ns 0.338ns 0.000ns 0.000ns 0.000ns 0.000ns 0.332ns 0.000ns 0.480ns 1.891ns 1.388ns } { 0.000ns 0.864ns 0.322ns 0.322ns 0.322ns 0.472ns 1.315ns 1.517ns 1.867ns 0.495ns 0.458ns 0.491ns 0.000ns 0.322ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.053 ns" { reset updown_counter_tut_noclock:inst|nIn[3]~head_lut sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[15]~77 sevenseg:inst1|Mux14~17 sevenseg:inst1|ones[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.053 ns" { reset {} reset~combout {} updown_counter_tut_noclock:inst|nIn[3]~head_lut {} sevenseg:inst1|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[15]~77 {} sevenseg:inst1|Mux14~17 {} sevenseg:inst1|ones[6] {} } { 0.000ns 0.000ns 0.000ns 0.335ns 0.332ns 0.296ns } { 0.000ns 0.864ns 3.349ns 0.521ns 0.178ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Allocated 160 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 17:51:21 2013 " "Info: Processing ended: Tue Oct 22 17:51:21 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
