# Reading E:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do DE0Nano_NIOSII_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl {E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/moduloEstadoInfrarojo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:30 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl" E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/moduloEstadoInfrarojo.v 
# -- Compiling module moduloEstadoInfrarojo
# 
# Top level modules:
# 	moduloEstadoInfrarojo
# End time: 20:28:30 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl {E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/moduloContadorInfrarojo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:30 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl" E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/moduloContadorInfrarojo.v 
# -- Compiling module moduloContadorInfrarojo
# ** Warning: E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/moduloContadorInfrarojo.v(32): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/moduloContadorInfrarojo.v(46): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/moduloContadorInfrarojo.v(52): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	moduloContadorInfrarojo
# End time: 20:28:31 on Dec 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# vlog -vlog01compat -work work +incdir+E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl {E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/contador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:31 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl" E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/rtl/contador.v 
# -- Compiling module contador
# 
# Top level modules:
# 	contador
# End time: 20:28:31 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII {E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:31 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII" E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/de0nano_niosii.v 
# -- Compiling module DE0Nano_NIOSII
# 
# Top level modules:
# 	DE0Nano_NIOSII
# End time: 20:28:31 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib niosII
# ** Warning: (vlib-34) Library already exists at "niosII".
# vmap niosII niosII
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap niosII niosII 
# Modifying modelsim.ini
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/niosii.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:31 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/niosii.v 
# -- Compiling module niosII
# 
# Top level modules:
# 	niosII
# End time: 20:28:31 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:31 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 20:28:31 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:31 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 20:28:31 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:31 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 20:28:31 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_up_avalon_adv_adc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:32 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_up_avalon_adv_adc.v 
# -- Compiling module altera_up_avalon_adv_adc
# 
# Top level modules:
# 	altera_up_avalon_adv_adc
# End time: 20:28:32 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_up_rs232_counters.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:32 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_up_rs232_counters.v 
# -- Compiling module altera_up_rs232_counters
# 
# Top level modules:
# 	altera_up_rs232_counters
# End time: 20:28:32 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:32 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v 
# -- Compiling module altera_up_rs232_in_deserializer
# 
# Top level modules:
# 	altera_up_rs232_in_deserializer
# End time: 20:28:32 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:32 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v 
# -- Compiling module altera_up_rs232_out_serializer
# 
# Top level modules:
# 	altera_up_rs232_out_serializer
# End time: 20:28:32 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_up_sync_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:32 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_up_sync_fifo.v 
# -- Compiling module altera_up_sync_fifo
# 
# Top level modules:
# 	altera_up_sync_fifo
# End time: 20:28:32 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_adc_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:32 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_adc_0.v 
# -- Compiling module niosII_adc_0
# 
# Top level modules:
# 	niosII_adc_0
# End time: 20:28:32 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:32 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu.v 
# -- Compiling module niosII_cpu
# 
# Top level modules:
# 	niosII_cpu
# End time: 20:28:33 on Dec 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:33 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu.v 
# -- Compiling module niosII_cpu_cpu_register_bank_a_module
# -- Compiling module niosII_cpu_cpu_register_bank_b_module
# -- Compiling module niosII_cpu_cpu_nios2_oci_debug
# -- Compiling module niosII_cpu_cpu_nios2_oci_break
# -- Compiling module niosII_cpu_cpu_nios2_oci_xbrk
# -- Compiling module niosII_cpu_cpu_nios2_oci_dbrk
# -- Compiling module niosII_cpu_cpu_nios2_oci_itrace
# -- Compiling module niosII_cpu_cpu_nios2_oci_td_mode
# -- Compiling module niosII_cpu_cpu_nios2_oci_dtrace
# -- Compiling module niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module niosII_cpu_cpu_nios2_oci_fifo
# -- Compiling module niosII_cpu_cpu_nios2_oci_pib
# -- Compiling module niosII_cpu_cpu_nios2_oci_im
# -- Compiling module niosII_cpu_cpu_nios2_performance_monitors
# -- Compiling module niosII_cpu_cpu_nios2_avalon_reg
# -- Compiling module niosII_cpu_cpu_ociram_sp_ram_module
# -- Compiling module niosII_cpu_cpu_nios2_ocimem
# -- Compiling module niosII_cpu_cpu_nios2_oci
# -- Compiling module niosII_cpu_cpu
# 
# Top level modules:
# 	niosII_cpu_cpu_nios2_performance_monitors
# 	niosII_cpu_cpu
# End time: 20:28:33 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:33 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v 
# -- Compiling module niosII_cpu_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	niosII_cpu_cpu_debug_slave_sysclk
# End time: 20:28:33 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:33 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v 
# -- Compiling module niosII_cpu_cpu_debug_slave_tck
# 
# Top level modules:
# 	niosII_cpu_cpu_debug_slave_tck
# End time: 20:28:33 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:33 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v 
# -- Compiling module niosII_cpu_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	niosII_cpu_cpu_debug_slave_wrapper
# End time: 20:28:33 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:33 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v 
# -- Compiling module niosII_cpu_cpu_test_bench
# 
# Top level modules:
# 	niosII_cpu_cpu_test_bench
# End time: 20:28:33 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_epcs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:34 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_epcs.v 
# -- Compiling module niosII_epcs_sub
# -- Compiling module niosII_epcs
# 
# Top level modules:
# 	niosII_epcs
# End time: 20:28:34 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_jtag.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:34 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_jtag.v 
# -- Compiling module niosII_jtag_sim_scfifo_w
# -- Compiling module niosII_jtag_scfifo_w
# -- Compiling module niosII_jtag_sim_scfifo_r
# -- Compiling module niosII_jtag_scfifo_r
# -- Compiling module niosII_jtag
# 
# Top level modules:
# 	niosII_jtag
# End time: 20:28:34 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:34 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0.v 
# -- Compiling module niosII_mm_interconnect_0
# 
# Top level modules:
# 	niosII_mm_interconnect_0
# End time: 20:28:34 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:34 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	niosII_mm_interconnect_0_avalon_st_adapter
# End time: 20:28:34 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_012.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:34 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_012.v 
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter_012
# 
# Top level modules:
# 	niosII_mm_interconnect_0_avalon_st_adapter_012
# End time: 20:28:34 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_port_gpio_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:34 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_port_gpio_0.v 
# -- Compiling module niosII_port_gpio_0
# 
# Top level modules:
# 	niosII_port_gpio_0
# End time: 20:28:34 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_port_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:34 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_port_key.v 
# -- Compiling module niosII_port_key
# 
# Top level modules:
# 	niosII_port_key
# End time: 20:28:35 on Dec 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_port_led.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:35 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_port_led.v 
# -- Compiling module niosII_port_led
# 
# Top level modules:
# 	niosII_port_led
# End time: 20:28:35 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_port_sw.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:35 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_port_sw.v 
# -- Compiling module niosII_port_sw
# 
# Top level modules:
# 	niosII_port_sw
# End time: 20:28:35 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_rs232_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:35 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_rs232_0.v 
# -- Compiling module niosII_rs232_0
# 
# Top level modules:
# 	niosII_rs232_0
# End time: 20:28:35 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:35 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_sdram.v 
# -- Compiling module niosII_sdram_input_efifo_module
# -- Compiling module niosII_sdram
# 
# Top level modules:
# 	niosII_sdram
# End time: 20:28:35 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_sys_id.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:35 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_sys_id.v 
# -- Compiling module niosII_sys_id
# 
# Top level modules:
# 	niosII_sys_id
# End time: 20:28:35 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_sys_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:35 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_sys_pll.v 
# -- Compiling module niosII_sys_pll_dffpipe_l2c
# -- Compiling module niosII_sys_pll_stdsync_sv6
# -- Compiling module niosII_sys_pll_altpll_8ra2
# -- Compiling module niosII_sys_pll
# 
# Top level modules:
# 	niosII_sys_pll
# End time: 20:28:35 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:35 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_timer_0.v 
# -- Compiling module niosII_timer_0
# 
# Top level modules:
# 	niosII_timer_0
# End time: 20:28:36 on Dec 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:36 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 20:28:36 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:36 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 20:28:36 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_irq_clock_crosser.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:36 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_irq_clock_crosser.sv 
# -- Compiling module altera_irq_clock_crosser
# 
# Top level modules:
# 	altera_irq_clock_crosser
# End time: 20:28:36 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:36 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 20:28:36 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:36 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 20:28:36 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:36 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 20:28:36 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:36 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 20:28:36 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:37 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 20:28:37 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:37 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 20:28:37 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:37 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 20:28:37 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:37 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 20:28:37 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:37 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 20:28:37 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:37 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 20:28:38 on Dec 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:38 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_irq_mapper.sv 
# -- Compiling module niosII_irq_mapper
# 
# Top level modules:
# 	niosII_irq_mapper
# End time: 20:28:38 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:38 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0.sv 
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0
# 
# Top level modules:
# 	niosII_mm_interconnect_0_avalon_st_adapter_012_error_adapter_0
# End time: 20:28:38 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:38 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 20:28:38 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:38 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module niosII_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	niosII_mm_interconnect_0_cmd_demux
# End time: 20:28:38 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:38 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module niosII_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	niosII_mm_interconnect_0_cmd_demux_001
# End time: 20:28:38 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:38 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module niosII_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	niosII_mm_interconnect_0_cmd_mux
# End time: 20:28:38 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_009.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:38 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_009.sv 
# -- Compiling module niosII_mm_interconnect_0_cmd_mux_009
# 
# Top level modules:
# 	niosII_mm_interconnect_0_cmd_mux_009
# End time: 20:28:38 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:39 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv 
# -- Compiling module niosII_mm_interconnect_0_router_default_decode
# -- Compiling module niosII_mm_interconnect_0_router
# 
# Top level modules:
# 	niosII_mm_interconnect_0_router
# End time: 20:28:39 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:39 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv 
# -- Compiling module niosII_mm_interconnect_0_router_001_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_001
# 
# Top level modules:
# 	niosII_mm_interconnect_0_router_001
# End time: 20:28:39 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:39 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv 
# -- Compiling module niosII_mm_interconnect_0_router_002_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_002
# 
# Top level modules:
# 	niosII_mm_interconnect_0_router_002
# End time: 20:28:39 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_011.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:39 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_011.sv 
# -- Compiling module niosII_mm_interconnect_0_router_011_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_011
# 
# Top level modules:
# 	niosII_mm_interconnect_0_router_011
# End time: 20:28:39 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_014.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:39 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_014.sv 
# -- Compiling module niosII_mm_interconnect_0_router_014_default_decode
# -- Compiling module niosII_mm_interconnect_0_router_014
# 
# Top level modules:
# 	niosII_mm_interconnect_0_router_014
# End time: 20:28:39 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:39 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module niosII_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	niosII_mm_interconnect_0_rsp_demux
# End time: 20:28:39 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:39 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module niosII_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	niosII_mm_interconnect_0_rsp_demux_001
# End time: 20:28:40 on Dec 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_009.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:40 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_009.sv 
# -- Compiling module niosII_mm_interconnect_0_rsp_demux_009
# 
# Top level modules:
# 	niosII_mm_interconnect_0_rsp_demux_009
# End time: 20:28:40 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:40 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module niosII_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	niosII_mm_interconnect_0_rsp_mux
# End time: 20:28:40 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work niosII +incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules {e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:40 on Dec 06,2018
# vlog -reportprogress 300 -sv -work niosII "+incdir+e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules" e:/arquidig/coolmillos2/de0nano_niosii/de0nano_niosii/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module niosII_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	niosII_mm_interconnect_0_rsp_mux_001
# End time: 20:28:40 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim {E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/estado_infrarrojo.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:28:40 on Dec 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim" E:/ArquiDig/CoolMillos2/DE0Nano_NIOSII/DE0Nano_NIOSII/simulation/modelsim/estado_infrarrojo.vt 
# -- Compiling module estado_infrarrojo
# 
# Top level modules:
# 	estado_infrarrojo
# End time: 20:28:40 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L niosII -voptargs="+acc"  estado_infrarrojo
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L niosII -voptargs=""+acc"" estado_infrarrojo 
# Start time: 20:28:40 on Dec 06,2018
# Loading work.estado_infrarrojo
# Loading work.moduloEstadoInfrarojo
# Loading work.moduloContadorInfrarojo
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
restart
force -freeze sim:/estado_infrarrojo/CLOCK_50 1 0, 0 {10000 ps} -r 20000
run
# Running testbench
run
add wave -position insertpoint  \
sim:/estado_infrarrojo/i1/contador/contador
restart
force -freeze sim:/estado_infrarrojo/CLOCK_50 1 0, 0 {10000 ps} -r 20000
run
# Running testbench
run
# End time: 20:46:11 on Dec 06,2018, Elapsed time: 0:17:31
# Errors: 0, Warnings: 0
