<?xml version="1.0"?>
<block name="/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/i2clog/run_1/synth_1_1/impl_1_1_1/packing/fabric_i2clog_post_synth.net.post_routing" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:762129388f58b89e04d5cd92d66bc1c7d6a57450ab1d5d05c03d156b0e2587c1" atom_netlist_id="SHA256:97f8df0b74f8d108527afca0e6721b161568a2df667da59e4cefcfebe5e96d5b">
	<inputs>$auto$clkbufmap.cc:298:execute$6729 $iopadmap$Rst ModByteWr.Clk ModSerial2Byte.ByteRdy ModStSp.mod1.ModStop.SpLatch.Clk</inputs>
	<outputs>out:$auto$clkbufmap.cc:266:execute$6726 out:$auto$rs_design_edit.cc:880:execute$6841 out:$auto$rs_design_edit.cc:880:execute$6842 out:$auto$rs_design_edit.cc:880:execute$6843 out:$auto$rs_design_edit.cc:880:execute$6844 out:$auto$rs_design_edit.cc:880:execute$6845 out:ModByteWr.ACK out:ModByteWr.Ce out:ModByteWr.Current_addr[0] out:ModByteWr.Current_addr[1] out:ModByteWr.Current_addr[2] out:ModByteWr.Current_addr[3] out:ModByteWr.Current_addr[4] out:ModByteWr.Current_addr[5] out:ModByteWr.Current_addr[6] out:ModByteWr.Current_addr[7] out:ModByteWr.Current_addr[8] out:ModByteWr.Current_addr[9] out:ModByteWr.Current_addr[10] out:ModByteWr.Current_addr[11] out:ModByteWr.Current_addr[12] out:ModByteWr.Current_addr[13] out:ModByteWr.Current_addr[14] out:ModByteWr.Dout[0] out:ModByteWr.Dout[1] out:ModByteWr.Dout[2] out:ModByteWr.Dout[3] out:ModByteWr.Dout[4] out:ModByteWr.Dout[5] out:ModByteWr.Dout[6] out:ModByteWr.Dout[7] out:ModByteWr.We</outputs>
	<clocks>$auto$clkbufmap.cc:298:execute$6729 ModByteWr.Clk ModSerial2Byte.ByteRdy ModStSp.mod1.ModStop.SpLatch.Clk</clocks>
	<block name="$abc$2625$li04_li04" instance="clb[0]" mode="default">
		<inputs>
			<port name="I00">open ModByteWr.state_reg[2] $abc$6648$new_new_n174__ open ModByteWr.Next_addr[2] open open ModByteWr.state_reg[1] open ModByteWr.Current_addr[0] ModByteWr.Next_addr[5] open</port>
			<port name="I10">$abc$6648$new_new_n134__ open open open ModByteWr.Current_addr[1] ModByteWr.state_reg[2] open open open open open open</port>
			<port name="I20">open open open open open ModByteWr.Current_addr[6] ModByteWr.state_reg[1] open open open ModByteWr.state_reg[0] open</port>
			<port name="I30">open open open open ModByteWr.state_reg[0] open open open open open open open</port>
			<port name="IS0">open open $true $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 open $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 clb_lr[0].out[1]-&gt;clbouts1 open open open open clb_lr[0].out[6]-&gt;clbouts1 clb_lr[0].out[7]-&gt;clbouts1 open clb_lr[0].out[9]-&gt;clbouts2 clb_lr[0].out[10]-&gt;clbouts2 open open open open open open open clb_lr[0].out[18]-&gt;clbouts3 open open clb_lr[0].out[21]-&gt;clbouts3 clb_lr[0].out[22]-&gt;clbouts3 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open ModByteWr.Clk open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$2625$li04_li04" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[10]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 open clb.I00[4]-&gt;crossbar0 clb_lr[0].out[0]-&gt;crossbar0 clb_lr[0].out[0]-&gt;crossbar0 clb.I00[1]-&gt;crossbar0 clb.I00[2]-&gt;crossbar0 clb.I20[10]-&gt;crossbar1 clb_lr[0].out[6]-&gt;crossbar1 clb.I20[10]-&gt;crossbar1 clb.I20[10]-&gt;crossbar1 clb_lr[0].out[6]-&gt;crossbar1 clb_lr[0].out[7]-&gt;crossbar1 clb.I20[6]-&gt;crossbar1 clb_lr[0].out[5]-&gt;crossbar1 clb.I00[7]-&gt;crossbar2 clb_lr[0].out[9]-&gt;crossbar2 clb.I00[7]-&gt;crossbar2 clb.I00[7]-&gt;crossbar2 clb_lr[0].out[9]-&gt;crossbar2 clb_lr[0].out[9]-&gt;crossbar2 clb_lr[0].out[10]-&gt;crossbar2 clb.I20[5]-&gt;crossbar2 clb.I10[5]-&gt;crossbar3 clb_lr[0].out[15]-&gt;crossbar3 clb_lr[0].out[13]-&gt;crossbar3 clb.I10[5]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb.I10[4]-&gt;crossbar3 clb.I30[4]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb_lr[0].out[16]-&gt;crossbar4 clb.I00[9]-&gt;crossbar4 clb.I00[1]-&gt;crossbar4 clb_lr[0].out[19]-&gt;crossbar4 clb.I00[9]-&gt;crossbar4 clb.I00[9]-&gt;crossbar4 clb.I00[9]-&gt;crossbar4 open open clb.I10[4]-&gt;crossbar5 open open clb.I10[4]-&gt;crossbar5 open open open</port>
				<port name="reset">clb.IS0[2]-&gt;crossbar7 clb.IS0[2]-&gt;crossbar7</port>
				<port name="enable">clb.IS0[5]-&gt;crossbar6 clb.IS0[5]-&gt;crossbar6 clb.IS0[3]-&gt;crossbar6 clb.IS0[3]-&gt;crossbar6</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open open open fle[1].o6[0]-&gt;direct_o6_1 fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open fle[3].out[0]-&gt;direct_out0_3 fle[3].out[1]-&gt;direct_out1_3 open open fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open fle[7].out[0]-&gt;direct_out0_7 fle[7].out[1]-&gt;direct_out1_7 open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[5]-&gt;clks</port>
			</clocks>
			<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[3]" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_0 clb_lr.reset[1]-&gt;direct_reset_0</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_0 clb_lr.enable[1]-&gt;direct_enable_0</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk0</port>
				</clocks>
				<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[3]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[3]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 2 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1567$auto$rtlil.cc:2613:Mux$556[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Current_addr[3]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Current_addr[3]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Current_addr[3]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[5]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b open</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[5]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[5]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 1 2 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1567$auto$rtlil.cc:2613:Mux$556[5]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Current_addr[5]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Current_addr[5]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Current_addr[5]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$6648$new_new_n171__" instance="fle[1]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 clb_lr.in[41]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$6648$new_new_n171__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$6648$new_new_n171__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$6648$new_new_n171__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 5 2 4 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$6648$new_new_n171__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[4]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_2 open</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_2 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk2</port>
				</clocks>
				<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[4]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[4]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[4]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 2 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1567$auto$rtlil.cc:2613:Mux$556[4]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Current_addr[4]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Current_addr[4]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Current_addr[4]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$6648$new_new_n134__" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$6648$new_new_n134__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$6648$new_new_n134__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 0 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$6648$new_new_n134__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[1]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_3 clb_lr.reset[1]-&gt;direct_reset_3</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_3 clb_lr.enable[1]-&gt;direct_enable_3</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk3</port>
				</clocks>
				<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[2]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[2]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 1 2 3 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1567$auto$rtlil.cc:2613:Mux$556[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Current_addr[2]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Current_addr[2]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Current_addr[2]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[1]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[1]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 2 3 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1567$auto$rtlil.cc:2613:Mux$556[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Current_addr[1]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Current_addr[1]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Current_addr[1]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$2625$li04_li04" instance="fle[4]" mode="n1_lut6">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 clb_lr.in[44]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open clb_lr.reset[1]-&gt;direct_reset_4</port>
					<port name="enable">open clb_lr.enable[3]-&gt;direct_enable_4</port>
				</inputs>
				<outputs>
					<port name="out">open ble6[0].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk4</port>
				</clocks>
				<block name="$abc$2625$li04_li04" instance="ble6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
						<port name="reset">fle.reset[1]-&gt;direct5</port>
						<port name="enable">fle.enable[1]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;direct7</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="$abc$2625$li04_li04" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$2625$li04_li04" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">5 1 3 0 4 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2625$li04_li04</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Next_addr[4]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut6[0].out[0]-&gt;direct2</port>
							<port name="R">ble6.reset[0]-&gt;direct5</port>
							<port name="E">ble6.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble6.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="ModByteWr.Next_addr[4]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Next_addr[4]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$2625$li03_li03" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open clb_lr.reset[1]-&gt;direct_reset_5</port>
					<port name="enable">open clb_lr.enable[3]-&gt;direct_enable_5</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk5</port>
				</clocks>
				<block name="open" instance="ble5[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$2625$li03_li03" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$2625$li03_li03" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2625$li03_li03" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 3 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2625$li03_li03</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Next_addr[3]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Next_addr[3]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Next_addr[3]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$2625$li01_li01" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_6 clb_lr.reset[1]-&gt;direct_reset_6</port>
					<port name="enable">clb_lr.enable[2]-&gt;direct_enable_6 clb_lr.enable[3]-&gt;direct_enable_6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk6</port>
				</clocks>
				<block name="$abc$2625$li00_li00" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a open fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$2625$li00_li00" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2625$li00_li00" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 open 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2625$li00_li00</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Next_addr[0]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Next_addr[0]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Next_addr[0]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$2625$li01_li01" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$2625$li01_li01" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2625$li01_li01" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 2 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2625$li01_li01</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Next_addr[1]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Next_addr[1]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Next_addr[1]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$2625$li05_li05" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_7 clb_lr.reset[1]-&gt;direct_reset_7</port>
					<port name="enable">clb_lr.enable[2]-&gt;direct_enable_7 clb_lr.enable[3]-&gt;direct_enable_7</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk7</port>
				</clocks>
				<block name="$abc$2625$li05_li05" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$2625$li05_li05" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2625$li05_li05" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2625$li05_li05</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Next_addr[5]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Next_addr[5]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Next_addr[5]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$2625$li06_li06" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b open</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$2625$li06_li06" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2625$li06_li06" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 open 2 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2625$li06_li06</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Next_addr[6]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Next_addr[6]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Next_addr[6]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2625$li11_li11" instance="clb[1]" mode="default">
		<inputs>
			<port name="I00">open open ModByteWr.state_reg[1] $abc$6648$new_new_n178__ $abc$6648$new_new_n134__ open ModByteWr.state_reg[0] ModByteWr.Next_addr[6] open open open open</port>
			<port name="I10">$abc$6648$new_new_n174__ open open open ModByteWr.Current_addr[7] open open open open ModByteWr.state_reg[2] open open</port>
			<port name="I20">open open open open open ModByteWr.Current_addr[11] open open open open open open</port>
			<port name="I30">ModByteWr.Current_addr[10] open open open open ModByteWr.state_reg[0] open open open open open open</port>
			<port name="IS0">$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 $true open open $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 clb_lr[0].out[1]-&gt;clbouts1 open clb_lr[0].out[3]-&gt;clbouts1 open open clb_lr[0].out[6]-&gt;clbouts1 clb_lr[0].out[7]-&gt;clbouts1 open clb_lr[0].out[9]-&gt;clbouts2 clb_lr[0].out[10]-&gt;clbouts2 open open open open open open open open open open open open clb_lr[0].out[23]-&gt;clbouts3</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open ModByteWr.Clk open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$2625$li11_li11" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[2]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb.I00[6]-&gt;crossbar0 clb.I00[7]-&gt;crossbar0 clb_lr[0].out[0]-&gt;crossbar0 clb_lr[0].out[0]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb.I10[9]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb.I10[9]-&gt;crossbar1 clb.I10[9]-&gt;crossbar1 clb_lr[0].out[7]-&gt;crossbar1 clb_lr[0].out[7]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb_lr[0].out[7]-&gt;crossbar1 clb.I00[6]-&gt;crossbar2 clb_lr[0].out[9]-&gt;crossbar2 clb.I00[2]-&gt;crossbar2 clb.I00[2]-&gt;crossbar2 clb.I00[4]-&gt;crossbar2 clb.I00[4]-&gt;crossbar2 clb_lr[0].out[10]-&gt;crossbar2 clb_lr[0].out[9]-&gt;crossbar2 clb_lr[0].out[15]-&gt;crossbar3 clb.I10[4]-&gt;crossbar3 clb_lr[0].out[13]-&gt;crossbar3 clb.I30[5]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb.I10[0]-&gt;crossbar3 clb.I10[4]-&gt;crossbar3 clb_lr[0].out[19]-&gt;crossbar4 open clb_lr[0].out[16]-&gt;crossbar4 clb_lr[0].out[18]-&gt;crossbar4 clb.I00[3]-&gt;crossbar4 clb.I00[3]-&gt;crossbar4 clb.I00[4]-&gt;crossbar4 clb.I30[0]-&gt;crossbar4 open open open open clb.I20[5]-&gt;crossbar5 open open clb.I20[5]-&gt;crossbar5</port>
				<port name="reset">clb.IS0[1]-&gt;crossbar7 clb.IS0[1]-&gt;crossbar7</port>
				<port name="enable">clb.IS0[4]-&gt;crossbar6 clb.IS0[4]-&gt;crossbar6 clb.IS0[0]-&gt;crossbar6 clb.IS0[0]-&gt;crossbar6</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open fle[3].out[0]-&gt;direct_out0_3 fle[3].out[1]-&gt;direct_out1_3 open open fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open open open fle[7].o6[0]-&gt;direct_o6_7</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[5]-&gt;clks</port>
			</clocks>
			<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[10]" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_0 clb_lr.reset[1]-&gt;direct_reset_0</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_0 clb_lr.enable[1]-&gt;direct_enable_0</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk0</port>
				</clocks>
				<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[10]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[10]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[10]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">2 3 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1567$auto$rtlil.cc:2613:Mux$556[10]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Current_addr[10]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Current_addr[10]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Current_addr[10]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[8]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[8]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[8]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 3 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1567$auto$rtlil.cc:2613:Mux$556[8]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Current_addr[8]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Current_addr[8]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Current_addr[8]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$6648$new_new_n178__" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$6648$new_new_n178__" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$6648$new_new_n178__" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$6648$new_new_n178__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$6648$new_new_n178__</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[11]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_2 clb_lr.reset[1]-&gt;direct_reset_2</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_2 clb_lr.enable[1]-&gt;direct_enable_2</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk2</port>
				</clocks>
				<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[11]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[11]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[11]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 3 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1567$auto$rtlil.cc:2613:Mux$556[11]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Current_addr[11]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Current_addr[11]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Current_addr[11]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[9]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[9]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[9]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1567$auto$rtlil.cc:2613:Mux$556[9]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Current_addr[9]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Current_addr[9]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Current_addr[9]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[7]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_3 clb_lr.reset[1]-&gt;direct_reset_3</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_3 clb_lr.enable[1]-&gt;direct_enable_3</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk3</port>
				</clocks>
				<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[6]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[6]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[6]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 3 2 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1567$auto$rtlil.cc:2613:Mux$556[6]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Current_addr[6]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Current_addr[6]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Current_addr[6]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[7]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[7]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[7]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 3 2 0 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1567$auto$rtlil.cc:2613:Mux$556[7]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Current_addr[7]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Current_addr[7]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Current_addr[7]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$2625$li11_li11" instance="fle[4]" mode="n1_lut6">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 clb_lr.in[44]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open clb_lr.reset[1]-&gt;direct_reset_4</port>
					<port name="enable">open clb_lr.enable[3]-&gt;direct_enable_4</port>
				</inputs>
				<outputs>
					<port name="out">open ble6[0].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk4</port>
				</clocks>
				<block name="$abc$2625$li11_li11" instance="ble6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
						<port name="reset">fle.reset[1]-&gt;direct5</port>
						<port name="enable">fle.enable[1]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;direct7</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="$abc$2625$li11_li11" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$2625$li11_li11" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">4 5 0 3 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2625$li11_li11</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Next_addr[11]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut6[0].out[0]-&gt;direct2</port>
							<port name="R">ble6.reset[0]-&gt;direct5</port>
							<port name="E">ble6.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble6.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="ModByteWr.Next_addr[11]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Next_addr[11]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$2625$li09_li09" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_5 clb_lr.reset[1]-&gt;direct_reset_5</port>
					<port name="enable">clb_lr.enable[2]-&gt;direct_enable_5 clb_lr.enable[3]-&gt;direct_enable_5</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk5</port>
				</clocks>
				<block name="$abc$2625$li10_li10" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$2625$li10_li10" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2625$li10_li10" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 4 0 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2625$li10_li10</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Next_addr[10]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Next_addr[10]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Next_addr[10]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$2625$li09_li09" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$2625$li09_li09" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2625$li09_li09" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 0 3 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2625$li09_li09</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Next_addr[9]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Next_addr[9]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Next_addr[9]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$2625$li08_li08" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_6 clb_lr.reset[1]-&gt;direct_reset_6</port>
					<port name="enable">clb_lr.enable[2]-&gt;direct_enable_6 clb_lr.enable[3]-&gt;direct_enable_6</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk6</port>
				</clocks>
				<block name="$abc$2625$li07_li07" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$2625$li07_li07" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2625$li07_li07" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 3 1 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2625$li07_li07</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Next_addr[7]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Next_addr[7]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Next_addr[7]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$2625$li08_li08" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$2625$li08_li08" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2625$li08_li08" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 4 3 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2625$li08_li08</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Next_addr[8]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Next_addr[8]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Next_addr[8]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$6648$new_new_n182__" instance="fle[7]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 clb_lr.in[47]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$6648$new_new_n182__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$6648$new_new_n182__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$6648$new_new_n182__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">3 2 5 4 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$6648$new_new_n182__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2625$li14_li14" instance="clb[2]" mode="default">
		<inputs>
			<port name="I00">ModByteWr.state_reg[1] ModByteWr.Current_addr[4] open open ModByteWr.state_reg[2] open ModByteWr.Current_addr[1] open $iopadmap$Rst $abc$6648$new_new_n182__ ModByteWr.Next_addr[0] open</port>
			<port name="I10">open ModByteWr.Current_addr[5] open open ModByteWr.state_reg[1] ModByteWr.Current_addr[3] open ModByteWr.Current_addr[12] open $abc$6648$new_new_n134__ open open</port>
			<port name="I20">open open open open ModByteWr.Current_addr[2] open open open open open open ModByteWr.state_reg[0]</port>
			<port name="I30">open open open open open open open open ModByteWr.Mod1.DOUT open open open</port>
			<port name="IS0">$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 open open $abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458 open $true</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open open open clb_lr[0].out[3]-&gt;clbouts1 clb_lr[0].out[4]-&gt;clbouts1 open clb_lr[0].out[6]-&gt;clbouts1 clb_lr[0].out[7]-&gt;clbouts1 open open open open open open open open open clb_lr[0].out[17]-&gt;clbouts3 clb_lr[0].out[18]-&gt;clbouts3 clb_lr[0].out[19]-&gt;clbouts3 open clb_lr[0].out[21]-&gt;clbouts3 clb_lr[0].out[22]-&gt;clbouts3 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open ModByteWr.Clk open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$2625$li14_li14" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[9]-&gt;crossbar0 clb_lr[0].out[1]-&gt;crossbar0 clb.I00[0]-&gt;crossbar0 clb_lr[0].out[3]-&gt;crossbar0 clb_lr[0].out[3]-&gt;crossbar0 clb.I00[6]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 clb.I10[9]-&gt;crossbar1 clb.I20[11]-&gt;crossbar1 clb.I20[11]-&gt;crossbar1 clb.I10[9]-&gt;crossbar1 clb_lr[0].out[6]-&gt;crossbar1 clb.I20[4]-&gt;crossbar1 clb.I20[11]-&gt;crossbar1 clb.I20[11]-&gt;crossbar1 clb_lr[0].out[9]-&gt;crossbar2 clb.I00[4]-&gt;crossbar2 clb.I00[8]-&gt;crossbar2 clb.I00[9]-&gt;crossbar2 clb.I00[9]-&gt;crossbar2 clb.I00[1]-&gt;crossbar2 clb.I00[8]-&gt;crossbar2 clb_lr[0].out[10]-&gt;crossbar2 clb.I10[7]-&gt;crossbar3 clb.I10[4]-&gt;crossbar3 clb_lr[0].out[13]-&gt;crossbar3 clb.I10[7]-&gt;crossbar3 clb.I10[9]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 clb.I10[4]-&gt;crossbar3 clb.I30[8]-&gt;crossbar3 clb_lr[0].out[17]-&gt;crossbar4 clb.I00[8]-&gt;crossbar4 clb.I00[4]-&gt;crossbar4 clb_lr[0].out[17]-&gt;crossbar4 clb_lr[0].out[17]-&gt;crossbar4 clb_lr[0].out[18]-&gt;crossbar4 clb.I00[10]-&gt;crossbar4 clb.I00[0]-&gt;crossbar4 open open open open clb_lr[0].out[21]-&gt;crossbar5 clb.I10[5]-&gt;crossbar5 open open</port>
				<port name="reset">clb.IS0[5]-&gt;crossbar7 clb.IS0[5]-&gt;crossbar7</port>
				<port name="enable">clb.IS0[3]-&gt;crossbar6 clb.IS0[0]-&gt;crossbar6 clb.IS0[3]-&gt;crossbar6 clb.IS0[0]-&gt;crossbar6</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open fle[3].out[0]-&gt;direct_out0_3 fle[3].out[1]-&gt;direct_out1_3 open open fle[4].out[1]-&gt;direct_out1_4 open open open fle[5].o6[0]-&gt;direct_o6_5 fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open fle[7].out[0]-&gt;direct_out0_7 fle[7].out[1]-&gt;direct_out1_7 open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[5]-&gt;clks</port>
			</clocks>
			<block name="$abc$2625$li13_li13" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open clb_lr.reset[1]-&gt;direct_reset_0</port>
					<port name="enable">open clb_lr.enable[1]-&gt;direct_enable_0</port>
				</inputs>
				<outputs>
					<port name="out">open ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk0</port>
				</clocks>
				<block name="open" instance="ble5[0]" />
				<block name="$abc$2625$li13_li13" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$2625$li13_li13" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2625$li13_li13" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 0 1 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2625$li13_li13</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Next_addr[13]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Next_addr[13]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Next_addr[13]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[13]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_1 open</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_1 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk1</port>
				</clocks>
				<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[13]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[13]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[13]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 1 3 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1567$auto$rtlil.cc:2613:Mux$556[13]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Current_addr[13]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Current_addr[13]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Current_addr[13]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[14]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_2 open</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_2 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk2</port>
				</clocks>
				<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[14]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a open fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[14]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[14]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 open 0 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1567$auto$rtlil.cc:2613:Mux$556[14]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Current_addr[14]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Current_addr[14]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Current_addr[14]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 2 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1567$auto$opt_dff.cc:220:make_patterns_logic$458</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$2625$li12_li12" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 clb_lr.in[27]-&gt;direct_in_3 clb_lr.in[35]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open clb_lr.reset[1]-&gt;direct_reset_3</port>
					<port name="enable">open clb_lr.enable[1]-&gt;direct_enable_3</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk3</port>
				</clocks>
				<block name="open" instance="ble5[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$2625$li12_li12" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$2625$li12_li12" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2625$li12_li12" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 0 2 1 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2625$li12_li12</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Next_addr[12]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Next_addr[12]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Next_addr[12]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$2625$li14_li14" instance="fle[4]" mode="n1_lut6">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 clb_lr.in[44]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open clb_lr.reset[1]-&gt;direct_reset_4</port>
					<port name="enable">open clb_lr.enable[3]-&gt;direct_enable_4</port>
				</inputs>
				<outputs>
					<port name="out">open ble6[0].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk4</port>
				</clocks>
				<block name="$abc$2625$li14_li14" instance="ble6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
						<port name="reset">fle.reset[1]-&gt;direct5</port>
						<port name="enable">fle.enable[1]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;direct7</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="$abc$2625$li14_li14" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$2625$li14_li14" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">4 1 2 0 3 5</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2625$li14_li14</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Next_addr[14]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut6[0].out[0]-&gt;direct2</port>
							<port name="R">ble6.reset[0]-&gt;direct5</port>
							<port name="E">ble6.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble6.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="ModByteWr.Next_addr[14]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Next_addr[14]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$6648$new_new_n174__" instance="fle[5]" mode="fast_lut6">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 clb_lr.in[45]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">open open</port>
					<port name="o6">fast6[0].out[0]-&gt;direct2</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$6648$new_new_n174__" instance="fast6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut6[0].out[0]-&gt;direct2</port>
					</outputs>
					<clocks />
					<block name="$abc$6648$new_new_n174__" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">fast6.in[0]-&gt;direct1 fast6.in[1]-&gt;direct1 fast6.in[2]-&gt;direct1 fast6.in[3]-&gt;direct1 fast6.in[4]-&gt;direct1 fast6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$6648$new_new_n174__" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 1 5 3 2 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$6648$new_new_n174__</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[0]" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 clb_lr.in[30]-&gt;direct_in_3 clb_lr.in[38]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_6 open</port>
					<port name="enable">clb_lr.enable[2]-&gt;direct_enable_6 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk6</port>
				</clocks>
				<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[0]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a open fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[0]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 open 2 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1567$auto$rtlil.cc:2613:Mux$556[0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Current_addr[0]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Current_addr[0]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Current_addr[0]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 0 3 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[12]" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_7 open</port>
					<port name="enable">clb_lr.enable[2]-&gt;direct_enable_7 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk7</port>
				</clocks>
				<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[12]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a open fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[12]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1567$auto$rtlil.cc:2613:Mux$556[12]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 1 0 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1567$auto$rtlil.cc:2613:Mux$556[12]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Current_addr[12]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Current_addr[12]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Current_addr[12]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b open fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 2 open 3 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2625$li02_li02" instance="clb[3]" mode="default">
		<inputs>
			<port name="I00">ModStSp.mod2.ModStart.StLatch.Q open ModByteWr.Current_addr[1] open ModStSp.mod1.ModStop.SpLatch.Q ModStSp.mod1.SpState_reg[1] open open ModByteWr.state_reg[2] $iopadmap$Rst ModByteWr.Mod1.DOUT open</port>
			<port name="I10">open ModByteWr.state_reg[1] open $iopadmap$Rst open ModByteWr.Current_addr[0] open open open open open open</port>
			<port name="I20">open open open open ModByteWr.Current_addr[2] open open open open ModStSp.mod2.StState_reg[0] open open</port>
			<port name="I30">open open open open ModByteWr.next_state[0] open open open open open open open</port>
			<port name="IS0">$abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1] $true open open $abc$1652$auto$opt_dff.cc:220:make_patterns_logic$444 open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 clb_lr[0].out[1]-&gt;clbouts1 open open open open clb_lr[0].out[6]-&gt;clbouts1 clb_lr[0].out[7]-&gt;clbouts1 open clb_lr[0].out[9]-&gt;clbouts2 clb_lr[0].out[10]-&gt;clbouts2 open open clb_lr[0].out[13]-&gt;clbouts2 open open open open open clb_lr[0].out[19]-&gt;clbouts3 open clb_lr[0].out[21]-&gt;clbouts3 clb_lr[0].out[22]-&gt;clbouts3 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open ModByteWr.Clk open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$2625$li02_li02" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[9]-&gt;crossbar0 clb_lr[0].out[3]-&gt;crossbar0 clb_lr[0].out[3]-&gt;crossbar0 clb.I00[4]-&gt;crossbar0 clb.I00[8]-&gt;crossbar0 open clb.I00[4]-&gt;crossbar0 clb.I00[0]-&gt;crossbar0 clb_lr[0].out[6]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 open open clb_lr[0].out[6]-&gt;crossbar1 clb.I20[9]-&gt;crossbar1 clb.I10[3]-&gt;crossbar1 clb.I20[9]-&gt;crossbar1 clb.I00[8]-&gt;crossbar2 clb.I20[9]-&gt;crossbar2 clb.I00[9]-&gt;crossbar2 clb_lr[0].out[9]-&gt;crossbar2 clb.I20[4]-&gt;crossbar2 open clb.I00[0]-&gt;crossbar2 clb_lr[0].out[9]-&gt;crossbar2 clb.I10[1]-&gt;crossbar3 clb_lr[0].out[15]-&gt;crossbar3 clb.I30[4]-&gt;crossbar3 open clb.I10[5]-&gt;crossbar3 clb_lr[0].out[15]-&gt;crossbar3 open clb_lr[0].out[15]-&gt;crossbar3 clb.I00[10]-&gt;crossbar4 clb_lr[0].out[16]-&gt;crossbar4 open clb.I00[5]-&gt;crossbar4 clb.I00[2]-&gt;crossbar4 open clb_lr[0].out[18]-&gt;crossbar4 clb.I00[5]-&gt;crossbar4 open open open open clb.I10[1]-&gt;crossbar5 open open open</port>
				<port name="reset">clb.IS0[0]-&gt;crossbar7 clb.IS0[1]-&gt;crossbar7</port>
				<port name="enable">clb.IS0[1]-&gt;crossbar6 clb.IS0[1]-&gt;crossbar6 clb.IS0[1]-&gt;crossbar6 clb.IS0[4]-&gt;crossbar6</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open fle[3].out[0]-&gt;direct_out0_3 fle[3].out[1]-&gt;direct_out1_3 open open fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open fle[7].out[0]-&gt;direct_out0_7 fle[7].out[1]-&gt;direct_out1_7 open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[5]-&gt;clks</port>
			</clocks>
			<block name="$abc$2876$li0_li0" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open clb_lr.reset[1]-&gt;direct_reset_0</port>
					<port name="enable">open clb_lr.enable[1]-&gt;direct_enable_0</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk0</port>
				</clocks>
				<block name="$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 2 1 4</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$2876$li0_li0" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$2876$li0_li0" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2876$li0_li0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">4 0 1 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2876$li0_li0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.next_state[0]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.next_state[0]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.next_state[0]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="ModStSp.mod2.RstStart" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="ModStSp.mod2.RstStart" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="ModStSp.mod2.RstStart" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="ModStSp.mod2.RstStart" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 1 open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">ModStSp.mod2.RstStart</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1839$flatten\ModStSp.\mod2.$0\RstStart[0:0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="ModByteWr.state_reg[0]" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 open clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_2 open</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_2 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk2</port>
				</clocks>
				<block name="ModByteWr.state_reg[0]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="ModByteWr.state_reg[0]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.state_reg[0]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.state_reg[0]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$2809$li4_li4" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 open clb_lr.in[19]-&gt;direct_in_2 open clb_lr.in[35]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_3 open</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_3 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk3</port>
				</clocks>
				<block name="$abc$2809$li4_li4" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open fle.in[2]-&gt;direct1a open fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$2809$li4_li4" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2809$li4_li4" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 open 1 open 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2809$li4_li4</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModStSp.mod1.SpState_reg[0]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModStSp.mod1.SpState_reg[0]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModStSp.mod1.SpState_reg[0]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$2625$li02_li02" instance="fle[4]" mode="n1_lut6">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 clb_lr.in[44]-&gt;direct_in_5</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open clb_lr.reset[1]-&gt;direct_reset_4</port>
					<port name="enable">open clb_lr.enable[3]-&gt;direct_enable_4</port>
				</inputs>
				<outputs>
					<port name="out">open ble6[0].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk4</port>
				</clocks>
				<block name="$abc$2625$li02_li02" instance="ble6[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1 fle.in[5]-&gt;direct1</port>
						<port name="reset">fle.reset[1]-&gt;direct5</port>
						<port name="enable">fle.enable[1]-&gt;direct6</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;direct7</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3</port>
					</clocks>
					<block name="$abc$2625$li02_li02" instance="lut6[0]" mode="lut6">
						<inputs>
							<port name="in">ble6.in[0]-&gt;direct1 ble6.in[1]-&gt;direct1 ble6.in[2]-&gt;direct1 ble6.in[3]-&gt;direct1 ble6.in[4]-&gt;direct1 ble6.in[5]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
						</outputs>
						<clocks />
						<block name="$abc$2625$li02_li02" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
								<port_rotation_map name="in">0 1 2 5 4 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2625$li02_li02</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Next_addr[2]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut6[0].out[0]-&gt;direct2</port>
							<port name="R">ble6.reset[0]-&gt;direct5</port>
							<port name="E">ble6.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble6.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="ModByteWr.Next_addr[2]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Next_addr[2]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$1775$li7_li7" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[13]-&gt;direct_in_1 open clb_lr.in[29]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_5 open</port>
					<port name="enable">clb_lr.enable[2]-&gt;direct_enable_5 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk5</port>
				</clocks>
				<block name="$abc$1775$li7_li7" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$1775$li7_li7" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1775$li7_li7" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 0 open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1775$li7_li7</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModStSp.mod2.StState_reg[1]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModStSp.mod2.StState_reg[1]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModStSp.mod2.StState_reg[1]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1839$flatten\ModStSp.\mod2.$auto$rtlil.cc:2510:ReduceOr$392</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$2809$li3_li3" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[6]-&gt;direct_in_0 clb_lr.in[14]-&gt;direct_in_1 clb_lr.in[22]-&gt;direct_in_2 open clb_lr.in[38]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_6 open</port>
					<port name="enable">clb_lr.enable[2]-&gt;direct_enable_6 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk6</port>
				</clocks>
				<block name="$abc$2809$li3_li3" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open fle.in[2]-&gt;direct1a open fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$2809$li3_li3" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2809$li3_li3" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2809$li3_li3</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModRW.state_reg[0]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModRW.state_reg[0]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModRW.state_reg[0]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 3 2 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$2809$li6_li6" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[7]-&gt;direct_in_0 clb_lr.in[15]-&gt;direct_in_1 clb_lr.in[23]-&gt;direct_in_2 clb_lr.in[31]-&gt;direct_in_3 clb_lr.in[39]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_7 open</port>
					<port name="enable">clb_lr.enable[2]-&gt;direct_enable_7 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk7</port>
				</clocks>
				<block name="$abc$2809$li6_li6" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$2809$li6_li6" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2809$li6_li6" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2809$li6_li6</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModStSp.mod2.StState_reg[0]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModStSp.mod2.StState_reg[0]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModStSp.mod2.StState_reg[0]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
		</block>
	</block>
	<block name="$abc$2847$li0_li0" instance="clb[4]" mode="default">
		<inputs>
			<port name="I00">ModSerial2Byte.Byte[2] open open $abc$1891$flatten\ModStSp.\mod1.$auto$rtlil.cc:2510:ReduceOr$369 ModSerial2Byte.Byte[6] ModByteWr.state_reg[0] open $iopadmap$Rst ModSerial2Byte.Byte[4] open ModSerial2Byte.Byte[8] open</port>
			<port name="I10">open ModByteWr.state_reg[1] open open ModByteWr.state_reg[2] ModSerial2Byte.Byte[5] open open ModSerial2Byte.Byte[3] open open open</port>
			<port name="I20">open open ModByteWr.Mod1.DOUT ModSerial2Byte.Byte[1] ModByteWr.state_reg[2] $abc$1891$flatten\ModStSp.\mod1.$0\RstStop[0:0] open open open open open open</port>
			<port name="I30">ModByteWr.state_reg[2] open open open ModSerial2Byte.Byte[7] open open open open open open open</port>
			<port name="IS0">open open $true open $abc$1852$auto$opt_dff.cc:220:make_patterns_logic$467 open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 clb_lr[0].out[1]-&gt;clbouts1 open clb_lr[0].out[3]-&gt;clbouts1 clb_lr[0].out[4]-&gt;clbouts1 open clb_lr[0].out[6]-&gt;clbouts1 clb_lr[0].out[7]-&gt;clbouts1 open open clb_lr[0].out[10]-&gt;clbouts2 open clb_lr[0].out[12]-&gt;clbouts2 clb_lr[0].out[13]-&gt;clbouts2 open clb_lr[0].out[15]-&gt;clbouts2 clb_lr[0].out[16]-&gt;clbouts3 open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open ModByteWr.Clk open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$2847$li0_li0" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb.I00[5]-&gt;crossbar0 clb.I30[0]-&gt;crossbar0 clb.I00[5]-&gt;crossbar0 clb.I00[3]-&gt;crossbar0 clb.I00[10]-&gt;crossbar0 clb.I30[0]-&gt;crossbar0 open open clb.I10[1]-&gt;crossbar1 clb.I10[1]-&gt;crossbar1 clb.I10[5]-&gt;crossbar1 clb.I20[5]-&gt;crossbar1 clb.I10[4]-&gt;crossbar1 clb.I20[2]-&gt;crossbar1 open open clb.I20[4]-&gt;crossbar2 clb.I00[5]-&gt;crossbar2 clb.I00[8]-&gt;crossbar2 clb_lr[0].out[9]-&gt;crossbar2 clb.I20[3]-&gt;crossbar2 clb.I00[7]-&gt;crossbar2 open open clb.I10[8]-&gt;crossbar3 clb.I30[4]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 open clb.I10[1]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 open open clb.I00[0]-&gt;crossbar4 clb.I00[4]-&gt;crossbar4 clb.I30[0]-&gt;crossbar4 clb.I00[7]-&gt;crossbar4 clb.I00[5]-&gt;crossbar4 clb.I00[5]-&gt;crossbar4 open open open open open open open open open open</port>
				<port name="reset">clb.IS0[2]-&gt;crossbar7 clb.IS0[2]-&gt;crossbar7</port>
				<port name="enable">clb.IS0[4]-&gt;crossbar6 clb.IS0[4]-&gt;crossbar6 clb.IS0[4]-&gt;crossbar6 clb.IS0[4]-&gt;crossbar6</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open fle[3].out[0]-&gt;direct_out0_3 fle[3].out[1]-&gt;direct_out1_3 open fle[4].out[0]-&gt;direct_out0_4 fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open open open open open open open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[5]-&gt;clks</port>
			</clocks>
			<block name="$abc$2847$li2_li2" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 clb_lr.in[16]-&gt;direct_in_2 clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_0 clb_lr.reset[1]-&gt;direct_reset_0</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_0 clb_lr.enable[1]-&gt;direct_enable_0</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk0</port>
				</clocks>
				<block name="$abc$2847$li2_li2" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$2847$li2_li2" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2847$li2_li2" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">1 2 3 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2847$li2_li2</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Dout[2]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Dout[2]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Dout[2]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$2847$li1_li1" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$2847$li1_li1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2847$li1_li1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 2 3 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2847$li1_li1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Dout[1]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Dout[1]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Dout[1]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$2847$li6_li6" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 clb_lr.in[9]-&gt;direct_in_1 clb_lr.in[17]-&gt;direct_in_2 clb_lr.in[25]-&gt;direct_in_3 clb_lr.in[33]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_1 clb_lr.reset[1]-&gt;direct_reset_1</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_1 clb_lr.enable[1]-&gt;direct_enable_1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk1</port>
				</clocks>
				<block name="$abc$2847$li6_li6" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$2847$li6_li6" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2847$li6_li6" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">3 2 1 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2847$li6_li6</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Dout[6]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Dout[6]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Dout[6]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$2847$li5_li5" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$2847$li5_li5" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2847$li5_li5" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 2 1 open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2847$li5_li5</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Dout[5]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Dout[5]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Dout[5]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$2847$li4_li4" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_2 clb_lr.reset[1]-&gt;direct_reset_2</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_2 clb_lr.enable[1]-&gt;direct_enable_2</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk2</port>
				</clocks>
				<block name="$abc$2847$li3_li3" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$2847$li3_li3" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2847$li3_li3" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2847$li3_li3</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Dout[3]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Dout[3]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Dout[3]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$2847$li4_li4" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b open fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$2847$li4_li4" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2847$li4_li4" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 0 open 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2847$li4_li4</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Dout[4]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Dout[4]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Dout[4]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[3]-&gt;direct_in_0 clb_lr.in[11]-&gt;direct_in_1 clb_lr.in[19]-&gt;direct_in_2 open clb_lr.in[35]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="ModStSp.mod1.RstStop" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="ModStSp.mod1.RstStop" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="ModStSp.mod1.RstStop" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">ModStSp.mod1.RstStop</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open 0 open 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$abc$2847$li0_li0" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_4 clb_lr.reset[1]-&gt;direct_reset_4</port>
					<port name="enable">clb_lr.enable[2]-&gt;direct_enable_4 clb_lr.enable[3]-&gt;direct_enable_4</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk4</port>
				</clocks>
				<block name="$abc$2847$li7_li7" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a open fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$2847$li7_li7" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2847$li7_li7" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 3 open 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2847$li7_li7</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Dout[7]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Dout[7]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Dout[7]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$2847$li0_li0" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$2847$li0_li0" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2847$li0_li0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 3 0 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2847$li0_li0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Dout[0]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Dout[0]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Dout[0]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[5]-&gt;direct_in_0 clb_lr.in[13]-&gt;direct_in_1 clb_lr.in[21]-&gt;direct_in_2 clb_lr.in[29]-&gt;direct_in_3 clb_lr.in[37]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a open fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">3 0 open 2 1</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b fle.in[3]-&gt;direct1b fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">0 4 3 1 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
		</block>
	</block>
	<block name="$abc$2876$li1_li1" instance="clb[5]" mode="default">
		<inputs>
			<port name="I00">open ModByteWr.state_reg[0] open ModByteWr.Mod1.DOUT open ModStSp.mod1.SpState_reg[0] ModByteWr.next_state[1] open open open open open</port>
			<port name="I10">open open open open open open open open open open open open</port>
			<port name="I20">open open open open open open open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">$true open $abc$6648$auto$simplemap.cc:339:simplemap_lut$5382[1] open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open clb_lr[0].out[1]-&gt;clbouts1 open open open open clb_lr[0].out[6]-&gt;clbouts1 clb_lr[0].out[7]-&gt;clbouts1 open open open open open clb_lr[0].out[13]-&gt;clbouts2 open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open ModByteWr.Clk open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$2876$li1_li1" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb_lr[0].out[1]-&gt;crossbar0 open clb.I00[6]-&gt;crossbar0 open clb_lr[0].out[0]-&gt;crossbar0 open open open open open clb_lr[0].out[7]-&gt;crossbar1 open clb_lr[0].out[7]-&gt;crossbar1 open open open open open clb.I00[1]-&gt;crossbar2 open open open open open clb_lr[0].out[12]-&gt;crossbar3 open clb_lr[0].out[13]-&gt;crossbar3 open clb_lr[0].out[13]-&gt;crossbar3 open open open clb.I00[5]-&gt;crossbar4 open clb.I00[3]-&gt;crossbar4 open clb.I00[1]-&gt;crossbar4 open open open open open open open open open open open</port>
				<port name="reset">clb.IS0[0]-&gt;crossbar7 clb.IS0[2]-&gt;crossbar7</port>
				<port name="enable">clb.IS0[0]-&gt;crossbar6 clb.IS0[0]-&gt;crossbar6 clb.IS0[0]-&gt;crossbar6 clb.IS0[0]-&gt;crossbar6</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open open open open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open open open open fle[4].out[0]-&gt;direct_out0_4 fle[4].out[1]-&gt;direct_out1_4 open open open open open open open open open open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[5]-&gt;clks</port>
			</clocks>
			<block name="$abc$1775$li5_li5" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 open open clb_lr.in[24]-&gt;direct_in_3 clb_lr.in[32]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open clb_lr.reset[1]-&gt;direct_reset_0</port>
					<port name="enable">open clb_lr.enable[1]-&gt;direct_enable_0</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk0</port>
				</clocks>
				<block name="open" instance="ble5[0]" mode="default" pb_type_num_modes="1">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$abc$1775$li5_li5" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open fle.in[4]-&gt;direct1b</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$1775$li5_li5" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$1775$li5_li5" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">1 open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$1775$li5_li5</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModStSp.mod1.SpState_reg[1]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModStSp.mod1.SpState_reg[1]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModStSp.mod1.SpState_reg[1]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="open" instance="fle[1]" />
			<block name="$abc$2876$li1_li1" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_2 clb_lr.reset[1]-&gt;direct_reset_2</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_2 clb_lr.enable[1]-&gt;direct_enable_2</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk2</port>
				</clocks>
				<block name="$abc$2876$li1_li1" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$2876$li1_li1" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2876$li1_li1" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 0 2 3</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2876$li1_li1</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.next_state[1]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.next_state[1]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.next_state[1]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="ModByteWr.state_reg[1]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open open</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="ModByteWr.state_reg[1]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.state_reg[1]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.state_reg[1]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="open" instance="fle[3]" />
			<block name="ModByteWr.state_reg[2]" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 open clb_lr.in[28]-&gt;direct_in_3 clb_lr.in[36]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_4 clb_lr.reset[1]-&gt;direct_reset_4</port>
					<port name="enable">clb_lr.enable[2]-&gt;direct_enable_4 clb_lr.enable[3]-&gt;direct_enable_4</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk4</port>
				</clocks>
				<block name="$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open 1 open 0 2</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$pmuxtree.cc:65:recursive_mux_generator$543.Y[2]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.next_state[2]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.next_state[2]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.next_state[2]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="ModByteWr.state_reg[2]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open open open open</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="ModByteWr.state_reg[2]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.state_reg[2]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.state_reg[2]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="open" instance="fle[5]" />
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
		</block>
	</block>
	<block name="$abc$2939$li0_li0" instance="clb[6]" mode="default">
		<inputs>
			<port name="I00">open open ModByteWr.state_reg[2] ModByteWr.state_reg[1] open open open open $iopadmap$Rst open open open</port>
			<port name="I10">open open open open open open open open open open open ModByteWr.state_reg[0]</port>
			<port name="I20">open open open open open open open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open open $abc$1912$auto$opt_dff.cc:220:make_patterns_logic$451 open $abc$1879$auto$opt_dff.cc:220:make_patterns_logic$488 $true</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open open open open open open open clb_lr[0].out[7]-&gt;clbouts1 open open open open clb_lr[0].out[12]-&gt;clbouts2 clb_lr[0].out[13]-&gt;clbouts2 open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open ModByteWr.Clk open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$2939$li0_li0" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">open open clb.I00[8]-&gt;crossbar0 open clb.I00[3]-&gt;crossbar0 open open open open open clb_lr[0].out[6]-&gt;crossbar1 open open open open open open open clb.I00[3]-&gt;crossbar2 open clb.I00[2]-&gt;crossbar2 open open open open open clb.I10[11]-&gt;crossbar3 open clb.I10[11]-&gt;crossbar3 open open open open open clb.I00[2]-&gt;crossbar4 open open open open open open open open open open open open open</port>
				<port name="reset">clb.IS0[5]-&gt;crossbar7 clb.IS0[5]-&gt;crossbar7</port>
				<port name="enable">clb.IS0[2]-&gt;crossbar6 open clb.IS0[4]-&gt;crossbar6 clb.IS0[4]-&gt;crossbar6</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open open open open open open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open open open open fle[4].out[0]-&gt;direct_out0_4 fle[4].out[1]-&gt;direct_out1_4 open open open open open open open open open open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[5]-&gt;clks</port>
			</clocks>
			<block name="open" instance="fle[0]" />
			<block name="open" instance="fle[1]" />
			<block name="$abc$2939$li0_li0" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 clb_lr.in[34]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_2 open</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_2 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk2</port>
				</clocks>
				<block name="$abc$2939$li0_li0" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$2939$li0_li0" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2939$li0_li0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">2 open 3 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2939$li0_li0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.RstByteRdy" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.RstByteRdy" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.RstByteRdy</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 0 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="open" instance="fle[3]" />
			<block name="$abc$2930$li0_li0" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 open clb_lr.in[20]-&gt;direct_in_2 clb_lr.in[28]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_4 clb_lr.reset[1]-&gt;direct_reset_4</port>
					<port name="enable">clb_lr.enable[2]-&gt;direct_enable_4 clb_lr.enable[3]-&gt;direct_enable_4</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk4</port>
				</clocks>
				<block name="$abc$2930$li0_li0" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open fle.in[2]-&gt;direct1a fle.in[3]-&gt;direct1a open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$2930$li0_li0" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2930$li0_li0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2930$li0_li0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.Ce" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Ce" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Ce</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$2908$li0_li0" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1b open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$2908$li0_li0" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2908$li0_li0" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">0 open 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2908$li0_li0</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModByteWr.We" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.We" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.We</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="open" instance="fle[5]" />
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
		</block>
	</block>
	<block name="$abc$2764$li13_li13" instance="clb[7]" mode="default">
		<inputs>
			<port name="I00">open ModSerial2Byte.COUNT[2] open open open open open open open open ModSerial2Byte.Byte[1] ModSerial2Byte.Byte[0]</port>
			<port name="I10">open open open open open open open open open open open open</port>
			<port name="I20">open open open open open ModSerial2Byte.COUNT[3] ModStSp.mod1.ModStop.SpLatch.Clk open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open $abc$6648$techmap$techmap5679$abc$2764$auto$blifparse.cc:377:parse_blif$2778.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y open $true open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">clb_lr[0].out[0]-&gt;clbouts1 clb_lr[0].out[1]-&gt;clbouts1 open clb_lr[0].out[3]-&gt;clbouts1 clb_lr[0].out[4]-&gt;clbouts1 open clb_lr[0].out[6]-&gt;clbouts1 open open clb_lr[0].out[9]-&gt;clbouts2 clb_lr[0].out[10]-&gt;clbouts2 open clb_lr[0].out[12]-&gt;clbouts2 open open clb_lr[0].out[15]-&gt;clbouts2 clb_lr[0].out[16]-&gt;clbouts3 open clb_lr[0].out[18]-&gt;clbouts3 clb_lr[0].out[19]-&gt;clbouts3 open clb_lr[0].out[21]-&gt;clbouts3 clb_lr[0].out[22]-&gt;clbouts3 open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open $auto$clkbufmap.cc:298:execute$6729 open open open open open open open open open open</port>
		</clocks>
		<block name="$abc$2764$li13_li13" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">clb_lr[0].out[3]-&gt;crossbar0 open clb.I00[1]-&gt;crossbar0 open clb.I00[1]-&gt;crossbar0 open open open clb_lr[0].out[6]-&gt;crossbar1 clb_lr[0].out[4]-&gt;crossbar1 clb_lr[0].out[7]-&gt;crossbar1 open clb_lr[0].out[7]-&gt;crossbar1 open open open open open clb.I20[5]-&gt;crossbar2 clb_lr[0].out[9]-&gt;crossbar2 open clb_lr[0].out[10]-&gt;crossbar2 open clb.I20[6]-&gt;crossbar2 open clb_lr[0].out[15]-&gt;crossbar3 clb_lr[0].out[13]-&gt;crossbar3 open clb_lr[0].out[13]-&gt;crossbar3 open open open open open open clb.I00[10]-&gt;crossbar4 open clb_lr[0].out[16]-&gt;crossbar4 clb_lr[0].out[18]-&gt;crossbar4 clb.I00[11]-&gt;crossbar4 open open open open open open open open</port>
				<port name="reset">clb.IS0[1]-&gt;crossbar7 clb.IS0[1]-&gt;crossbar7</port>
				<port name="enable">clb.IS0[3]-&gt;crossbar6 clb.IS0[3]-&gt;crossbar6 clb.IS0[3]-&gt;crossbar6 clb.IS0[3]-&gt;crossbar6</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">fle[0].out[0]-&gt;direct_out0_0 fle[0].out[1]-&gt;direct_out1_0 open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open fle[3].out[0]-&gt;direct_out0_3 fle[3].out[1]-&gt;direct_out1_3 open fle[4].out[0]-&gt;direct_out0_4 fle[4].out[1]-&gt;direct_out1_4 open fle[5].out[0]-&gt;direct_out0_5 fle[5].out[1]-&gt;direct_out1_5 open fle[6].out[0]-&gt;direct_out0_6 fle[6].out[1]-&gt;direct_out1_6 open fle[7].out[0]-&gt;direct_out0_7 fle[7].out[1]-&gt;direct_out1_7 open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[5]-&gt;clks</port>
			</clocks>
			<block name="$auto$clkbufmap.cc:266:execute$6726" instance="fle[0]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[0]-&gt;direct_in_0 clb_lr.in[8]-&gt;direct_in_1 open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_0 clb_lr.reset[1]-&gt;direct_reset_0</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_0 clb_lr.enable[1]-&gt;direct_enable_0</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk0</port>
				</clocks>
				<block name="ModSerial2Byte.Byte[8]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="ModSerial2Byte.Byte[8]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModSerial2Byte.Byte[8]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModSerial2Byte.Byte[8]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$auto$clkbufmap.cc:266:execute$6726" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="$auto$clkbufmap.cc:266:execute$6726" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="$auto$clkbufmap.cc:266:execute$6726" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">$auto$clkbufmap.cc:266:execute$6726</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="ModSerial2Byte.Byte[7]" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[9]-&gt;direct_in_1 open clb_lr.in[25]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_1 clb_lr.reset[1]-&gt;direct_reset_1</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_1 clb_lr.enable[1]-&gt;direct_enable_1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk1</port>
				</clocks>
				<block name="ModSerial2Byte.Byte[7]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="ModSerial2Byte.Byte[7]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModSerial2Byte.Byte[7]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModSerial2Byte.Byte[7]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="ModSerial2Byte.Byte[6]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1b open</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="ModSerial2Byte.Byte[6]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModSerial2Byte.Byte[6]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModSerial2Byte.Byte[6]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$2764$li13_li13" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[2]-&gt;direct_in_0 clb_lr.in[10]-&gt;direct_in_1 clb_lr.in[18]-&gt;direct_in_2 clb_lr.in[26]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_2 clb_lr.reset[1]-&gt;direct_reset_2</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_2 clb_lr.enable[1]-&gt;direct_enable_2</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk2</port>
				</clocks>
				<block name="$abc$2764$li13_li13" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$2764$li13_li13" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2764$li13_li13" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2764$li13_li13</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModSerial2Byte.COUNT[3]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModSerial2Byte.COUNT[3]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModSerial2Byte.COUNT[3]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$2764$li10_li10" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$2764$li10_li10" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2764$li10_li10" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
								<port_rotation_map name="in">open 0 1 open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2764$li10_li10</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModSerial2Byte.COUNT[0]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModSerial2Byte.COUNT[0]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModSerial2Byte.COUNT[0]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="ModSerial2Byte.Byte[3]" instance="fle[3]" mode="n2_lut5">
				<inputs>
					<port name="in">open open clb_lr.in[19]-&gt;direct_in_2 open clb_lr.in[35]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_3 clb_lr.reset[1]-&gt;direct_reset_3</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_3 clb_lr.enable[1]-&gt;direct_enable_3</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk3</port>
				</clocks>
				<block name="ModSerial2Byte.Byte[2]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="ModSerial2Byte.Byte[2]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModSerial2Byte.Byte[2]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModSerial2Byte.Byte[2]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="ModSerial2Byte.Byte[3]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="ModSerial2Byte.Byte[3]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModSerial2Byte.Byte[3]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModSerial2Byte.Byte[3]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$abc$2764$li12_li12" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[4]-&gt;direct_in_0 clb_lr.in[12]-&gt;direct_in_1 open clb_lr.in[28]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_4 clb_lr.reset[1]-&gt;direct_reset_4</port>
					<port name="enable">clb_lr.enable[2]-&gt;direct_enable_4 clb_lr.enable[3]-&gt;direct_enable_4</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk4</port>
				</clocks>
				<block name="$abc$2764$li12_li12" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a fle.in[1]-&gt;direct1a open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="$abc$2764$li12_li12" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2764$li12_li12" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2764$li12_li12</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModSerial2Byte.COUNT[2]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModSerial2Byte.COUNT[2]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModSerial2Byte.COUNT[2]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$abc$2764$li11_li11" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open fle.in[3]-&gt;direct1b open</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="$abc$2764$li11_li11" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$abc$2764$li11_li11" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open 1 open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$abc$2764$li11_li11</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="ModSerial2Byte.COUNT[1]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModSerial2Byte.COUNT[1]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModSerial2Byte.COUNT[1]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="ModSerial2Byte.Byte[5]" instance="fle[5]" mode="n2_lut5">
				<inputs>
					<port name="in">open open clb_lr.in[21]-&gt;direct_in_2 open clb_lr.in[37]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_5 clb_lr.reset[1]-&gt;direct_reset_5</port>
					<port name="enable">clb_lr.enable[2]-&gt;direct_enable_5 clb_lr.enable[3]-&gt;direct_enable_5</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk5</port>
				</clocks>
				<block name="ModSerial2Byte.Byte[5]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="ModSerial2Byte.Byte[5]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModSerial2Byte.Byte[5]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModSerial2Byte.Byte[5]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="ModSerial2Byte.Byte[4]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="ModSerial2Byte.Byte[4]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModSerial2Byte.Byte[4]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModSerial2Byte.Byte[4]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="$true" instance="fle[6]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open open clb_lr.in[38]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$true" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$true" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$true" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">$true</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:880:execute$6841" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1b</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:880:execute$6841" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:880:execute$6841" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open open lut5.in[4]-&gt;direct:lut5</port>
								<port_rotation_map name="in">open open open open 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:880:execute$6841</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="ModSerial2Byte.Byte[1]" instance="fle[7]" mode="n2_lut5">
				<inputs>
					<port name="in">open open clb_lr.in[23]-&gt;direct_in_2 open clb_lr.in[39]-&gt;direct_in_4 open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_7 clb_lr.reset[1]-&gt;direct_reset_7</port>
					<port name="enable">clb_lr.enable[2]-&gt;direct_enable_7 clb_lr.enable[3]-&gt;direct_enable_7</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk7</port>
				</clocks>
				<block name="ModSerial2Byte.Byte[1]" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open open fle.in[4]-&gt;direct1a</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1a</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="ModSerial2Byte.Byte[1]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModSerial2Byte.Byte[1]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModSerial2Byte.Byte[1]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="ModSerial2Byte.Byte[0]" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open fle.in[2]-&gt;direct1b open open</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1a open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="ModSerial2Byte.Byte[0]" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModSerial2Byte.Byte[0]" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModSerial2Byte.Byte[0]</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="ModByteWr.ACK" instance="clb[8]" mode="default">
		<inputs>
			<port name="I00">open open open open open open open open open open open ModSerial2Byte.Byte[0]</port>
			<port name="I10">open $true open open open open open open open open open open</port>
			<port name="I20">open open open open open open open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">open open $auto$pmuxtree.cc:65:recursive_mux_generator$547.B_AND_S[4] open $true open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open open open clb_lr[0].out[3]-&gt;clbouts1 clb_lr[0].out[4]-&gt;clbouts1 open clb_lr[0].out[6]-&gt;clbouts1 clb_lr[0].out[7]-&gt;clbouts1 open open open open clb_lr[0].out[12]-&gt;clbouts2 open open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open ModByteWr.Clk open open open open open open open open open open open open open</port>
		</clocks>
		<block name="ModByteWr.ACK" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">open clb.I00[11]-&gt;crossbar0 open open open open open open open open open open clb.I10[1]-&gt;crossbar1 open open open open open open open open open open open open clb.I10[1]-&gt;crossbar3 clb.I10[1]-&gt;crossbar3 open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="reset">clb.IS0[4]-&gt;crossbar7 open</port>
				<port name="enable">clb.IS0[2]-&gt;crossbar6 open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open open open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open fle[2].out[0]-&gt;direct_out0_2 fle[2].out[1]-&gt;direct_out1_2 open open open open fle[4].out[0]-&gt;direct_out0_4 open open open open open open open open open open open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[2]-&gt;clks</port>
			</clocks>
			<block name="open" instance="fle[0]" />
			<block name="ModByteWr.ACK" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">clb_lr.in[1]-&gt;direct_in_0 open open clb_lr.in[25]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_1 open</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_1 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk1</port>
				</clocks>
				<block name="ModByteWr.ACK" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">fle.in[0]-&gt;direct1a open open open open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1a open open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="ModByteWr.ACK" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.ACK" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.ACK</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="$auto$rs_design_edit.cc:880:execute$6845" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:880:execute$6845" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:880:execute$6845" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:880:execute$6845</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="$auto$rs_design_edit.cc:880:execute$6844" instance="fle[2]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open clb_lr.in[26]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:880:execute$6844" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:880:execute$6844" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:880:execute$6844" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:880:execute$6844</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="$auto$rs_design_edit.cc:880:execute$6843" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1b open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:880:execute$6843" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:880:execute$6843" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
								<port_rotation_map name="in">open open open 0 open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:880:execute$6843</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
			</block>
			<block name="open" instance="fle[3]" />
			<block name="$auto$rs_design_edit.cc:880:execute$6842" instance="fle[4]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[12]-&gt;direct_in_1 open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">open open</port>
					<port name="enable">open open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 open</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$auto$rs_design_edit.cc:880:execute$6842" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open open</port>
						<port name="reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">lut5[0].out[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$auto$rs_design_edit.cc:880:execute$6842" instance="lut5[0]" mode="lut5">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
						</outputs>
						<clocks />
						<block name="$auto$rs_design_edit.cc:880:execute$6842" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">open lut5.in[1]-&gt;direct:lut5 open open open</port>
								<port_rotation_map name="in">open 0 open open open</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">$auto$rs_design_edit.cc:880:execute$6842</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
			<block name="open" instance="fle[5]" />
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
		</block>
	</block>
	<block name="ModStSp.mod2.ModStart.StLatch.Q" instance="clb[9]" mode="default">
		<inputs>
			<port name="I00">open open open open open open open open open open open open</port>
			<port name="I10">open open $auto$clkbufmap.cc:298:execute$6729 open open open open open open open open open</port>
			<port name="I20">open open open open open open open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">$abc$6648$techmap$techmap5895$abc$2896$auto$blifparse.cc:377:parse_blif$2897.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$4915_Y open $abc$6648$techmap$techmap5763$abc$2920$auto$blifparse.cc:377:parse_blif$2921.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y open $true open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open open open clb_lr[0].out[3]-&gt;clbouts1 clb_lr[0].out[4]-&gt;clbouts1 open open open open open open open open open open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open ModStSp.mod1.ModStop.SpLatch.Clk open open open open open open open open open open</port>
		</clocks>
		<block name="ModStSp.mod2.ModStart.StLatch.Q" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">open open open open open open open open open clb.I10[2]-&gt;crossbar1 open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="reset">clb.IS0[0]-&gt;crossbar7 clb.IS0[2]-&gt;crossbar7</port>
				<port name="enable">clb.IS0[4]-&gt;crossbar6 clb.IS0[4]-&gt;crossbar6 open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open open open fle[1].out[0]-&gt;direct_out0_1 fle[1].out[1]-&gt;direct_out1_1 open open open open open open open open open open open open open open open open open open open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[5]-&gt;clks</port>
			</clocks>
			<block name="open" instance="fle[0]" />
			<block name="ModStSp.mod2.ModStart.StLatch.Q" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open clb_lr.in[9]-&gt;direct_in_1 open open open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_1 clb_lr.reset[1]-&gt;direct_reset_1</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_1 clb_lr.enable[1]-&gt;direct_enable_1</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 ble5[1].out[0]-&gt;direct2</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk1</port>
				</clocks>
				<block name="ModStSp.mod2.ModStart.StLatch.Q" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1a open open open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="ModStSp.mod2.ModStart.StLatch.Q" instance="ff[0]" mode="DFFNRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFNRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModStSp.mod2.ModStart.StLatch.Q" instance="DFFNRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModStSp.mod2.ModStart.StLatch.Q</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="ModStSp.mod1.ModStop.SpLatch.Q" instance="ble5[1]" mode="default">
					<inputs>
						<port name="in">open fle.in[1]-&gt;direct1b open open open</port>
						<port name="reset">fle.reset[1]-&gt;direct5b</port>
						<port name="enable">fle.enable[1]-&gt;direct6b</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3b</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1a open open open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="ModStSp.mod1.ModStop.SpLatch.Q" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModStSp.mod1.ModStop.SpLatch.Q" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModStSp.mod1.ModStop.SpLatch.Q</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
			<block name="open" instance="fle[2]" />
			<block name="open" instance="fle[3]" />
			<block name="open" instance="fle[4]" />
			<block name="open" instance="fle[5]" />
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
		</block>
	</block>
	<block name="ModByteWr.Mod1.DOUT" instance="clb[10]" mode="default">
		<inputs>
			<port name="I00">open open open open open open open open open open open open</port>
			<port name="I10">open open open open open $true open open open open open open</port>
			<port name="I20">open open open open open open open open open open open open</port>
			<port name="I30">open open open open open open open open open open open open</port>
			<port name="IS0">$abc$6648$techmap$techmap5682$abc$2948$auto$blifparse.cc:377:parse_blif$2949.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$4892_Y $true open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="sr_in">open</port>
		</inputs>
		<outputs>
			<port name="O0">open open open clb_lr[0].out[3]-&gt;clbouts1 open open open open open open open open open open open open open open open open open open open open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="sr_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open ModSerial2Byte.ByteRdy open open open open open open open open open open open open open</port>
		</clocks>
		<block name="ModByteWr.Mod1.DOUT" instance="clb_lr[0]" mode="default">
			<inputs>
				<port name="in">open open open open open open open open open open open open open open open open open open open open open open open open open clb.I10[5]-&gt;crossbar3 open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="reset">clb.IS0[0]-&gt;crossbar7 open</port>
				<port name="enable">clb.IS0[1]-&gt;crossbar6 open open open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
			</inputs>
			<outputs>
				<port name="out">open open open fle[1].out[0]-&gt;direct_out0_1 open open open open open open open open open open open open open open open open open open open open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[2]-&gt;clks</port>
			</clocks>
			<block name="open" instance="fle[0]" />
			<block name="ModByteWr.Mod1.DOUT" instance="fle[1]" mode="n2_lut5">
				<inputs>
					<port name="in">open open open clb_lr.in[25]-&gt;direct_in_3 open open</port>
					<port name="cin">open</port>
					<port name="sc_in">open</port>
					<port name="reset">clb_lr.reset[0]-&gt;direct_reset_1 open</port>
					<port name="enable">clb_lr.enable[0]-&gt;direct_enable_1 open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct2 open</port>
					<port name="o6">open</port>
					<port name="cout">open</port>
					<port name="sc_out">open</port>
				</outputs>
				<clocks>
					<port name="clk">clb_lr.clk[0]-&gt;direct_clk1</port>
				</clocks>
				<block name="ModByteWr.Mod1.DOUT" instance="ble5[0]" mode="default">
					<inputs>
						<port name="in">open open open fle.in[3]-&gt;direct1a open</port>
						<port name="reset">fle.reset[0]-&gt;direct5a</port>
						<port name="enable">fle.enable[0]-&gt;direct6a</port>
					</inputs>
					<outputs>
						<port name="out">ff[0].Q[0]-&gt;mux4a</port>
					</outputs>
					<clocks>
						<port name="clk">fle.clk[0]-&gt;direct3a</port>
					</clocks>
					<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1a open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
						</outputs>
						<clocks />
					</block>
					<block name="ModByteWr.Mod1.DOUT" instance="ff[0]" mode="DFFRE">
						<inputs>
							<port name="D">lut5[0].out[0]-&gt;direct2a</port>
							<port name="R">ble5.reset[0]-&gt;direct5a</port>
							<port name="E">ble5.enable[0]-&gt;direct6a</port>
						</inputs>
						<outputs>
							<port name="Q">DFFRE[0].Q[0]-&gt;Q_to_Q</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3a</port>
						</clocks>
						<block name="ModByteWr.Mod1.DOUT" instance="DFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">ff.D[0]-&gt;D_to_D</port>
								<port name="R">ff.R[0]-&gt;R_to_R</port>
								<port name="E">ff.E[0]-&gt;E_to_E</port>
							</inputs>
							<outputs>
								<port name="Q">ModByteWr.Mod1.DOUT</port>
							</outputs>
							<clocks>
								<port name="C">ff.clk[0]-&gt;clk_to_C</port>
							</clocks>
						</block>
					</block>
				</block>
				<block name="open" instance="ble5[1]" />
			</block>
			<block name="open" instance="fle[2]" />
			<block name="open" instance="fle[3]" />
			<block name="open" instance="fle[4]" />
			<block name="open" instance="fle[5]" />
			<block name="open" instance="fle[6]" />
			<block name="open" instance="fle[7]" />
		</block>
	</block>
	<block name="out:ModByteWr.ACK" instance="io[11]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.ACK</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.ACK" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.ACK" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Ce" instance="io[12]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Ce</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Ce" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Ce" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Current_addr[0]" instance="io[13]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Current_addr[0]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Current_addr[0]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Current_addr[0]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Current_addr[1]" instance="io[14]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Current_addr[1]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Current_addr[1]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Current_addr[1]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Current_addr[2]" instance="io[15]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Current_addr[2]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Current_addr[2]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Current_addr[2]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Current_addr[3]" instance="io[16]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Current_addr[3]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Current_addr[3]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Current_addr[3]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Current_addr[4]" instance="io[17]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Current_addr[4]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Current_addr[4]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Current_addr[4]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Current_addr[5]" instance="io[18]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Current_addr[5]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Current_addr[5]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Current_addr[5]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Current_addr[6]" instance="io[19]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Current_addr[6]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Current_addr[6]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Current_addr[6]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Current_addr[7]" instance="io[20]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Current_addr[7]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Current_addr[7]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Current_addr[7]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Current_addr[8]" instance="io[21]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Current_addr[8]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Current_addr[8]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Current_addr[8]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Current_addr[9]" instance="io[22]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Current_addr[9]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Current_addr[9]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Current_addr[9]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Current_addr[10]" instance="io[23]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Current_addr[10]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Current_addr[10]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Current_addr[10]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Current_addr[11]" instance="io[24]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Current_addr[11]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Current_addr[11]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Current_addr[11]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Current_addr[12]" instance="io[25]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Current_addr[12]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Current_addr[12]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Current_addr[12]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Current_addr[13]" instance="io[26]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Current_addr[13]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Current_addr[13]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Current_addr[13]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Current_addr[14]" instance="io[27]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Current_addr[14]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Current_addr[14]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Current_addr[14]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Dout[0]" instance="io[28]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Dout[0]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Dout[0]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Dout[0]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Dout[1]" instance="io[29]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Dout[1]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Dout[1]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Dout[1]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Dout[2]" instance="io[30]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Dout[2]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Dout[2]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Dout[2]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Dout[3]" instance="io[31]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Dout[3]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Dout[3]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Dout[3]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Dout[4]" instance="io[32]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Dout[4]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Dout[4]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Dout[4]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Dout[5]" instance="io[33]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Dout[5]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Dout[5]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Dout[5]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Dout[6]" instance="io[34]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Dout[6]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Dout[6]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Dout[6]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.Dout[7]" instance="io[35]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.Dout[7]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.Dout[7]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.Dout[7]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:ModByteWr.We" instance="io[36]" mode="io_output">
		<inputs>
			<port name="f2a_i">ModByteWr.We</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:ModByteWr.We" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:ModByteWr.We" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$clkbufmap.cc:266:execute$6726" instance="io[37]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$clkbufmap.cc:266:execute$6726</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$clkbufmap.cc:266:execute$6726" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$clkbufmap.cc:266:execute$6726" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:880:execute$6841" instance="io[38]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:880:execute$6841</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:880:execute$6841" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:880:execute$6841" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:880:execute$6842" instance="io[39]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:880:execute$6842</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:880:execute$6842" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:880:execute$6842" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:880:execute$6843" instance="io[40]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:880:execute$6843</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:880:execute$6843" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:880:execute$6843" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:880:execute$6844" instance="io[41]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:880:execute$6844</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:880:execute$6844" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:880:execute$6844" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:$auto$rs_design_edit.cc:880:execute$6845" instance="io[42]" mode="io_output">
		<inputs>
			<port name="f2a_i">$auto$rs_design_edit.cc:880:execute$6845</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:$auto$rs_design_edit.cc:880:execute$6845" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:$auto$rs_design_edit.cc:880:execute$6845" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="$auto$clkbufmap.cc:298:execute$6729" instance="io[43]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$auto$clkbufmap.cc:298:execute$6729" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$auto$clkbufmap.cc:298:execute$6729" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">$auto$clkbufmap.cc:298:execute$6729</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="$iopadmap$Rst" instance="io[44]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="$iopadmap$Rst" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$iopadmap$Rst" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">$iopadmap$Rst</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="ModByteWr.Clk" instance="io[45]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="ModByteWr.Clk" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="ModByteWr.Clk" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">ModByteWr.Clk</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="ModSerial2Byte.ByteRdy" instance="io[46]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="ModSerial2Byte.ByteRdy" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="ModSerial2Byte.ByteRdy" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">ModSerial2Byte.ByteRdy</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="ModStSp.mod1.ModStop.SpLatch.Clk" instance="io[47]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="ModStSp.mod1.ModStop.SpLatch.Clk" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="ModStSp.mod1.ModStop.SpLatch.Clk" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">ModStSp.mod1.ModStop.SpLatch.Clk</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
</block>
