
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000074                       # Number of seconds simulated (Second)
simTicks                                     73628631                       # Number of ticks simulated (Tick)
finalTick                                    73628631                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      7.54                       # Real time elapsed on the host (Second)
hostTickRate                                  9770763                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8927064                       # Number of bytes of host memory used (Byte)
simInsts                                       291224                       # Number of instructions simulated (Count)
simOps                                         498674                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    38645                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      66173                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher           11                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l2cache.prefetcher            9                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores0.core.data           12                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores0.core.cc_buffer        25164                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores1.core.cc_buffer         7611                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores2.core.cc_buffer         7096                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores3.core.cc_buffer         6528                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores4.core.cc_buffer         6012                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores5.core.cc_buffer         5781                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores6.core.cc_buffer         4920                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores7.core.cc_buffer         4396                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::total        67540                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher           11                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l2cache.prefetcher            9                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores0.core.data           12                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores0.core.cc_buffer        25164                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores1.core.cc_buffer         7611                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores2.core.cc_buffer         7096                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores3.core.cc_buffer         6528                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores4.core.cc_buffer         6012                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores5.core.cc_buffer         5781                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores6.core.cc_buffer         4920                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores7.core.cc_buffer         4396                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::total        67540                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher           67                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l2cache.prefetcher          112                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores0.core.inst          952                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores0.core.data          463                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores1.core.inst           19                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores1.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores2.core.inst            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores2.core.data            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores3.core.inst            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores3.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores4.core.inst            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores4.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores5.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores6.core.inst            3                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores6.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores7.core.inst            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores7.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores0.core.cc_buffer         1294                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores1.core.cc_buffer           11                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores2.core.cc_buffer           18                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores3.core.cc_buffer           18                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores4.core.cc_buffer           18                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores5.core.cc_buffer           18                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores6.core.cc_buffer           18                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores7.core.cc_buffer           18                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::total         3084                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher           67                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l2cache.prefetcher          112                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores0.core.inst          952                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores0.core.data          463                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores1.core.inst           19                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores1.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores2.core.inst            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores2.core.data            7                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores3.core.inst            2                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores3.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores4.core.inst            1                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores4.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores5.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores6.core.inst            3                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores6.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores7.core.inst            2                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores7.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores0.core.cc_buffer         1294                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores1.core.cc_buffer           11                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores2.core.cc_buffer           18                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores3.core.cc_buffer           18                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores4.core.cc_buffer           18                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores5.core.cc_buffer           18                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores6.core.cc_buffer           18                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores7.core.cc_buffer           18                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::total         3084                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6366967                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l2cache.prefetcher      9657632                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores0.core.inst     53832114                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores0.core.data     29291679                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores1.core.inst      1102230                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores1.core.data       388944                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores2.core.inst       400599                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores2.core.data       393606                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores3.core.inst       119880                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores3.core.data       319347                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores4.core.inst        46287                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores4.core.data       293040                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores5.core.data       307692                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores6.core.inst       138861                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores6.core.data       323676                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores7.core.inst       133533                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores7.core.data       277722                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::total    103467402                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6366967                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l2cache.prefetcher      9657632                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores0.core.inst     53832114                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores0.core.data     29291679                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores1.core.inst      1102230                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores1.core.data       388944                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores2.core.inst       400599                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores2.core.data       393606                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores3.core.inst       119880                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores3.core.data       319347                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores4.core.inst        46287                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores4.core.data       293040                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores5.core.data       307692                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores6.core.inst       138861                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores6.core.data       323676                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores7.core.inst       133533                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores7.core.data       277722                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::total    103467402                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher           78                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l2cache.prefetcher          121                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores0.core.inst          952                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores0.core.data          475                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores1.core.inst           19                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores1.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores2.core.inst            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores2.core.data            7                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores3.core.inst            2                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores3.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores4.core.inst            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores4.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores5.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores6.core.inst            3                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores6.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores7.core.inst            2                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores7.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores0.core.cc_buffer        26458                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores1.core.cc_buffer         7622                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores2.core.cc_buffer         7114                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores3.core.cc_buffer         6546                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores4.core.cc_buffer         6030                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores5.core.cc_buffer         5799                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores6.core.cc_buffer         4938                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores7.core.cc_buffer         4414                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::total        70624                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher           78                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l2cache.prefetcher          121                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores0.core.inst          952                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores0.core.data          475                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores1.core.inst           19                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores1.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores2.core.inst            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores2.core.data            7                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores3.core.inst            2                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores3.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores4.core.inst            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores4.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores5.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores6.core.inst            3                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores6.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores7.core.inst            2                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores7.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores0.core.cc_buffer        26458                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores1.core.cc_buffer         7622                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores2.core.cc_buffer         7114                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores3.core.cc_buffer         6546                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores4.core.cc_buffer         6030                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores5.core.cc_buffer         5799                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores6.core.cc_buffer         4938                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores7.core.cc_buffer         4414                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::total        70624                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.858974                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l2cache.prefetcher     0.925620                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores0.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores0.core.data     0.974737                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores1.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores1.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores2.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores2.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores3.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores3.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores4.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores4.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores5.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores6.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores6.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores7.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores7.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores0.core.cc_buffer     0.048908                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores1.core.cc_buffer     0.001443                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores2.core.cc_buffer     0.002530                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores3.core.cc_buffer     0.002750                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores4.core.cc_buffer     0.002985                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores5.core.cc_buffer     0.003104                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores6.core.cc_buffer     0.003645                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores7.core.cc_buffer     0.004078                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::total     0.043668                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.858974                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l2cache.prefetcher     0.925620                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores0.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores0.core.data     0.974737                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores1.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores1.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores2.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores2.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores3.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores3.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores4.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores4.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores5.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores6.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores6.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores7.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores7.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores0.core.cc_buffer     0.048908                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores1.core.cc_buffer     0.001443                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores2.core.cc_buffer     0.002530                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores3.core.cc_buffer     0.002750                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores4.core.cc_buffer     0.002985                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores5.core.cc_buffer     0.003104                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores6.core.cc_buffer     0.003645                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores7.core.cc_buffer     0.004078                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::total     0.043668                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 95029.358209                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l2cache.prefetcher 86228.857143                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores0.core.inst 56546.338235                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores0.core.data 63264.965443                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores1.core.inst 58012.105263                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores1.core.data        64824                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores2.core.inst 66766.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores2.core.data 56229.428571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores3.core.inst        59940                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores3.core.data 53224.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores4.core.inst        46287                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores4.core.data        48840                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores5.core.data        51282                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores6.core.inst        46287                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores6.core.data        53946                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores7.core.inst 66766.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores7.core.data        46287                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::total 33549.741245                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 95029.358209                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l2cache.prefetcher 86228.857143                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores0.core.inst 56546.338235                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores0.core.data 63264.965443                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores1.core.inst 58012.105263                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores1.core.data        64824                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores2.core.inst 66766.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores2.core.data 56229.428571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores3.core.inst        59940                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores3.core.data 53224.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores4.core.inst        46287                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores4.core.data        48840                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores5.core.data        51282                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores6.core.inst        46287                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores6.core.data        53946                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores7.core.inst 66766.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores7.core.data        46287                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::total 33549.741245                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.cc_l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.cc_l3cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.cc_l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.cc_l3cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.cc_l3cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.cc_l3cache.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::cache_hierarchy.l2cache.prefetcher           12                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::cache_hierarchy.l2cache.prefetcher           12                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher           65                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l2cache.prefetcher          100                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores0.core.inst          952                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores0.core.data          463                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores1.core.inst           19                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores1.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores2.core.inst            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores2.core.data            7                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores3.core.inst            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores3.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores4.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores4.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores5.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores6.core.inst            3                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores6.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores7.core.inst            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores7.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::total         1657                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.cc_l3cache.prefetcher           66                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher           65                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l2cache.prefetcher          100                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores0.core.inst          952                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores0.core.data          463                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores1.core.inst           19                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores1.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores2.core.inst            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores2.core.data            7                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores3.core.inst            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores3.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores4.core.inst            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores4.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores5.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores6.core.inst            3                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores6.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores7.core.inst            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores7.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::total         1723                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6228103                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l2cache.prefetcher      8847470                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores0.core.inst     53515431                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores0.core.data     29137500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores1.core.inst      1095903                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores1.core.data       386946                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores2.core.inst       398601                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores2.core.data       391275                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores3.core.inst       119214                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores3.core.data       317349                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores4.core.inst        45954                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores4.core.data       291042                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores5.core.data       305694                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores6.core.inst       137862                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores6.core.data       321678                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores7.core.inst       132867                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores7.core.data       275724                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::total    102021873                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher      6310287                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6228103                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l2cache.prefetcher      8847470                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores0.core.inst     53515431                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores0.core.data     29137500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores1.core.inst      1095903                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores1.core.data       386946                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores2.core.inst       398601                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores2.core.data       391275                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores3.core.inst       119214                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores3.core.data       317349                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores4.core.inst        45954                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores4.core.data       291042                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores5.core.data       305694                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores6.core.inst       137862                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores6.core.data       321678                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores7.core.inst       132867                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores7.core.data       275724                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::total    108332160                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.833333                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l2cache.prefetcher     0.826446                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores0.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores0.core.data     0.974737                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores1.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores2.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores2.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores3.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores3.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores4.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores4.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores5.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores6.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores6.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores7.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores7.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::total     0.023462                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.cc_l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.833333                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l2cache.prefetcher     0.826446                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores0.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores0.core.data     0.974737                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores1.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores2.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores2.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores3.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores3.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores4.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores4.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores5.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores6.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores6.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores7.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores7.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::total     0.024397                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 95816.969231                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 88474.700000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores0.core.inst 56213.688025                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores0.core.data 62931.965443                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores1.core.inst 57679.105263                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores1.core.data        64491                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores2.core.inst 66433.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores2.core.data 55896.428571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores3.core.inst        59607                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores3.core.data 52891.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores4.core.inst        45954                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores4.core.data        48507                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores5.core.data        50949                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores6.core.inst        45954                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores6.core.data        53613                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores7.core.inst 66433.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores7.core.data        45954                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::total 61570.231141                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher 95610.409091                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 95816.969231                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 88474.700000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores0.core.inst 56213.688025                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores0.core.data 62931.965443                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores1.core.inst 57679.105263                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores1.core.data        64491                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores2.core.inst 66433.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores2.core.data 55896.428571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores3.core.inst        59607                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores3.core.data 52891.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores4.core.inst        45954                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores4.core.data        48507                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores5.core.data        50949                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores6.core.inst        45954                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores6.core.data        53613                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores7.core.inst 66433.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores7.core.data        45954                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::total 62874.149739                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMisses::cache_hierarchy.cc_l3cache.prefetcher           66                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMisses::total           66                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher      6310287                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissLatency::total      6310287                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissRate::cache_hierarchy.cc_l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher 95610.409091                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.HardPFReq.avgMshrMissLatency::total 95610.409091                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.hits::processor.cores0.core.data            7                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.hits::total            7                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores0.core.data          288                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores1.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores2.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores3.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores4.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores5.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores6.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores7.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::total          323                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores0.core.data     17026623                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores1.core.data       271728                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores2.core.data       273726                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores3.core.data       273060                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores4.core.data       246753                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores5.core.data       261405                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores6.core.data       277389                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores7.core.data       231435                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::total     18862119                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores0.core.data          295                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores1.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores2.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores3.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores4.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores5.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores6.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores7.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::total          330                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores0.core.data     0.976271                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores1.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores2.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores3.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores4.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores5.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores6.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores7.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::total     0.978788                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores0.core.data 59120.218750                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores1.core.data 54345.600000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores2.core.data 54745.200000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores3.core.data        54612                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores4.core.data 49350.600000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores5.core.data        52281                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores6.core.data 55477.800000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores7.core.data        46287                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::total 58396.653251                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores0.core.data          288                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores1.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores2.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores3.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores4.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores5.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores6.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores7.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::total          323                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores0.core.data     16930719                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores1.core.data       270063                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores2.core.data       272061                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores3.core.data       271395                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores4.core.data       245088                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores5.core.data       259740                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores6.core.data       275724                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores7.core.data       229770                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::total     18754560                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.976271                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::total     0.978788                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 58787.218750                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 54012.600000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data 54412.200000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data        54279                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores4.core.data 49017.600000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores5.core.data        51948                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores6.core.data 55144.800000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores7.core.data        45954                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::total 58063.653251                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores0.core.cc_buffer        17047                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores1.core.cc_buffer         7302                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores2.core.cc_buffer         6789                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores3.core.cc_buffer         6221                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores4.core.cc_buffer         5705                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores5.core.cc_buffer         5474                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores6.core.cc_buffer         4609                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores7.core.cc_buffer         4087                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::total        57234                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores0.core.cc_buffer           23                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores1.core.cc_buffer            1                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores2.core.cc_buffer            6                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores3.core.cc_buffer            6                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores4.core.cc_buffer            6                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores5.core.cc_buffer            6                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores6.core.cc_buffer            6                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores7.core.cc_buffer            6                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::total           60                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores0.core.cc_buffer        17070                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores1.core.cc_buffer         7303                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores2.core.cc_buffer         6795                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores3.core.cc_buffer         6227                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores4.core.cc_buffer         5711                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores5.core.cc_buffer         5480                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores6.core.cc_buffer         4615                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores7.core.cc_buffer         4093                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::total        57294                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores0.core.cc_buffer     0.001347                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores1.core.cc_buffer     0.000137                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores2.core.cc_buffer     0.000883                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores3.core.cc_buffer     0.000964                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores4.core.cc_buffer     0.001051                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores5.core.cc_buffer     0.001095                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores6.core.cc_buffer     0.001300                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores7.core.cc_buffer     0.001466                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::total     0.001047                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher           11                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l2cache.prefetcher            9                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::processor.cores0.core.data            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::total           25                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher           67                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l2cache.prefetcher          112                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores0.core.inst          952                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores0.core.data          175                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores1.core.inst           19                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores1.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores2.core.inst            6                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores2.core.data            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores3.core.inst            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores3.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores4.core.inst            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores4.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores5.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores6.core.inst            3                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores6.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores7.core.inst            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores7.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::total         1348                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher      6366967                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l2cache.prefetcher      9657632                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores0.core.inst     53832114                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores0.core.data     12265056                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores1.core.inst      1102230                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores1.core.data       117216                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores2.core.inst       400599                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores2.core.data       119880                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores3.core.inst       119880                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores3.core.data        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores4.core.inst        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores4.core.data        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores5.core.data        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores6.core.inst       138861                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores6.core.data        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores7.core.inst       133533                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores7.core.data        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::total     84605283                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher           78                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l2cache.prefetcher          121                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores0.core.inst          952                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores0.core.data          180                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores1.core.inst           19                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores1.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores2.core.inst            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores2.core.data            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores3.core.inst            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores3.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores4.core.inst            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores4.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores5.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores6.core.inst            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores6.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores7.core.inst            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores7.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::total         1373                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.858974                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l2cache.prefetcher     0.925620                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores0.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores0.core.data     0.972222                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores1.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores1.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores2.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores2.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores3.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores3.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores4.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores4.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores5.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores6.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores6.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores7.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores7.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::total     0.981792                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 95029.358209                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73593                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l2cache.prefetcher 86228.857143                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 56546.338235                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 70086.034286                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 58012.105263                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data       117216                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 66766.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores2.core.data        59940                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst        59940                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores3.core.data        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores4.core.inst        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores4.core.data        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores5.core.data        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores6.core.inst        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores6.core.data        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores7.core.inst 66766.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores7.core.data        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::total 62763.563056                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l2cache.prefetcher           12                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::total           14                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher           65                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l2cache.prefetcher          100                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst          952                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.data          175                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst           19                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores1.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores2.core.inst            6                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores2.core.data            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores3.core.inst            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores3.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores4.core.inst            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores4.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores5.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores6.core.inst            3                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores6.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores7.core.inst            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores7.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::total         1334                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6228103                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l2cache.prefetcher      8847470                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     53515431                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     12206781                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst      1095903                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data       116883                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.inst       398601                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.data       119214                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.inst       119214                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.data        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.inst        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.data        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.data        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores6.core.inst       137862                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores6.core.data        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.inst       132867                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.data        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::total     83267313                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.833333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l2cache.prefetcher     0.826446                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.972222                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores2.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores3.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores4.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores6.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores7.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::total     0.971595                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 95816.969231                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        73260                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 88474.700000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 56213.688025                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 69753.034286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 57679.105263                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data       116883                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.inst 66433.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.data        59607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.inst        59607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.data        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.inst        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.data        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.data        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores6.core.inst        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores6.core.data        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.inst 66433.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.data        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::total 62419.275112                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores0.core.cc_buffer         8117                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores1.core.cc_buffer          309                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores2.core.cc_buffer          307                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores3.core.cc_buffer          307                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores4.core.cc_buffer          307                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores5.core.cc_buffer          307                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores6.core.cc_buffer          311                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores7.core.cc_buffer          309                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::total        10274                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores0.core.cc_buffer         1271                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores1.core.cc_buffer           10                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores2.core.cc_buffer           12                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores3.core.cc_buffer           12                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores4.core.cc_buffer           12                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores5.core.cc_buffer           12                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores6.core.cc_buffer           12                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores7.core.cc_buffer           12                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::total         1353                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores0.core.cc_buffer         9388                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores1.core.cc_buffer          319                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores2.core.cc_buffer          319                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores3.core.cc_buffer          319                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores4.core.cc_buffer          319                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores5.core.cc_buffer          319                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores6.core.cc_buffer          323                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores7.core.cc_buffer          321                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::total        11627                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores0.core.cc_buffer     0.135386                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores1.core.cc_buffer     0.031348                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores2.core.cc_buffer     0.037618                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores3.core.cc_buffer     0.037618                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores4.core.cc_buffer     0.037618                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores5.core.cc_buffer     0.037618                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores6.core.cc_buffer     0.037152                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores7.core.cc_buffer     0.037383                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::total     0.116367                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.cc_l3cache.prefetcher.demandMshrMisses         1657                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfIssued          105                       # number of hwpf issued (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfUseful           32                       # number of useful prefetch (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.accuracy     0.304762                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.coverage     0.018946                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfHitInCache           10                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfHitInMSHR           29                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfLate           39                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfIdentified          152                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfBufferHit           26                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfRemovedDemand           11                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfSpanPage           24                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.cc_l3cache.tags.tagsInUse   939.545009                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.cc_l3cache.tags.totalRefs        69262                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.cc_l3cache.tags.sampledRefs         1722                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.cc_l3cache.tags.avgRefs    40.221835                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.cc_l3cache.tags.warmupTick        69597                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.cc_l3cache.prefetcher    47.400291                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher    36.068479                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l1dcaches7.prefetcher     0.101345                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l2cache.prefetcher    63.689137                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores0.core.inst   542.391594                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores0.core.data   235.420781                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores1.core.inst     4.653539                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores1.core.data     1.360672                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores2.core.inst     1.203024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores2.core.data     1.464169                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores3.core.inst     0.398644                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores3.core.data     1.133216                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores4.core.inst     0.121923                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores4.core.data     1.043341                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores5.core.data     0.957704                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores6.core.inst     0.282524                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores6.core.data     0.849394                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores7.core.inst     0.247034                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores7.core.data     0.758199                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.cc_l3cache.prefetcher     0.001447                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.001101                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l1dcaches7.prefetcher     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l2cache.prefetcher     0.001944                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores0.core.inst     0.016552                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores0.core.data     0.007184                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores1.core.inst     0.000142                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores1.core.data     0.000042                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores2.core.inst     0.000037                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores2.core.data     0.000045                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores3.core.inst     0.000012                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores3.core.data     0.000035                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores4.core.inst     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores4.core.data     0.000032                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores5.core.data     0.000029                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores6.core.inst     0.000009                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores6.core.data     0.000026                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores7.core.inst     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores7.core.data     0.000023                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::total     0.028673                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupanciesTaskId::1022          232                       # Occupied blocks per task id (Count)
board.cache_hierarchy.cc_l3cache.tags.occupanciesTaskId::1024         1490                       # Occupied blocks per task id (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1022::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1022::1          231                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1024::0          194                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1024::1         1296                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ratioOccsTaskId::1022     0.007080                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.cc_l3cache.tags.ratioOccsTaskId::1024     0.045471                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.cc_l3cache.tags.tagAccesses      1131706                       # Number of tag accesses (Count)
board.cache_hierarchy.cc_l3cache.tags.dataAccesses      1131706                       # Number of data accesses (Count)
board.cache_hierarchy.cc_l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches4.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches5.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches6.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches7.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches4.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches5.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches6.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches7.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.demandHits::processor.cores0.core.data        22318                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.demandHits::total        22318                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::processor.cores0.core.data        22318                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::total        22318                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::processor.cores0.core.data          907                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::total          907                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::processor.cores0.core.data          907                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::total          907                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.demandMissLatency::processor.cores0.core.data     52244703                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMissLatency::total     52244703                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::processor.cores0.core.data     52244703                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::total     52244703                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandAccesses::processor.cores0.core.data        23225                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::total        23225                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::processor.cores0.core.data        23225                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::total        23225                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandMissRate::processor.cores0.core.data     0.039053                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMissRate::total     0.039053                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::processor.cores0.core.data     0.039053                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::total     0.039053                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::processor.cores0.core.data 57601.657111                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::total 57601.657111                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::processor.cores0.core.data 57601.657111                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::total 57601.657111                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.writebacks::writebacks           79                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.writebacks::total           79                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::processor.cores0.core.data          347                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::total          347                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::processor.cores0.core.data          347                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::total          347                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::processor.cores0.core.data          560                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::total          560                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher          128                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::processor.cores0.core.data          560                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::total          688                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::processor.cores0.core.data     32069565                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::total     32069565                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      9433742                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::processor.cores0.core.data     32069565                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::total     41503307                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::processor.cores0.core.data     0.024112                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::total     0.024112                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::processor.cores0.core.data     0.024112                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::total     0.029623                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::processor.cores0.core.data 57267.080357                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::total 57267.080357                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 73701.109375                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::processor.cores0.core.data 57267.080357                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::total 60324.574128                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.replacements          118                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher          128                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::total          128                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      9433742                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::total      9433742                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 73701.109375                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::total 73701.109375                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.hits::processor.cores0.core.data           98                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.hits::total           98                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.misses::processor.cores0.core.data            2                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missLatency::processor.cores0.core.data         6327                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missLatency::total         6327                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.accesses::processor.cores0.core.data          100                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.accesses::total          100                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missRate::processor.cores0.core.data     0.020000                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missRate::total     0.020000                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMissLatency::processor.cores0.core.data  3163.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMissLatency::total  3163.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMisses::processor.cores0.core.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissLatency::processor.cores0.core.data       254412                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissLatency::total       254412                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissRate::processor.cores0.core.data     0.020000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissRate::total     0.020000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMshrMissLatency::processor.cores0.core.data       127206                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMshrMissLatency::total       127206                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.hits::processor.cores0.core.data          100                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.hits::total          100                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.accesses::processor.cores0.core.data          100                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.accesses::total          100                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::processor.cores0.core.data        13391                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::total        13391                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::processor.cores0.core.data          545                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::total          545                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::processor.cores0.core.data     33145821                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::total     33145821                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::processor.cores0.core.data        13936                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::total        13936                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::processor.cores0.core.data     0.039107                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::total     0.039107                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::processor.cores0.core.data 60818.020183                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::total 60818.020183                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::processor.cores0.core.data          336                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::total          336                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::processor.cores0.core.data          209                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::total          209                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::processor.cores0.core.data     13300020                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::total     13300020                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::processor.cores0.core.data     0.014997                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::total     0.014997                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.data 63636.459330                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::total 63636.459330                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.hits::processor.cores0.core.data         8927                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::total         8927                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::processor.cores0.core.data          362                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::total          362                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::processor.cores0.core.data     19098882                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::total     19098882                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::processor.cores0.core.data         9289                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::total         9289                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::processor.cores0.core.data     0.038971                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::total     0.038971                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::processor.cores0.core.data 52759.342541                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::total 52759.342541                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::processor.cores0.core.data           11                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::total           11                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::processor.cores0.core.data          351                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::total          351                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::processor.cores0.core.data     18769545                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::total     18769545                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::processor.cores0.core.data     0.037787                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::total     0.037787                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::processor.cores0.core.data 53474.487179                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::total 53474.487179                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.prefetcher.demandMshrMisses          560                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIssued          249                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUnused            9                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUseful           95                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.accuracy     0.381526                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.coverage     0.145038                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInCache           25                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInMSHR           96                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfLate          121                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIdentified          273                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfBufferHit           18                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedDemand            1                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfSpanPage          235                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.tags.tagsInUse   306.879192                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches0.tags.totalRefs        23207                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.sampledRefs          677                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.avgRefs    34.279173                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches0.tags.warmupTick       138195                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher    65.858544                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupancies::processor.cores0.core.data   241.020648                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.128630                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::processor.cores0.core.data     0.470743                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::total     0.599373                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1022           71                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1024          378                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::1           71                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::0           42                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::1          336                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1022     0.138672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1024     0.738281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.tagAccesses       188077                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.dataAccesses       188077                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.demandHits::processor.cores1.core.data         7184                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.demandHits::total         7184                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::processor.cores1.core.data         7184                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::total         7184                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::processor.cores1.core.data           70                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::total           70                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::processor.cores1.core.data           70                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::total           70                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.demandMissLatency::processor.cores1.core.data       764901                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMissLatency::total       764901                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::processor.cores1.core.data       764901                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::total       764901                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandAccesses::processor.cores1.core.data         7254                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandAccesses::total         7254                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::processor.cores1.core.data         7254                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::total         7254                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandMissRate::processor.cores1.core.data     0.009650                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMissRate::total     0.009650                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::processor.cores1.core.data     0.009650                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::total     0.009650                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::processor.cores1.core.data 10927.157143                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::total 10927.157143                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::processor.cores1.core.data 10927.157143                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::total 10927.157143                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.demandMshrHits::processor.cores1.core.data           19                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrHits::total           19                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::processor.cores1.core.data           19                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::total           19                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::processor.cores1.core.data           51                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::total           51                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::processor.cores1.core.data           51                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::processor.cores1.core.data       502497                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::total       502497                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        19965                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::processor.cores1.core.data       502497                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::total       522462                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::processor.cores1.core.data     0.007031                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::total     0.007031                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::processor.cores1.core.data     0.007031                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::total     0.008271                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::processor.cores1.core.data  9852.882353                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::total  9852.882353                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  2218.333333                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::processor.cores1.core.data  9852.882353                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::total  8707.700000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher            9                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::total            9                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        19965                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::total        19965                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher  2218.333333                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::total  2218.333333                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.misses::processor.cores1.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missLatency::processor.cores1.core.data        10989                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missLatency::total        10989                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.accesses::processor.cores1.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missRate::processor.cores1.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMissLatency::processor.cores1.core.data  2747.250000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMissLatency::total  2747.250000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMisses::processor.cores1.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissLatency::processor.cores1.core.data        32634                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissLatency::total        32634                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMshrMissLatency::processor.cores1.core.data  8158.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMshrMissLatency::total  8158.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.hits::processor.cores1.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.accesses::processor.cores1.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.hits::processor.cores1.core.data         6890                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.hits::total         6890                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::processor.cores1.core.data           49                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::total           49                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::processor.cores1.core.data       435564                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::total       435564                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::processor.cores1.core.data         6939                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::total         6939                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::processor.cores1.core.data     0.007062                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::total     0.007062                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::processor.cores1.core.data  8889.061224                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::total  8889.061224                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.mshrHits::processor.cores1.core.data           19                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrHits::total           19                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::processor.cores1.core.data           30                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::total           30                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::processor.cores1.core.data       180153                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::total       180153                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::processor.cores1.core.data     0.004323                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::total     0.004323                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.data  6005.100000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::total  6005.100000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.hits::processor.cores1.core.data          294                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.hits::total          294                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::processor.cores1.core.data           21                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::total           21                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::processor.cores1.core.data       329337                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::total       329337                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::processor.cores1.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::processor.cores1.core.data     0.066667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::total     0.066667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::processor.cores1.core.data 15682.714286                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::total 15682.714286                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::processor.cores1.core.data           21                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::total           21                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::processor.cores1.core.data       322344                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::total       322344                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::processor.cores1.core.data     0.066667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::total     0.066667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::processor.cores1.core.data 15349.714286                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::total 15349.714286                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.prefetcher.demandMshrMisses           51                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIssued           21                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUseful            8                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.accuracy     0.380952                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.coverage     0.135593                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInCache           12                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfLate           12                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIdentified           21                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfSpanPage            7                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagsInUse     8.230409                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches1.tags.totalRefs         7256                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.sampledRefs           55                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.avgRefs   131.927273                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches1.tags.warmupTick     55075536                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches1.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher     1.024676                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupancies::processor.cores1.core.data     7.205733                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.002001                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::processor.cores1.core.data     0.014074                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::total     0.016075                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1022            9                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1024           34                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1022::0            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::0           13                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::1           21                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1022     0.017578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1024     0.066406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.tagAccesses        58151                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.dataAccesses        58151                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.demandHits::processor.cores2.core.data         6677                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches2.demandHits::total         6677                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches2.overallHits::processor.cores2.core.data         6677                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches2.overallHits::total         6677                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches2.demandMisses::processor.cores2.core.data           73                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches2.demandMisses::total           73                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches2.overallMisses::processor.cores2.core.data           73                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches2.overallMisses::total           73                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches2.demandMissLatency::processor.cores2.core.data       643689                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMissLatency::total       643689                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMissLatency::processor.cores2.core.data       643689                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMissLatency::total       643689                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandAccesses::processor.cores2.core.data         6750                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.demandAccesses::total         6750                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.overallAccesses::processor.cores2.core.data         6750                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.overallAccesses::total         6750                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.demandMissRate::processor.cores2.core.data     0.010815                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandMissRate::total     0.010815                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMissRate::processor.cores2.core.data     0.010815                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMissRate::total     0.010815                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandAvgMissLatency::processor.cores2.core.data  8817.657534                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches2.demandAvgMissLatency::total  8817.657534                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMissLatency::processor.cores2.core.data  8817.657534                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMissLatency::total  8817.657534                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.demandMshrHits::processor.cores2.core.data           16                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.overallMshrHits::processor.cores2.core.data           16                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMisses::processor.cores2.core.data           57                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMisses::total           57                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::cache_hierarchy.l1dcaches2.prefetcher           11                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::processor.cores2.core.data           57                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::total           68                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMissLatency::processor.cores2.core.data       517149                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMshrMissLatency::total       517149                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher        27952                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::processor.cores2.core.data       517149                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::total       545101                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMshrMissRate::processor.cores2.core.data     0.008444                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandMshrMissRate::total     0.008444                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::cache_hierarchy.l1dcaches2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::processor.cores2.core.data     0.008444                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::total     0.010074                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandAvgMshrMissLatency::processor.cores2.core.data  9072.789474                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.demandAvgMshrMissLatency::total  9072.789474                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher  2541.090909                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::processor.cores2.core.data  9072.789474                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::total  8016.191176                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches2.prefetcher           11                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMisses::total           11                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher        27952                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissLatency::total        27952                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches2.prefetcher  2541.090909                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.HardPFReq.avgMshrMissLatency::total  2541.090909                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.misses::processor.cores2.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missLatency::processor.cores2.core.data        13320                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missLatency::total        13320                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.accesses::processor.cores2.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missRate::processor.cores2.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMissLatency::processor.cores2.core.data         3330                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMissLatency::total         3330                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMisses::processor.cores2.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissLatency::processor.cores2.core.data        37296                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissLatency::total        37296                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMshrMissLatency::processor.cores2.core.data         9324                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMshrMissLatency::total         9324                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.hits::processor.cores2.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.accesses::processor.cores2.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.hits::processor.cores2.core.data         6383                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.hits::total         6383                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.misses::processor.cores2.core.data           52                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.misses::total           52                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.missLatency::processor.cores2.core.data       315684                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.missLatency::total       315684                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.accesses::processor.cores2.core.data         6435                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.accesses::total         6435                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.missRate::processor.cores2.core.data     0.008081                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.missRate::total     0.008081                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.avgMissLatency::processor.cores2.core.data  6070.846154                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.avgMissLatency::total  6070.846154                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.mshrHits::processor.cores2.core.data           16                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMisses::processor.cores2.core.data           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMisses::total           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissLatency::processor.cores2.core.data       196137                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissLatency::total       196137                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissRate::processor.cores2.core.data     0.005594                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissRate::total     0.005594                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.avgMshrMissLatency::processor.cores2.core.data  5448.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.avgMshrMissLatency::total  5448.250000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.hits::processor.cores2.core.data          294                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.hits::total          294                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.misses::processor.cores2.core.data           21                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.misses::total           21                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.missLatency::processor.cores2.core.data       328005                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.missLatency::total       328005                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.accesses::processor.cores2.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.missRate::processor.cores2.core.data     0.066667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.missRate::total     0.066667                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.avgMissLatency::processor.cores2.core.data 15619.285714                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.avgMissLatency::total 15619.285714                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMisses::processor.cores2.core.data           21                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMisses::total           21                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissLatency::processor.cores2.core.data       321012                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissLatency::total       321012                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissRate::processor.cores2.core.data     0.066667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissRate::total     0.066667                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.avgMshrMissLatency::processor.cores2.core.data 15286.285714                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.avgMshrMissLatency::total 15286.285714                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.prefetcher.demandMshrMisses           57                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIssued           24                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUseful            6                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.accuracy     0.250000                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.coverage     0.095238                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInCache           13                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfLate           13                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIdentified           24                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.tags.tagsInUse     8.707662                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches2.tags.totalRefs         6756                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.sampledRefs           62                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.avgRefs   108.967742                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches2.tags.warmupTick     57005604                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches2.tags.occupancies::cache_hierarchy.l1dcaches2.prefetcher     1.187615                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches2.tags.occupancies::processor.cores2.core.data     7.520047                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::cache_hierarchy.l1dcaches2.prefetcher     0.002320                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::processor.cores2.core.data     0.014688                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::total     0.017007                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.occupanciesTaskId::1022           11                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches2.tags.occupanciesTaskId::1024           39                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1022::0           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1024::1           23                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ratioOccsTaskId::1022     0.021484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches2.tags.ratioOccsTaskId::1024     0.076172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches2.tags.tagAccesses        54126                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.dataAccesses        54126                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.demandHits::processor.cores3.core.data         6098                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches3.demandHits::total         6098                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches3.overallHits::processor.cores3.core.data         6098                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches3.overallHits::total         6098                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches3.demandMisses::processor.cores3.core.data           76                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches3.demandMisses::total           76                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches3.overallMisses::processor.cores3.core.data           76                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches3.overallMisses::total           76                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches3.demandMissLatency::processor.cores3.core.data       507492                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMissLatency::total       507492                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMissLatency::processor.cores3.core.data       507492                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMissLatency::total       507492                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandAccesses::processor.cores3.core.data         6174                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.demandAccesses::total         6174                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.overallAccesses::processor.cores3.core.data         6174                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.overallAccesses::total         6174                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.demandMissRate::processor.cores3.core.data     0.012310                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandMissRate::total     0.012310                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMissRate::processor.cores3.core.data     0.012310                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMissRate::total     0.012310                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandAvgMissLatency::processor.cores3.core.data  6677.526316                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches3.demandAvgMissLatency::total  6677.526316                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMissLatency::processor.cores3.core.data  6677.526316                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMissLatency::total  6677.526316                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.demandMshrHits::processor.cores3.core.data           18                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.demandMshrHits::total           18                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.overallMshrHits::processor.cores3.core.data           18                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.overallMshrHits::total           18                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMisses::processor.cores3.core.data           58                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMisses::total           58                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::cache_hierarchy.l1dcaches3.prefetcher           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::processor.cores3.core.data           58                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::total           70                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMissLatency::processor.cores3.core.data       442890                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMshrMissLatency::total       442890                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher        26949                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::processor.cores3.core.data       442890                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::total       469839                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMshrMissRate::processor.cores3.core.data     0.009394                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandMshrMissRate::total     0.009394                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::cache_hierarchy.l1dcaches3.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::processor.cores3.core.data     0.009394                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::total     0.011338                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandAvgMshrMissLatency::processor.cores3.core.data  7636.034483                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.demandAvgMshrMissLatency::total  7636.034483                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher  2245.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::processor.cores3.core.data  7636.034483                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::total  6711.985714                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches3.prefetcher           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMisses::total           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher        26949                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissLatency::total        26949                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches3.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches3.prefetcher  2245.750000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.HardPFReq.avgMshrMissLatency::total  2245.750000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.misses::processor.cores3.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missLatency::processor.cores3.core.data        19314                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missLatency::total        19314                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.accesses::processor.cores3.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missRate::processor.cores3.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMissLatency::processor.cores3.core.data  4828.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMissLatency::total  4828.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMisses::processor.cores3.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissLatency::processor.cores3.core.data        49284                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissLatency::total        49284                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMshrMissLatency::processor.cores3.core.data        12321                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMshrMissLatency::total        12321                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.hits::processor.cores3.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.accesses::processor.cores3.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.hits::processor.cores3.core.data         5805                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.hits::total         5805                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.misses::processor.cores3.core.data           54                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.misses::total           54                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.missLatency::processor.cores3.core.data       175824                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.missLatency::total       175824                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.accesses::processor.cores3.core.data         5859                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.accesses::total         5859                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.missRate::processor.cores3.core.data     0.009217                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.missRate::total     0.009217                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.avgMissLatency::processor.cores3.core.data         3256                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.avgMissLatency::total         3256                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.mshrHits::processor.cores3.core.data           18                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrHits::total           18                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMisses::processor.cores3.core.data           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMisses::total           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissLatency::processor.cores3.core.data       118548                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissLatency::total       118548                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissRate::processor.cores3.core.data     0.006144                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissRate::total     0.006144                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.avgMshrMissLatency::processor.cores3.core.data         3293                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.avgMshrMissLatency::total         3293                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.hits::processor.cores3.core.data          293                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.hits::total          293                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.misses::processor.cores3.core.data           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.misses::total           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.missLatency::processor.cores3.core.data       331668                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.missLatency::total       331668                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.accesses::processor.cores3.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.missRate::processor.cores3.core.data     0.069841                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.missRate::total     0.069841                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.avgMissLatency::processor.cores3.core.data 15075.818182                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.avgMissLatency::total 15075.818182                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMisses::processor.cores3.core.data           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissLatency::processor.cores3.core.data       324342                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissLatency::total       324342                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissRate::processor.cores3.core.data     0.069841                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissRate::total     0.069841                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.avgMshrMissLatency::processor.cores3.core.data 14742.818182                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.avgMshrMissLatency::total 14742.818182                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.prefetcher.demandMshrMisses           58                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIssued           24                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUseful            7                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.accuracy     0.291667                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.coverage     0.107692                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInCache           12                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfLate           12                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIdentified           24                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.tags.tagsInUse     8.470547                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches3.tags.totalRefs         6182                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.sampledRefs           63                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.avgRefs    98.126984                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches3.tags.warmupTick     58601007                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches3.tags.occupancies::cache_hierarchy.l1dcaches3.prefetcher     1.301660                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches3.tags.occupancies::processor.cores3.core.data     7.168887                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::cache_hierarchy.l1dcaches3.prefetcher     0.002542                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::processor.cores3.core.data     0.014002                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::total     0.016544                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.occupanciesTaskId::1022           12                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches3.tags.occupanciesTaskId::1024           39                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1022::0           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1024::1           25                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ratioOccsTaskId::1022     0.023438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches3.tags.ratioOccsTaskId::1024     0.076172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches3.tags.tagAccesses        49519                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.dataAccesses        49519                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.demandHits::processor.cores4.core.data         5591                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches4.demandHits::total         5591                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches4.overallHits::processor.cores4.core.data         5591                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches4.overallHits::total         5591                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches4.demandMisses::processor.cores4.core.data           74                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches4.demandMisses::total           74                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches4.overallMisses::processor.cores4.core.data           74                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches4.overallMisses::total           74                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches4.demandMissLatency::processor.cores4.core.data       474192                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandMissLatency::total       474192                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMissLatency::processor.cores4.core.data       474192                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMissLatency::total       474192                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandAccesses::processor.cores4.core.data         5665                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.demandAccesses::total         5665                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.overallAccesses::processor.cores4.core.data         5665                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.overallAccesses::total         5665                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.demandMissRate::processor.cores4.core.data     0.013063                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandMissRate::total     0.013063                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMissRate::processor.cores4.core.data     0.013063                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMissRate::total     0.013063                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandAvgMissLatency::processor.cores4.core.data         6408                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches4.demandAvgMissLatency::total         6408                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMissLatency::processor.cores4.core.data         6408                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMissLatency::total         6408                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches4.demandMshrHits::processor.cores4.core.data           16                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.overallMshrHits::processor.cores4.core.data           16                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.demandMshrMisses::processor.cores4.core.data           58                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.demandMshrMisses::total           58                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.overallMshrMisses::cache_hierarchy.l1dcaches4.prefetcher           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.overallMshrMisses::processor.cores4.core.data           58                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.overallMshrMisses::total           70                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.demandMshrMissLatency::processor.cores4.core.data       413253                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandMshrMissLatency::total       413253                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher        26616                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMshrMissLatency::processor.cores4.core.data       413253                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMshrMissLatency::total       439869                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandMshrMissRate::processor.cores4.core.data     0.010238                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandMshrMissRate::total     0.010238                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMshrMissRate::cache_hierarchy.l1dcaches4.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMshrMissRate::processor.cores4.core.data     0.010238                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMshrMissRate::total     0.012357                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandAvgMshrMissLatency::processor.cores4.core.data  7125.051724                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.demandAvgMshrMissLatency::total  7125.051724                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher         2218                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMshrMissLatency::processor.cores4.core.data  7125.051724                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMshrMissLatency::total  6283.842857                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches4.prefetcher           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMisses::total           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher        26616                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissLatency::total        26616                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches4.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher         2218                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.HardPFReq.avgMshrMissLatency::total         2218                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.misses::processor.cores4.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missLatency::processor.cores4.core.data        22311                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missLatency::total        22311                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.accesses::processor.cores4.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missRate::processor.cores4.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMissLatency::processor.cores4.core.data  5577.750000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMissLatency::total  5577.750000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMisses::processor.cores4.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissLatency::processor.cores4.core.data        55278                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissLatency::total        55278                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMshrMissLatency::processor.cores4.core.data 13819.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMshrMissLatency::total 13819.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.hits::processor.cores4.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.accesses::processor.cores4.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.hits::processor.cores4.core.data         5298                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.hits::total         5298                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.misses::processor.cores4.core.data           52                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.misses::total           52                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.missLatency::processor.cores4.core.data       171828                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.missLatency::total       171828                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.accesses::processor.cores4.core.data         5350                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.accesses::total         5350                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.missRate::processor.cores4.core.data     0.009720                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.missRate::total     0.009720                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.avgMissLatency::processor.cores4.core.data  3304.384615                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.ReadReq.avgMissLatency::total  3304.384615                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.ReadReq.mshrHits::processor.cores4.core.data           16                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMisses::processor.cores4.core.data           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMisses::total           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissLatency::processor.cores4.core.data       118215                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissLatency::total       118215                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissRate::processor.cores4.core.data     0.006729                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissRate::total     0.006729                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.avgMshrMissLatency::processor.cores4.core.data  3283.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.ReadReq.avgMshrMissLatency::total  3283.750000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.hits::processor.cores4.core.data          293                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.hits::total          293                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.misses::processor.cores4.core.data           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.misses::total           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.missLatency::processor.cores4.core.data       302364                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.missLatency::total       302364                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.accesses::processor.cores4.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.missRate::processor.cores4.core.data     0.069841                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.missRate::total     0.069841                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.avgMissLatency::processor.cores4.core.data 13743.818182                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.avgMissLatency::total 13743.818182                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMisses::processor.cores4.core.data           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissLatency::processor.cores4.core.data       295038                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissLatency::total       295038                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissRate::processor.cores4.core.data     0.069841                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissRate::total     0.069841                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.avgMshrMissLatency::processor.cores4.core.data 13410.818182                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.avgMshrMissLatency::total 13410.818182                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.prefetcher.demandMshrMisses           58                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfIssued           24                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUseful            7                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.accuracy     0.291667                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.coverage     0.107692                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInCache           12                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfLate           12                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfIdentified           24                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.tags.tagsInUse     8.026345                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches4.tags.totalRefs         5672                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches4.tags.sampledRefs           63                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches4.tags.avgRefs    90.031746                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches4.tags.warmupTick     59930343                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches4.tags.occupancies::cache_hierarchy.l1dcaches4.prefetcher     1.293437                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches4.tags.occupancies::processor.cores4.core.data     6.732908                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::cache_hierarchy.l1dcaches4.prefetcher     0.002526                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::processor.cores4.core.data     0.013150                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::total     0.015676                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.occupanciesTaskId::1022           12                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches4.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1022::0           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1024::1           25                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ratioOccsTaskId::1022     0.023438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches4.tags.ratioOccsTaskId::1024     0.078125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches4.tags.tagAccesses        45447                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches4.tags.dataAccesses        45447                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.demandHits::processor.cores5.core.data         5365                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches5.demandHits::total         5365                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches5.overallHits::processor.cores5.core.data         5365                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches5.overallHits::total         5365                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches5.demandMisses::processor.cores5.core.data           73                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches5.demandMisses::total           73                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches5.overallMisses::processor.cores5.core.data           73                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches5.overallMisses::total           73                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches5.demandMissLatency::processor.cores5.core.data       503829                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandMissLatency::total       503829                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMissLatency::processor.cores5.core.data       503829                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMissLatency::total       503829                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandAccesses::processor.cores5.core.data         5438                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.demandAccesses::total         5438                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.overallAccesses::processor.cores5.core.data         5438                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.overallAccesses::total         5438                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.demandMissRate::processor.cores5.core.data     0.013424                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandMissRate::total     0.013424                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMissRate::processor.cores5.core.data     0.013424                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMissRate::total     0.013424                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandAvgMissLatency::processor.cores5.core.data  6901.767123                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches5.demandAvgMissLatency::total  6901.767123                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMissLatency::processor.cores5.core.data  6901.767123                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMissLatency::total  6901.767123                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches5.demandMshrHits::processor.cores5.core.data           18                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.demandMshrHits::total           18                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.overallMshrHits::processor.cores5.core.data           18                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.overallMshrHits::total           18                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.demandMshrMisses::processor.cores5.core.data           55                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.demandMshrMisses::total           55                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.overallMshrMisses::cache_hierarchy.l1dcaches5.prefetcher           12                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.overallMshrMisses::processor.cores5.core.data           55                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.demandMshrMissLatency::processor.cores5.core.data       433566                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandMshrMissLatency::total       433566                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher        31619                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMshrMissLatency::processor.cores5.core.data       433566                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMshrMissLatency::total       465185                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandMshrMissRate::processor.cores5.core.data     0.010114                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandMshrMissRate::total     0.010114                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMshrMissRate::cache_hierarchy.l1dcaches5.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMshrMissRate::processor.cores5.core.data     0.010114                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMshrMissRate::total     0.012321                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandAvgMshrMissLatency::processor.cores5.core.data  7883.018182                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.demandAvgMshrMissLatency::total  7883.018182                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher  2634.916667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMshrMissLatency::processor.cores5.core.data  7883.018182                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMshrMissLatency::total  6943.059701                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches5.prefetcher           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMisses::total           12                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher        31619                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissLatency::total        31619                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches5.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher  2634.916667                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.HardPFReq.avgMshrMissLatency::total  2634.916667                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.misses::processor.cores5.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missLatency::processor.cores5.core.data         7659                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missLatency::total         7659                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.accesses::processor.cores5.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missRate::processor.cores5.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMissLatency::processor.cores5.core.data  1914.750000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMissLatency::total  1914.750000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMisses::processor.cores5.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissLatency::processor.cores5.core.data        25974                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissLatency::total        25974                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMshrMissLatency::processor.cores5.core.data  6493.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMshrMissLatency::total  6493.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.hits::processor.cores5.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.accesses::processor.cores5.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.hits::processor.cores5.core.data         5070                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.hits::total         5070                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.misses::processor.cores5.core.data           53                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.misses::total           53                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.missLatency::processor.cores5.core.data       184482                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.missLatency::total       184482                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.accesses::processor.cores5.core.data         5123                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.accesses::total         5123                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.missRate::processor.cores5.core.data     0.010346                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.missRate::total     0.010346                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.avgMissLatency::processor.cores5.core.data  3480.792453                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.ReadReq.avgMissLatency::total  3480.792453                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.ReadReq.mshrHits::processor.cores5.core.data           18                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrHits::total           18                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMisses::processor.cores5.core.data           35                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMisses::total           35                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissLatency::processor.cores5.core.data       120879                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissLatency::total       120879                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissRate::processor.cores5.core.data     0.006832                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissRate::total     0.006832                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.avgMshrMissLatency::processor.cores5.core.data  3453.685714                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.ReadReq.avgMshrMissLatency::total  3453.685714                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.hits::processor.cores5.core.data          295                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.hits::total          295                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.misses::processor.cores5.core.data           20                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.misses::total           20                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.missLatency::processor.cores5.core.data       319347                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.missLatency::total       319347                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.accesses::processor.cores5.core.data          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.accesses::total          315                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.missRate::processor.cores5.core.data     0.063492                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.missRate::total     0.063492                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.avgMissLatency::processor.cores5.core.data 15967.350000                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.avgMissLatency::total 15967.350000                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMisses::processor.cores5.core.data           20                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMisses::total           20                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissLatency::processor.cores5.core.data       312687                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissLatency::total       312687                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissRate::processor.cores5.core.data     0.063492                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissRate::total     0.063492                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.avgMshrMissLatency::processor.cores5.core.data 15634.350000                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.avgMshrMissLatency::total 15634.350000                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.prefetcher.demandMshrMisses           55                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfIssued           16                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUnused            1                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUseful            6                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.accuracy     0.375000                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.coverage     0.098361                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInCache            4                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfLate            4                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfIdentified           16                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.tags.tagsInUse     7.126989                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches5.tags.totalRefs         5444                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches5.tags.sampledRefs           62                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches5.tags.avgRefs    87.806452                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches5.tags.warmupTick     61188084                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches5.tags.occupancies::cache_hierarchy.l1dcaches5.prefetcher     1.180614                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches5.tags.occupancies::processor.cores5.core.data     5.946375                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::cache_hierarchy.l1dcaches5.prefetcher     0.002306                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::processor.cores5.core.data     0.011614                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::total     0.013920                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.occupanciesTaskId::1022           11                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches5.tags.occupanciesTaskId::1024           37                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1022::0           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1024::0           14                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1024::1           23                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ratioOccsTaskId::1022     0.021484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches5.tags.ratioOccsTaskId::1024     0.072266                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches5.tags.tagAccesses        43630                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches5.tags.dataAccesses        43630                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.demandHits::processor.cores6.core.data         4500                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches6.demandHits::total         4500                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches6.overallHits::processor.cores6.core.data         4500                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches6.overallHits::total         4500                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches6.demandMisses::processor.cores6.core.data           75                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches6.demandMisses::total           75                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches6.overallMisses::processor.cores6.core.data           75                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches6.overallMisses::total           75                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches6.demandMissLatency::processor.cores6.core.data       525141                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandMissLatency::total       525141                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMissLatency::processor.cores6.core.data       525141                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMissLatency::total       525141                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandAccesses::processor.cores6.core.data         4575                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.demandAccesses::total         4575                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.overallAccesses::processor.cores6.core.data         4575                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.overallAccesses::total         4575                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.demandMissRate::processor.cores6.core.data     0.016393                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandMissRate::total     0.016393                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMissRate::processor.cores6.core.data     0.016393                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMissRate::total     0.016393                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandAvgMissLatency::processor.cores6.core.data  7001.880000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches6.demandAvgMissLatency::total  7001.880000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMissLatency::processor.cores6.core.data  7001.880000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMissLatency::total  7001.880000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches6.demandMshrHits::processor.cores6.core.data           16                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.overallMshrHits::processor.cores6.core.data           16                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.demandMshrMisses::processor.cores6.core.data           59                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.demandMshrMisses::total           59                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.overallMshrMisses::cache_hierarchy.l1dcaches6.prefetcher           13                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.overallMshrMisses::processor.cores6.core.data           59                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.overallMshrMisses::total           72                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.demandMshrMissLatency::processor.cores6.core.data       461205                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandMshrMissLatency::total       461205                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher        27944                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMshrMissLatency::processor.cores6.core.data       461205                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMshrMissLatency::total       489149                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandMshrMissRate::processor.cores6.core.data     0.012896                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandMshrMissRate::total     0.012896                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMshrMissRate::cache_hierarchy.l1dcaches6.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMshrMissRate::processor.cores6.core.data     0.012896                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMshrMissRate::total     0.015738                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandAvgMshrMissLatency::processor.cores6.core.data  7817.033898                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.demandAvgMshrMissLatency::total  7817.033898                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher  2149.538462                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMshrMissLatency::processor.cores6.core.data  7817.033898                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMshrMissLatency::total  6793.736111                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches6.prefetcher           13                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMisses::total           13                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher        27944                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissLatency::total        27944                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches6.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher  2149.538462                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.HardPFReq.avgMshrMissLatency::total  2149.538462                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.misses::processor.cores6.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missLatency::processor.cores6.core.data         6660                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missLatency::total         6660                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.accesses::processor.cores6.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missRate::processor.cores6.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMissLatency::processor.cores6.core.data         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMissLatency::total         1665                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMisses::processor.cores6.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissLatency::processor.cores6.core.data        19314                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissLatency::total        19314                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMshrMissLatency::processor.cores6.core.data  4828.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMshrMissLatency::total  4828.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.hits::processor.cores6.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.accesses::processor.cores6.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.hits::processor.cores6.core.data         4204                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.hits::total         4204                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.misses::processor.cores6.core.data           52                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.misses::total           52                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.missLatency::processor.cores6.core.data       183483                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.missLatency::total       183483                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.accesses::processor.cores6.core.data         4256                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.accesses::total         4256                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.missRate::processor.cores6.core.data     0.012218                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.missRate::total     0.012218                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.avgMissLatency::processor.cores6.core.data  3528.519231                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.ReadReq.avgMissLatency::total  3528.519231                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.ReadReq.mshrHits::processor.cores6.core.data           16                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMisses::processor.cores6.core.data           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMisses::total           36                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissLatency::processor.cores6.core.data       127206                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissLatency::total       127206                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissRate::processor.cores6.core.data     0.008459                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissRate::total     0.008459                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.avgMshrMissLatency::processor.cores6.core.data  3533.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.ReadReq.avgMshrMissLatency::total  3533.500000                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.hits::processor.cores6.core.data          296                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.hits::total          296                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.misses::processor.cores6.core.data           23                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.misses::total           23                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.missLatency::processor.cores6.core.data       341658                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.missLatency::total       341658                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.accesses::processor.cores6.core.data          319                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.accesses::total          319                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.missRate::processor.cores6.core.data     0.072100                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.missRate::total     0.072100                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.avgMissLatency::processor.cores6.core.data 14854.695652                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.avgMissLatency::total 14854.695652                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMisses::processor.cores6.core.data           23                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMisses::total           23                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissLatency::processor.cores6.core.data       333999                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissLatency::total       333999                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissRate::processor.cores6.core.data     0.072100                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissRate::total     0.072100                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.avgMshrMissLatency::processor.cores6.core.data 14521.695652                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.avgMshrMissLatency::total 14521.695652                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.prefetcher.demandMshrMisses           59                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfIssued           28                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUseful            7                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.accuracy     0.250000                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.coverage     0.106061                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInCache           15                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfLate           15                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfIdentified           28                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.tags.tagsInUse     7.009195                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches6.tags.totalRefs         4582                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches6.tags.sampledRefs           64                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches6.tags.avgRefs    71.593750                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches6.tags.warmupTick     62779491                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches6.tags.occupancies::cache_hierarchy.l1dcaches6.prefetcher     1.418173                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches6.tags.occupancies::processor.cores6.core.data     5.591022                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::cache_hierarchy.l1dcaches6.prefetcher     0.002770                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::processor.cores6.core.data     0.010920                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::total     0.013690                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.occupanciesTaskId::1022           13                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches6.tags.occupanciesTaskId::1024           39                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1022::0           13                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1024::0           17                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1024::1           22                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ratioOccsTaskId::1022     0.025391                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches6.tags.ratioOccsTaskId::1024     0.076172                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches6.tags.tagAccesses        36728                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches6.tags.dataAccesses        36728                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.demandHits::processor.cores7.core.data         3925                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches7.demandHits::total         3925                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches7.overallHits::processor.cores7.core.data         3925                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches7.overallHits::total         3925                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches7.demandMisses::processor.cores7.core.data           75                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches7.demandMisses::total           75                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches7.overallMisses::processor.cores7.core.data           75                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches7.overallMisses::total           75                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches7.demandMissLatency::processor.cores7.core.data       478188                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandMissLatency::total       478188                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMissLatency::processor.cores7.core.data       478188                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMissLatency::total       478188                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandAccesses::processor.cores7.core.data         4000                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.demandAccesses::total         4000                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.overallAccesses::processor.cores7.core.data         4000                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.overallAccesses::total         4000                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.demandMissRate::processor.cores7.core.data     0.018750                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandMissRate::total     0.018750                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMissRate::processor.cores7.core.data     0.018750                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMissRate::total     0.018750                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandAvgMissLatency::processor.cores7.core.data  6375.840000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches7.demandAvgMissLatency::total  6375.840000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMissLatency::processor.cores7.core.data  6375.840000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMissLatency::total  6375.840000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches7.demandMshrHits::processor.cores7.core.data           14                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.overallMshrHits::processor.cores7.core.data           14                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.demandMshrMisses::processor.cores7.core.data           61                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.demandMshrMisses::total           61                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.overallMshrMisses::cache_hierarchy.l1dcaches7.prefetcher            8                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.overallMshrMisses::processor.cores7.core.data           61                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.overallMshrMisses::total           69                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.demandMshrMissLatency::processor.cores7.core.data       414252                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandMshrMissLatency::total       414252                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        96229                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMshrMissLatency::processor.cores7.core.data       414252                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMshrMissLatency::total       510481                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandMshrMissRate::processor.cores7.core.data     0.015250                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandMshrMissRate::total     0.015250                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMshrMissRate::processor.cores7.core.data     0.015250                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMshrMissRate::total     0.017250                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandAvgMshrMissLatency::processor.cores7.core.data  6791.016393                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.demandAvgMshrMissLatency::total  6791.016393                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher 12028.625000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMshrMissLatency::processor.cores7.core.data  6791.016393                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMshrMissLatency::total  7398.275362                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches7.prefetcher            8                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMisses::total            8                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        96229                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissLatency::total        96229                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches7.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher 12028.625000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.HardPFReq.avgMshrMissLatency::total 12028.625000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.misses::processor.cores7.core.data            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missLatency::processor.cores7.core.data        21645                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missLatency::total        21645                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.accesses::processor.cores7.core.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missRate::processor.cores7.core.data            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missRate::total            1                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMissLatency::processor.cores7.core.data  5411.250000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMissLatency::total  5411.250000                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMisses::processor.cores7.core.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissLatency::processor.cores7.core.data        53946                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissLatency::total        53946                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissRate::total            1                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMshrMissLatency::processor.cores7.core.data 13486.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMshrMissLatency::total 13486.500000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.hits::processor.cores7.core.data            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.accesses::processor.cores7.core.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.hits::processor.cores7.core.data         3630                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.hits::total         3630                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.misses::processor.cores7.core.data           53                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.misses::total           53                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.missLatency::processor.cores7.core.data       189477                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.missLatency::total       189477                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.accesses::processor.cores7.core.data         3683                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.accesses::total         3683                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.missRate::processor.cores7.core.data     0.014390                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.missRate::total     0.014390                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.avgMissLatency::processor.cores7.core.data  3575.037736                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.ReadReq.avgMissLatency::total  3575.037736                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.ReadReq.mshrHits::processor.cores7.core.data           14                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMisses::processor.cores7.core.data           39                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMisses::total           39                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissLatency::processor.cores7.core.data       132867                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissLatency::total       132867                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissRate::processor.cores7.core.data     0.010589                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissRate::total     0.010589                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.avgMshrMissLatency::processor.cores7.core.data  3406.846154                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.ReadReq.avgMshrMissLatency::total  3406.846154                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.hits::processor.cores7.core.data          295                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.hits::total          295                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.misses::processor.cores7.core.data           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.misses::total           22                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.missLatency::processor.cores7.core.data       288711                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.missLatency::total       288711                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.accesses::processor.cores7.core.data          317                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.accesses::total          317                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.missRate::processor.cores7.core.data     0.069401                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.missRate::total     0.069401                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.avgMissLatency::processor.cores7.core.data 13123.227273                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.avgMissLatency::total 13123.227273                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMisses::processor.cores7.core.data           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMisses::total           22                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissLatency::processor.cores7.core.data       281385                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissLatency::total       281385                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissRate::processor.cores7.core.data     0.069401                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissRate::total     0.069401                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.avgMshrMissLatency::processor.cores7.core.data 12790.227273                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.avgMshrMissLatency::total 12790.227273                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.prefetcher.demandMshrMisses           61                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfIssued           12                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUseful            4                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.accuracy     0.333333                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.coverage     0.061538                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInCache            4                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfLate            4                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfIdentified           12                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.tags.tagsInUse     6.301285                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches7.tags.totalRefs         4004                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches7.tags.sampledRefs           62                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches7.tags.avgRefs    64.580645                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches7.tags.warmupTick     64135467                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches7.tags.occupancies::cache_hierarchy.l1dcaches7.prefetcher     0.781830                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches7.tags.occupancies::processor.cores7.core.data     5.519455                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::cache_hierarchy.l1dcaches7.prefetcher     0.001527                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::processor.cores7.core.data     0.010780                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::total     0.012307                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.occupanciesTaskId::1022            6                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches7.tags.occupanciesTaskId::1024           42                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1022::0            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1024::0           42                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ratioOccsTaskId::1022     0.011719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches7.tags.ratioOccsTaskId::1024     0.082031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches7.tags.tagAccesses        32126                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches7.tags.dataAccesses        32126                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.demandHits::processor.cores0.core.inst        11071                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.demandHits::total        11071                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::processor.cores0.core.inst        11071                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::total        11071                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.demandMisses::processor.cores0.core.inst         1302                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.demandMisses::total         1302                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::processor.cores0.core.inst         1302                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::total         1302                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.demandMissLatency::processor.cores0.core.inst     73320273                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMissLatency::total     73320273                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::processor.cores0.core.inst     73320273                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::total     73320273                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandAccesses::processor.cores0.core.inst        12373                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::total        12373                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::processor.cores0.core.inst        12373                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::total        12373                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandMissRate::processor.cores0.core.inst     0.105229                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMissRate::total     0.105229                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::processor.cores0.core.inst     0.105229                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::total     0.105229                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::processor.cores0.core.inst 56313.573733                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::total 56313.573733                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::processor.cores0.core.inst 56313.573733                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::total 56313.573733                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.demandMshrHits::processor.cores0.core.inst          305                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrHits::total          305                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::processor.cores0.core.inst          305                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::total          305                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::processor.cores0.core.inst          997                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::total          997                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::processor.cores0.core.inst          997                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::total          997                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::processor.cores0.core.inst     58802805                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::total     58802805                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::processor.cores0.core.inst     58802805                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::total     58802805                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::processor.cores0.core.inst     0.080579                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::total     0.080579                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::processor.cores0.core.inst     0.080579                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::total     0.080579                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::processor.cores0.core.inst 58979.744233                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::total 58979.744233                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::processor.cores0.core.inst 58979.744233                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::total 58979.744233                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.replacements          486                       # number of replacements (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::processor.cores0.core.inst        11071                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::total        11071                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::processor.cores0.core.inst         1302                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::total         1302                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::processor.cores0.core.inst     73320273                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::total     73320273                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::processor.cores0.core.inst        12373                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::total        12373                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::processor.cores0.core.inst     0.105229                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::total     0.105229                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::processor.cores0.core.inst 56313.573733                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::total 56313.573733                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::processor.cores0.core.inst          305                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::total          305                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::processor.cores0.core.inst          997                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::total          997                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::processor.cores0.core.inst     58802805                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::total     58802805                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::processor.cores0.core.inst     0.080579                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::total     0.080579                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 58979.744233                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::total 58979.744233                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.prefetcher.demandMshrMisses          997                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.tags.tagsInUse   404.979098                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches0.tags.totalRefs        12067                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.sampledRefs          996                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.avgRefs    12.115462                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches0.tags.warmupTick        70929                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches0.tags.occupancies::processor.cores0.core.inst   404.979098                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::processor.cores0.core.inst     0.790975                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::total     0.790975                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::0          183                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::1          327                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches0.tags.tagAccesses        99980                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches0.tags.dataAccesses        99980                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.demandHits::processor.cores1.core.inst        12314                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.demandHits::total        12314                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::processor.cores1.core.inst        12314                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::total        12314                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.demandMisses::processor.cores1.core.inst           55                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.demandMisses::total           55                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::processor.cores1.core.inst           55                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::total           55                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.demandMissLatency::processor.cores1.core.inst      1951713                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMissLatency::total      1951713                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::processor.cores1.core.inst      1951713                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::total      1951713                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandAccesses::processor.cores1.core.inst        12369                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandAccesses::total        12369                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::processor.cores1.core.inst        12369                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::total        12369                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandMissRate::processor.cores1.core.inst     0.004447                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMissRate::total     0.004447                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::processor.cores1.core.inst     0.004447                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::total     0.004447                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::processor.cores1.core.inst 35485.690909                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::total 35485.690909                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::processor.cores1.core.inst 35485.690909                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::total 35485.690909                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.demandMshrHits::processor.cores1.core.inst           15                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches1.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches1.overallMshrHits::processor.cores1.core.inst           15                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches1.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::processor.cores1.core.inst           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::total           40                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::processor.cores1.core.inst           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::total           40                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::processor.cores1.core.inst      1318680                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::total      1318680                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::processor.cores1.core.inst      1318680                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::total      1318680                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::processor.cores1.core.inst     0.003234                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::total     0.003234                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::processor.cores1.core.inst     0.003234                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::total     0.003234                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::processor.cores1.core.inst        32967                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::total        32967                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::processor.cores1.core.inst        32967                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::total        32967                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::processor.cores1.core.inst        12314                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::total        12314                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::processor.cores1.core.inst           55                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::total           55                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::processor.cores1.core.inst      1951713                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::total      1951713                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::processor.cores1.core.inst        12369                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::total        12369                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::processor.cores1.core.inst     0.004447                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::total     0.004447                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::processor.cores1.core.inst 35485.690909                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::total 35485.690909                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.mshrHits::processor.cores1.core.inst           15                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::processor.cores1.core.inst           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::total           40                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::processor.cores1.core.inst      1318680                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::total      1318680                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::processor.cores1.core.inst     0.003234                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::total     0.003234                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.inst        32967                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::total        32967                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.prefetcher.demandMshrMisses           40                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.tags.tagsInUse     8.256654                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches1.tags.totalRefs        12354                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.sampledRefs           40                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.avgRefs   308.850000                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches1.tags.warmupTick     55072206                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches1.tags.occupancies::processor.cores1.core.inst     8.256654                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::processor.cores1.core.inst     0.016126                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::total     0.016126                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::0           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::1           28                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ratioOccsTaskId::1024     0.078125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches1.tags.tagAccesses        98992                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches1.tags.dataAccesses        98992                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.demandHits::processor.cores2.core.inst        11316                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches2.demandHits::total        11316                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches2.overallHits::processor.cores2.core.inst        11316                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches2.overallHits::total        11316                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches2.demandMisses::processor.cores2.core.inst           54                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches2.demandMisses::total           54                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches2.overallMisses::processor.cores2.core.inst           54                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches2.overallMisses::total           54                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches2.demandMissLatency::processor.cores2.core.inst      1176489                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMissLatency::total      1176489                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMissLatency::processor.cores2.core.inst      1176489                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMissLatency::total      1176489                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandAccesses::processor.cores2.core.inst        11370                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.demandAccesses::total        11370                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.overallAccesses::processor.cores2.core.inst        11370                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.overallAccesses::total        11370                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.demandMissRate::processor.cores2.core.inst     0.004749                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandMissRate::total     0.004749                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMissRate::processor.cores2.core.inst     0.004749                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMissRate::total     0.004749                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandAvgMissLatency::processor.cores2.core.inst 21786.833333                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches2.demandAvgMissLatency::total 21786.833333                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMissLatency::processor.cores2.core.inst 21786.833333                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMissLatency::total 21786.833333                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.demandMshrHits::processor.cores2.core.inst           12                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches2.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches2.overallMshrHits::processor.cores2.core.inst           12                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches2.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches2.demandMshrMisses::processor.cores2.core.inst           42                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches2.demandMshrMisses::total           42                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches2.overallMshrMisses::processor.cores2.core.inst           42                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches2.overallMshrMisses::total           42                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches2.demandMshrMissLatency::processor.cores2.core.inst       676323                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMshrMissLatency::total       676323                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMshrMissLatency::processor.cores2.core.inst       676323                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMshrMissLatency::total       676323                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMshrMissRate::processor.cores2.core.inst     0.003694                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandMshrMissRate::total     0.003694                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMshrMissRate::processor.cores2.core.inst     0.003694                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMshrMissRate::total     0.003694                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandAvgMshrMissLatency::processor.cores2.core.inst 16102.928571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.demandAvgMshrMissLatency::total 16102.928571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMshrMissLatency::processor.cores2.core.inst 16102.928571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMshrMissLatency::total 16102.928571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches2.ReadReq.hits::processor.cores2.core.inst        11316                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.hits::total        11316                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.misses::processor.cores2.core.inst           54                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.misses::total           54                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.missLatency::processor.cores2.core.inst      1176489                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.missLatency::total      1176489                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.accesses::processor.cores2.core.inst        11370                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches2.ReadReq.accesses::total        11370                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches2.ReadReq.missRate::processor.cores2.core.inst     0.004749                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.missRate::total     0.004749                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.avgMissLatency::processor.cores2.core.inst 21786.833333                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.avgMissLatency::total 21786.833333                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.mshrHits::processor.cores2.core.inst           12                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMisses::processor.cores2.core.inst           42                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMisses::total           42                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissLatency::processor.cores2.core.inst       676323                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissLatency::total       676323                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissRate::processor.cores2.core.inst     0.003694                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissRate::total     0.003694                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.avgMshrMissLatency::processor.cores2.core.inst 16102.928571                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.avgMshrMissLatency::total 16102.928571                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.prefetcher.demandMshrMisses           42                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches2.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.tags.tagsInUse     8.362820                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches2.tags.totalRefs        11358                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.sampledRefs           42                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.avgRefs   270.428571                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches2.tags.warmupTick     57002274                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches2.tags.occupancies::processor.cores2.core.inst     8.362820                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches2.tags.avgOccs::processor.cores2.core.inst     0.016334                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches2.tags.avgOccs::total     0.016334                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches2.tags.occupanciesTaskId::1024           42                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches2.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches2.tags.ageTaskId_1024::1           33                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches2.tags.ratioOccsTaskId::1024     0.082031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches2.tags.tagAccesses        91002                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches2.tags.dataAccesses        91002                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.demandHits::processor.cores3.core.inst        10192                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches3.demandHits::total        10192                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches3.overallHits::processor.cores3.core.inst        10192                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches3.overallHits::total        10192                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches3.demandMisses::processor.cores3.core.inst           53                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches3.demandMisses::total           53                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches3.overallMisses::processor.cores3.core.inst           53                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches3.overallMisses::total           53                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches3.demandMissLatency::processor.cores3.core.inst       823509                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMissLatency::total       823509                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMissLatency::processor.cores3.core.inst       823509                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMissLatency::total       823509                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandAccesses::processor.cores3.core.inst        10245                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.demandAccesses::total        10245                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.overallAccesses::processor.cores3.core.inst        10245                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.overallAccesses::total        10245                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.demandMissRate::processor.cores3.core.inst     0.005173                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandMissRate::total     0.005173                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMissRate::processor.cores3.core.inst     0.005173                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMissRate::total     0.005173                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandAvgMissLatency::processor.cores3.core.inst 15537.905660                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches3.demandAvgMissLatency::total 15537.905660                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMissLatency::processor.cores3.core.inst 15537.905660                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMissLatency::total 15537.905660                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.demandMshrHits::processor.cores3.core.inst           12                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches3.demandMshrHits::total           12                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches3.overallMshrHits::processor.cores3.core.inst           12                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches3.overallMshrHits::total           12                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches3.demandMshrMisses::processor.cores3.core.inst           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches3.demandMshrMisses::total           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches3.overallMshrMisses::processor.cores3.core.inst           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches3.overallMshrMisses::total           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches3.demandMshrMissLatency::processor.cores3.core.inst       356643                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMshrMissLatency::total       356643                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMshrMissLatency::processor.cores3.core.inst       356643                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMshrMissLatency::total       356643                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMshrMissRate::processor.cores3.core.inst     0.004002                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandMshrMissRate::total     0.004002                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMshrMissRate::processor.cores3.core.inst     0.004002                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMshrMissRate::total     0.004002                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandAvgMshrMissLatency::processor.cores3.core.inst  8698.609756                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.demandAvgMshrMissLatency::total  8698.609756                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMshrMissLatency::processor.cores3.core.inst  8698.609756                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMshrMissLatency::total  8698.609756                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches3.ReadReq.hits::processor.cores3.core.inst        10192                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.hits::total        10192                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.misses::processor.cores3.core.inst           53                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.misses::total           53                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.missLatency::processor.cores3.core.inst       823509                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.missLatency::total       823509                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.accesses::processor.cores3.core.inst        10245                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches3.ReadReq.accesses::total        10245                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches3.ReadReq.missRate::processor.cores3.core.inst     0.005173                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.missRate::total     0.005173                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.avgMissLatency::processor.cores3.core.inst 15537.905660                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.avgMissLatency::total 15537.905660                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.mshrHits::processor.cores3.core.inst           12                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrHits::total           12                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMisses::processor.cores3.core.inst           41                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMisses::total           41                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissLatency::processor.cores3.core.inst       356643                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissLatency::total       356643                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissRate::processor.cores3.core.inst     0.004002                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissRate::total     0.004002                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.avgMshrMissLatency::processor.cores3.core.inst  8698.609756                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.avgMshrMissLatency::total  8698.609756                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.prefetcher.demandMshrMisses           41                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches3.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.tags.tagsInUse     7.688672                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches3.tags.totalRefs        10233                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.sampledRefs           41                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.avgRefs   249.585366                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches3.tags.warmupTick     58597677                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches3.tags.occupancies::processor.cores3.core.inst     7.688672                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches3.tags.avgOccs::processor.cores3.core.inst     0.015017                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches3.tags.avgOccs::total     0.015017                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches3.tags.occupanciesTaskId::1024           41                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches3.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches3.tags.ageTaskId_1024::1           35                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches3.tags.ratioOccsTaskId::1024     0.080078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches3.tags.tagAccesses        82001                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches3.tags.dataAccesses        82001                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.demandHits::processor.cores4.core.inst         9158                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches4.demandHits::total         9158                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches4.overallHits::processor.cores4.core.inst         9158                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches4.overallHits::total         9158                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches4.demandMisses::processor.cores4.core.inst           45                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches4.demandMisses::total           45                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches4.overallMisses::processor.cores4.core.inst           45                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches4.overallMisses::total           45                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches4.demandMissLatency::processor.cores4.core.inst       347985                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandMissLatency::total       347985                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMissLatency::processor.cores4.core.inst       347985                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMissLatency::total       347985                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandAccesses::processor.cores4.core.inst         9203                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.demandAccesses::total         9203                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.overallAccesses::processor.cores4.core.inst         9203                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.overallAccesses::total         9203                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.demandMissRate::processor.cores4.core.inst     0.004890                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandMissRate::total     0.004890                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMissRate::processor.cores4.core.inst     0.004890                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMissRate::total     0.004890                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandAvgMissLatency::processor.cores4.core.inst         7733                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches4.demandAvgMissLatency::total         7733                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMissLatency::processor.cores4.core.inst         7733                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMissLatency::total         7733                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches4.demandMshrHits::processor.cores4.core.inst            4                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches4.demandMshrHits::total            4                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches4.overallMshrHits::processor.cores4.core.inst            4                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches4.overallMshrHits::total            4                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches4.demandMshrMisses::processor.cores4.core.inst           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches4.demandMshrMisses::total           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches4.overallMshrMisses::processor.cores4.core.inst           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches4.overallMshrMisses::total           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches4.demandMshrMissLatency::processor.cores4.core.inst       285714                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandMshrMissLatency::total       285714                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMshrMissLatency::processor.cores4.core.inst       285714                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMshrMissLatency::total       285714                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandMshrMissRate::processor.cores4.core.inst     0.004455                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandMshrMissRate::total     0.004455                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMshrMissRate::processor.cores4.core.inst     0.004455                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMshrMissRate::total     0.004455                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandAvgMshrMissLatency::processor.cores4.core.inst  6968.634146                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.demandAvgMshrMissLatency::total  6968.634146                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMshrMissLatency::processor.cores4.core.inst  6968.634146                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMshrMissLatency::total  6968.634146                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches4.ReadReq.hits::processor.cores4.core.inst         9158                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.hits::total         9158                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.misses::processor.cores4.core.inst           45                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.misses::total           45                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.missLatency::processor.cores4.core.inst       347985                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.missLatency::total       347985                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.accesses::processor.cores4.core.inst         9203                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches4.ReadReq.accesses::total         9203                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches4.ReadReq.missRate::processor.cores4.core.inst     0.004890                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.missRate::total     0.004890                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.avgMissLatency::processor.cores4.core.inst         7733                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.ReadReq.avgMissLatency::total         7733                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.ReadReq.mshrHits::processor.cores4.core.inst            4                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrHits::total            4                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMisses::processor.cores4.core.inst           41                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMisses::total           41                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissLatency::processor.cores4.core.inst       285714                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissLatency::total       285714                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissRate::processor.cores4.core.inst     0.004455                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissRate::total     0.004455                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.avgMshrMissLatency::processor.cores4.core.inst  6968.634146                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.ReadReq.avgMshrMissLatency::total  6968.634146                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.prefetcher.demandMshrMisses           41                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches4.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches4.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches4.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.tags.tagsInUse     7.082024                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches4.tags.totalRefs         9199                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches4.tags.sampledRefs           41                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches4.tags.avgRefs   224.365854                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches4.tags.warmupTick     59927013                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches4.tags.occupancies::processor.cores4.core.inst     7.082024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches4.tags.avgOccs::processor.cores4.core.inst     0.013832                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches4.tags.avgOccs::total     0.013832                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches4.tags.occupanciesTaskId::1024           41                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches4.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches4.tags.ageTaskId_1024::1           35                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches4.tags.ratioOccsTaskId::1024     0.080078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches4.tags.tagAccesses        73665                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches4.tags.dataAccesses        73665                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.demandHits::processor.cores5.core.inst         8714                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches5.demandHits::total         8714                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches5.overallHits::processor.cores5.core.inst         8714                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches5.overallHits::total         8714                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches5.demandMisses::processor.cores5.core.inst           46                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches5.demandMisses::total           46                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches5.overallMisses::processor.cores5.core.inst           46                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches5.overallMisses::total           46                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches5.demandMissLatency::processor.cores5.core.inst       302364                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandMissLatency::total       302364                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMissLatency::processor.cores5.core.inst       302364                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMissLatency::total       302364                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandAccesses::processor.cores5.core.inst         8760                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.demandAccesses::total         8760                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.overallAccesses::processor.cores5.core.inst         8760                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.overallAccesses::total         8760                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.demandMissRate::processor.cores5.core.inst     0.005251                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandMissRate::total     0.005251                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMissRate::processor.cores5.core.inst     0.005251                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMissRate::total     0.005251                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandAvgMissLatency::processor.cores5.core.inst  6573.130435                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches5.demandAvgMissLatency::total  6573.130435                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMissLatency::processor.cores5.core.inst  6573.130435                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMissLatency::total  6573.130435                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches5.demandMshrHits::processor.cores5.core.inst            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches5.demandMshrHits::total            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches5.overallMshrHits::processor.cores5.core.inst            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches5.overallMshrHits::total            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches5.demandMshrMisses::processor.cores5.core.inst           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches5.demandMshrMisses::total           41                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches5.overallMshrMisses::processor.cores5.core.inst           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches5.overallMshrMisses::total           41                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches5.demandMshrMissLatency::processor.cores5.core.inst       237096                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandMshrMissLatency::total       237096                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMshrMissLatency::processor.cores5.core.inst       237096                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMshrMissLatency::total       237096                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandMshrMissRate::processor.cores5.core.inst     0.004680                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandMshrMissRate::total     0.004680                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMshrMissRate::processor.cores5.core.inst     0.004680                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMshrMissRate::total     0.004680                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandAvgMshrMissLatency::processor.cores5.core.inst  5782.829268                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.demandAvgMshrMissLatency::total  5782.829268                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMshrMissLatency::processor.cores5.core.inst  5782.829268                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMshrMissLatency::total  5782.829268                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches5.ReadReq.hits::processor.cores5.core.inst         8714                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.hits::total         8714                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.misses::processor.cores5.core.inst           46                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.misses::total           46                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.missLatency::processor.cores5.core.inst       302364                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.missLatency::total       302364                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.accesses::processor.cores5.core.inst         8760                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches5.ReadReq.accesses::total         8760                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches5.ReadReq.missRate::processor.cores5.core.inst     0.005251                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.missRate::total     0.005251                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.avgMissLatency::processor.cores5.core.inst  6573.130435                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.ReadReq.avgMissLatency::total  6573.130435                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.ReadReq.mshrHits::processor.cores5.core.inst            5                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrHits::total            5                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMisses::processor.cores5.core.inst           41                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMisses::total           41                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissLatency::processor.cores5.core.inst       237096                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissLatency::total       237096                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissRate::processor.cores5.core.inst     0.004680                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissRate::total     0.004680                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.avgMshrMissLatency::processor.cores5.core.inst  5782.829268                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.ReadReq.avgMshrMissLatency::total  5782.829268                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.prefetcher.demandMshrMisses           41                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches5.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches5.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches5.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.tags.tagsInUse     6.459502                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches5.tags.totalRefs         8755                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches5.tags.sampledRefs           41                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches5.tags.avgRefs   213.536585                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches5.tags.warmupTick     61184754                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches5.tags.occupancies::processor.cores5.core.inst     6.459502                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches5.tags.avgOccs::processor.cores5.core.inst     0.012616                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches5.tags.avgOccs::total     0.012616                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches5.tags.occupanciesTaskId::1024           41                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches5.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches5.tags.ageTaskId_1024::1           35                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches5.tags.ratioOccsTaskId::1024     0.080078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches5.tags.tagAccesses        70121                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches5.tags.dataAccesses        70121                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.demandHits::processor.cores6.core.inst         6926                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches6.demandHits::total         6926                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches6.overallHits::processor.cores6.core.inst         6926                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches6.overallHits::total         6926                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches6.demandMisses::processor.cores6.core.inst           52                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches6.demandMisses::total           52                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches6.overallMisses::processor.cores6.core.inst           52                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches6.overallMisses::total           52                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches6.demandMissLatency::processor.cores6.core.inst       501831                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandMissLatency::total       501831                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMissLatency::processor.cores6.core.inst       501831                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMissLatency::total       501831                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandAccesses::processor.cores6.core.inst         6978                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.demandAccesses::total         6978                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.overallAccesses::processor.cores6.core.inst         6978                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.overallAccesses::total         6978                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.demandMissRate::processor.cores6.core.inst     0.007452                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandMissRate::total     0.007452                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMissRate::processor.cores6.core.inst     0.007452                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMissRate::total     0.007452                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandAvgMissLatency::processor.cores6.core.inst  9650.596154                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches6.demandAvgMissLatency::total  9650.596154                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMissLatency::processor.cores6.core.inst  9650.596154                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMissLatency::total  9650.596154                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches6.demandMshrHits::processor.cores6.core.inst            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches6.demandMshrHits::total            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches6.overallMshrHits::processor.cores6.core.inst            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches6.overallMshrHits::total            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches6.demandMshrMisses::processor.cores6.core.inst           46                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches6.demandMshrMisses::total           46                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches6.overallMshrMisses::processor.cores6.core.inst           46                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches6.overallMshrMisses::total           46                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches6.demandMshrMissLatency::processor.cores6.core.inst       398934                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandMshrMissLatency::total       398934                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMshrMissLatency::processor.cores6.core.inst       398934                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMshrMissLatency::total       398934                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandMshrMissRate::processor.cores6.core.inst     0.006592                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandMshrMissRate::total     0.006592                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMshrMissRate::processor.cores6.core.inst     0.006592                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMshrMissRate::total     0.006592                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandAvgMshrMissLatency::processor.cores6.core.inst  8672.478261                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.demandAvgMshrMissLatency::total  8672.478261                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMshrMissLatency::processor.cores6.core.inst  8672.478261                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMshrMissLatency::total  8672.478261                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches6.ReadReq.hits::processor.cores6.core.inst         6926                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.hits::total         6926                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.misses::processor.cores6.core.inst           52                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.misses::total           52                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.missLatency::processor.cores6.core.inst       501831                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.missLatency::total       501831                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.accesses::processor.cores6.core.inst         6978                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches6.ReadReq.accesses::total         6978                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches6.ReadReq.missRate::processor.cores6.core.inst     0.007452                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.missRate::total     0.007452                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.avgMissLatency::processor.cores6.core.inst  9650.596154                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.ReadReq.avgMissLatency::total  9650.596154                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.ReadReq.mshrHits::processor.cores6.core.inst            6                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrHits::total            6                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMisses::processor.cores6.core.inst           46                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMisses::total           46                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissLatency::processor.cores6.core.inst       398934                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissLatency::total       398934                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissRate::processor.cores6.core.inst     0.006592                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissRate::total     0.006592                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.avgMshrMissLatency::processor.cores6.core.inst  8672.478261                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.ReadReq.avgMshrMissLatency::total  8672.478261                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.prefetcher.demandMshrMisses           46                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches6.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches6.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches6.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.tags.tagsInUse     6.165405                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches6.tags.totalRefs         6972                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches6.tags.sampledRefs           46                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches6.tags.avgRefs   151.565217                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches6.tags.warmupTick     62776161                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches6.tags.occupancies::processor.cores6.core.inst     6.165405                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches6.tags.avgOccs::processor.cores6.core.inst     0.012042                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches6.tags.avgOccs::total     0.012042                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches6.tags.occupanciesTaskId::1024           46                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches6.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches6.tags.ageTaskId_1024::1           35                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches6.tags.ratioOccsTaskId::1024     0.089844                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches6.tags.tagAccesses        55870                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches6.tags.dataAccesses        55870                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.demandHits::processor.cores7.core.inst         5860                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches7.demandHits::total         5860                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches7.overallHits::processor.cores7.core.inst         5860                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches7.overallHits::total         5860                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches7.demandMisses::processor.cores7.core.inst           47                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches7.demandMisses::total           47                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches7.overallMisses::processor.cores7.core.inst           47                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches7.overallMisses::total           47                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches7.demandMissLatency::processor.cores7.core.inst       411921                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandMissLatency::total       411921                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMissLatency::processor.cores7.core.inst       411921                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMissLatency::total       411921                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandAccesses::processor.cores7.core.inst         5907                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.demandAccesses::total         5907                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.overallAccesses::processor.cores7.core.inst         5907                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.overallAccesses::total         5907                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.demandMissRate::processor.cores7.core.inst     0.007957                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandMissRate::total     0.007957                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMissRate::processor.cores7.core.inst     0.007957                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMissRate::total     0.007957                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandAvgMissLatency::processor.cores7.core.inst  8764.276596                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches7.demandAvgMissLatency::total  8764.276596                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMissLatency::processor.cores7.core.inst  8764.276596                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMissLatency::total  8764.276596                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches7.demandMshrHits::processor.cores7.core.inst            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches7.demandMshrHits::total            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches7.overallMshrHits::processor.cores7.core.inst            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches7.overallMshrHits::total            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches7.demandMshrMisses::processor.cores7.core.inst           42                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches7.demandMshrMisses::total           42                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches7.overallMshrMisses::processor.cores7.core.inst           42                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches7.overallMshrMisses::total           42                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches7.demandMshrMissLatency::processor.cores7.core.inst       331668                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandMshrMissLatency::total       331668                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMshrMissLatency::processor.cores7.core.inst       331668                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMshrMissLatency::total       331668                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandMshrMissRate::processor.cores7.core.inst     0.007110                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandMshrMissRate::total     0.007110                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMshrMissRate::processor.cores7.core.inst     0.007110                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMshrMissRate::total     0.007110                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandAvgMshrMissLatency::processor.cores7.core.inst  7896.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.demandAvgMshrMissLatency::total  7896.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMshrMissLatency::processor.cores7.core.inst  7896.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMshrMissLatency::total  7896.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches7.ReadReq.hits::processor.cores7.core.inst         5860                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.hits::total         5860                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.misses::processor.cores7.core.inst           47                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.misses::total           47                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.missLatency::processor.cores7.core.inst       411921                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.missLatency::total       411921                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.accesses::processor.cores7.core.inst         5907                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches7.ReadReq.accesses::total         5907                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches7.ReadReq.missRate::processor.cores7.core.inst     0.007957                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.missRate::total     0.007957                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.avgMissLatency::processor.cores7.core.inst  8764.276596                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.ReadReq.avgMissLatency::total  8764.276596                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.ReadReq.mshrHits::processor.cores7.core.inst            5                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrHits::total            5                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMisses::processor.cores7.core.inst           42                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMisses::total           42                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissLatency::processor.cores7.core.inst       331668                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissLatency::total       331668                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissRate::processor.cores7.core.inst     0.007110                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissRate::total     0.007110                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.avgMshrMissLatency::processor.cores7.core.inst  7896.857143                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.ReadReq.avgMshrMissLatency::total  7896.857143                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.prefetcher.demandMshrMisses           42                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches7.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches7.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches7.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.tags.tagsInUse     5.178064                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches7.tags.totalRefs         5902                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches7.tags.sampledRefs           42                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches7.tags.avgRefs   140.523810                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches7.tags.warmupTick     64132137                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches7.tags.occupancies::processor.cores7.core.inst     5.178064                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches7.tags.avgOccs::processor.cores7.core.inst     0.010113                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches7.tags.avgOccs::total     0.010113                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches7.tags.occupanciesTaskId::1024           42                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches7.tags.ageTaskId_1024::0           42                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches7.tags.ratioOccsTaskId::1024     0.082031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches7.tags.tagAccesses        47298                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches7.tags.dataAccesses        47298                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.transDist::ReadResp         1951                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WritebackDirty           79                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::CleanEvict          525                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::HardPFReq          212                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeReq           86                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeResp           86                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExReq          446                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExResp          446                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadSharedReq         1952                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2479                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         1485                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           80                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           73                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches2.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           84                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches2.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           83                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches3.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           82                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches3.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           83                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches4.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           82                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches4.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           83                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches5.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           82                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches5.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           83                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches6.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           92                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches6.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           89                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches7.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           84                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches7.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port           86                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount::total         5130                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port        63744                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port        47744                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2560                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          576                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches2.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2688                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches2.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          704                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches3.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2624                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches3.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          576                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches4.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2624                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches4.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          576                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches5.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2624                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches5.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches6.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2944                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches6.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          768                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches7.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2688                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches7.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          832                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize::total       135040                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.snoops                653                       # Total snoops (Count)
board.cache_hierarchy.l2bus.snoopTraffic        23424                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2bus.snoopFanout::samples         2696                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::mean     0.710682                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::stdev     1.570641                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::0         1945     72.14%     72.14% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::1          401     14.87%     87.02% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::2           74      2.74%     89.76% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::3           57      2.11%     91.88% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::4           56      2.08%     93.95% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::5           57      2.11%     96.07% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::6           55      2.04%     98.11% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::7           51      1.89%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::8            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::9            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::10            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::11            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::17            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::18            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::19            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::20            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::21            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::22            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::23            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::24            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::25            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::26            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::27            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::28            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::29            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::30            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::31            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::32            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::max_value            7                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::total         2696                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.reqLayer0.occupancy      1084550                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer0.occupancy       995662                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer1.occupancy       681314                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer12.occupancy        41290                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer12.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer13.occupancy        66929                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer13.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer16.occupancy        41291                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer16.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer17.occupancy        66600                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer17.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer20.occupancy        41289                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer20.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer21.occupancy        65599                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer21.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer24.occupancy        46283                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer24.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer25.occupancy        68264                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer25.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer28.occupancy        41958                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer28.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer29.occupancy        66592                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer29.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer4.occupancy        40287                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer5.occupancy        58602                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer8.occupancy        42618                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer8.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer9.occupancy        65598                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.snoop_filter.totRequests         3088                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleRequests          915                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiRequests          439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.totSnoops            1                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher           22                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores0.core.inst           44                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores0.core.data           64                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores1.core.inst           20                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores1.core.data            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores2.core.inst           34                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores2.core.data            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores3.core.inst           38                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores3.core.data            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores4.core.inst           39                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores4.core.data            3                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores5.core.inst           40                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores5.core.data            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores6.core.inst           42                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores6.core.data            6                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores7.core.inst           40                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores7.core.data            6                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::total          414                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher           22                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores0.core.inst           44                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores0.core.data           64                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores1.core.inst           20                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores1.core.data            3                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores2.core.inst           34                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores2.core.data            4                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores3.core.inst           38                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores3.core.data            3                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores4.core.inst           39                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores4.core.data            3                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores5.core.inst           40                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores5.core.data            4                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores6.core.inst           42                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores6.core.data            6                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores7.core.inst           40                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores7.core.data            6                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::total          414                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher          105                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores0.core.inst          953                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores0.core.data          476                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores1.core.inst           20                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores1.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores2.core.inst            8                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores2.core.data            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores3.core.inst            3                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores3.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores4.core.inst            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores4.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores5.core.inst            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores5.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores6.core.inst            4                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores6.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores7.core.inst            2                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores7.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::total         1618                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher          105                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores0.core.inst          953                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores0.core.data          476                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores1.core.inst           20                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores1.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores2.core.inst            8                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores2.core.data            7                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores3.core.inst            3                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores3.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores4.core.inst            2                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores4.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores5.core.inst            1                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores5.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores6.core.inst            4                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores6.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores7.core.inst            2                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores7.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::total         1618                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher      9258707                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77922                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores0.core.inst     57966975                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores0.core.data     31396239                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores1.core.inst      1207791                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores1.core.data       414918                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores2.core.inst       508491                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores2.core.data       423909                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores3.core.inst       173826                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores3.core.data       345321                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores4.core.inst        98901                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores4.core.data       319014                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores5.core.inst        44955                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores5.core.data       333666                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores6.core.inst       196470                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores6.core.data       349650                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores7.core.inst       142191                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores7.core.data       303696                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::total    103562642                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher      9258707                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77922                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores0.core.inst     57966975                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores0.core.data     31396239                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores1.core.inst      1207791                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores1.core.data       414918                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores2.core.inst       508491                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores2.core.data       423909                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores3.core.inst       173826                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores3.core.data       345321                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores4.core.inst        98901                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores4.core.data       319014                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores5.core.inst        44955                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores5.core.data       333666                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores6.core.inst       196470                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores6.core.data       349650                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores7.core.inst       142191                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores7.core.data       303696                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::total    103562642                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher          127                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores0.core.inst          997                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores0.core.data          540                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores1.core.inst           40                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores1.core.data            9                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores2.core.inst           42                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores2.core.data           11                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores3.core.inst           41                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores3.core.data            9                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores4.core.inst           41                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores4.core.data            9                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores5.core.inst           41                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores5.core.data           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores6.core.inst           46                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores6.core.data           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores7.core.inst           42                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores7.core.data           12                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::total         2032                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher          127                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores0.core.inst          997                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores0.core.data          540                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores1.core.inst           40                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores1.core.data            9                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores2.core.inst           42                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores2.core.data           11                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores3.core.inst           41                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores3.core.data            9                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores4.core.inst           41                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores4.core.data            9                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores5.core.inst           41                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores5.core.data           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores6.core.inst           46                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores6.core.data           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores7.core.inst           42                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores7.core.data           12                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::total         2032                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.826772                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores0.core.inst     0.955868                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores0.core.data     0.881481                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores1.core.inst     0.500000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores1.core.data     0.666667                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores2.core.inst     0.190476                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores2.core.data     0.636364                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores3.core.inst     0.073171                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores3.core.data     0.666667                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores4.core.inst     0.048780                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores4.core.data     0.666667                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores5.core.inst     0.024390                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores5.core.data     0.600000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores6.core.inst     0.086957                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores6.core.data     0.500000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores7.core.inst     0.047619                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores7.core.data     0.500000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::total     0.796260                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.826772                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores0.core.inst     0.955868                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores0.core.data     0.881481                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores1.core.inst     0.500000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores1.core.data     0.666667                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores2.core.inst     0.190476                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores2.core.data     0.636364                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores3.core.inst     0.073171                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores3.core.data     0.666667                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores4.core.inst     0.048780                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores4.core.data     0.666667                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores5.core.inst     0.024390                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores5.core.data     0.600000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores6.core.inst     0.086957                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores6.core.data     0.500000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores7.core.inst     0.047619                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores7.core.data     0.500000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::total     0.796260                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 88178.161905                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77922                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores0.core.inst 60825.786988                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores0.core.data 65958.485294                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores1.core.inst 60389.550000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores1.core.data        69153                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores2.core.inst 63561.375000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores2.core.data 60558.428571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores3.core.inst        57942                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores3.core.data 57553.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores4.core.inst 49450.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores4.core.data        53169                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores5.core.inst        44955                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores5.core.data        55611                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores6.core.inst 49117.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores6.core.data        58275                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores7.core.inst 71095.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores7.core.data        50616                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::total 64006.577256                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 88178.161905                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77922                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores0.core.inst 60825.786988                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores0.core.data 65958.485294                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores1.core.inst 60389.550000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores1.core.data        69153                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores2.core.inst 63561.375000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores2.core.data 60558.428571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores3.core.inst        57942                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores3.core.data 57553.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores4.core.inst 49450.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores4.core.data        53169                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores5.core.inst        44955                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores5.core.data        55611                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores6.core.inst 49117.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores6.core.data        58275                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores7.core.inst 71095.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores7.core.data        50616                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::total 64006.577256                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher           28                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores0.core.inst            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores0.core.data            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores1.core.inst            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores2.core.inst            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores3.core.inst            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores4.core.inst            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores5.core.inst            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores6.core.inst            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::total           37                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher           28                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores0.core.inst            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores0.core.data            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores1.core.inst            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores2.core.inst            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores3.core.inst            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores4.core.inst            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores5.core.inst            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores6.core.inst            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::total           37                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher           77                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores0.core.inst          952                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores0.core.data          475                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores1.core.inst           19                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores1.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores2.core.inst            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores2.core.data            7                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores3.core.inst            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores3.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores4.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores4.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores5.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores6.core.inst            3                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores6.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores7.core.inst            2                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores7.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::total         1581                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher           77                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l2cache.prefetcher          122                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores0.core.inst          952                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores0.core.data          475                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores1.core.inst           19                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores1.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores2.core.inst            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores2.core.data            7                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores3.core.inst            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores3.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores4.core.inst            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores4.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores5.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores6.core.inst            3                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores6.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores7.core.inst            2                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores7.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::total         1703                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6721595                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77589                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores0.core.inst     57632643                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores0.core.data     31234401                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores1.core.inst      1178154                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores1.core.data       412920                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores2.core.inst       424575                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores2.core.data       421578                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores3.core.inst       127872                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores3.core.data       343323                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores4.core.inst        50283                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores4.core.data       317016                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores5.core.data       331668                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores6.core.inst       150849                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores6.core.data       347652                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores7.core.inst       141525                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores7.core.data       301698                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::total    100215341                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6721595                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77589                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l2cache.prefetcher      9762082                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores0.core.inst     57632643                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores0.core.data     31234401                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores1.core.inst      1178154                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores1.core.data       412920                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores2.core.inst       424575                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores2.core.data       421578                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores3.core.inst       127872                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores3.core.data       343323                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores4.core.inst        50283                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores4.core.data       317016                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores5.core.data       331668                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores6.core.inst       150849                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores6.core.data       347652                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores7.core.inst       141525                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores7.core.data       301698                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::total    109977423                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.606299                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores0.core.inst     0.954865                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores0.core.data     0.879630                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores1.core.inst     0.475000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores1.core.data     0.666667                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores2.core.inst     0.142857                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores2.core.data     0.636364                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores3.core.inst     0.048780                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores3.core.data     0.666667                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores4.core.inst     0.024390                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores4.core.data     0.666667                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores5.core.data     0.600000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores6.core.inst     0.065217                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores6.core.data     0.500000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores7.core.inst     0.047619                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores7.core.data     0.500000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::total     0.778051                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.606299                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores0.core.inst     0.954865                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores0.core.data     0.879630                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores1.core.inst     0.475000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores1.core.data     0.666667                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores2.core.inst     0.142857                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores2.core.data     0.636364                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores3.core.inst     0.048780                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores3.core.data     0.666667                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores4.core.inst     0.024390                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores4.core.data     0.666667                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores5.core.data     0.600000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores6.core.inst     0.065217                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores6.core.data     0.500000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores7.core.inst     0.047619                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores7.core.data     0.500000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::total     0.838091                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 87293.441558                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77589                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores0.core.inst 60538.490546                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores0.core.data 65756.633684                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores1.core.inst 62008.105263                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores1.core.data        68820                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores2.core.inst 70762.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores2.core.data 60225.428571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores3.core.inst        63936                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores3.core.data 57220.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores4.core.inst        50283                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores4.core.data        52836                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores5.core.data        55278                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores6.core.inst        50283                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores6.core.data        57942                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores7.core.inst 70762.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores7.core.data        50283                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::total 63387.312460                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 87293.441558                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77589                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 80017.065574                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores0.core.inst 60538.490546                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores0.core.data 65756.633684                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores1.core.inst 62008.105263                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores1.core.data        68820                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores2.core.inst 70762.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores2.core.data 60225.428571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores3.core.inst        63936                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores3.core.data 57220.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores4.core.inst        50283                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores4.core.data        52836                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores5.core.data        55278                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores6.core.inst        50283                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores6.core.data        57942                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores7.core.inst 70762.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores7.core.data        50283                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::total 64578.639460                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::cache_hierarchy.l2cache.prefetcher          122                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::total          122                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::cache_hierarchy.l2cache.prefetcher      9762082                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::total      9762082                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 80017.065574                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::total 80017.065574                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores0.core.data           43                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::total           43                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores0.core.data          295                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores1.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores2.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores3.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores4.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores5.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores6.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores7.core.data            5                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::total          330                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores0.core.data     18329652                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores1.core.data       293373                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores2.core.data       295371                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores3.core.data       294705                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores4.core.data       268398                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores5.core.data       283050                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores6.core.data       299034                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores7.core.data       253080                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::total     20316663                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores0.core.data          338                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores1.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores2.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores3.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores4.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores5.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores6.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores7.core.data            5                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::total          373                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores0.core.data     0.872781                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores1.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores2.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores3.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores4.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores5.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores6.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores7.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::total     0.884718                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores0.core.data 62134.413559                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores1.core.data 58674.600000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores2.core.data 59074.200000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores3.core.data        58941                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores4.core.data 53679.600000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores5.core.data        56610                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores6.core.data 59806.800000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores7.core.data        50616                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::total 61565.645455                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores0.core.data          295                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores1.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores2.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores3.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores4.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores5.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores6.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores7.core.data            5                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::total          330                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores0.core.data     18231417                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores1.core.data       291708                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores2.core.data       293706                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores3.core.data       293040                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores4.core.data       266733                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores5.core.data       281385                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores6.core.data       297369                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores7.core.data       251415                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::total     20206773                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.872781                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::total     0.884718                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 61801.413559                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 58341.600000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data 58741.200000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data        58608                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores4.core.data 53346.600000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores5.core.data        56277                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores6.core.data 59473.800000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores7.core.data        50283                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::total 61232.645455                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher           22                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores0.core.inst           44                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores0.core.data           21                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores1.core.inst           20                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores1.core.data            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores2.core.inst           34                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores2.core.data            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores3.core.inst           38                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores3.core.data            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores4.core.inst           39                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores4.core.data            3                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores5.core.inst           40                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores5.core.data            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores6.core.inst           42                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores6.core.data            6                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores7.core.inst           40                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores7.core.data            6                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::total          371                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher          105                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores0.core.inst          953                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores0.core.data          181                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores1.core.inst           20                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores1.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores2.core.inst            8                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores2.core.data            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores3.core.inst            3                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores3.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores4.core.inst            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores4.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores5.core.inst            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores5.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores6.core.inst            4                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores6.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores7.core.inst            2                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores7.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::total         1288                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher      9258707                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches7.prefetcher        77922                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores0.core.inst     57966975                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores0.core.data     13066587                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores1.core.inst      1207791                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores1.core.data       121545                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores2.core.inst       508491                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores2.core.data       128538                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores3.core.inst       173826                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores3.core.data        50616                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores4.core.inst        98901                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores4.core.data        50616                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores5.core.inst        44955                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores5.core.data        50616                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores6.core.inst       196470                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores6.core.data        50616                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores7.core.inst       142191                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores7.core.data        50616                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::total     83245979                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher          127                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches5.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores0.core.inst          997                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores0.core.data          202                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores1.core.inst           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores1.core.data            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores2.core.inst           42                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores2.core.data            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores3.core.inst           41                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores3.core.data            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores4.core.inst           41                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores4.core.data            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores5.core.inst           41                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores5.core.data            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores6.core.inst           46                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores6.core.data            7                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores7.core.inst           42                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores7.core.data            7                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::total         1659                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.826772                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.955868                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores0.core.data     0.896040                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores1.core.inst     0.500000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores1.core.data     0.250000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores2.core.inst     0.190476                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores2.core.data     0.333333                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores3.core.inst     0.073171                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores3.core.data     0.250000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores4.core.inst     0.048780                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores4.core.data     0.250000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores5.core.inst     0.024390                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores5.core.data     0.200000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores6.core.inst     0.086957                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores6.core.data     0.142857                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores7.core.inst     0.047619                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores7.core.data     0.142857                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::total     0.776371                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 88178.161905                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77922                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 60825.786988                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 72191.088398                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 60389.550000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data       121545                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 63561.375000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores2.core.data        64269                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst        57942                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores3.core.data        50616                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores4.core.inst 49450.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores4.core.data        50616                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores5.core.inst        44955                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores5.core.data        50616                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores6.core.inst 49117.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores6.core.data        50616                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores7.core.inst 71095.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores7.core.data        50616                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::total 64631.971273                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher           28                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores0.core.inst            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores0.core.data            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores1.core.inst            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores2.core.inst            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores3.core.inst            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores4.core.inst            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores5.core.inst            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores6.core.inst            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::total           37                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher           77                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst          952                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores0.core.data          180                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst           19                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores1.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores2.core.inst            6                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores2.core.data            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores3.core.inst            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores3.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores4.core.inst            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores4.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores5.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores6.core.inst            3                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores6.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores7.core.inst            2                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores7.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::total         1251                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher      6721595                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77589                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     57632643                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     13002984                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst      1178154                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data       121212                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.inst       424575                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.data       127872                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.inst       127872                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.data        50283                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.inst        50283                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.data        50283                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.data        50283                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores6.core.inst       150849                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores6.core.data        50283                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.inst       141525                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.data        50283                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::total     80008568                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.606299                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches7.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.954865                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.891089                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst     0.475000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.250000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores2.core.inst     0.142857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores2.core.data     0.333333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores3.core.inst     0.048780                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores3.core.data     0.250000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores4.core.inst     0.024390                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores4.core.data     0.250000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores5.core.data     0.200000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores6.core.inst     0.065217                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores6.core.data     0.142857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores7.core.inst     0.047619                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores7.core.data     0.142857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::total     0.754069                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 87293.441558                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        77589                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 60538.490546                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 72238.800000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 62008.105263                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data       121212                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.inst 70762.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.data        63936                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.inst        63936                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.data        50283                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.inst        50283                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.data        50283                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.data        50283                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores6.core.inst        50283                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores6.core.data        50283                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.inst 70762.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.data        50283                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::total 63955.689848                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores0.core.data           10                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores6.core.data            1                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::total           11                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores0.core.data           10                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores6.core.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::total           11                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::writebacks           79                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::total           79                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::writebacks           79                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::total           79                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.prefetcher.demandMshrMisses         1581                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIssued          180                       # number of hwpf issued (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUseful           70                       # number of useful prefetch (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2cache.prefetcher.accuracy     0.388889                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.coverage     0.042399                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInCache           34                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInMSHR           24                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2cache.prefetcher.pfLate           58                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIdentified          272                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2cache.prefetcher.pfBufferHit           55                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedDemand           22                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2cache.prefetcher.pfSpanPage           16                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.tags.tagsInUse   920.717098                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2cache.tags.totalRefs         2728                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.sampledRefs         1702                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.avgRefs     1.602820                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2cache.tags.warmupTick        70263                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher    45.456508                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches7.prefetcher     0.101336                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l2cache.prefetcher    76.055426                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores0.core.inst   542.382992                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores0.core.data   242.248141                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores1.core.inst     4.653367                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores1.core.data     1.360617                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores2.core.inst     1.202970                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores2.core.data     1.464106                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores3.core.inst     0.398626                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores3.core.data     1.133162                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores4.core.inst     0.121914                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores4.core.data     1.043287                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores5.core.data     0.957650                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores6.core.inst     0.282497                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores6.core.data     0.849340                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores7.core.inst     0.247016                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores7.core.data     0.758144                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.000173                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches7.prefetcher     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l2cache.prefetcher     0.000290                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores0.core.inst     0.002069                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores0.core.data     0.000924                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores1.core.inst     0.000018                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores1.core.data     0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores2.core.inst     0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores2.core.data     0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores3.core.inst     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores3.core.data     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores4.core.inst     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores4.core.data     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores5.core.data     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores6.core.inst     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores6.core.data     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores7.core.inst     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores7.core.data     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::total     0.003512                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1022          200                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1024         1502                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::1          199                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::0          196                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::1         1306                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1022     0.000763                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1024     0.005730                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.tagAccesses        44006                       # Number of tag accesses (Count)
board.cache_hierarchy.l2cache.tags.dataAccesses        44006                       # Number of data accesses (Count)
board.cache_hierarchy.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.transDist::ReadResp         1372                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::HardPFReq          118                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::UpgradeReq           75                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExReq          331                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExResp          330                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadSharedReq         1373                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.cache_hierarchy.cc_l3cache.cpu_side_port         3481                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.cache_hierarchy.cc_l3cache.cpu_side_port       108928                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.snoops                194                       # Total snoops (Count)
board.cache_hierarchy.l3bus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3bus.snoopFanout::samples         1897                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::mean     0.000527                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::stdev     0.022960                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::0         1896     99.95%     99.95% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::1            1      0.05%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::total         1897                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.reqLayer0.occupancy       571070                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.respLayer0.occupancy      1700298                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.snoop_filter.totRequests         1779                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleRequests           76                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.totSnoops            1                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp         1399                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq           75                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq          324                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp          323                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq         1399                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.cc_l3cache.mem_side_port::board.memory.mem_ctrl.port         3520                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.cc_l3cache.mem_side_port::total         3520                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total         3520                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.cc_l3cache.mem_side_port::board.memory.mem_ctrl.port       110208                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.cc_l3cache.mem_side_port::total       110208                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total       110208                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                76                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples         1798                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0         1798    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total         1798                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy       574764                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer9.occupancy      1432375                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests         1798                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests           76                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.cc_l3cache.prefetcher::samples        65.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches0.prefetcher::samples        65.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches7.prefetcher::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2cache.prefetcher::samples       101.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples       951.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples       463.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.inst::samples        19.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.data::samples         7.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores4.core.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores4.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores5.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores6.core.inst::samples         3.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores6.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores7.core.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores7.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000604176                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           3255                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                   1722                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                 1722                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  2.54                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6             1722                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                895                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                438                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                160                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                 64                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                 34                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                 24                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                 21                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                 15                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                 14                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                 12                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                12                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 7                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 7                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 5                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 5                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 5                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys             110208                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         1496809033.43157363                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                 73566360                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 42721.46                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.cc_l3cache.prefetcher         4160                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches0.prefetcher         4160                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches7.prefetcher           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2cache.prefetcher         6464                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst        60864                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data        29632                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.inst         1216                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.inst          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.data          448                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.inst          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores4.core.inst           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores4.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores5.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores6.core.inst          192                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores6.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores7.core.inst          128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores7.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.cc_l3cache.prefetcher 56499760.263096563518                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches0.prefetcher 56499760.263096563518                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches7.prefetcher 869227.080970716313                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2cache.prefetcher 87791935.178042352200                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 826634954.003151178360                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 402452138.489441633224                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.inst 16515314.538443610072                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.data 5215362.485824298114                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.inst 5215362.485824298114                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.data 6084589.566795013845                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.inst 1738454.161941432627                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.data 5215362.485824298114                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores4.core.inst 869227.080970716313                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores4.core.data 5215362.485824298114                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores5.core.data 5215362.485824298114                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores6.core.inst 2607681.242912149057                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores6.core.data 5215362.485824298114                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores7.core.inst 1738454.161941432627                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores7.core.data 5215362.485824298114                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.cc_l3cache.prefetcher           65                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches0.prefetcher           65                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2cache.prefetcher          101                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst          951                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data          463                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.inst           19                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.inst            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.data            7                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.inst            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores4.core.inst            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores4.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores5.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores6.core.inst            3                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores6.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores7.core.inst            2                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores7.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.cc_l3cache.prefetcher      4763156                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches0.prefetcher      4461936                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches7.prefetcher        46250                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2cache.prefetcher      6089998                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst     27683424                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data     16569362                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.inst       580331                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.data       224031                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.inst       236255                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.data       201014                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.inst        65000                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.data       154088                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores4.core.inst        18750                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores4.core.data       128114                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores5.core.data       142587                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores6.core.inst        56250                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores6.core.data       158422                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores7.core.inst        78750                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores7.core.data       112500                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.cc_l3cache.prefetcher     73279.32                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches0.prefetcher     68645.17                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches7.prefetcher     46250.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2cache.prefetcher     60297.01                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     29109.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     35786.96                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.inst     30543.74                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.data     37338.50                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.inst     39375.83                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.data     28716.29                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.inst     32500.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.data     25681.33                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores4.core.inst     18750.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores4.core.data     21352.33                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores5.core.data     23764.50                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores6.core.inst     18750.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores6.core.data     26403.67                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores7.core.inst     39375.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores7.core.data     18750.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.cc_l3cache.prefetcher         4160                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches0.prefetcher         4160                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches7.prefetcher           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2cache.prefetcher         6464                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst        60864                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data        29632                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.inst         1216                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.inst          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.data          448                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.inst          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores4.core.inst           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores4.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores5.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores6.core.inst          192                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores6.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores7.core.inst          128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores7.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total       110208                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst        60864                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores1.core.inst         1216                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores2.core.inst          384                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores3.core.inst          128                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores4.core.inst           64                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores6.core.inst          192                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores7.core.inst          128                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        62976                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.cc_l3cache.prefetcher           65                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches0.prefetcher           65                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches7.prefetcher            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2cache.prefetcher          101                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst          951                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data          463                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.inst           19                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.inst            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.data            7                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.inst            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores4.core.inst            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores4.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores5.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores6.core.inst            3                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores6.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores7.core.inst            2                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores7.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         1722                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.cc_l3cache.prefetcher     56499760                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches0.prefetcher     56499760                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches7.prefetcher       869227                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2cache.prefetcher     87791935                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst    826634954                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data    402452138                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.inst     16515315                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data      5215362                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.inst      5215362                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.data      6084590                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.inst      1738454                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.data      5215362                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores4.core.inst       869227                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores4.core.data      5215362                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores5.core.data      5215362                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores6.core.inst      2607681                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores6.core.data      5215362                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores7.core.inst      1738454                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores7.core.data      5215362                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   1496809033                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst    826634954                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores1.core.inst     16515315                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores2.core.inst      5215362                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores3.core.inst      1738454                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores4.core.inst       869227                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores6.core.inst      2607681                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores7.core.inst      1738454                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total    855319448                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.cc_l3cache.prefetcher     56499760                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches0.prefetcher     56499760                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches7.prefetcher       869227                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2cache.prefetcher     87791935                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst    826634954                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data    402452138                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.inst     16515315                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data      5215362                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.inst      5215362                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.data      6084590                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.inst      1738454                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.data      5215362                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores4.core.inst       869227                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores4.core.data      5215362                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores5.core.data      5215362                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores6.core.inst      2607681                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores6.core.data      5215362                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores7.core.inst      1738454                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores7.core.data      5215362                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   1496809033                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts            1722                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0          243                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           82                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2          112                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3           57                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4           80                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5           40                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           83                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7          261                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8          147                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9           61                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10           67                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11           47                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12           38                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           38                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14          156                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15          210                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat           29482718                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          8610000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      61770218                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           17121.21                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      35871.21                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits           1317                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        76.48                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples          394                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   274.680203                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   169.564903                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   292.153197                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127          151     38.32%     38.32% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           93     23.60%     61.93% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           52     13.20%     75.13% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511           29      7.36%     82.49% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639           17      4.31%     86.80% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767            6      1.52%     88.32% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895           11      2.79%     91.12% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            4      1.02%     92.13% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           31      7.87%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total          394                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead       110208                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        1496.809033                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              11.69                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead          11.69                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          76.48                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy      1627920                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy       850080                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy      6840120                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 5531760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy     33144930                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy       361920                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy     48356730                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   656.765301                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE       595507                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF      2340000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     70693124                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy      1263780                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy       645150                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy      5454960                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 5531760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy     28147740                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy      4570080                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy     45613470                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   619.507240                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE     11621172                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF      2340000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     59667459                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles          221108                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              3.843084                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.260208                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded         136159                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded          460                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued        136070                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued          384                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined        34588                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined        46244                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved          160                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples       139572                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     0.974909                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     1.847237                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0        96308     69.00%     69.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1        11452      8.21%     77.21% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2         9986      7.15%     84.36% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3         6063      4.34%     88.71% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4         5002      3.58%     92.29% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::5         3801      2.72%     95.01% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::6         2996      2.15%     97.16% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::7         2244      1.61%     98.77% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::8         1720      1.23%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total       139572                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu         1694     42.06%     42.06% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0      0.00%     42.06% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%     42.06% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     42.06% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     42.06% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     42.06% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%     42.06% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%     42.06% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%     42.06% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%     42.06% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%     42.06% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%     42.06% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%     42.06% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu           29      0.72%     42.78% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%     42.78% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            1      0.02%     42.80% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            9      0.22%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%     43.02% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead          869     21.57%     64.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite          307      7.62%     72.22% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead         1039     25.79%     98.01% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite           80      1.99%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass         1684      1.24%      1.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu        89578     65.83%     67.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult          119      0.09%     67.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv           56      0.04%     67.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd          768      0.56%     67.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt            0      0.00%     67.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     67.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu          361      0.27%     68.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt          156      0.11%     68.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc          491      0.36%     68.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd         1125      0.83%     69.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt         2000      1.47%     70.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult          125      0.09%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead        17710     13.02%     83.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite         7712      5.67%     89.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead        10756      7.90%     97.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite         3429      2.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total       136070                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        0.615401                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy               4028                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.029602                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads       375620                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites       158829                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses       113321                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads        40504                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites        12421                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses        11555                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses       117589                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses        20825                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts         2133                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled            598                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles          81536                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads        21458                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores        12163                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads         2080                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores          997                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return         1065      6.80%      6.80% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect         1172      7.49%     14.29% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect          213      1.36%     15.65% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond        11725     74.89%     90.54% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond          981      6.27%     96.81% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     96.81% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond          500      3.19%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total        15656                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return          494      7.43%      7.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect          688     10.35%     17.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect          122      1.83%     19.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond         4406     66.27%     85.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond          550      8.27%     94.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     94.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond          389      5.85%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total         6649                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            1      0.07%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect          296     20.83%     20.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect           63      4.43%     25.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond          770     54.19%     79.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond          199     14.00%     93.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     93.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond           92      6.47%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total         1421                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return          571      6.34%      6.34% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect          484      5.37%     11.72% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect           91      1.01%     12.73% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond         7317     81.25%     93.98% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond          431      4.79%     98.77% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     98.77% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond          111      1.23%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total         9005                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect          165     15.25%     15.25% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect           60      5.55%     20.79% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond          682     63.03%     83.83% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond          101      9.33%     93.16% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.16% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond           74      6.84%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total         1082                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget         9083     58.02%     58.02% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB         5422     34.63%     92.65% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS         1065      6.80%     99.45% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect           86      0.55%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total        15656                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch         1324     93.83%     93.83% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return           83      5.88%     99.72% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            1      0.07%     99.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            3      0.21%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total         1411                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted        11725                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken         4923                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect         1421                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss          638                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted         1342                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted           79                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups        15656                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates         1186                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits         6811                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.435041                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted          925                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups          713                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits           86                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses          627                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return         1065      6.80%      6.80% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect         1172      7.49%     14.29% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect          213      1.36%     15.65% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond        11725     74.89%     90.54% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond          981      6.27%     96.81% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     96.81% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond          500      3.19%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total        15656                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return         1036     11.71%     11.71% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect          459      5.19%     16.90% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect          213      2.41%     19.31% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond         6326     71.52%     90.83% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond          311      3.52%     94.35% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     94.35% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond          500      5.65%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total         8845                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect          296     24.96%     24.96% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%     24.96% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond          691     58.26%     83.22% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond          199     16.78%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total         1186                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect          296     24.96%     24.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     24.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond          691     58.26%     83.22% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond          199     16.78%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total         1186                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups          713                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits           86                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses          627                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords          155                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords          868                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes         1879                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops         1875                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes         1304                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used          571                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct          571                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.commit.commitSquashedInsts        32557                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls          300                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts         1009                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples       134665                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.757621                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     1.755995                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0       106794     79.30%     79.30% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1         5693      4.23%     83.53% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2         2706      2.01%     85.54% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3         2769      2.06%     87.60% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4        11833      8.79%     96.38% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::5          665      0.49%     96.88% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::6          642      0.48%     97.35% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::7          400      0.30%     97.65% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::8         3163      2.35%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total       134665                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars          200                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls          575                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass          740      0.73%      0.73% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu        69811     68.43%     69.15% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult          101      0.10%     69.25% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv           49      0.05%     69.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd          693      0.68%     69.98% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            0      0.00%     69.98% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt            0      0.00%     69.98% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     69.98% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.98% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            0      0.00%     69.98% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc            0      0.00%     69.98% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     69.98% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     69.98% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.98% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu          302      0.30%     70.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     70.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt          156      0.15%     70.43% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc          456      0.45%     70.87% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     70.87% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.87% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     70.87% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     70.87% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.87% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     70.87% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     70.87% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd         1125      1.10%     71.98% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.98% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.98% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt         2000      1.96%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult          125      0.12%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     74.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead        14419     14.13%     88.19% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite         6118      6.00%     94.19% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead         2659      2.61%     96.79% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite         3271      3.21%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total       102025                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples         3163                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts        57534                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps       102025                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP        57534                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP       102025                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     3.843084                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.260208                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs        26467                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts        11213                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts        95641                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts        17078                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts         9389                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass          740      0.73%      0.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu        69811     68.43%     69.15% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult          101      0.10%     69.25% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv           49      0.05%     69.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd          693      0.68%     69.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     69.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     69.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     69.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     69.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     69.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     69.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu          302      0.30%     70.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     70.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt          156      0.15%     70.43% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc          456      0.45%     70.87% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     70.87% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.87% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.87% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     70.87% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     70.87% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     70.87% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     70.87% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd         1125      1.10%     71.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.98% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt         2000      1.96%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult          125      0.12%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     74.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        14419     14.13%     88.19% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite         6118      6.00%     94.19% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead         2659      2.61%     96.79% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite         3271      3.21%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total       102025                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl         9005                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl         8232                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl          773                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl         7317                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl         1688                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall          575                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn          571                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles        40030                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles        77789                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles        13107                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles         7534                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles         1112                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved         5558                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred          507                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts       147520                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts         2516                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts       133937                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches        11074                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts        28070                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts        10871                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     0.605754                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numCCRegReads        53818                       # Number of times the CC registers were read (Count)
board.processor.cores0.core.executeStats0.numCCRegWrites        36087                       # Number of times the CC registers were written (Count)
board.processor.cores0.core.executeStats0.numFpRegReads        13910                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites         8034                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads       150371                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites        84739                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs        38941                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads        63445                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches         6573                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles        97973                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles         3216                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.miscStallCycles           91                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.pendingTrapStallCycles          561                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores0.core.fetch.cacheLines        12373                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes          635                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples       139572                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     1.163736                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     2.599202                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0       112481     80.59%     80.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1         1774      1.27%     81.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2         1582      1.13%     82.99% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3         2236      1.60%     84.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4         2577      1.85%     86.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::5         1942      1.39%     87.83% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::6         1699      1.22%     89.05% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::7         1681      1.20%     90.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::8        13600      9.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total       139572                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts        89398                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.404318                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches        15656                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.070807                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles        39339                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles         1112                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles        14708                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles        11310                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts       136619                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts          171                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts        21458                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts        12163                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts          154                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents           55                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents        11218                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents           45                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect          103                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect         1170                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts         1273                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit       125750                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount       124876                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst        86328                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst       129059                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       0.564774                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.668903                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.lsq0.forwLoads         5982                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads         4380                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation           45                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores         2774                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads         7990                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples        17078                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean    18.163427                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev    52.775073                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9        14697     86.06%     86.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19           21      0.12%     86.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29           10      0.06%     86.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39            2      0.01%     86.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49          291      1.70%     87.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59           29      0.17%     88.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69           23      0.13%     88.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::70-79           30      0.18%     88.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::80-89           38      0.22%     88.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::90-99          722      4.23%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::100-109          555      3.25%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::110-119          135      0.79%     96.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::120-129          105      0.61%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139           42      0.25%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149            5      0.03%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::150-159           83      0.49%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::160-169           14      0.08%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::170-179           11      0.06%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189            6      0.04%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199           54      0.32%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::200-209            8      0.05%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219           12      0.07%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229           15      0.09%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239           48      0.28%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::240-249           19      0.11%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::250-259           13      0.08%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::260-269            8      0.05%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::270-279            1      0.01%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::280-289           11      0.06%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::290-299            5      0.03%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::overflows           65      0.38%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value         1059                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total        17078                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.rdAccesses        28102                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        10871                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses          126                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses          166                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses        12471                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses          212                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles         1112                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles        42826                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles        33862                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles          500                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles        17117                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles        44155                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts       143556                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents         3939                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents         1134                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents        21988                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents        15966                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands       222203                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups       456193                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups       168159                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups        14222                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps       160644                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps        61550                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing           22                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing           22                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts        36583                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads          265239                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes         274098                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts        57534                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps       102025                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls           46                       # Number of system calls (Count)
board.processor.cores1.core.numCycles           55742                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              1.258767                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.794428                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded          77458                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded           48                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued         77045                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued            4                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined         1970                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined         2241                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples        53877                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     1.430017                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     1.205031                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0        12871     23.89%     23.89% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1        19590     36.36%     60.25% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2        10101     18.75%     79.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3         9002     16.71%     95.71% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4         1817      3.37%     99.08% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5          198      0.37%     99.45% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6          114      0.21%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7          167      0.31%     99.97% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8           17      0.03%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total        53877                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu           21     51.22%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0      0.00%     51.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead           12     29.27%     80.49% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite            5     12.20%     92.68% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            3      7.32%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass           44      0.06%      0.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu        68269     88.61%     88.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult            1      0.00%     88.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv           14      0.02%     88.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd          524      0.68%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            2      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     89.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd          126      0.16%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult          125      0.16%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0      0.00%     89.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead         7171      9.31%     99.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite          239      0.31%     99.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead          394      0.51%     99.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite          136      0.18%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total        77045                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        1.382171                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy                 41                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.000532                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads       204884                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites        77835                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses        75259                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads         3125                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites         1650                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses         1555                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses        75478                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses         1564                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts          150                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.timesIdled             14                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles           1865                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles       165365                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.MemDepUnit__0.insertedLoads         7639                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores          439                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads          140                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores           51                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return           47      0.38%      0.38% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect           56      0.45%      0.84% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect           26      0.21%      1.05% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond        12120     98.38%     99.43% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond           70      0.57%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total        12319                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return           40     10.18%     10.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect           49     12.47%     22.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect           23      5.85%     28.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond          221     56.23%     84.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond           60     15.27%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total          393                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect           10     13.70%     13.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            3      4.11%     17.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond           40     54.79%     72.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond           20     27.40%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total           73                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            7      0.06%      0.06% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            7      0.06%      0.12% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            3      0.03%      0.14% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond        11860     99.77%     99.92% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond           10      0.08%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total        11887                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            5     10.42%     10.42% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            3      6.25%     16.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond           37     77.08%     93.75% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            3      6.25%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total           48                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget         6148     49.91%     49.91% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB         6127     49.74%     99.64% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS           44      0.36%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total        12319                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch           55     75.34%     75.34% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return           18     24.66%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total           73                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted        12120                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken         6042                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect           73                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss           17                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted           69                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups        12319                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates           66                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits         6159                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.499959                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted           22                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups           26                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses           26                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return           47      0.38%      0.38% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect           56      0.45%      0.84% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect           26      0.21%      1.05% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond        12120     98.38%     99.43% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond           70      0.57%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total        12319                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return           47      0.76%      0.76% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect           19      0.31%      1.07% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect           26      0.42%      1.49% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond         6049     98.20%     99.69% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond           19      0.31%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total         6160                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect           10     15.15%     15.15% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0      0.00%     15.15% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond           36     54.55%     69.70% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond           20     30.30%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total           66                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect           10     15.15%     15.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     15.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond           36     54.55%     69.70% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond           20     30.30%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total           66                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups           26                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses           26                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            3                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords           29                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes          122                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops          119                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes          112                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.commit.commitSquashedInsts         1913                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts           42                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples        53612                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     1.405450                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     1.749499                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0        29003     54.10%     54.10% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1         3966      7.40%     61.50% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2         5798     10.81%     72.31% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3          126      0.24%     72.55% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4        14556     27.15%     99.70% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5           18      0.03%     99.73% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6           23      0.04%     99.77% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7           19      0.04%     99.81% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8          103      0.19%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total        53612                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass           20      0.03%      0.03% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu        66926     88.82%     88.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult            1      0.00%     88.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv           14      0.02%     88.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd          502      0.67%     89.53% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     89.53% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0      0.00%     89.53% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     89.53% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     89.53% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     89.53% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     89.53% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     89.53% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0      0.00%     89.53% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     89.53% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            2      0.00%     89.54% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0      0.00%     89.54% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0      0.00%     89.54% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc            0      0.00%     89.54% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     89.54% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     89.54% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     89.54% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0      0.00%     89.54% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     89.54% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     89.54% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     89.54% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd          125      0.17%     89.70% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     89.70% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     89.70% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     89.70% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     89.70% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     89.70% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult          125      0.17%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0      0.00%     89.87% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead         6931      9.20%     99.07% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite          183      0.24%     99.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead          384      0.51%     99.82% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite          136      0.18%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total        75349                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples          103                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numInsts        44283                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps        75349                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP        44283                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP        75349                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     1.258767                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.794428                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs         7634                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts        68460                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts         7315                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass           20      0.03%      0.03% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu        66926     88.82%     88.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            1      0.00%     88.85% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv           14      0.02%     88.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd          502      0.67%     89.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     89.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     89.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     89.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     89.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     89.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     89.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     89.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     89.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     89.53% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            2      0.00%     89.54% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     89.54% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     89.54% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            0      0.00%     89.54% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     89.54% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     89.54% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     89.54% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     89.54% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     89.54% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     89.54% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     89.54% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd          125      0.17%     89.70% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     89.70% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     89.70% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     89.70% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     89.70% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     89.70% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult          125      0.17%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     89.87% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead         6931      9.20%     99.07% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite          183      0.24%     99.31% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead          384      0.51%     99.82% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite          136      0.18%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total        75349                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl        11887                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl        11877                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl        11860                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores1.core.decode.idleCycles         4091                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles        39700                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles          805                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles         9226                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles           55                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved         6124                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred           33                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts        78147                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts          206                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.executeStats0.numInsts        76892                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches        12088                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts         7552                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts          346                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate     1.379427                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numCCRegReads        60084                       # Number of times the CC registers were read (Count)
board.processor.cores1.core.executeStats0.numCCRegWrites        36927                       # Number of times the CC registers were written (Count)
board.processor.cores1.core.executeStats0.numFpRegReads         1401                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites         1419                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntRegReads        70900                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites        45101                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs         7898                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads        32111                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.predictedBranches         6171                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles        52809                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles          172                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.cacheLines        12369                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes           28                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples        53877                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     1.473950                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     2.409359                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0        34843     64.67%     64.67% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1         3087      5.73%     70.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2            8      0.01%     70.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3         5982     11.10%     81.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4         3131      5.81%     87.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5         2895      5.37%     92.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6           24      0.04%     92.75% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7           36      0.07%     92.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8         3871      7.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total        53877                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetchStats0.numInsts        46554                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     0.835169                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches        12319                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.221000                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.icacheStallCycles          981                       # ICache total stall cycles (Cycle)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles           55                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles          268                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles         1291                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts        77506                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts         7639                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts          439                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts           16                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents            2                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents         1287                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents            9                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts           75                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit        76878                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount        76814                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst        48263                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst        58431                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       1.378027                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.825983                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.lsq0.forwLoads          605                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads          308                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation            9                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores          120                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples         7315                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean     2.138756                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev     4.254615                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9         7296     99.74%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19           16      0.22%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::130-139            1      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::230-239            2      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value          238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total         7315                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses         7552                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses          346                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           11                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses        12370                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles           55                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles         7166                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles        15231                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles         6932                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles        24493                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts        77933                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents        19586                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents           24                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.LQFullEvents         3359                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores1.core.rename.renamedOperands       152266                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups       268374                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups        72190                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups         1477                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps       148565                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps         3330                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts        52936                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads          130732                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes         154977                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts        44283                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps        75349                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles           49946                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi              1.226150                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.815561                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.instsAdded          71616                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores2.core.nonSpecInstsAdded           54                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores2.core.instsIssued         71126                       # Number of instructions issued (Count)
board.processor.cores2.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores2.core.squashedInstsExamined         2218                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores2.core.squashedOperandsExamined         2628                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores2.core.squashedNonSpecRemoved           42                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores2.core.numIssuedDist::samples        49941                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::mean     1.424201                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::stdev     1.243520                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::0        10617     21.26%     21.26% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::1        21695     43.44%     64.70% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::2         8457     16.93%     81.63% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::3         6073     12.16%     93.79% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::4         1748      3.50%     97.29% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::5         1036      2.07%     99.37% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::6          112      0.22%     99.59% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::7          170      0.34%     99.93% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::8           33      0.07%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::total        49941                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntAlu           20     37.74%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntMult            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntDiv            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatAdd            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCmp            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCvt            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMult            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMultAcc            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatDiv            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMisc            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatSqrt            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAdd            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAddAcc            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAlu            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCmp            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCvt            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMisc            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMult            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMultAcc            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMatMultAcc            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShift            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShiftAcc            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdDiv            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSqrt            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAdd            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAlu            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCmp            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCvt            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatDiv            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMisc            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMult            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMultAcc            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatSqrt            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAdd            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAlu            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceCmp            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAes            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAesMix            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash2            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash2            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma2            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma3            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdPredAlu            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::Matrix            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixMov            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixOP            0      0.00%     37.74% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemRead           18     33.96%     71.70% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemWrite           10     18.87%     90.57% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemRead            3      5.66%     96.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemWrite            2      3.77%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statIssuedInstType_0::No_OpClass           62      0.09%      0.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntAlu        62795     88.29%     88.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntMult            1      0.00%     88.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntDiv           14      0.02%     88.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatAdd          526      0.74%     89.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCmp            0      0.00%     89.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCvt            0      0.00%     89.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMult            0      0.00%     89.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     89.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatDiv            0      0.00%     89.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMisc            0      0.00%     89.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     89.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAdd            0      0.00%     89.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     89.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAlu            6      0.01%     89.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCmp            0      0.00%     89.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCvt            0      0.00%     89.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMisc            0      0.00%     89.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMult            0      0.00%     89.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     89.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     89.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShift            0      0.00%     89.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     89.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdDiv            0      0.00%     89.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     89.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAdd          126      0.18%     89.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMult          125      0.18%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAes            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::Matrix            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixMov            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixOP            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemRead         6684      9.40%     98.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemWrite          250      0.35%     99.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemRead          396      0.56%     99.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemWrite          141      0.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::total        71126                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.issueRate        1.424058                       # Inst issue rate ((Count/Cycle))
board.processor.cores2.core.fuBusy                 53                       # FU busy when requested (Count)
board.processor.cores2.core.fuBusyRate       0.000745                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores2.core.intInstQueueReads       189105                       # Number of integer instruction queue reads (Count)
board.processor.cores2.core.intInstQueueWrites        72222                       # Number of integer instruction queue writes (Count)
board.processor.cores2.core.intInstQueueWakeupAccesses        69313                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores2.core.fpInstQueueReads         3153                       # Number of floating instruction queue reads (Count)
board.processor.cores2.core.fpInstQueueWrites         1674                       # Number of floating instruction queue writes (Count)
board.processor.cores2.core.fpInstQueueWakeupAccesses         1565                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores2.core.intAluAccesses        69538                       # Number of integer alu accesses (Count)
board.processor.cores2.core.fpAluAccesses         1579                       # Number of floating point alu accesses (Count)
board.processor.cores2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.numSquashedInsts          156                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores2.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores2.core.timesIdled              1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores2.core.idleCycles              5                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores2.core.quiesceCycles       171161                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores2.core.MemDepUnit__0.insertedLoads         7173                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.insertedStores          467                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingLoads          182                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingStores           85                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return           50      0.44%      0.44% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect           60      0.53%      0.97% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect           27      0.24%      1.21% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond        11135     98.10%     99.30% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond           79      0.70%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total        11351                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return           43      9.79%      9.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect           53     12.07%     21.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect           24      5.47%     27.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond          250     56.95%     84.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond           69     15.72%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total          439                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect           11     14.86%     14.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            4      5.41%     20.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond           39     52.70%     72.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond           20     27.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total           74                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return            7      0.06%      0.06% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect            7      0.06%      0.13% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            3      0.03%      0.16% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond        10846     99.75%     99.91% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond           10      0.09%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total        10873                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect            4      8.51%      8.51% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            3      6.38%     14.89% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond           37     78.72%     93.62% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond            3      6.38%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total           47                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget         5670     49.95%     49.95% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB         5635     49.64%     99.59% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS           46      0.41%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total        11351                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch           57     77.03%     77.03% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return           17     22.97%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total           74                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted        11135                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken         5533                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect           74                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted           71                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups        11351                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates           67                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits         5667                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio     0.499251                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted           23                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups           27                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses           27                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return           50      0.44%      0.44% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect           60      0.53%      0.97% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect           27      0.24%      1.21% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond        11135     98.10%     99.30% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond           79      0.70%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total        11351                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return           50      0.88%      0.88% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect           19      0.33%      1.21% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect           27      0.48%      1.69% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond         5573     98.05%     99.74% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond           15      0.26%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total         5684                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect           11     16.42%     16.42% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0      0.00%     16.42% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond           36     53.73%     70.15% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond           20     29.85%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total           67                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect           11     16.42%     16.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     16.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond           36     53.73%     70.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond           20     29.85%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total           67                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups           27                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses           27                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords           31                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes          130                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops          127                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes          120                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.commit.commitSquashedInsts         2152                       # The number of squashed insts skipped by commit (Count)
board.processor.cores2.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores2.core.commit.branchMispredicts           43                       # The number of times a branch was mispredicted (Count)
board.processor.cores2.core.commit.numCommittedDist::samples        49641                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::mean     1.395318                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::stdev     1.750402                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::0        27056     54.50%     54.50% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::1         3646      7.34%     61.85% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::2         5276     10.63%     72.48% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::3          125      0.25%     72.73% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::4        13369     26.93%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::5           22      0.04%     99.70% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::6           26      0.05%     99.76% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::7           18      0.04%     99.79% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::8          103      0.21%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::total        49641                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores2.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores2.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores2.core.commit.committedInstType_0::No_OpClass           20      0.03%      0.03% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntAlu        61349     88.57%     88.60% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntMult            1      0.00%     88.60% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntDiv           14      0.02%     88.62% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatAdd          502      0.72%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCmp            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCvt            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMult            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatDiv            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMisc            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAdd            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAlu            2      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCmp            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCvt            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMisc            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMult            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShift            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdDiv            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     89.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAdd          125      0.18%     89.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     89.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     89.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     89.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     89.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     89.53% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMult          125      0.18%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAes            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::Matrix            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixMov            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixOP            0      0.00%     89.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemRead         6424      9.27%     98.99% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemWrite          183      0.26%     99.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemRead          384      0.55%     99.80% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemWrite          136      0.20%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::total        69265                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.commitEligibleSamples          103                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores2.core.commitStats0.numInsts        40734                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps        69265                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP        40734                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP        69265                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi     1.226150                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.815561                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs         7127                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts        62883                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts         6808                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass           20      0.03%      0.03% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu        61349     88.57%     88.60% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            1      0.00%     88.60% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv           14      0.02%     88.62% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd          502      0.72%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu            2      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     89.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd          125      0.18%     89.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     89.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     89.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     89.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     89.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     89.53% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult          125      0.18%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     89.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead         6424      9.27%     98.99% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite          183      0.26%     99.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead          384      0.55%     99.80% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite          136      0.20%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total        69265                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedControl::IsControl        10873                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsDirectControl        10863                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCondControl        10846                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores2.core.decode.idleCycles         3676                       # Number of cycles decode is idle (Cycle)
board.processor.cores2.core.decode.blockedCycles        36893                       # Number of cycles decode is blocked (Cycle)
board.processor.cores2.core.decode.runCycles          845                       # Number of cycles decode is running (Cycle)
board.processor.cores2.core.decode.unblockCycles         8472                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores2.core.decode.squashCycles           55                       # Number of cycles decode is squashing (Cycle)
board.processor.cores2.core.decode.branchResolved         5632                       # Number of times decode resolved a branch (Count)
board.processor.cores2.core.decode.branchMispred           33                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores2.core.decode.decodedInsts        72475                       # Number of instructions handled by decode (Count)
board.processor.cores2.core.decode.squashedInsts          206                       # Number of squashed instructions handled by decode (Count)
board.processor.cores2.core.executeStats0.numInsts        70967                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches        11086                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts         7062                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts          361                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate     1.420875                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numCCRegReads        55026                       # Number of times the CC registers were read (Count)
board.processor.cores2.core.executeStats0.numCCRegWrites        33897                       # Number of times the CC registers were written (Count)
board.processor.cores2.core.executeStats0.numFpRegReads         1413                       # Number of times the floating registers were read (Count)
board.processor.cores2.core.executeStats0.numFpRegWrites         1427                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numIntRegReads        65438                       # Number of times the integer registers were read (Count)
board.processor.cores2.core.executeStats0.numIntRegWrites        41658                       # Number of times the integer registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs         7423                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numMiscRegReads        29649                       # Number of times the Misc registers were read (Count)
board.processor.cores2.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch.predictedBranches         5681                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores2.core.fetch.cycles        48851                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores2.core.fetch.squashCycles          174                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores2.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores2.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores2.core.fetch.cacheLines        11370                       # Number of cache lines fetched (Count)
board.processor.cores2.core.fetch.icacheSquashes           26                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores2.core.fetch.nisnDist::samples        49941                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::mean     1.475461                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::stdev     2.418976                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::0        32372     64.82%     64.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::1         2836      5.68%     70.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::2            8      0.02%     70.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::3         5481     10.97%     81.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::4         2888      5.78%     87.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::5         2639      5.28%     92.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::6           27      0.05%     92.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::7           38      0.08%     92.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::8         3652      7.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::total        49941                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetchStats0.numInsts        43140                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate     0.863733                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.numBranches        11351                       # Number of branches fetched (Count)
board.processor.cores2.core.fetchStats0.branchRate     0.227265                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.icacheStallCycles          980                       # ICache total stall cycles (Cycle)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores2.core.iew.squashCycles           55                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores2.core.iew.blockCycles          544                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores2.core.iew.unblockCycles         1285                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores2.core.iew.dispatchedInsts        71670                       # Number of instructions dispatched to IQ (Count)
board.processor.cores2.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores2.core.iew.dispLoadInsts         7173                       # Number of dispatched load instructions (Count)
board.processor.cores2.core.iew.dispStoreInsts          467                       # Number of dispatched store instructions (Count)
board.processor.cores2.core.iew.dispNonSpecInsts           18                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores2.core.iew.iqFullEvents            4                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.lsqFullEvents         1279                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.memOrderViolationEvents            8                       # Number of memory order violations (Count)
board.processor.cores2.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores2.core.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores2.core.iew.branchMispredicts           78                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores2.core.iew.instsToCommit        70946                       # Cumulative count of insts sent to commit (Count)
board.processor.cores2.core.iew.writebackCount        70878                       # Cumulative count of insts written-back (Count)
board.processor.cores2.core.iew.producerInst        44945                       # Number of instructions producing a value (Count)
board.processor.cores2.core.iew.consumerInst        54101                       # Number of instructions consuming a value (Count)
board.processor.cores2.core.iew.wbRate       1.419093                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores2.core.iew.wbFanout     0.830761                       # Average fanout of values written-back ((Count/Count))
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.lsq0.forwLoads          619                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores2.core.lsq0.squashedLoads          349                       # Number of loads squashed (Count)
board.processor.cores2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores2.core.lsq0.memOrderViolation            8                       # Number of memory ordering violations (Count)
board.processor.cores2.core.lsq0.squashedStores          148                       # Number of stores squashed (Count)
board.processor.cores2.core.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled (Count)
board.processor.cores2.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores2.core.lsq0.loadToUse::samples         6808                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::mean     2.091363                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::stdev     2.217867                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::0-9         6792     99.76%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::10-19           13      0.19%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::20-29            1      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::30-39            1      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::170-179            1      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::max_value          174                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::total         6808                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.mmu.dtb.rdAccesses         7062                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses          361                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           10                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses        11375                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.rename.squashCycles           55                       # Number of cycles rename is squashing (Cycle)
board.processor.cores2.core.rename.idleCycles         6477                       # Number of cycles rename is idle (Cycle)
board.processor.cores2.core.rename.blockCycles        14715                       # Number of cycles rename is blocking (Cycle)
board.processor.cores2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores2.core.rename.runCycles         6057                       # Number of cycles rename is running (Cycle)
board.processor.cores2.core.rename.unblockCycles        22637                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores2.core.rename.renamedInsts        72283                       # Number of instructions processed by rename (Count)
board.processor.cores2.core.rename.ROBFullEvents        17023                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores2.core.rename.IQFullEvents           32                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores2.core.rename.LQFullEvents         3341                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores2.core.rename.SQFullEvents           28                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores2.core.rename.renamedOperands       140650                       # Number of destination operands rename has renamed (Count)
board.processor.cores2.core.rename.lookups       248224                       # Number of register rename lookups that rename has made (Count)
board.processor.cores2.core.rename.intLookups        67034                       # Number of integer rename lookups (Count)
board.processor.cores2.core.rename.fpLookups         1486                       # Number of floating rename lookups (Count)
board.processor.cores2.core.rename.committedMaps       136397                       # Number of HB maps that are committed (Count)
board.processor.cores2.core.rename.undoneMaps         3882                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores2.core.rename.skidInsts        50868                       # count of insts added to the skid buffer (Count)
board.processor.cores2.core.rob.reads          120916                       # The number of ROB reads (Count)
board.processor.cores2.core.rob.writes         143321                       # The number of ROB writes (Count)
board.processor.cores2.core.thread_0.numInsts        40734                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps        69265                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles           45155                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi              1.228975                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.813686                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.instsAdded          64750                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores3.core.nonSpecInstsAdded           48                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores3.core.instsIssued         64257                       # Number of instructions issued (Count)
board.processor.cores3.core.squashedInstsIssued           18                       # Number of squashed instructions issued (Count)
board.processor.cores3.core.squashedInstsExamined         2186                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores3.core.squashedOperandsExamined         2633                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores3.core.squashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores3.core.numIssuedDist::samples        45150                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::mean     1.423189                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::stdev     1.258334                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::0         9658     21.39%     21.39% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::1        19724     43.69%     65.08% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::2         7663     16.97%     82.05% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::3         5103     11.30%     93.35% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::4         1648      3.65%     97.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::5         1048      2.32%     99.32% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::6          107      0.24%     99.56% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::7          168      0.37%     99.93% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::8           31      0.07%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::total        45150                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntAlu           22     39.29%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntMult            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntDiv            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatAdd            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCmp            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCvt            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMult            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMultAcc            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatDiv            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMisc            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatSqrt            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAdd            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAddAcc            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAlu            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCmp            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCvt            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMisc            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMult            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMultAcc            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMatMultAcc            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShift            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShiftAcc            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdDiv            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSqrt            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAdd            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAlu            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCmp            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCvt            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatDiv            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMisc            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMult            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMultAcc            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatSqrt            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAdd            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAlu            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceCmp            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAes            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAesMix            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash2            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash2            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma2            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma3            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdPredAlu            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::Matrix            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixMov            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixOP            0      0.00%     39.29% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemRead           18     32.14%     71.43% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemWrite           11     19.64%     91.07% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemRead            3      5.36%     96.43% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemWrite            2      3.57%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statIssuedInstType_0::No_OpClass           61      0.09%      0.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntAlu        56507     87.94%     88.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntMult            1      0.00%     88.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntDiv           14      0.02%     88.06% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatAdd          522      0.81%     88.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCmp            0      0.00%     88.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCvt            0      0.00%     88.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMult            0      0.00%     88.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     88.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatDiv            0      0.00%     88.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMisc            0      0.00%     88.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatSqrt            0      0.00%     88.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAdd            0      0.00%     88.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     88.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAlu            6      0.01%     88.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCmp            0      0.00%     88.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCvt            0      0.00%     88.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMisc            0      0.00%     88.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMult            0      0.00%     88.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     88.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     88.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShift            0      0.00%     88.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     88.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdDiv            0      0.00%     88.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSqrt            0      0.00%     88.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAdd          126      0.20%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMult          125      0.19%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAes            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAesMix            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::Matrix            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixMov            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixOP            0      0.00%     89.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemRead         6113      9.51%     98.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemWrite          248      0.39%     99.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemRead          393      0.61%     99.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemWrite          141      0.22%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::total        64257                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.issueRate        1.423032                       # Inst issue rate ((Count/Cycle))
board.processor.cores3.core.fuBusy                 56                       # FU busy when requested (Count)
board.processor.cores3.core.fuBusyRate       0.000872                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores3.core.intInstQueueReads       170594                       # Number of integer instruction queue reads (Count)
board.processor.cores3.core.intInstQueueWrites        65342                       # Number of integer instruction queue writes (Count)
board.processor.cores3.core.intInstQueueWakeupAccesses        62446                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores3.core.fpInstQueueReads         3139                       # Number of floating instruction queue reads (Count)
board.processor.cores3.core.fpInstQueueWrites         1650                       # Number of floating instruction queue writes (Count)
board.processor.cores3.core.fpInstQueueWakeupAccesses         1560                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores3.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores3.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores3.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores3.core.intAluAccesses        62680                       # Number of integer alu accesses (Count)
board.processor.cores3.core.fpAluAccesses         1572                       # Number of floating point alu accesses (Count)
board.processor.cores3.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.numSquashedInsts          155                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores3.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores3.core.timesIdled              1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores3.core.idleCycles              5                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores3.core.quiesceCycles       175952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores3.core.MemDepUnit__0.insertedLoads         6596                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.insertedStores          458                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingLoads          180                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingStores           76                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return           52      0.51%      0.51% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect           61      0.60%      1.11% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect           28      0.27%      1.38% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond        10000     97.85%     99.23% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond           79      0.77%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total        10220                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return           45     10.04%     10.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect           54     12.05%     22.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect           25      5.58%     27.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond          255     56.92%     84.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond           69     15.40%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total          448                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect           11     14.67%     14.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            4      5.33%     20.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond           40     53.33%     73.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond           20     26.67%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total           75                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return            7      0.07%      0.07% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect            7      0.07%      0.14% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            3      0.03%      0.17% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond         9706     99.72%     99.90% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond           10      0.10%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total         9733                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect            3      6.52%      6.52% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            3      6.52%     13.04% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond           37     80.43%     93.48% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond            3      6.52%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total           46                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget         5105     49.95%     49.95% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB         5067     49.58%     99.53% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS           48      0.47%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total        10220                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch           57     76.00%     76.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return           18     24.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total           75                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted        10000                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken         4963                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect           75                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted           71                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups        10220                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates           67                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits         5099                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio     0.498924                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted           23                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups           28                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses           28                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return           52      0.51%      0.51% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect           61      0.60%      1.11% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect           28      0.27%      1.38% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond        10000     97.85%     99.23% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond           79      0.77%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total        10220                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return           52      1.02%      1.02% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect           19      0.37%      1.39% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect           28      0.55%      1.93% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond         5008     97.79%     99.73% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond           14      0.27%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total         5121                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect           11     16.42%     16.42% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0      0.00%     16.42% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond           36     53.73%     70.15% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond           20     29.85%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total           67                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect           11     16.42%     16.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     16.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond           36     53.73%     70.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond           20     29.85%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total           67                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups           28                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses           28                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords           32                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes          134                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops          131                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes          124                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.commit.commitSquashedInsts         2107                       # The number of squashed insts skipped by commit (Count)
board.processor.cores3.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores3.core.commit.branchMispredicts           44                       # The number of times a branch was mispredicted (Count)
board.processor.cores3.core.commit.numCommittedDist::samples        44855                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::mean     1.391662                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::stdev     1.754237                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::0        24571     54.78%     54.78% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::1         3244      7.23%     62.01% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::2         4704     10.49%     72.50% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::3          109      0.24%     72.74% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::4        12062     26.89%     99.63% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::5           21      0.05%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::6           22      0.05%     99.73% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::7           17      0.04%     99.77% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::8          105      0.23%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::total        44855                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores3.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores3.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores3.core.commit.committedInstType_0::No_OpClass           20      0.03%      0.03% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntAlu        55077     88.23%     88.26% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntMult            1      0.00%     88.27% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntDiv           14      0.02%     88.29% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatAdd          502      0.80%     89.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCmp            0      0.00%     89.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCvt            0      0.00%     89.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMult            0      0.00%     89.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     89.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatDiv            0      0.00%     89.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMisc            0      0.00%     89.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatSqrt            0      0.00%     89.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAdd            0      0.00%     89.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     89.09% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAlu            2      0.00%     89.10% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCmp            0      0.00%     89.10% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCvt            0      0.00%     89.10% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMisc            0      0.00%     89.10% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMult            0      0.00%     89.10% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     89.10% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     89.10% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShift            0      0.00%     89.10% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     89.10% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdDiv            0      0.00%     89.10% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSqrt            0      0.00%     89.10% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAdd          125      0.20%     89.30% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     89.30% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     89.30% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     89.30% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     89.30% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     89.30% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMult          125      0.20%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAes            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAesMix            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::Matrix            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixMov            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixOP            0      0.00%     89.50% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemRead         5854      9.38%     98.87% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemWrite          183      0.29%     99.17% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemRead          384      0.62%     99.78% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemWrite          136      0.22%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::total        62423                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.commitEligibleSamples          105                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores3.core.commitStats0.numInsts        36742                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps        62423                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP        36742                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP        62423                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi     1.228975                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.813686                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs         6557                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts        56611                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts         6238                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass           20      0.03%      0.03% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu        55077     88.23%     88.26% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            1      0.00%     88.27% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv           14      0.02%     88.29% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd          502      0.80%     89.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     89.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     89.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     89.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     89.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     89.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     89.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     89.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     89.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     89.09% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu            2      0.00%     89.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     89.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0      0.00%     89.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc            0      0.00%     89.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     89.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     89.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     89.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     89.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     89.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     89.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     89.10% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd          125      0.20%     89.30% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     89.30% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     89.30% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     89.30% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     89.30% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     89.30% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult          125      0.20%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     89.50% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead         5854      9.38%     98.87% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite          183      0.29%     99.17% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead          384      0.62%     99.78% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite          136      0.22%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total        62423                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedControl::IsControl         9733                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsDirectControl         9723                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCondControl         9706                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores3.core.decode.idleCycles         3206                       # Number of cycles decode is idle (Cycle)
board.processor.cores3.core.decode.blockedCycles        33421                       # Number of cycles decode is blocked (Cycle)
board.processor.cores3.core.decode.runCycles          851                       # Number of cycles decode is running (Cycle)
board.processor.cores3.core.decode.unblockCycles         7616                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores3.core.decode.squashCycles           56                       # Number of cycles decode is squashing (Cycle)
board.processor.cores3.core.decode.branchResolved         5060                       # Number of times decode resolved a branch (Count)
board.processor.cores3.core.decode.branchMispred           32                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores3.core.decode.decodedInsts        65687                       # Number of instructions handled by decode (Count)
board.processor.cores3.core.decode.squashedInsts          208                       # Number of squashed instructions handled by decode (Count)
board.processor.cores3.core.executeStats0.numInsts        64097                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches         9947                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts         6486                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts          360                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate     1.419488                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numCCRegReads        49332                       # Number of times the CC registers were read (Count)
board.processor.cores3.core.executeStats0.numCCRegWrites        30474                       # Number of times the CC registers were written (Count)
board.processor.cores3.core.executeStats0.numFpRegReads         1413                       # Number of times the floating registers were read (Count)
board.processor.cores3.core.executeStats0.numFpRegWrites         1420                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numIntRegReads        59138                       # Number of times the integer registers were read (Count)
board.processor.cores3.core.executeStats0.numIntRegWrites        37641                       # Number of times the integer registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs         6846                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numMiscRegReads        26791                       # Number of times the Misc registers were read (Count)
board.processor.cores3.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch.predictedBranches         5115                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores3.core.fetch.cycles        44406                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores3.core.fetch.squashCycles          176                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores3.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores3.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores3.core.fetch.cacheLines        10245                       # Number of cache lines fetched (Count)
board.processor.cores3.core.fetch.icacheSquashes           24                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores3.core.fetch.nisnDist::samples        45150                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::mean     1.484762                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::stdev     2.434474                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::0        29260     64.81%     64.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::1         2559      5.67%     70.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::2            9      0.02%     70.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::3         4915     10.89%     81.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::4         2601      5.76%     87.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::5         2348      5.20%     92.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::6           27      0.06%     92.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::7           39      0.09%     92.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::8         3392      7.51%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::total        45150                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetchStats0.numInsts        39247                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate     0.869162                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.numBranches        10220                       # Number of branches fetched (Count)
board.processor.cores3.core.fetchStats0.branchRate     0.226332                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.icacheStallCycles          633                       # ICache total stall cycles (Cycle)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores3.core.iew.squashCycles           56                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores3.core.iew.blockCycles          603                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores3.core.iew.unblockCycles         1121                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores3.core.iew.dispatchedInsts        64798                       # Number of instructions dispatched to IQ (Count)
board.processor.cores3.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores3.core.iew.dispLoadInsts         6596                       # Number of dispatched load instructions (Count)
board.processor.cores3.core.iew.dispStoreInsts          458                       # Number of dispatched store instructions (Count)
board.processor.cores3.core.iew.dispNonSpecInsts           16                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores3.core.iew.iqFullEvents            8                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.lsqFullEvents         1112                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.memOrderViolationEvents            8                       # Number of memory order violations (Count)
board.processor.cores3.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores3.core.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores3.core.iew.branchMispredicts           79                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores3.core.iew.instsToCommit        64075                       # Cumulative count of insts sent to commit (Count)
board.processor.cores3.core.iew.writebackCount        64006                       # Cumulative count of insts written-back (Count)
board.processor.cores3.core.iew.producerInst        40646                       # Number of instructions producing a value (Count)
board.processor.cores3.core.iew.consumerInst        49045                       # Number of instructions consuming a value (Count)
board.processor.cores3.core.iew.wbRate       1.417473                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores3.core.iew.wbFanout     0.828749                       # Average fanout of values written-back ((Count/Count))
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.lsq0.forwLoads          619                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores3.core.lsq0.squashedLoads          342                       # Number of loads squashed (Count)
board.processor.cores3.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores3.core.lsq0.memOrderViolation            8                       # Number of memory ordering violations (Count)
board.processor.cores3.core.lsq0.squashedStores          139                       # Number of stores squashed (Count)
board.processor.cores3.core.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled (Count)
board.processor.cores3.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores3.core.lsq0.loadToUse::samples         6238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::mean     2.137544                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::stdev     3.613480                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::0-9         6222     99.74%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::10-19           12      0.19%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::40-49            1      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::80-89            1      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::100-109            1      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::240-249            1      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::max_value          248                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::total         6238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.mmu.dtb.rdAccesses         6486                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses          360                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           10                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses        10250                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.rename.squashCycles           56                       # Number of cycles rename is squashing (Cycle)
board.processor.cores3.core.rename.idleCycles         5738                       # Number of cycles rename is idle (Cycle)
board.processor.cores3.core.rename.blockCycles        13433                       # Number of cycles rename is blocking (Cycle)
board.processor.cores3.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores3.core.rename.runCycles         5484                       # Number of cycles rename is running (Cycle)
board.processor.cores3.core.rename.unblockCycles        20439                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores3.core.rename.renamedInsts        65416                       # Number of instructions processed by rename (Count)
board.processor.cores3.core.rename.ROBFullEvents        15122                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores3.core.rename.IQFullEvents           46                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores3.core.rename.LQFullEvents         3258                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores3.core.rename.renamedOperands       126948                       # Number of destination operands rename has renamed (Count)
board.processor.cores3.core.rename.lookups       224265                       # Number of register rename lookups that rename has made (Count)
board.processor.cores3.core.rename.intLookups        60765                       # Number of integer rename lookups (Count)
board.processor.cores3.core.rename.fpLookups         1482                       # Number of floating rename lookups (Count)
board.processor.cores3.core.rename.committedMaps       122705                       # Number of HB maps that are committed (Count)
board.processor.cores3.core.rename.undoneMaps         3860                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores3.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores3.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores3.core.rename.skidInsts        45641                       # count of insts added to the skid buffer (Count)
board.processor.cores3.core.rob.reads          109241                       # The number of ROB reads (Count)
board.processor.cores3.core.rob.writes         129544                       # The number of ROB writes (Count)
board.processor.cores3.core.thread_0.numInsts        36742                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps        62423                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles           41163                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi              1.242469                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              0.804849                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.instsAdded          58613                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores4.core.nonSpecInstsAdded           53                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores4.core.instsIssued         58102                       # Number of instructions issued (Count)
board.processor.cores4.core.squashedInstsIssued           16                       # Number of squashed instructions issued (Count)
board.processor.cores4.core.squashedInstsExamined         2246                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores4.core.squashedOperandsExamined         2678                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores4.core.squashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores4.core.numIssuedDist::samples        41158                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::mean     1.411682                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::stdev     1.274701                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::0         9031     21.94%     21.94% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::1        18090     43.95%     65.89% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::2         6874     16.70%     82.60% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::3         4279     10.40%     92.99% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::4         1543      3.75%     96.74% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::5         1025      2.49%     99.23% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::6          116      0.28%     99.51% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::7          166      0.40%     99.92% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::8           34      0.08%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::total        41158                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntAlu           23     41.82%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntMult            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntDiv            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatAdd            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCmp            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCvt            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMult            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMultAcc            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatDiv            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMisc            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatSqrt            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAdd            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAddAcc            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAlu            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCmp            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCvt            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMisc            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMult            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMultAcc            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMatMultAcc            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShift            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShiftAcc            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdDiv            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSqrt            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAdd            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAlu            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCmp            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCvt            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatDiv            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMisc            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMult            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMultAcc            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatSqrt            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAdd            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAlu            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceCmp            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAes            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAesMix            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash2            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash2            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma2            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma3            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdPredAlu            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::Matrix            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixMov            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixOP            0      0.00%     41.82% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemRead           17     30.91%     72.73% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemWrite           11     20.00%     92.73% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemRead            2      3.64%     96.36% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemWrite            2      3.64%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statIssuedInstType_0::No_OpClass           64      0.11%      0.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntAlu        50862     87.54%     87.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntMult            1      0.00%     87.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntDiv           14      0.02%     87.68% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatAdd          524      0.90%     88.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCmp            0      0.00%     88.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCvt            0      0.00%     88.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMult            0      0.00%     88.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     88.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatDiv            0      0.00%     88.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMisc            0      0.00%     88.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatSqrt            0      0.00%     88.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAdd            0      0.00%     88.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     88.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAlu            6      0.01%     88.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCmp            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCvt            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMisc            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMult            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShift            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdDiv            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSqrt            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAdd          126      0.22%     88.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     88.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     88.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     88.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     88.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     88.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMult          125      0.22%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAes            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAesMix            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::Matrix            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixMov            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixOP            0      0.00%     89.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemRead         5596      9.63%     98.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemWrite          249      0.43%     99.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemRead          394      0.68%     99.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemWrite          141      0.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::total        58102                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.issueRate        1.411510                       # Inst issue rate ((Count/Cycle))
board.processor.cores4.core.fuBusy                 55                       # FU busy when requested (Count)
board.processor.cores4.core.fuBusyRate       0.000947                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores4.core.intInstQueueReads       154282                       # Number of integer instruction queue reads (Count)
board.processor.cores4.core.intInstQueueWrites        59254                       # Number of integer instruction queue writes (Count)
board.processor.cores4.core.intInstQueueWakeupAccesses        56292                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores4.core.fpInstQueueReads         3146                       # Number of floating instruction queue reads (Count)
board.processor.cores4.core.fpInstQueueWrites         1666                       # Number of floating instruction queue writes (Count)
board.processor.cores4.core.fpInstQueueWakeupAccesses         1561                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores4.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores4.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores4.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores4.core.intAluAccesses        56518                       # Number of integer alu accesses (Count)
board.processor.cores4.core.fpAluAccesses         1575                       # Number of floating point alu accesses (Count)
board.processor.cores4.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.numSquashedInsts          157                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores4.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores4.core.timesIdled              1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores4.core.idleCycles              5                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores4.core.quiesceCycles       179944                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores4.core.MemDepUnit__0.insertedLoads         6086                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.insertedStores          465                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingLoads          186                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingStores           84                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::Return           51      0.56%      0.56% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallDirect           60      0.65%      1.21% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallIndirect           27      0.29%      1.50% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectCond         8972     97.66%     99.16% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectUncond           77      0.84%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::total         9187                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::Return           44      9.84%      9.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallDirect           53     11.86%     21.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallIndirect           24      5.37%     27.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectCond          259     57.94%     85.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectUncond           67     14.99%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::total          447                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallDirect           11     15.28%     15.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallIndirect            4      5.56%     20.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectCond           38     52.78%     73.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectUncond           19     26.39%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::total           72                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::Return            7      0.08%      0.08% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallDirect            7      0.08%      0.16% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallIndirect            3      0.03%      0.20% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectCond         8674     99.69%     99.89% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectUncond           10      0.11%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::total         8701                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallDirect            3      6.52%      6.52% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallIndirect            3      6.52%     13.04% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectCond           37     80.43%     93.48% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectUncond            3      6.52%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::total           46                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.targetProvider_0::NoTarget         4591     49.97%     49.97% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::BTB         4549     49.52%     99.49% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::RAS           47      0.51%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::total         9187                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetWrong_0::NoBranch           56     77.78%     77.78% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::Return           16     22.22%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::total           72                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.condPredicted         8972                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condPredictedTaken         4458                       # Number of conditional branches predicted as taken (Count)
board.processor.cores4.core.branchPred.condIncorrect           72                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores4.core.branchPred.NotTakenMispredicted           69                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores4.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores4.core.branchPred.BTBLookups         9187                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates           65                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits         4580                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio     0.498531                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.BTBMispredicted           23                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores4.core.branchPred.indirectLookups           27                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses           27                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::Return           51      0.56%      0.56% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallDirect           60      0.65%      1.21% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallIndirect           27      0.29%      1.50% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectCond         8972     97.66%     99.16% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectUncond           77      0.84%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::total         9187                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::Return           51      1.11%      1.11% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallDirect           19      0.41%      1.52% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallIndirect           27      0.59%      2.11% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectCond         4495     97.57%     99.67% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectUncond           15      0.33%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::total         4607                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallDirect           11     16.92%     16.92% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallIndirect            0      0.00%     16.92% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectCond           35     53.85%     70.77% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectUncond           19     29.23%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::total           65                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallDirect           11     16.92%     16.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     16.92% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectCond           35     53.85%     70.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectUncond           19     29.23%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::total           65                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.branchPred.indirectBranchPred.lookups           27                       # Number of lookups (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.misses           27                       # Number of misses (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.indirectRecords           31                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores4.core.branchPred.ras.pushes          131                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores4.core.branchPred.ras.pops          128                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores4.core.branchPred.ras.squashes          121                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores4.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores4.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores4.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores4.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.commit.commitSquashedInsts         2164                       # The number of squashed insts skipped by commit (Count)
board.processor.cores4.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores4.core.commit.branchMispredicts           42                       # The number of times a branch was mispredicted (Count)
board.processor.cores4.core.commit.numCommittedDist::samples        40860                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::mean     1.376187                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::stdev     1.754553                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::0        22639     55.41%     55.41% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::1         2906      7.11%     62.52% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::2         4169     10.20%     72.72% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::3          123      0.30%     73.02% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::4        10862     26.58%     99.61% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::5           17      0.04%     99.65% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::6           25      0.06%     99.71% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::7           17      0.04%     99.75% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::8          102      0.25%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::total        40860                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores4.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores4.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores4.core.commit.committedInstType_0::No_OpClass           20      0.04%      0.04% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntAlu        49401     87.85%     87.89% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntMult            1      0.00%     87.89% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntDiv           14      0.02%     87.92% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatAdd          502      0.89%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCmp            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCvt            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMult            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatDiv            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMisc            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatSqrt            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAdd            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAlu            2      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCmp            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCvt            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMisc            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMult            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShift            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdDiv            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSqrt            0      0.00%     88.81% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAdd          125      0.22%     89.03% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     89.03% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     89.03% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     89.03% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     89.03% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     89.03% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMult          125      0.22%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAes            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAesMix            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::Matrix            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixMov            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixOP            0      0.00%     89.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemRead         5338      9.49%     98.75% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemWrite          183      0.33%     99.08% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemRead          384      0.68%     99.76% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemWrite          136      0.24%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::total        56231                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.commitEligibleSamples          102                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores4.core.commitStats0.numInsts        33130                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps        56231                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP        33130                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP        56231                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi     1.242469                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     0.804849                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs         6041                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts        50935                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts         5722                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass           20      0.04%      0.04% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu        49401     87.85%     87.89% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult            1      0.00%     87.89% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv           14      0.02%     87.92% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd          502      0.89%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu            2      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     88.81% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd          125      0.22%     89.03% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     89.03% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     89.03% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     89.03% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     89.03% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     89.03% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult          125      0.22%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     89.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead         5338      9.49%     98.75% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite          183      0.33%     99.08% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead          384      0.68%     99.76% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite          136      0.24%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total        56231                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedControl::IsControl         8701                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsDirectControl         8691                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCondControl         8674                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores4.core.decode.idleCycles         2930                       # Number of cycles decode is idle (Cycle)
board.processor.cores4.core.decode.blockedCycles        30483                       # Number of cycles decode is blocked (Cycle)
board.processor.cores4.core.decode.runCycles          850                       # Number of cycles decode is running (Cycle)
board.processor.cores4.core.decode.unblockCycles         6841                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores4.core.decode.squashCycles           54                       # Number of cycles decode is squashing (Cycle)
board.processor.cores4.core.decode.branchResolved         4546                       # Number of times decode resolved a branch (Count)
board.processor.cores4.core.decode.branchMispred           32                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores4.core.decode.decodedInsts        59547                       # Number of instructions handled by decode (Count)
board.processor.cores4.core.decode.squashedInsts          206                       # Number of squashed instructions handled by decode (Count)
board.processor.cores4.core.executeStats0.numInsts        57940                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches         8921                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts         5970                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts          361                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate     1.407575                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numCCRegReads        44187                       # Number of times the CC registers were read (Count)
board.processor.cores4.core.executeStats0.numCCRegWrites        27386                       # Number of times the CC registers were written (Count)
board.processor.cores4.core.executeStats0.numFpRegReads         1415                       # Number of times the floating registers were read (Count)
board.processor.cores4.core.executeStats0.numFpRegWrites         1421                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numIntRegReads        53497                       # Number of times the integer registers were read (Count)
board.processor.cores4.core.executeStats0.numIntRegWrites        34054                       # Number of times the integer registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs         6331                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numMiscRegReads        24222                       # Number of times the Misc registers were read (Count)
board.processor.cores4.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch.predictedBranches         4596                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores4.core.fetch.cycles        40422                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores4.core.fetch.squashCycles          170                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores4.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores4.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores4.core.fetch.cacheLines         9203                       # Number of cache lines fetched (Count)
board.processor.cores4.core.fetch.icacheSquashes           16                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores4.core.fetch.nisnDist::samples        41158                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::mean     1.478230                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::stdev     2.438883                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::0        26818     65.16%     65.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::1         2283      5.55%     70.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::2           10      0.02%     70.73% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::3         4400     10.69%     81.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::4         2358      5.73%     87.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::5         2106      5.12%     92.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::6           26      0.06%     92.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::7           36      0.09%     92.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::8         3121      7.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::total        41158                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetchStats0.numInsts        35635                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate     0.865705                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.numBranches         9187                       # Number of branches fetched (Count)
board.processor.cores4.core.fetchStats0.branchRate     0.223186                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.icacheStallCycles          628                       # ICache total stall cycles (Cycle)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores4.core.iew.squashCycles           54                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores4.core.iew.blockCycles          655                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores4.core.iew.unblockCycles         1313                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores4.core.iew.dispatchedInsts        58666                       # Number of instructions dispatched to IQ (Count)
board.processor.cores4.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores4.core.iew.dispLoadInsts         6086                       # Number of dispatched load instructions (Count)
board.processor.cores4.core.iew.dispStoreInsts          465                       # Number of dispatched store instructions (Count)
board.processor.cores4.core.iew.dispNonSpecInsts           18                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores4.core.iew.iqFullEvents           10                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.lsqFullEvents         1301                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.memOrderViolationEvents            8                       # Number of memory order violations (Count)
board.processor.cores4.core.iew.predictedTakenIncorrect            9                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores4.core.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores4.core.iew.branchMispredicts           80                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores4.core.iew.instsToCommit        57919                       # Cumulative count of insts sent to commit (Count)
board.processor.cores4.core.iew.writebackCount        57853                       # Cumulative count of insts written-back (Count)
board.processor.cores4.core.iew.producerInst        36805                       # Number of instructions producing a value (Count)
board.processor.cores4.core.iew.consumerInst        44524                       # Number of instructions consuming a value (Count)
board.processor.cores4.core.iew.wbRate       1.405461                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores4.core.iew.wbFanout     0.826633                       # Average fanout of values written-back ((Count/Count))
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.lsq0.forwLoads          613                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores4.core.lsq0.squashedLoads          348                       # Number of loads squashed (Count)
board.processor.cores4.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores4.core.lsq0.memOrderViolation            8                       # Number of memory ordering violations (Count)
board.processor.cores4.core.lsq0.squashedStores          146                       # Number of stores squashed (Count)
board.processor.cores4.core.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled (Count)
board.processor.cores4.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores4.core.lsq0.loadToUse::samples         5722                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::mean     2.101538                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::stdev     2.229061                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::0-9         5711     99.81%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::10-19            9      0.16%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::50-59            1      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::150-159            1      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::max_value          156                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::total         5722                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.mmu.dtb.rdAccesses         5970                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses          361                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses           10                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses         9208                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.rename.squashCycles           54                       # Number of cycles rename is squashing (Cycle)
board.processor.cores4.core.rename.idleCycles         5201                       # Number of cycles rename is idle (Cycle)
board.processor.cores4.core.rename.blockCycles        12456                       # Number of cycles rename is blocking (Cycle)
board.processor.cores4.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores4.core.rename.runCycles         4969                       # Number of cycles rename is running (Cycle)
board.processor.cores4.core.rename.unblockCycles        18478                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores4.core.rename.renamedInsts        59295                       # Number of instructions processed by rename (Count)
board.processor.cores4.core.rename.ROBFullEvents        13445                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores4.core.rename.IQFullEvents           45                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores4.core.rename.LQFullEvents         3165                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores4.core.rename.renamedOperands       114663                       # Number of destination operands rename has renamed (Count)
board.processor.cores4.core.rename.lookups       202771                       # Number of register rename lookups that rename has made (Count)
board.processor.cores4.core.rename.intLookups        55160                       # Number of integer rename lookups (Count)
board.processor.cores4.core.rename.fpLookups         1482                       # Number of floating rename lookups (Count)
board.processor.cores4.core.rename.committedMaps       110321                       # Number of HB maps that are committed (Count)
board.processor.cores4.core.rename.undoneMaps         3959                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores4.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores4.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores4.core.rename.skidInsts        41233                       # count of insts added to the skid buffer (Count)
board.processor.cores4.core.rob.reads           99114                       # The number of ROB reads (Count)
board.processor.cores4.core.rob.writes         117277                       # The number of ROB writes (Count)
board.processor.cores4.core.thread_0.numInsts        33130                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps        56231                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles           37386                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi              1.186179                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              0.843043                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.instsAdded          55861                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores5.core.nonSpecInstsAdded           51                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores5.core.instsIssued         55362                       # Number of instructions issued (Count)
board.processor.cores5.core.squashedInstsIssued           17                       # Number of squashed instructions issued (Count)
board.processor.cores5.core.squashedInstsExamined         2260                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores5.core.squashedOperandsExamined         2648                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores5.core.squashedNonSpecRemoved           39                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores5.core.numIssuedDist::samples        37381                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::mean     1.481020                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::stdev     1.308958                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::0         9363     25.05%     25.05% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::1        12994     34.76%     59.81% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::2         6429     17.20%     77.01% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::3         6000     16.05%     93.06% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::4         2020      5.40%     98.46% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::5          252      0.67%     99.14% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::6          123      0.33%     99.46% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::7          168      0.45%     99.91% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::8           32      0.09%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::total        37381                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntAlu           21     37.50%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntMult            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntDiv            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatAdd            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCmp            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCvt            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMult            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMultAcc            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatDiv            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMisc            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatSqrt            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAdd            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAddAcc            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAlu            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCmp            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCvt            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMisc            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMult            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMultAcc            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMatMultAcc            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShift            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShiftAcc            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdDiv            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSqrt            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAdd            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAlu            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCmp            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCvt            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatDiv            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMisc            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMult            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMultAcc            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatSqrt            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAdd            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAlu            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceCmp            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAes            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAesMix            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash2            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash2            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma2            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma3            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdPredAlu            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::Matrix            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixMov            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixOP            0      0.00%     37.50% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemRead           19     33.93%     71.43% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemWrite           11     19.64%     91.07% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemRead            3      5.36%     96.43% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemWrite            2      3.57%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statIssuedInstType_0::No_OpClass           63      0.11%      0.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntAlu        48334     87.31%     87.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntMult            1      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntDiv           14      0.03%     87.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatAdd          526      0.95%     88.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCmp            0      0.00%     88.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCvt            0      0.00%     88.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMult            0      0.00%     88.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     88.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatDiv            0      0.00%     88.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMisc            0      0.00%     88.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatSqrt            0      0.00%     88.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAdd            0      0.00%     88.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     88.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAlu            6      0.01%     88.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCmp            0      0.00%     88.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCvt            0      0.00%     88.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMisc            0      0.00%     88.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMult            0      0.00%     88.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     88.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     88.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShift            0      0.00%     88.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     88.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdDiv            0      0.00%     88.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSqrt            0      0.00%     88.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAdd          126      0.23%     88.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     88.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     88.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     88.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     88.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     88.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMult          126      0.23%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAes            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAesMix            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::Matrix            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixMov            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixOP            0      0.00%     88.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemRead         5376      9.71%     98.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemWrite          251      0.45%     99.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemRead          398      0.72%     99.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemWrite          141      0.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::total        55362                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.issueRate        1.480822                       # Inst issue rate ((Count/Cycle))
board.processor.cores5.core.fuBusy                 56                       # FU busy when requested (Count)
board.processor.cores5.core.fuBusyRate       0.001012                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores5.core.intInstQueueReads       145010                       # Number of integer instruction queue reads (Count)
board.processor.cores5.core.intInstQueueWrites        56496                       # Number of integer instruction queue writes (Count)
board.processor.cores5.core.intInstQueueWakeupAccesses        53532                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores5.core.fpInstQueueReads         3165                       # Number of floating instruction queue reads (Count)
board.processor.cores5.core.fpInstQueueWrites         1684                       # Number of floating instruction queue writes (Count)
board.processor.cores5.core.fpInstQueueWakeupAccesses         1571                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores5.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores5.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores5.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores5.core.intAluAccesses        53770                       # Number of integer alu accesses (Count)
board.processor.cores5.core.fpAluAccesses         1585                       # Number of floating point alu accesses (Count)
board.processor.cores5.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.numSquashedInsts          165                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores5.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores5.core.timesIdled              1                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores5.core.idleCycles              5                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores5.core.quiesceCycles       183721                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores5.core.MemDepUnit__0.insertedLoads         5867                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.insertedStores          464                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingLoads          183                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingStores           79                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::Return           53      0.61%      0.61% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallDirect           62      0.71%      1.32% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallIndirect           28      0.32%      1.64% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectCond         8512     97.44%     99.07% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectUncond           81      0.93%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::total         8736                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::Return           46     10.07%     10.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallDirect           55     12.04%     22.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallIndirect           25      5.47%     27.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectCond          260     56.89%     84.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectUncond           71     15.54%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::total          457                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallDirect           11     14.29%     14.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallIndirect            4      5.19%     19.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectCond           41     53.25%     72.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectUncond           21     27.27%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::total           77                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::Return            7      0.08%      0.08% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallDirect            7      0.08%      0.17% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallIndirect            3      0.04%      0.21% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectCond         8213     99.67%     99.88% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectUncond           10      0.12%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::total         8240                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallDirect            3      6.52%      6.52% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallIndirect            3      6.52%     13.04% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectCond           37     80.43%     93.48% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectUncond            3      6.52%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::total           46                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.targetProvider_0::NoTarget         4363     49.94%     49.94% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::BTB         4324     49.50%     99.44% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::RAS           49      0.56%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::total         8736                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetWrong_0::NoBranch           58     75.32%     75.32% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::Return           19     24.68%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::total           77                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.condPredicted         8512                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condPredictedTaken         4217                       # Number of conditional branches predicted as taken (Count)
board.processor.cores5.core.branchPred.condIncorrect           77                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores5.core.branchPred.NotTakenMispredicted           73                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores5.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores5.core.branchPred.BTBLookups         8736                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates           69                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits         4358                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio     0.498855                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.BTBMispredicted           23                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores5.core.branchPred.indirectLookups           28                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses           28                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::Return           53      0.61%      0.61% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallDirect           62      0.71%      1.32% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallIndirect           28      0.32%      1.64% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectCond         8512     97.44%     99.07% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectUncond           81      0.93%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::total         8736                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::Return           53      1.21%      1.21% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallDirect           19      0.43%      1.64% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallIndirect           28      0.64%      2.28% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectCond         4264     97.40%     99.68% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectUncond           14      0.32%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::total         4378                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallDirect           11     15.94%     15.94% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallIndirect            0      0.00%     15.94% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectCond           37     53.62%     69.57% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectUncond           21     30.43%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::total           69                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallDirect           11     15.94%     15.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     15.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectCond           37     53.62%     69.57% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectUncond           21     30.43%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::total           69                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.branchPred.indirectBranchPred.lookups           28                       # Number of lookups (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.misses           28                       # Number of misses (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.indirectRecords           32                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores5.core.branchPred.ras.pushes          136                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores5.core.branchPred.ras.pops          133                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores5.core.branchPred.ras.squashes          126                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores5.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores5.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores5.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores5.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.commit.commitSquashedInsts         2165                       # The number of squashed insts skipped by commit (Count)
board.processor.cores5.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores5.core.commit.branchMispredicts           45                       # The number of times a branch was mispredicted (Count)
board.processor.cores5.core.commit.numCommittedDist::samples        37075                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::mean     1.442104                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::stdev     1.781448                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::0        20699     55.83%     55.83% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::1          903      2.44%     58.27% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::2         4566     12.32%     70.58% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::3          734      1.98%     72.56% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::4        10006     26.99%     99.55% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::5           19      0.05%     99.60% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::6           27      0.07%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::7           20      0.05%     99.73% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::8          101      0.27%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::total        37075                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores5.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores5.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores5.core.commit.committedInstType_0::No_OpClass           20      0.04%      0.04% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntAlu        46866     87.66%     87.69% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntMult            1      0.00%     87.69% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntDiv           14      0.03%     87.72% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatAdd          502      0.94%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCmp            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCvt            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMult            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatDiv            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMisc            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatSqrt            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAdd            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAlu            2      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCmp            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCvt            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMisc            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMult            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShift            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdDiv            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSqrt            0      0.00%     88.66% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAdd          125      0.23%     88.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     88.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     88.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     88.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     88.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     88.90% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMult          125      0.23%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAes            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAesMix            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::Matrix            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixMov            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixOP            0      0.00%     89.13% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemRead         5108      9.55%     98.69% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemWrite          183      0.34%     99.03% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemRead          384      0.72%     99.75% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemWrite          136      0.25%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::total        53466                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.commitEligibleSamples          101                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores5.core.commitStats0.numInsts        31518                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps        53466                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP        31518                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP        53466                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi     1.186179                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     0.843043                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs         5811                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts        48401                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts         5492                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts          319                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass           20      0.04%      0.04% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu        46866     87.66%     87.69% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult            1      0.00%     87.69% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv           14      0.03%     87.72% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd          502      0.94%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu            2      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     88.66% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd          125      0.23%     88.90% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     88.90% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     88.90% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     88.90% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     88.90% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     88.90% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult          125      0.23%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     89.13% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead         5108      9.55%     98.69% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite          183      0.34%     99.03% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead          384      0.72%     99.75% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite          136      0.25%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total        53466                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedControl::IsControl         8240                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsDirectControl         8230                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCondControl         8213                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsUncondControl           27                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores5.core.decode.idleCycles         2897                       # Number of cycles decode is idle (Cycle)
board.processor.cores5.core.decode.blockedCycles        27064                       # Number of cycles decode is blocked (Cycle)
board.processor.cores5.core.decode.runCycles          877                       # Number of cycles decode is running (Cycle)
board.processor.cores5.core.decode.unblockCycles         6486                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores5.core.decode.squashCycles           57                       # Number of cycles decode is squashing (Cycle)
board.processor.cores5.core.decode.branchResolved         4315                       # Number of times decode resolved a branch (Count)
board.processor.cores5.core.decode.branchMispred           33                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores5.core.decode.decodedInsts        56806                       # Number of instructions handled by decode (Count)
board.processor.cores5.core.decode.squashedInsts          225                       # Number of squashed instructions handled by decode (Count)
board.processor.cores5.core.executeStats0.numInsts        55194                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches         8458                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts         5754                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts          362                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate     1.476328                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numCCRegReads        41872                       # Number of times the CC registers were read (Count)
board.processor.cores5.core.executeStats0.numCCRegWrites        26008                       # Number of times the CC registers were written (Count)
board.processor.cores5.core.executeStats0.numFpRegReads         1422                       # Number of times the floating registers were read (Count)
board.processor.cores5.core.executeStats0.numFpRegWrites         1431                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numIntRegReads        50990                       # Number of times the integer registers were read (Count)
board.processor.cores5.core.executeStats0.numIntRegWrites        32454                       # Number of times the integer registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs         6116                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numMiscRegReads        23083                       # Number of times the Misc registers were read (Count)
board.processor.cores5.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch.predictedBranches         4373                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores5.core.fetch.cycles        36645                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores5.core.fetch.squashCycles          180                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores5.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores5.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores5.core.fetch.cacheLines         8760                       # Number of cache lines fetched (Count)
board.processor.cores5.core.fetch.icacheSquashes           17                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores5.core.fetch.nisnDist::samples        37381                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::mean     1.558760                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::stdev     2.545552                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::0        23706     63.42%     63.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::1         2632      7.04%     70.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::2            9      0.02%     70.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::3         4172     11.16%     81.64% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::4         1779      4.76%     86.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::5         1528      4.09%     90.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::6           26      0.07%     90.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::7           42      0.11%     90.67% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::8         3487      9.33%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::total        37381                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetchStats0.numInsts        34138                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate     0.913123                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.numBranches         8736                       # Number of branches fetched (Count)
board.processor.cores5.core.fetchStats0.branchRate     0.233670                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.icacheStallCycles          623                       # ICache total stall cycles (Cycle)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores5.core.iew.squashCycles           57                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores5.core.iew.blockCycles          657                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores5.core.iew.unblockCycles         1145                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores5.core.iew.dispatchedInsts        55912                       # Number of instructions dispatched to IQ (Count)
board.processor.cores5.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores5.core.iew.dispLoadInsts         5867                       # Number of dispatched load instructions (Count)
board.processor.cores5.core.iew.dispStoreInsts          464                       # Number of dispatched store instructions (Count)
board.processor.cores5.core.iew.dispNonSpecInsts           17                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores5.core.iew.iqFullEvents            6                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.lsqFullEvents         1136                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.memOrderViolationEvents            8                       # Number of memory order violations (Count)
board.processor.cores5.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores5.core.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores5.core.iew.branchMispredicts           80                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores5.core.iew.instsToCommit        55172                       # Cumulative count of insts sent to commit (Count)
board.processor.cores5.core.iew.writebackCount        55103                       # Cumulative count of insts written-back (Count)
board.processor.cores5.core.iew.producerInst        35066                       # Number of instructions producing a value (Count)
board.processor.cores5.core.iew.consumerInst        42665                       # Number of instructions consuming a value (Count)
board.processor.cores5.core.iew.wbRate       1.473894                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores5.core.iew.wbFanout     0.821891                       # Average fanout of values written-back ((Count/Count))
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.lsq0.forwLoads          623                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores5.core.lsq0.squashedLoads          360                       # Number of loads squashed (Count)
board.processor.cores5.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores5.core.lsq0.memOrderViolation            8                       # Number of memory ordering violations (Count)
board.processor.cores5.core.lsq0.squashedStores          145                       # Number of stores squashed (Count)
board.processor.cores5.core.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled (Count)
board.processor.cores5.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores5.core.lsq0.loadToUse::samples         5492                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::mean     2.123452                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::stdev     3.019282                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::0-9         5477     99.73%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::10-19           13      0.24%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::60-69            1      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::210-219            1      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::max_value          210                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::total         5492                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.mmu.dtb.rdAccesses         5754                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses          362                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses           10                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses         8765                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.rename.squashCycles           57                       # Number of cycles rename is squashing (Cycle)
board.processor.cores5.core.rename.idleCycles         4596                       # Number of cycles rename is idle (Cycle)
board.processor.cores5.core.rename.blockCycles        11512                       # Number of cycles rename is blocking (Cycle)
board.processor.cores5.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores5.core.rename.runCycles         5016                       # Number of cycles rename is running (Cycle)
board.processor.cores5.core.rename.unblockCycles        16200                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores5.core.rename.renamedInsts        56542                       # Number of instructions processed by rename (Count)
board.processor.cores5.core.rename.ROBFullEvents        11377                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores5.core.rename.IQFullEvents           43                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores5.core.rename.LQFullEvents         3274                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores5.core.rename.renamedOperands       109135                       # Number of destination operands rename has renamed (Count)
board.processor.cores5.core.rename.lookups       193105                       # Number of register rename lookups that rename has made (Count)
board.processor.cores5.core.rename.intLookups        52642                       # Number of integer rename lookups (Count)
board.processor.cores5.core.rename.fpLookups         1493                       # Number of floating rename lookups (Count)
board.processor.cores5.core.rename.committedMaps       104798                       # Number of HB maps that are committed (Count)
board.processor.cores5.core.rename.undoneMaps         3960                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores5.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores5.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores5.core.rename.skidInsts        37179                       # count of insts added to the skid buffer (Count)
board.processor.cores5.core.rob.reads           92566                       # The number of ROB reads (Count)
board.processor.cores5.core.rob.writes         111756                       # The number of ROB writes (Count)
board.processor.cores5.core.thread_0.numInsts        31518                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps        53466                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles           32607                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi              1.280614                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              0.780875                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.instsAdded          45306                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores6.core.nonSpecInstsAdded           54                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores6.core.instsIssued         44805                       # Number of instructions issued (Count)
board.processor.cores6.core.squashedInstsIssued           18                       # Number of squashed instructions issued (Count)
board.processor.cores6.core.squashedInstsExamined         2100                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores6.core.squashedOperandsExamined         2701                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores6.core.squashedNonSpecRemoved           42                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores6.core.numIssuedDist::samples        32358                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::mean     1.384665                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::stdev     1.270395                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::0         8835     27.30%     27.30% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::1        11482     35.48%     62.79% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::2         5218     16.13%     78.91% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::3         5407     16.71%     95.62% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::4          940      2.91%     98.53% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::5          177      0.55%     99.08% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::6          104      0.32%     99.40% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::7          163      0.50%     99.90% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::8           32      0.10%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::total        32358                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntAlu           18     33.33%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntMult            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntDiv            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatAdd            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCmp            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCvt            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMult            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMultAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatDiv            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMisc            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatSqrt            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAdd            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAddAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAlu            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCmp            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCvt            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMisc            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMult            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMultAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMatMultAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShift            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShiftAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdDiv            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSqrt            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAdd            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAlu            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCmp            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCvt            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatDiv            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMisc            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMult            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMultAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatSqrt            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAdd            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAlu            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceCmp            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAes            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAesMix            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash2            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash2            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma2            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma3            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdPredAlu            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::Matrix            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixMov            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixOP            0      0.00%     33.33% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemRead           19     35.19%     68.52% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemWrite           12     22.22%     90.74% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemRead            3      5.56%     96.30% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemWrite            2      3.70%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statIssuedInstType_0::No_OpClass           61      0.14%      0.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntAlu        38648     86.26%     86.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntMult            1      0.00%     86.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntDiv           14      0.03%     86.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatAdd          526      1.17%     87.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCmp            0      0.00%     87.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCvt            0      0.00%     87.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMult            0      0.00%     87.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatDiv            0      0.00%     87.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMisc            0      0.00%     87.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatSqrt            0      0.00%     87.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAdd            0      0.00%     87.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAlu            6      0.01%     87.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCmp            0      0.00%     87.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCvt            0      0.00%     87.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMisc            0      0.00%     87.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMult            0      0.00%     87.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     87.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShift            0      0.00%     87.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdDiv            0      0.00%     87.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSqrt            0      0.00%     87.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAdd          126      0.28%     87.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMult          126      0.28%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAes            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAesMix            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::Matrix            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixMov            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixOP            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemRead         4504     10.05%     98.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemWrite          256      0.57%     98.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemRead          396      0.88%     99.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemWrite          141      0.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::total        44805                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.issueRate        1.374091                       # Inst issue rate ((Count/Cycle))
board.processor.cores6.core.fuBusy                 54                       # FU busy when requested (Count)
board.processor.cores6.core.fuBusyRate       0.001205                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores6.core.intInstQueueReads       118881                       # Number of integer instruction queue reads (Count)
board.processor.cores6.core.intInstQueueWrites        45794                       # Number of integer instruction queue writes (Count)
board.processor.cores6.core.intInstQueueWakeupAccesses        42992                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores6.core.fpInstQueueReads         3159                       # Number of floating instruction queue reads (Count)
board.processor.cores6.core.fpInstQueueWrites         1674                       # Number of floating instruction queue writes (Count)
board.processor.cores6.core.fpInstQueueWakeupAccesses         1570                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores6.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores6.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores6.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores6.core.intAluAccesses        43216                       # Number of integer alu accesses (Count)
board.processor.cores6.core.fpAluAccesses         1582                       # Number of floating point alu accesses (Count)
board.processor.cores6.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.numSquashedInsts          148                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores6.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores6.core.timesIdled              3                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores6.core.idleCycles            249                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores6.core.quiesceCycles       188500                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores6.core.MemDepUnit__0.insertedLoads         4994                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.insertedStores          470                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingLoads          189                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingStores           82                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::Return           53      0.76%      0.76% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallDirect           60      0.86%      1.63% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallIndirect           27      0.39%      2.01% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectCond         6727     96.81%     98.82% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectUncond           82      1.18%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::total         6949                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::Return           46     11.39%     11.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallDirect           53     13.12%     24.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallIndirect           24      5.94%     30.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectCond          208     51.49%     81.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectUncond           73     18.07%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::total          404                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallDirect           10     13.16%     13.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallIndirect            4      5.26%     18.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectCond           40     52.63%     71.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectUncond           22     28.95%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::total           76                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::Return            7      0.11%      0.11% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallDirect            7      0.11%      0.22% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallIndirect            3      0.05%      0.26% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectCond         6481     99.60%     99.86% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectUncond            9      0.14%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::total         6507                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallDirect            3      6.67%      6.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallIndirect            3      6.67%     13.33% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectCond           36     80.00%     93.33% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectUncond            3      6.67%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::total           45                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.targetProvider_0::NoTarget         3469     49.92%     49.92% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::BTB         3431     49.37%     99.29% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::RAS           49      0.71%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::total         6949                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetWrong_0::NoBranch           60     78.95%     78.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::Return           16     21.05%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::total           76                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.condPredicted         6727                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condPredictedTaken         3329                       # Number of conditional branches predicted as taken (Count)
board.processor.cores6.core.branchPred.condIncorrect           76                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.predTakenBTBMiss           19                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores6.core.branchPred.NotTakenMispredicted           73                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores6.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores6.core.branchPred.BTBLookups         6949                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates           69                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits         3466                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio     0.498777                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.BTBMispredicted           24                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores6.core.branchPred.indirectLookups           27                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses           27                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::Return           53      0.76%      0.76% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallDirect           60      0.86%      1.63% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallIndirect           27      0.39%      2.01% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectCond         6727     96.81%     98.82% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectUncond           82      1.18%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::total         6949                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::Return           53      1.52%      1.52% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallDirect           17      0.49%      2.01% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallIndirect           27      0.78%      2.78% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectCond         3371     96.78%     99.57% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectUncond           15      0.43%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::total         3483                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallDirect           10     14.49%     14.49% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallIndirect            0      0.00%     14.49% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectCond           37     53.62%     68.12% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectUncond           22     31.88%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::total           69                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallDirect           10     14.49%     14.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectCond           37     53.62%     68.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectUncond           22     31.88%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::total           69                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.branchPred.indirectBranchPred.lookups           27                       # Number of lookups (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.misses           27                       # Number of misses (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.indirectRecords           31                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores6.core.branchPred.ras.pushes          133                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores6.core.branchPred.ras.pops          130                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores6.core.branchPred.ras.squashes          123                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores6.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores6.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores6.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores6.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.commit.commitSquashedInsts         2006                       # The number of squashed insts skipped by commit (Count)
board.processor.cores6.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores6.core.commit.branchMispredicts           45                       # The number of times a branch was mispredicted (Count)
board.processor.cores6.core.commit.numCommittedDist::samples        32071                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::mean     1.343176                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::stdev     1.759512                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::0        18232     56.85%     56.85% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::1         2178      6.79%     63.64% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::2         3080      9.60%     73.24% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::3          113      0.35%     73.60% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::4         8308     25.91%     99.50% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::5           16      0.05%     99.55% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::6           23      0.07%     99.62% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::7           18      0.06%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::8          103      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::total        32071                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores6.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores6.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores6.core.commit.committedInstType_0::No_OpClass           19      0.04%      0.04% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntAlu        37339     86.68%     86.72% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntMult            1      0.00%     86.73% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntDiv           14      0.03%     86.76% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatAdd          502      1.17%     87.92% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCmp            0      0.00%     87.92% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCvt            0      0.00%     87.92% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMult            0      0.00%     87.92% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.92% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatDiv            0      0.00%     87.92% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMisc            0      0.00%     87.92% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatSqrt            0      0.00%     87.92% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAdd            0      0.00%     87.92% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.92% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAlu            2      0.00%     87.93% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCmp            0      0.00%     87.93% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCvt            0      0.00%     87.93% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMisc            0      0.00%     87.93% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMult            0      0.00%     87.93% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.93% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     87.93% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShift            0      0.00%     87.93% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.93% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdDiv            0      0.00%     87.93% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSqrt            0      0.00%     87.93% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAdd          125      0.29%     88.22% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMult          125      0.29%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAes            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAesMix            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::Matrix            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixMov            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixOP            0      0.00%     88.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemRead         4243      9.85%     98.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemWrite          187      0.43%     98.79% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemRead          384      0.89%     99.68% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemWrite          136      0.32%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::total        43077                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.commitEligibleSamples          103                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores6.core.commitStats0.numInsts        25462                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps        43077                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP        25462                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP        43077                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi     1.280614                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     0.780875                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs         4950                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts        38877                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts         4627                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts          323                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass           19      0.04%      0.04% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu        37339     86.68%     86.72% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult            1      0.00%     86.73% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv           14      0.03%     86.76% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd          502      1.17%     87.92% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     87.92% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     87.92% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     87.92% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     87.92% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     87.92% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     87.92% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     87.92% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     87.92% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     87.92% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu            2      0.00%     87.93% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     87.93% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0      0.00%     87.93% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc            0      0.00%     87.93% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     87.93% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     87.93% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     87.93% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     87.93% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     87.93% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     87.93% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     87.93% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd          125      0.29%     88.22% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult          125      0.29%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     88.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead         4243      9.85%     98.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite          187      0.43%     98.79% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead          384      0.89%     99.68% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite          136      0.32%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total        43077                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedControl::IsControl         6507                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsDirectControl         6497                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCondControl         6481                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsUncondControl           26                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores6.core.decode.idleCycles         2449                       # Number of cycles decode is idle (Cycle)
board.processor.cores6.core.decode.blockedCycles        23838                       # Number of cycles decode is blocked (Cycle)
board.processor.cores6.core.decode.runCycles          813                       # Number of cycles decode is running (Cycle)
board.processor.cores6.core.decode.unblockCycles         5201                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores6.core.decode.squashCycles           57                       # Number of cycles decode is squashing (Cycle)
board.processor.cores6.core.decode.branchResolved         3426                       # Number of times decode resolved a branch (Count)
board.processor.cores6.core.decode.branchMispred           32                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores6.core.decode.decodedInsts        46256                       # Number of instructions handled by decode (Count)
board.processor.cores6.core.decode.squashedInsts          208                       # Number of squashed instructions handled by decode (Count)
board.processor.cores6.core.executeStats0.numInsts        44657                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches         6694                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts         4884                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts          368                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate     1.369553                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numCCRegReads        33044                       # Number of times the CC registers were read (Count)
board.processor.cores6.core.executeStats0.numCCRegWrites        20708                       # Number of times the CC registers were written (Count)
board.processor.cores6.core.executeStats0.numFpRegReads         1420                       # Number of times the floating registers were read (Count)
board.processor.cores6.core.executeStats0.numFpRegWrites         1430                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numIntRegReads        41319                       # Number of times the integer registers were read (Count)
board.processor.cores6.core.executeStats0.numIntRegWrites        26317                       # Number of times the integer registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs         5252                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numMiscRegReads        18696                       # Number of times the Misc registers were read (Count)
board.processor.cores6.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch.predictedBranches         3480                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores6.core.fetch.cycles        31523                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores6.core.fetch.squashCycles          178                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores6.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores6.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores6.core.fetch.cacheLines         6978                       # Number of cache lines fetched (Count)
board.processor.cores6.core.fetch.icacheSquashes           20                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores6.core.fetch.nisnDist::samples        32358                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::mean     1.472093                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::stdev     2.465877                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::0        21352     65.99%     65.99% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::1         1706      5.27%     71.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::2           17      0.05%     71.31% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::3         3266     10.09%     81.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::4         1818      5.62%     87.02% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::5         1557      4.81%     91.84% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::6           28      0.09%     91.92% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::7           41      0.13%     92.05% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::8         2573      7.95%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::total        32358                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetchStats0.numInsts        27942                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate     0.856933                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.numBranches         6949                       # Number of branches fetched (Count)
board.processor.cores6.core.fetchStats0.branchRate     0.213114                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.icacheStallCycles          723                       # ICache total stall cycles (Cycle)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores6.core.iew.squashCycles           57                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores6.core.iew.blockCycles          621                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores6.core.iew.unblockCycles         1281                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores6.core.iew.dispatchedInsts        45360                       # Number of instructions dispatched to IQ (Count)
board.processor.cores6.core.iew.dispSquashedInsts            3                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores6.core.iew.dispLoadInsts         4994                       # Number of dispatched load instructions (Count)
board.processor.cores6.core.iew.dispStoreInsts          470                       # Number of dispatched store instructions (Count)
board.processor.cores6.core.iew.dispNonSpecInsts           18                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores6.core.iew.iqFullEvents           10                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.lsqFullEvents         1270                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.memOrderViolationEvents            8                       # Number of memory order violations (Count)
board.processor.cores6.core.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores6.core.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores6.core.iew.branchMispredicts           78                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores6.core.iew.instsToCommit        44633                       # Cumulative count of insts sent to commit (Count)
board.processor.cores6.core.iew.writebackCount        44562                       # Cumulative count of insts written-back (Count)
board.processor.cores6.core.iew.producerInst        28557                       # Number of instructions producing a value (Count)
board.processor.cores6.core.iew.consumerInst        33956                       # Number of instructions consuming a value (Count)
board.processor.cores6.core.iew.wbRate       1.366639                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores6.core.iew.wbFanout     0.841000                       # Average fanout of values written-back ((Count/Count))
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.lsq0.forwLoads          618                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores6.core.lsq0.squashedLoads          352                       # Number of loads squashed (Count)
board.processor.cores6.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores6.core.lsq0.memOrderViolation            8                       # Number of memory ordering violations (Count)
board.processor.cores6.core.lsq0.squashedStores          147                       # Number of stores squashed (Count)
board.processor.cores6.core.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled (Count)
board.processor.cores6.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores6.core.lsq0.loadToUse::samples         4627                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::mean     2.168144                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::stdev     4.261075                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::0-9         4611     99.65%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::10-19           14      0.30%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::120-129            1      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::260-269            1      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::max_value          262                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::total         4627                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.mmu.dtb.rdAccesses         4884                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses          368                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses           13                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses         6983                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses           16                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.rename.squashCycles           57                       # Number of cycles rename is squashing (Cycle)
board.processor.cores6.core.rename.idleCycles         4173                       # Number of cycles rename is idle (Cycle)
board.processor.cores6.core.rename.blockCycles         9136                       # Number of cycles rename is blocking (Cycle)
board.processor.cores6.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores6.core.rename.runCycles         4278                       # Number of cycles rename is running (Cycle)
board.processor.cores6.core.rename.unblockCycles        14714                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores6.core.rename.renamedInsts        45983                       # Number of instructions processed by rename (Count)
board.processor.cores6.core.rename.ROBFullEvents        10179                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores6.core.rename.IQFullEvents           36                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores6.core.rename.LQFullEvents         3448                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores6.core.rename.renamedOperands        87982                       # Number of destination operands rename has renamed (Count)
board.processor.cores6.core.rename.lookups       156120                       # Number of register rename lookups that rename has made (Count)
board.processor.cores6.core.rename.intLookups        42985                       # Number of integer rename lookups (Count)
board.processor.cores6.core.rename.fpLookups         1486                       # Number of floating rename lookups (Count)
board.processor.cores6.core.rename.committedMaps        84003                       # Number of HB maps that are committed (Count)
board.processor.cores6.core.rename.undoneMaps         3595                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores6.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores6.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores6.core.rename.skidInsts        30010                       # count of insts added to the skid buffer (Count)
board.processor.cores6.core.rob.reads           77012                       # The number of ROB reads (Count)
board.processor.cores6.core.rob.writes          90639                       # The number of ROB writes (Count)
board.processor.cores6.core.thread_0.numInsts        25462                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps        43077                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles           28535                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi              1.307685                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              0.764710                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.instsAdded          38991                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores7.core.nonSpecInstsAdded           60                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores7.core.instsIssued         38363                       # Number of instructions issued (Count)
board.processor.cores7.core.squashedInstsIssued            6                       # Number of squashed instructions issued (Count)
board.processor.cores7.core.squashedInstsExamined         2022                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores7.core.squashedOperandsExamined         3153                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores7.core.squashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores7.core.numIssuedDist::samples        28302                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::mean     1.355487                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::stdev     1.225220                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::0         6392     22.58%     22.58% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::1        13289     46.95%     69.54% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::2         3187     11.26%     80.80% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::3         3818     13.49%     94.29% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::4         1229      4.34%     98.63% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::5          164      0.58%     99.21% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::6           80      0.28%     99.49% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::7          114      0.40%     99.90% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::8           29      0.10%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::total        28302                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntAlu            6     19.35%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntMult            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntDiv            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatAdd            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCmp            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCvt            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMult            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMultAcc            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatDiv            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMisc            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatSqrt            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAdd            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAddAcc            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAlu            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCmp            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCvt            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMisc            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMult            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMultAcc            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMatMultAcc            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShift            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShiftAcc            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdDiv            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSqrt            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAdd            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAlu            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCmp            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCvt            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatDiv            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMisc            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMult            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMultAcc            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatSqrt            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAdd            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAlu            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceCmp            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAes            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAesMix            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash2            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash2            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma2            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma3            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdPredAlu            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::Matrix            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixMov            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixOP            0      0.00%     19.35% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemRead           15     48.39%     67.74% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemWrite            5     16.13%     83.87% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemRead            3      9.68%     93.55% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemWrite            2      6.45%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statIssuedInstType_0::No_OpClass           57      0.15%      0.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntAlu        32829     85.57%     85.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntMult            1      0.00%     85.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntDiv           14      0.04%     85.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatAdd          524      1.37%     87.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCmp            0      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCvt            0      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMult            0      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatDiv            0      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMisc            0      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatSqrt            0      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAdd            0      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAlu            6      0.02%     87.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCmp            0      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCvt            0      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMisc            0      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMult            0      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShift            0      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdDiv            0      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSqrt            0      0.00%     87.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAdd          126      0.33%     87.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMult          125      0.33%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAes            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAesMix            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::Matrix            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixMov            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixOP            0      0.00%     87.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemRead         3914     10.20%     98.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemWrite          233      0.61%     98.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemRead          392      1.02%     99.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemWrite          142      0.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::total        38363                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.issueRate        1.344419                       # Inst issue rate ((Count/Cycle))
board.processor.cores7.core.fuBusy                 31                       # FU busy when requested (Count)
board.processor.cores7.core.fuBusyRate       0.000808                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores7.core.intInstQueueReads       101919                       # Number of integer instruction queue reads (Count)
board.processor.cores7.core.intInstQueueWrites        39423                       # Number of integer instruction queue writes (Count)
board.processor.cores7.core.intInstQueueWakeupAccesses        36635                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores7.core.fpInstQueueReads         3143                       # Number of floating instruction queue reads (Count)
board.processor.cores7.core.fpInstQueueWrites         1658                       # Number of floating instruction queue writes (Count)
board.processor.cores7.core.fpInstQueueWakeupAccesses         1564                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores7.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores7.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores7.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores7.core.intAluAccesses        36763                       # Number of integer alu accesses (Count)
board.processor.cores7.core.fpAluAccesses         1574                       # Number of floating point alu accesses (Count)
board.processor.cores7.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.numSquashedInsts           99                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores7.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores7.core.timesIdled              3                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores7.core.idleCycles            233                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores7.core.quiesceCycles       192572                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores7.core.MemDepUnit__0.insertedLoads         4440                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.insertedStores          446                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingLoads          194                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingStores           78                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::Return           51      0.87%      0.87% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallDirect           70      1.19%      2.06% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallIndirect           24      0.41%      2.46% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectCond         5687     96.60%     99.07% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectUncond           55      0.93%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::total         5887                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::Return           44     11.55%     11.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallDirect           63     16.54%     28.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallIndirect           21      5.51%     33.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectCond          207     54.33%     87.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectUncond           46     12.07%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::total          381                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallDirect           11     15.49%     15.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallIndirect            4      5.63%     21.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectCond           35     49.30%     70.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectUncond           21     29.58%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::total           71                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::Return            7      0.13%      0.13% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallDirect            7      0.13%      0.26% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallIndirect            3      0.05%      0.31% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectCond         5441     99.52%     99.84% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectUncond            9      0.16%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::total         5467                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallDirect            3      7.32%      7.32% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallIndirect            2      4.88%     12.20% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectCond           34     82.93%     95.12% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectUncond            2      4.88%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::total           41                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.targetProvider_0::NoTarget         2954     50.18%     50.18% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::BTB         2885     49.01%     99.18% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::RAS           47      0.80%     99.98% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::Indirect            1      0.02%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::total         5887                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetWrong_0::NoBranch           53     74.65%     74.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::Return           18     25.35%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::total           71                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.condPredicted         5687                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condPredictedTaken         2815                       # Number of conditional branches predicted as taken (Count)
board.processor.cores7.core.branchPred.condIncorrect           71                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.predTakenBTBMiss           18                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores7.core.branchPred.NotTakenMispredicted           68                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores7.core.branchPred.TakenMispredicted            3                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores7.core.branchPred.BTBLookups         5887                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates           64                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits         2923                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio     0.496518                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.BTBMispredicted           24                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores7.core.branchPred.indirectLookups           24                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses           23                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::Return           51      0.87%      0.87% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallDirect           70      1.19%      2.06% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallIndirect           24      0.41%      2.46% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectCond         5687     96.60%     99.07% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectUncond           55      0.93%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::total         5887                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::Return           51      1.72%      1.72% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallDirect           30      1.01%      2.73% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallIndirect           24      0.81%      3.54% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectCond         2845     95.99%     99.53% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectUncond           14      0.47%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::total         2964                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallDirect           11     17.19%     17.19% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallIndirect            0      0.00%     17.19% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectCond           32     50.00%     67.19% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectUncond           21     32.81%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::total           64                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallDirect           11     17.19%     17.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     17.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectCond           32     50.00%     67.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectUncond           21     32.81%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::total           64                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.branchPred.indirectBranchPred.lookups           24                       # Number of lookups (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.misses           23                       # Number of misses (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.targetRecords            4                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.indirectRecords           28                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores7.core.branchPred.ras.pushes          138                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores7.core.branchPred.ras.pops          135                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores7.core.branchPred.ras.squashes          128                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores7.core.branchPred.ras.used            7                       # Number of times the RAS is the provider (Count)
board.processor.cores7.core.branchPred.ras.correct            7                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores7.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores7.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.commit.commitSquashedInsts         1861                       # The number of squashed insts skipped by commit (Count)
board.processor.cores7.core.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores7.core.commit.branchMispredicts           39                       # The number of times a branch was mispredicted (Count)
board.processor.cores7.core.commit.numCommittedDist::samples        28044                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::mean     1.313579                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::stdev     1.747887                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::0        16163     57.63%     57.63% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::1         1892      6.75%     64.38% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::2         2680      9.56%     73.94% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::3           97      0.35%     74.28% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::4         7074     25.22%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::5           18      0.06%     99.57% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::6           15      0.05%     99.63% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::7           21      0.07%     99.70% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::8           84      0.30%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::total        28044                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores7.core.commit.membars            8                       # Number of memory barriers committed (Count)
board.processor.cores7.core.commit.functionCalls           10                       # Number of function calls committed. (Count)
board.processor.cores7.core.commit.committedInstType_0::No_OpClass           19      0.05%      0.05% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntAlu        31624     85.85%     85.90% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntMult            1      0.00%     85.90% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntDiv           14      0.04%     85.94% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatAdd          502      1.36%     87.30% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCmp            0      0.00%     87.30% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCvt            0      0.00%     87.30% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMult            0      0.00%     87.30% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.30% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatDiv            0      0.00%     87.30% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMisc            0      0.00%     87.30% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatSqrt            0      0.00%     87.30% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAdd            0      0.00%     87.30% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.30% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAlu            2      0.01%     87.31% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCmp            0      0.00%     87.31% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCvt            0      0.00%     87.31% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMisc            0      0.00%     87.31% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMult            0      0.00%     87.31% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.31% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     87.31% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShift            0      0.00%     87.31% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.31% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdDiv            0      0.00%     87.31% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSqrt            0      0.00%     87.31% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAdd          125      0.34%     87.65% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.65% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMult          125      0.34%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAes            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAesMix            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::Matrix            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixMov            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixOP            0      0.00%     87.99% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemRead         3721     10.10%     98.09% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemWrite          185      0.50%     98.59% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemRead          384      1.04%     99.63% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemWrite          136      0.37%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::total        36838                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.commitEligibleSamples           84                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores7.core.commitStats0.numInsts        21821                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps        36838                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP        21821                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP        36838                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi     1.307685                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     0.764710                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs         4426                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts         1524                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts        33158                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts         4105                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts          321                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass           19      0.05%      0.05% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu        31624     85.85%     85.90% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult            1      0.00%     85.90% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv           14      0.04%     85.94% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd          502      1.36%     87.30% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     87.30% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     87.30% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     87.30% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     87.30% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     87.30% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     87.30% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     87.30% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     87.30% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     87.30% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu            2      0.01%     87.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     87.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0      0.00%     87.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc            0      0.00%     87.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     87.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     87.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     87.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     87.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     87.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     87.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     87.31% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd          125      0.34%     87.65% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.65% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult          125      0.34%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     87.99% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead         3721     10.10%     98.09% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite          185      0.50%     98.59% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead          384      1.04%     99.63% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite          136      0.37%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total        36838                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedControl::IsControl         5467                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsDirectControl         5457                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsIndirectControl           10                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCondControl         5441                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsUncondControl           26                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCall           10                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsReturn            7                       # Class of control type instructions committed (Count)
board.processor.cores7.core.decode.idleCycles         2161                       # Number of cycles decode is idle (Cycle)
board.processor.cores7.core.decode.blockedCycles        20922                       # Number of cycles decode is blocked (Cycle)
board.processor.cores7.core.decode.runCycles          718                       # Number of cycles decode is running (Cycle)
board.processor.cores7.core.decode.unblockCycles         4450                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores7.core.decode.squashCycles           51                       # Number of cycles decode is squashing (Cycle)
board.processor.cores7.core.decode.branchResolved         2886                       # Number of times decode resolved a branch (Count)
board.processor.cores7.core.decode.branchMispred           43                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores7.core.decode.decodedInsts        39795                       # Number of instructions handled by decode (Count)
board.processor.cores7.core.decode.squashedInsts          214                       # Number of squashed instructions handled by decode (Count)
board.processor.cores7.core.executeStats0.numInsts        38261                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches         5607                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts         4291                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts          360                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate     1.340845                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numCCRegReads        27793                       # Number of times the CC registers were read (Count)
board.processor.cores7.core.executeStats0.numCCRegWrites        17594                       # Number of times the CC registers were written (Count)
board.processor.cores7.core.executeStats0.numFpRegReads         1414                       # Number of times the floating registers were read (Count)
board.processor.cores7.core.executeStats0.numFpRegWrites         1423                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numIntRegReads        35438                       # Number of times the integer registers were read (Count)
board.processor.cores7.core.executeStats0.numIntRegWrites        22584                       # Number of times the integer registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs         4651                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numMiscRegReads        15941                       # Number of times the Misc registers were read (Count)
board.processor.cores7.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch.predictedBranches         2933                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores7.core.fetch.cycles        27515                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores7.core.fetch.squashCycles          168                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores7.core.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores7.core.fetch.pendingTrapStallCycles           20                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores7.core.fetch.cacheLines         5907                       # Number of cache lines fetched (Count)
board.processor.cores7.core.fetch.icacheSquashes           16                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores7.core.fetch.nisnDist::samples        28302                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::mean     1.453996                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::stdev     2.681269                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::0        18907     66.80%     66.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::1         2694      9.52%     76.32% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::2           21      0.07%     76.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::3         2737      9.67%     86.07% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::4          280      0.99%     87.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::5           35      0.12%     87.18% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::6           31      0.11%     87.29% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::7           53      0.19%     87.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::8         3544     12.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::total        28302                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetchStats0.numInsts        24131                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate     0.845663                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.numBranches         5887                       # Number of branches fetched (Count)
board.processor.cores7.core.fetchStats0.branchRate     0.206308                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.icacheStallCycles          680                       # ICache total stall cycles (Cycle)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores7.core.iew.squashCycles           51                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores7.core.iew.blockCycles          611                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores7.core.iew.unblockCycles         1191                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores7.core.iew.dispatchedInsts        39051                       # Number of instructions dispatched to IQ (Count)
board.processor.cores7.core.iew.dispSquashedInsts            2                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores7.core.iew.dispLoadInsts         4440                       # Number of dispatched load instructions (Count)
board.processor.cores7.core.iew.dispStoreInsts          446                       # Number of dispatched store instructions (Count)
board.processor.cores7.core.iew.dispNonSpecInsts           20                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores7.core.iew.iqFullEvents            7                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.lsqFullEvents         1183                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.memOrderViolationEvents            8                       # Number of memory order violations (Count)
board.processor.cores7.core.iew.predictedTakenIncorrect            5                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores7.core.iew.predictedNotTakenIncorrect           43                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores7.core.iew.branchMispredicts           48                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores7.core.iew.instsToCommit        38248                       # Cumulative count of insts sent to commit (Count)
board.processor.cores7.core.iew.writebackCount        38199                       # Cumulative count of insts written-back (Count)
board.processor.cores7.core.iew.producerInst        24377                       # Number of instructions producing a value (Count)
board.processor.cores7.core.iew.consumerInst        29844                       # Number of instructions consuming a value (Count)
board.processor.cores7.core.iew.wbRate       1.338672                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores7.core.iew.wbFanout     0.816814                       # Average fanout of values written-back ((Count/Count))
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.lsq0.forwLoads          602                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores7.core.lsq0.squashedLoads          319                       # Number of loads squashed (Count)
board.processor.cores7.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores7.core.lsq0.memOrderViolation            8                       # Number of memory ordering violations (Count)
board.processor.cores7.core.lsq0.squashedStores          125                       # Number of stores squashed (Count)
board.processor.cores7.core.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled (Count)
board.processor.cores7.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores7.core.lsq0.loadToUse::samples         4105                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::mean     2.139099                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::stdev     2.058097                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::0-9         4087     99.56%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::10-19           15      0.37%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::20-29            1      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::30-39            1      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::110-119            1      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::max_value          117                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::total         4105                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.mmu.dtb.rdAccesses         4291                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses          360                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses           10                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses            2                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses         5912                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON     73628631                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.rename.squashCycles           51                       # Number of cycles rename is squashing (Cycle)
board.processor.cores7.core.rename.idleCycles         3675                       # Number of cycles rename is idle (Cycle)
board.processor.cores7.core.rename.blockCycles         9356                       # Number of cycles rename is blocking (Cycle)
board.processor.cores7.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores7.core.rename.runCycles         3201                       # Number of cycles rename is running (Cycle)
board.processor.cores7.core.rename.unblockCycles        12019                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores7.core.rename.renamedInsts        39599                       # Number of instructions processed by rename (Count)
board.processor.cores7.core.rename.ROBFullEvents         7784                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores7.core.rename.IQFullEvents           39                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores7.core.rename.LQFullEvents         3275                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores7.core.rename.renamedOperands        75527                       # Number of destination operands rename has renamed (Count)
board.processor.cores7.core.rename.lookups       134171                       # Number of register rename lookups that rename has made (Count)
board.processor.cores7.core.rename.intLookups        37327                       # Number of integer rename lookups (Count)
board.processor.cores7.core.rename.fpLookups         1480                       # Number of floating rename lookups (Count)
board.processor.cores7.core.rename.committedMaps        71541                       # Number of HB maps that are committed (Count)
board.processor.cores7.core.rename.undoneMaps         3608                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores7.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores7.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores7.core.rename.skidInsts        28066                       # count of insts added to the skid buffer (Count)
board.processor.cores7.core.rob.reads           66620                       # The number of ROB reads (Count)
board.processor.cores7.core.rob.writes          77846                       # The number of ROB writes (Count)
board.processor.cores7.core.thread_0.numInsts        21821                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps        36838                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::samples           89                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::mean     2.303371                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::stdev     1.824109                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::1           48     53.93%     53.93% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::2           12     13.48%     67.42% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::3            9     10.11%     77.53% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::4            6      6.74%     84.27% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::5            6      6.74%     91.01% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::6            5      5.62%     96.63% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::7            2      2.25%     98.88% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::8            1      1.12%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::total           89                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::samples           74                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::mean     2.756757                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::stdev     2.059464                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::1           30     40.54%     40.54% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::2           12     16.22%     56.76% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::3           10     13.51%     70.27% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::4            8     10.81%     81.08% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::5            5      6.76%     87.84% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::6            4      5.41%     93.24% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::7            2      2.70%     95.95% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::8            2      2.70%     98.65% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::9            1      1.35%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::total           74                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::samples           83                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::mean     3.024096                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::stdev     2.118305                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::1           29     34.94%     34.94% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::2           14     16.87%     51.81% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::3           11     13.25%     65.06% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::4            8      9.64%     74.70% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::5            7      8.43%     83.13% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::6            7      8.43%     91.57% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::7            4      4.82%     96.39% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::8            3      3.61%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::total           83                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::samples           53                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::mean     5.037736                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::stdev     3.125345                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::1            9     16.98%     16.98% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::2            6     11.32%     28.30% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::3            5      9.43%     37.74% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::4            5      9.43%     47.17% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::5            5      9.43%     56.60% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::6            5      9.43%     66.04% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::7            5      9.43%     75.47% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::8            4      7.55%     83.02% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::9            4      7.55%     90.57% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::10            3      5.66%     96.23% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::11            1      1.89%     98.11% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::12            1      1.89%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::total           53                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::samples           48                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::mean     4.145833                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::stdev     2.902600                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::1           10     20.83%     20.83% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::2            8     16.67%     37.50% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::3            6     12.50%     50.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::4            6     12.50%     62.50% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::5            4      8.33%     70.83% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::6            4      8.33%     79.17% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::7            3      6.25%     85.42% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::8            3      6.25%     91.67% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::9            1      2.08%     93.75% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::10            1      2.08%     95.83% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::11            1      2.08%     97.92% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::12            1      2.08%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::total           48                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::samples           96                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::mean     3.093750                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::stdev     3.115591                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::1           54     56.25%     56.25% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::2            6      6.25%     62.50% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::3            6      6.25%     68.75% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::4            6      6.25%     75.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::5            4      4.17%     79.17% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::6            4      4.17%     83.33% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::7            4      4.17%     87.50% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::8            4      4.17%     91.67% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::9            2      2.08%     93.75% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::10            2      2.08%     95.83% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::11            2      2.08%     97.92% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::12            1      1.04%     98.96% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::13            1      1.04%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::total           96                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::samples          115                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::mean     3.243478                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::stdev     2.783382                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::1           39     33.91%     33.91% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::2           24     20.87%     54.78% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::3           20     17.39%     72.17% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::4            5      4.35%     76.52% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::5            5      4.35%     80.87% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::6            5      4.35%     85.22% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::7            5      4.35%     89.57% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::8            4      3.48%     93.04% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::9            2      1.74%     94.78% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::10            2      1.74%     96.52% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::11            2      1.74%     98.26% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::12            2      1.74%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::total          115                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::samples           71                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::mean     4.140845                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::stdev     3.423848                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::1           25     35.21%     35.21% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::2            7      9.86%     45.07% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::3            6      8.45%     53.52% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::4            6      8.45%     61.97% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::5            5      7.04%     69.01% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::6            5      7.04%     76.06% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::7            4      5.63%     81.69% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::8            3      4.23%     85.92% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::9            3      4.23%     90.14% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::10            2      2.82%     92.96% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::11            2      2.82%     95.77% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::12            2      2.82%     98.59% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::13            1      1.41%    100.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::total           71                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::samples           52                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::mean     5.250000                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::stdev     3.629266                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::1           10     19.23%     19.23% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::2            5      9.62%     28.85% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::3            5      9.62%     38.46% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::4            5      9.62%     48.08% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::5            5      9.62%     57.69% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::6            5      9.62%     67.31% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::7            4      7.69%     75.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::8            3      5.77%     80.77% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::9            2      3.85%     84.62% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::10            2      3.85%     88.46% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::11            2      3.85%     92.31% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::12            2      3.85%     96.15% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::13            1      1.92%     98.08% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::14            1      1.92%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::max_value           14                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::total           52                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::samples           75                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::mean     4.106667                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::stdev     3.415281                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::1           22     29.33%     29.33% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::2           12     16.00%     45.33% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::3            8     10.67%     56.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::4            7      9.33%     65.33% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::5            5      6.67%     72.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::6            5      6.67%     78.67% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::7            3      4.00%     82.67% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::8            3      4.00%     86.67% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::9            2      2.67%     89.33% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::10            2      2.67%     92.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::11            2      2.67%     94.67% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::12            2      2.67%     97.33% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::13            2      2.67%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::total           75                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::samples           61                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::mean     4.245902                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::stdev     3.243741                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::1           16     26.23%     26.23% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::2            9     14.75%     40.98% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::3            7     11.48%     52.46% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::4            5      8.20%     60.66% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::5            5      8.20%     68.85% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::6            5      8.20%     77.05% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::7            3      4.92%     81.97% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::8            3      4.92%     86.89% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::9            2      3.28%     90.16% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::10            2      3.28%     93.44% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::11            2      3.28%     96.72% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::12            2      3.28%    100.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::total           61                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::samples           99                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::mean     3.060606                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::stdev     2.937506                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::1           53     53.54%     53.54% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::2            8      8.08%     61.62% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::3            7      7.07%     68.69% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::4            6      6.06%     74.75% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::5            5      5.05%     79.80% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::6            4      4.04%     83.84% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::7            4      4.04%     87.88% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::8            4      4.04%     91.92% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::9            3      3.03%     94.95% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::10            3      3.03%     97.98% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::11            1      1.01%     98.99% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::12            1      1.01%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::total           99                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::samples          135                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::mean     1.992593                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::stdev     2.190537                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::1           89     65.93%     65.93% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::2           22     16.30%     82.22% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::3            8      5.93%     88.15% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::4            5      3.70%     91.85% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::5            2      1.48%     93.33% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::6            2      1.48%     94.81% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::7            1      0.74%     95.56% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::8            1      0.74%     96.30% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::9            1      0.74%     97.04% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::10            1      0.74%     97.78% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::11            1      0.74%     98.52% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::12            1      0.74%     99.26% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::13            1      0.74%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::total          135                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::samples           79                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::mean     2.873418                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::stdev     1.970078                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::1           26     32.91%     32.91% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::2           17     21.52%     54.43% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::3           11     13.92%     68.35% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::4            8     10.13%     78.48% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::5            7      8.86%     87.34% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::6            6      7.59%     94.94% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::7            2      2.53%     97.47% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::8            1      1.27%     98.73% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::9            1      1.27%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::total           79                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::samples           32                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::mean     2.250000                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::stdev     1.606439                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::1           15     46.88%     46.88% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::2            6     18.75%     65.62% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::3            5     15.62%     81.25% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::4            3      9.38%     90.62% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::5            1      3.12%     93.75% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::6            1      3.12%     96.88% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::7            1      3.12%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::max_value            7                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::total           32                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::samples          184                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::mean     1.646739                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::stdev     1.130883                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::1          113     61.41%     61.41% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::2           47     25.54%     86.96% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::3           13      7.07%     94.02% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::4            5      2.72%     96.74% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::5            2      1.09%     97.83% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::6            2      1.09%     98.91% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::7            1      0.54%     99.46% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::8            1      0.54%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::total          184                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::samples           90                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::mean     2.255556                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::stdev     1.540182                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::1           41     45.56%     45.56% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::2           17     18.89%     64.44% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::3           14     15.56%     80.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::4           10     11.11%     91.11% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::5            5      5.56%     96.67% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::6            1      1.11%     97.78% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::7            1      1.11%     98.89% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::8            1      1.11%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::total           90                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::samples           47                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::mean     2.085106                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::stdev     1.691793                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::1           25     53.19%     53.19% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::2           11     23.40%     76.60% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::3            4      8.51%     85.11% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::4            2      4.26%     89.36% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::5            2      4.26%     93.62% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::6            1      2.13%     95.74% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::7            1      2.13%     97.87% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::8            1      2.13%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::total           47                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::samples        29902                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::mean     4.409404                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::stdev     2.579346                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::1         4385     14.66%     14.66% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::2         4370     14.61%     29.28% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::3         4361     14.58%     43.86% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::4         3333     11.15%     55.01% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::5         3273     10.95%     65.96% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::6         3267     10.93%     76.88% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::7         2201      7.36%     84.24% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::8         2132      7.13%     91.37% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::9         2125      7.11%     98.48% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::10          333      1.11%     99.59% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::11           58      0.19%     99.79% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::12           46      0.15%     99.94% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::13           17      0.06%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::14            1      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::max_value           14                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::total        29902                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::samples           48                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::mean     1.687500                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::stdev     1.187815                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::1           31     64.58%     64.58% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::2            9     18.75%     83.33% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::3            3      6.25%     89.58% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::4            3      6.25%     95.83% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::5            1      2.08%     97.92% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::6            1      2.08%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::max_value            6                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::total           48                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::samples          107                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::mean     1.635514                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::stdev     1.049641                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::1           69     64.49%     64.49% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::2           20     18.69%     83.18% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::3            9      8.41%     91.59% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::4            7      6.54%     98.13% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::5            1      0.93%     99.07% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::6            1      0.93%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::max_value            6                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::total          107                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::samples           84                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::mean     1.702381                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::stdev     0.979055                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::1           45     53.57%     53.57% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::2           26     30.95%     84.52% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::3            9     10.71%     95.24% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::4            2      2.38%     97.62% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::5            1      1.19%     98.81% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::6            1      1.19%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::max_value            6                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::total           84                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::samples          513                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::mean     4.814815                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::stdev     3.894459                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::1          104     20.27%     20.27% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::2           85     16.57%     36.84% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::3           79     15.40%     52.24% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::4           42      8.19%     60.43% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::5           32      6.24%     66.67% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::6           30      5.85%     72.51% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::7           26      5.07%     77.58% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::8           20      3.90%     81.48% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::9           20      3.90%     85.38% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::10           16      3.12%     88.50% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::11           14      2.73%     91.23% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::12           11      2.14%     93.37% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::13           11      2.14%     95.52% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::14           10      1.95%     97.47% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::15            8      1.56%     99.03% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::16            5      0.97%    100.00% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::max_value           16                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::total          513                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::samples           44                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::mean     1.772727                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::stdev     1.138413                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::1           23     52.27%     52.27% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::2           15     34.09%     86.36% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::3            2      4.55%     90.91% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::4            2      4.55%     95.45% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::5            1      2.27%     97.73% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::6            1      2.27%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::max_value            6                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::total           44                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::samples           84                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::mean     3.214286                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::stdev     2.134464                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::1           24     28.57%     28.57% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::2           15     17.86%     46.43% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::3           13     15.48%     61.90% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::4           10     11.90%     73.81% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::5            8      9.52%     83.33% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::6            6      7.14%     90.48% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::7            4      4.76%     95.24% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::8            3      3.57%     98.81% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::9            1      1.19%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::total           84                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::samples           11                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::mean     3.636364                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::stdev     2.540580                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::1            3     27.27%     27.27% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::2            2     18.18%     45.45% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::3            1      9.09%     54.55% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::4            1      9.09%     63.64% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::5            1      9.09%     72.73% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::6            1      9.09%     81.82% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::7            1      9.09%     90.91% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::8            1      9.09%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::total           11                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::samples           16                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::mean            2                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::stdev     1.264911                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::1            8     50.00%     50.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::2            3     18.75%     68.75% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::3            3     18.75%     87.50% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::4            1      6.25%     93.75% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::5            1      6.25%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::max_value            5                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::total           16                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::samples            8                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::mean     4.500000                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::stdev     2.449490                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::1            1     12.50%     12.50% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::2            1     12.50%     25.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::3            1     12.50%     37.50% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::4            1     12.50%     50.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::5            1     12.50%     62.50% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::6            1     12.50%     75.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::7            1     12.50%     87.50% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::8            1     12.50%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::total            8                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::samples            9                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::mean     2.444444                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::stdev     1.424001                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::1            3     33.33%     33.33% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::2            2     22.22%     55.56% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::3            2     22.22%     77.78% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::4            1     11.11%     88.89% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::5            1     11.11%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::6            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::max_value            5                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::total            9                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::samples            8                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::mean     4.500000                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::stdev     2.449490                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::1            1     12.50%     12.50% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::2            1     12.50%     25.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::3            1     12.50%     37.50% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::4            1     12.50%     50.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::5            1     12.50%     62.50% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::6            1     12.50%     75.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::7            1     12.50%     87.50% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::8            1     12.50%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::total            8                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::samples            9                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::mean     4.111111                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::stdev     2.571208                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::1            2     22.22%     22.22% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::2            1     11.11%     33.33% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::3            1     11.11%     44.44% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::4            1     11.11%     55.56% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::5            1     11.11%     66.67% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::6            1     11.11%     77.78% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::7            1     11.11%     88.89% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::8            1     11.11%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::total            9                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::samples            8                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::mean     4.500000                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::stdev     2.449490                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::1            1     12.50%     12.50% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::2            1     12.50%     25.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::3            1     12.50%     37.50% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::4            1     12.50%     50.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::5            1     12.50%     62.50% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::6            1     12.50%     75.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::7            1     12.50%     87.50% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::8            1     12.50%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::total            8                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::samples           24                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::mean     2.166667                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::stdev     2.160247                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::1           17     70.83%     70.83% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::2            1      4.17%     75.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::3            1      4.17%     79.17% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::4            1      4.17%     83.33% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::5            1      4.17%     87.50% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::6            1      4.17%     91.67% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::7            1      4.17%     95.83% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::8            1      4.17%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::total           24                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::samples           85                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::mean     3.129412                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::stdev     2.125739                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::1           27     31.76%     31.76% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::2           15     17.65%     49.41% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::3           12     14.12%     63.53% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::4            8      9.41%     72.94% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::5            8      9.41%     82.35% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::6            7      8.24%     90.59% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::7            5      5.88%     96.47% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::8            3      3.53%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::total           85                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::samples           77                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::mean     3.025974                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::stdev     2.083608                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::1           25     32.47%     32.47% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::2           14     18.18%     50.65% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::3           11     14.29%     64.94% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::4            9     11.69%     76.62% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::5            7      9.09%     85.71% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::6            5      6.49%     92.21% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::7            3      3.90%     96.10% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::8            2      2.60%     98.70% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::9            1      1.30%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::total           77                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::samples          178                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::mean     2.213483                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::stdev     1.580044                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::1           83     46.63%     46.63% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::2           40     22.47%     69.10% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::3           23     12.92%     82.02% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::4           14      7.87%     89.89% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::5            8      4.49%     94.38% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::6            5      2.81%     97.19% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::7            4      2.25%     99.44% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::8            1      0.56%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::total          178                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::samples           72                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::mean     3.097222                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::stdev     2.117398                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::1           23     31.94%     31.94% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::2           13     18.06%     50.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::3           10     13.89%     63.89% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::4            7      9.72%     73.61% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::5            7      9.72%     83.33% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::6            6      8.33%     91.67% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::7            4      5.56%     97.22% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::8            1      1.39%     98.61% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::9            1      1.39%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::total           72                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::samples           74                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::mean     2.702703                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::stdev     1.795960                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::1           25     33.78%     33.78% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::2           17     22.97%     56.76% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::3           11     14.86%     71.62% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::4            8     10.81%     82.43% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::5            6      8.11%     90.54% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::6            4      5.41%     95.95% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::7            2      2.70%     98.65% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::8            1      1.35%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::total           74                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::samples           57                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::mean     3.228070                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::stdev     2.187771                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::1           16     28.07%     28.07% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::2           11     19.30%     47.37% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::3            9     15.79%     63.16% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::4            6     10.53%     73.68% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::5            5      8.77%     82.46% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::6            4      7.02%     89.47% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::7            3      5.26%     94.74% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::8            2      3.51%     98.25% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::9            1      1.75%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::total           57                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::samples           98                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::mean     2.204082                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::stdev     1.804686                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::1           55     56.12%     56.12% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::2           14     14.29%     70.41% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::3            9      9.18%     79.59% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::4            7      7.14%     86.73% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::5            6      6.12%     92.86% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::6            4      4.08%     96.94% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::7            1      1.02%     97.96% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::8            1      1.02%     98.98% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::9            1      1.02%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::total           98                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::samples          101                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::mean     3.009901                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::stdev     1.723340                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::1           27     26.73%     26.73% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::2           18     17.82%     44.55% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::3           17     16.83%     61.39% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::4           16     15.84%     77.23% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::5           15     14.85%     92.08% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::6            6      5.94%     98.02% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::7            1      0.99%     99.01% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::8            1      0.99%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::total          101                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::samples           81                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::mean     2.259259                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::stdev     1.780293                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::1           40     49.38%     49.38% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::2           16     19.75%     69.14% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::3           10     12.35%     81.48% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::4            6      7.41%     88.89% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::5            3      3.70%     92.59% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::6            3      3.70%     96.30% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::7            1      1.23%     97.53% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::8            1      1.23%     98.77% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::9            1      1.23%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::total           81                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::samples           86                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::mean     2.813953                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::stdev     2.111657                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::1           31     36.05%     36.05% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::2           19     22.09%     58.14% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::3           11     12.79%     70.93% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::4            8      9.30%     80.23% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::5            7      8.14%     88.37% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::6            4      4.65%     93.02% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::7            2      2.33%     95.35% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::8            2      2.33%     97.67% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::9            1      1.16%     98.84% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::10            1      1.16%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::total           86                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::samples           63                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::mean     2.666667                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::stdev     1.967478                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::1           24     38.10%     38.10% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::2           13     20.63%     58.73% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::3           10     15.87%     74.60% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::4            6      9.52%     84.13% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::5            3      4.76%     88.89% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::6            3      4.76%     93.65% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::7            2      3.17%     96.83% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::8            1      1.59%     98.41% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::9            1      1.59%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::total           63                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::samples           59                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::mean     2.881356                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::stdev     2.043364                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::1           21     35.59%     35.59% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::2           11     18.64%     54.24% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::3            8     13.56%     67.80% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::4            7     11.86%     79.66% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::5            4      6.78%     86.44% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::6            3      5.08%     91.53% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::7            3      5.08%     96.61% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::8            2      3.39%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::total           59                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::samples           70                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::mean     2.800000                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::stdev     2.137315                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::1           27     38.57%     38.57% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::2           15     21.43%     60.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::3            8     11.43%     71.43% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::4            5      7.14%     78.57% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::5            5      7.14%     85.71% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::6            4      5.71%     91.43% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::7            3      4.29%     95.71% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::8            2      2.86%     98.57% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::9            1      1.43%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::total           70                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::samples          116                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::mean     2.810345                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::stdev     1.773789                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::1           36     31.03%     31.03% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::2           23     19.83%     50.86% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::3           22     18.97%     69.83% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::4           13     11.21%     81.03% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::5           13     11.21%     92.24% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::6            4      3.45%     95.69% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::7            3      2.59%     98.28% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::8            2      1.72%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::total          116                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::samples          131                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::mean     2.900763                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::stdev     1.859921                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::1           35     26.72%     26.72% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::2           31     23.66%     50.38% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::3           28     21.37%     71.76% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::4           12      9.16%     80.92% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::5           12      9.16%     90.08% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::6            5      3.82%     93.89% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::7            4      3.05%     96.95% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::8            3      2.29%     99.24% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::9            1      0.76%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::total          131                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::samples          282                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::mean     2.163121                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::stdev     1.466708                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::1          122     43.26%     43.26% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::2           74     26.24%     69.50% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::3           44     15.60%     85.11% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::4           25      8.87%     93.97% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::5            5      1.77%     95.74% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::6            5      1.77%     97.52% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::7            4      1.42%     98.94% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::8            2      0.71%     99.65% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::9            1      0.35%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::total          282                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::samples          351                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::mean     2.524217                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::stdev     1.734972                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::1          137     39.03%     39.03% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::2           77     21.94%     60.97% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::3           50     14.25%     75.21% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::4           35      9.97%     85.19% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::5           22      6.27%     91.45% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::6           19      5.41%     96.87% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::7            8      2.28%     99.15% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::8            2      0.57%     99.72% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::9            1      0.28%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::total          351                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::samples          247                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::mean     2.526316                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::stdev     1.999572                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::1          102     41.30%     41.30% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::2           57     23.08%     64.37% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::3           34     13.77%     78.14% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::4           20      8.10%     86.23% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::5           10      4.05%     90.28% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::6            9      3.64%     93.93% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::7            8      3.24%     97.17% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::8            3      1.21%     98.38% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::9            1      0.40%     98.79% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::10            1      0.40%     99.19% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::11            1      0.40%     99.60% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::12            1      0.40%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::total          247                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::samples           72                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::mean     2.763889                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::stdev     2.031395                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::1           28     38.89%     38.89% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::2           12     16.67%     55.56% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::3           11     15.28%     70.83% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::4            8     11.11%     81.94% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::5            5      6.94%     88.89% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::6            3      4.17%     93.06% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::7            2      2.78%     95.83% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::8            2      2.78%     98.61% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::9            1      1.39%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::total           72                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::samples          139                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::mean     2.208633                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::stdev     1.621749                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::1           68     48.92%     48.92% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::2           28     20.14%     69.06% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::3           17     12.23%     81.29% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::4           12      8.63%     89.93% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::5            5      3.60%     93.53% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::6            5      3.60%     97.12% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::7            3      2.16%     99.28% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::8            1      0.72%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::total          139                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::samples          177                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::mean     2.909605                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::stdev     2.216357                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::1           62     35.03%     35.03% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::2           38     21.47%     56.50% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::3           23     12.99%     69.49% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::4           16      9.04%     78.53% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::5           15      8.47%     87.01% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::6           11      6.21%     93.22% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::7            4      2.26%     95.48% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::8            3      1.69%     97.18% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::9            2      1.13%     98.31% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::10            1      0.56%     98.87% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::11            1      0.56%     99.44% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::12            1      0.56%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::total          177                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::samples          187                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::mean     2.256684                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::stdev     1.845773                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::1          100     53.48%     53.48% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::2           33     17.65%     71.12% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::3           17      9.09%     80.21% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::4           10      5.35%     85.56% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::5           10      5.35%     90.91% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::6            8      4.28%     95.19% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::7            6      3.21%     98.40% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::8            2      1.07%     99.47% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::9            1      0.53%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::total          187                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::samples          111                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::mean     2.531532                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::stdev     1.925049                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::1           47     42.34%     42.34% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::2           24     21.62%     63.96% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::3           14     12.61%     76.58% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::4            8      7.21%     83.78% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::5            6      5.41%     89.19% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::6            6      5.41%     94.59% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::7            3      2.70%     97.30% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::8            2      1.80%     99.10% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::9            1      0.90%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::total          111                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::samples          171                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::mean     2.198830                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::stdev     1.995937                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::1          108     63.16%     63.16% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::2           16      9.36%     72.51% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::3           13      7.60%     80.12% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::4            8      4.68%     84.80% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::5            8      4.68%     89.47% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::6            8      4.68%     94.15% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::7            5      2.92%     97.08% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::8            3      1.75%     98.83% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::9            2      1.17%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::total          171                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::samples          144                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::mean     2.041667                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::stdev     1.765540                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::1           89     61.81%     61.81% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::2           21     14.58%     76.39% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::3           10      6.94%     83.33% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::4            7      4.86%     88.19% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::5            6      4.17%     92.36% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::6            5      3.47%     95.83% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::7            4      2.78%     98.61% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::8            1      0.69%     99.31% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::9            1      0.69%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::total          144                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::samples          498                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::mean     1.483936                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::stdev     1.113636                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::1          366     73.49%     73.49% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::2           89     17.87%     91.37% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::3           15      3.01%     94.38% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::4           10      2.01%     96.39% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::5            7      1.41%     97.79% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::6            5      1.00%     98.80% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::7            4      0.80%     99.60% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::8            1      0.20%     99.80% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::9            1      0.20%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::total          498                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::samples           83                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::mean     2.783133                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::stdev     2.083900                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::1           34     40.96%     40.96% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::2           13     15.66%     56.63% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::3           11     13.25%     69.88% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::4            8      9.64%     79.52% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::5            6      7.23%     86.75% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::6            5      6.02%     92.77% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::7            3      3.61%     96.39% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::8            2      2.41%     98.80% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::9            1      1.20%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::total           83                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::samples           97                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::mean     3.113402                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::stdev     2.125619                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::1           30     30.93%     30.93% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::2           18     18.56%     49.48% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::3           14     14.43%     63.92% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::4           11     11.34%     75.26% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::5            8      8.25%     83.51% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::6            7      7.22%     90.72% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::7            5      5.15%     95.88% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::8            3      3.09%     98.97% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::9            1      1.03%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::total           97                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::samples          105                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::mean     2.638095                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::stdev     1.976418                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::1           43     40.95%     40.95% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::2           21     20.00%     60.95% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::3           14     13.33%     74.29% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::4            8      7.62%     81.90% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::5            6      5.71%     87.62% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::6            6      5.71%     93.33% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::7            5      4.76%     98.10% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::8            1      0.95%     99.05% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::9            1      0.95%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::total          105                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::samples           59                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::mean            3                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::stdev     1.819435                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::1           17     28.81%     28.81% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::2           11     18.64%     47.46% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::3            9     15.25%     62.71% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::4            8     13.56%     76.27% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::5            7     11.86%     88.14% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::6            5      8.47%     96.61% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::7            2      3.39%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::max_value            7                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::total           59                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::samples          148                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::mean     2.628378                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::stdev     1.792958                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::1           54     36.49%     36.49% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::2           32     21.62%     58.11% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::3           23     15.54%     73.65% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::4           15     10.14%     83.78% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::5           11      7.43%     91.22% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::6            7      4.73%     95.95% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::7            3      2.03%     97.97% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::8            3      2.03%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::total          148                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::samples          159                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::mean     2.635220                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::stdev     1.956558                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::1           63     39.62%     39.62% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::2           34     21.38%     61.01% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::3           20     12.58%     73.58% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::4           15      9.43%     83.02% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::5           11      6.92%     89.94% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::6            6      3.77%     93.71% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::7            5      3.14%     96.86% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::8            3      1.89%     98.74% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::9            2      1.26%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::total          159                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::samples          151                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::mean     2.536424                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::stdev     1.846708                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::1           65     43.05%     43.05% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::2           28     18.54%     61.59% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::3           18     11.92%     73.51% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::4           15      9.93%     83.44% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::5           11      7.28%     90.73% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::6            8      5.30%     96.03% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::7            4      2.65%     98.68% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::8            1      0.66%     99.34% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::9            1      0.66%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::total          151                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::samples         1100                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::mean     2.368182                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::stdev     1.469708                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::1          393     35.73%     35.73% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::2          305     27.73%     63.45% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::3          176     16.00%     79.45% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::4          118     10.73%     90.18% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::5           71      6.45%     96.64% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::6           22      2.00%     98.64% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::7            8      0.73%     99.36% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::8            4      0.36%     99.73% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::9            3      0.27%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::total         1100                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::samples         1316                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::mean     3.258359                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::stdev     2.050347                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::1          331     25.15%     25.15% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::2          245     18.62%     43.77% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::3          217     16.49%     60.26% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::4          196     14.89%     75.15% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::5          122      9.27%     84.42% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::6           84      6.38%     90.81% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::7           64      4.86%     95.67% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::8           45      3.42%     99.09% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::9           10      0.76%     99.85% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::10            2      0.15%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::total         1316                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::samples          350                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::mean     2.894286                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::stdev     2.236125                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::1          138     39.43%     39.43% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::2           56     16.00%     55.43% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::3           47     13.43%     68.86% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::4           36     10.29%     79.14% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::5           24      6.86%     86.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::6           19      5.43%     91.43% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::7           13      3.71%     95.14% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::8            7      2.00%     97.14% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::9            5      1.43%     98.57% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::10            3      0.86%     99.43% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::11            2      0.57%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::max_value           11                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::total          350                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::samples          685                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::mean     2.522628                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::stdev     1.711203                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::1          260     37.96%     37.96% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::2          165     24.09%     62.04% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::3           88     12.85%     74.89% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::4           71     10.36%     85.26% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::5           42      6.13%     91.39% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::6           34      4.96%     96.35% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::7           24      3.50%     99.85% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::8            1      0.15%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::total          685                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::samples         1125                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::mean     2.456000                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::stdev     1.840884                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::1          446     39.64%     39.64% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::2          297     26.40%     66.04% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::3          137     12.18%     78.22% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::4          107      9.51%     87.73% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::5           52      4.62%     92.36% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::6           39      3.47%     95.82% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::7           17      1.51%     97.33% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::8           11      0.98%     98.31% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::9           10      0.89%     99.20% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::10            7      0.62%     99.82% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::11            1      0.09%     99.91% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::12            1      0.09%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::total         1125                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::samples         2141                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::mean     4.583839                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::stdev     3.793637                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::1          494     23.07%     23.07% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::2          368     17.19%     40.26% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::3          246     11.49%     51.75% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::4          213      9.95%     61.70% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::5          157      7.33%     69.03% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::6          125      5.84%     74.87% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::7          116      5.42%     80.29% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::8           94      4.39%     84.68% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::9           67      3.13%     87.81% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::10           59      2.76%     90.57% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::11           39      1.82%     92.39% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::12           35      1.63%     94.02% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::13           33      1.54%     95.56% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::14           32      1.49%     97.06% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::15           32      1.49%     98.55% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::16           31      1.45%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::max_value           16                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::total         2141                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::samples          503                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::mean     2.745527                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::stdev     2.205312                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::1          203     40.36%     40.36% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::2           96     19.09%     59.44% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::3           69     13.72%     73.16% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::4           46      9.15%     82.31% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::5           29      5.77%     88.07% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::6           24      4.77%     92.84% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::7           13      2.58%     95.43% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::8           10      1.99%     97.42% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::9            4      0.80%     98.21% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::10            4      0.80%     99.01% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::11            2      0.40%     99.40% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::12            2      0.40%     99.80% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::13            1      0.20%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::total          503                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::samples           58                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::mean     2.896552                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::stdev     2.057845                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::1           20     34.48%     34.48% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::2           11     18.97%     53.45% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::3            9     15.52%     68.97% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::4            6     10.34%     79.31% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::5            4      6.90%     86.21% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::6            4      6.90%     93.10% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::7            2      3.45%     96.55% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::8            1      1.72%     98.28% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::9            1      1.72%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::total           58                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::samples         9394                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::mean     6.408026                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::stdev     4.336494                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::1         1118     11.90%     11.90% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::2         1026     10.92%     22.82% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::3          994     10.58%     33.40% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::4          787      8.38%     41.78% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::5          772      8.22%     50.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::6          736      7.83%     57.83% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::7          538      5.73%     63.56% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::8          534      5.68%     69.25% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::9          506      5.39%     74.63% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::10          465      4.95%     79.58% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::11          460      4.90%     84.48% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::12          322      3.43%     87.91% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::13          289      3.08%     90.98% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::14          287      3.06%     94.04% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::15          280      2.98%     97.02% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::16          280      2.98%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::max_value           16                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::total         9394                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::samples         9228                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::mean     8.017772                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::stdev     4.460793                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::1          648      7.02%      7.02% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::2          599      6.49%     13.51% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::3          610      6.61%     20.12% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::4          636      6.89%     27.02% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::5          624      6.76%     33.78% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::6          635      6.88%     40.66% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::7          647      7.01%     47.67% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::8          630      6.83%     54.50% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::9          627      6.79%     61.29% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::10          594      6.44%     67.73% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::11          567      6.14%     73.87% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::12          545      5.91%     79.78% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::13          510      5.53%     85.31% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::14          479      5.19%     90.50% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::15          459      4.97%     95.47% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::16          418      4.53%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::max_value           16                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::total         9228                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::samples          235                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::mean     3.885106                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::stdev     3.029695                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::1           69     29.36%     29.36% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::2           38     16.17%     45.53% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::3           27     11.49%     57.02% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::4           21      8.94%     65.96% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::5           17      7.23%     73.19% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::6           14      5.96%     79.15% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::7           12      5.11%     84.26% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::8           11      4.68%     88.94% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::9           10      4.26%     93.19% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::10            9      3.83%     97.02% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::11            3      1.28%     98.30% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::12            3      1.28%     99.57% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::13            1      0.43%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::total          235                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::samples          193                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::mean     3.445596                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::stdev     2.442760                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::1           55     28.50%     28.50% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::2           31     16.06%     44.56% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::3           29     15.03%     59.59% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::4           21     10.88%     70.47% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::5           18      9.33%     79.79% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::6           17      8.81%     88.60% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::7            7      3.63%     92.23% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::8            7      3.63%     95.85% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::9            3      1.55%     97.41% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::10            3      1.55%     98.96% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::11            1      0.52%     99.48% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::12            1      0.52%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::total          193                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::samples          165                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::mean     3.345455                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::stdev     2.577233                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::1           52     31.52%     31.52% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::2           28     16.97%     48.48% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::3           23     13.94%     62.42% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::4           19     11.52%     73.94% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::5           14      8.48%     82.42% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::6            9      5.45%     87.88% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::7            6      3.64%     91.52% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::8            5      3.03%     94.55% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::9            3      1.82%     96.36% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::10            2      1.21%     97.58% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::11            2      1.21%     98.79% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::12            2      1.21%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::total          165                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::samples          229                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::mean     2.615721                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::stdev     2.356573                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::1          112     48.91%     48.91% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::2           41     17.90%     66.81% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::3           22      9.61%     76.42% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::4           13      5.68%     82.10% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::5           11      4.80%     86.90% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::6            9      3.93%     90.83% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::7            7      3.06%     93.89% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::8            5      2.18%     96.07% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::9            4      1.75%     97.82% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::10            3      1.31%     99.13% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::11            1      0.44%     99.56% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::12            1      0.44%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::total          229                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::samples          154                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::mean     3.103896                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::stdev     2.970814                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::1           75     48.70%     48.70% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::2           17     11.04%     59.74% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::3           14      9.09%     68.83% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::4           11      7.14%     75.97% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::5            8      5.19%     81.17% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::6            7      4.55%     85.71% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::7            7      4.55%     90.26% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::8            4      2.60%     92.86% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::9            3      1.95%     94.81% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::10            2      1.30%     96.10% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::11            2      1.30%     97.40% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::12            2      1.30%     98.70% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::13            1      0.65%     99.35% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::14            1      0.65%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::max_value           14                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::total          154                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::samples          211                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::mean     2.791469                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::stdev     2.434694                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::1           78     36.97%     36.97% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::2           68     32.23%     69.19% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::3           13      6.16%     75.36% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::4           11      5.21%     80.57% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::5           10      4.74%     85.31% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::6           10      4.74%     90.05% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::7            6      2.84%     92.89% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::8            6      2.84%     95.73% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::9            4      1.90%     97.63% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::10            2      0.95%     98.58% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::11            1      0.47%     99.05% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::12            1      0.47%     99.53% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::13            1      0.47%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::total          211                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::samples          108                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::mean     4.055556                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::stdev     2.953956                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::1           24     22.22%     22.22% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::2           19     17.59%     39.81% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::3           15     13.89%     53.70% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::4           10      9.26%     62.96% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::5           10      9.26%     72.22% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::6            9      8.33%     80.56% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::7            7      6.48%     87.04% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::8            4      3.70%     90.74% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::9            3      2.78%     93.52% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::10            2      1.85%     95.37% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::11            2      1.85%     97.22% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::12            2      1.85%     99.07% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::13            1      0.93%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::total          108                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::samples          121                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::mean     3.768595                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::stdev     2.780169                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::1           32     26.45%     26.45% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::2           20     16.53%     42.98% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::3           15     12.40%     55.37% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::4           14     11.57%     66.94% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::5           12      9.92%     76.86% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::6            8      6.61%     83.47% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::7            6      4.96%     88.43% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::8            5      4.13%     92.56% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::9            3      2.48%     95.04% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::10            2      1.65%     96.69% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::11            2      1.65%     98.35% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::12            2      1.65%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::total          121                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::samples           65                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::mean     2.907692                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::stdev     1.860133                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::1           20     30.77%     30.77% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::2           12     18.46%     49.23% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::3           12     18.46%     67.69% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::4            8     12.31%     80.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::5            5      7.69%     87.69% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::6            5      7.69%     95.38% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::7            2      3.08%     98.46% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::8            1      1.54%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::total           65                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::samples          149                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::mean     3.181208                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::stdev     2.703985                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::1           58     38.93%     38.93% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::2           26     17.45%     56.38% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::3           15     10.07%     66.44% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::4           13      8.72%     75.17% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::5            9      6.04%     81.21% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::6            8      5.37%     86.58% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::7            7      4.70%     91.28% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::8            4      2.68%     93.96% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::9            3      2.01%     95.97% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::10            2      1.34%     97.32% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::11            2      1.34%     98.66% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::12            2      1.34%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::total          149                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::samples          138                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::mean     3.644928                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::stdev     3.060940                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::1           44     31.88%     31.88% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::2           27     19.57%     51.45% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::3           14     10.14%     61.59% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::4           12      8.70%     70.29% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::5            9      6.52%     76.81% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::6            7      5.07%     81.88% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::7            6      4.35%     86.23% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::8            6      4.35%     90.58% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::9            4      2.90%     93.48% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::10            3      2.17%     95.65% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::11            2      1.45%     97.10% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::12            2      1.45%     98.55% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::13            2      1.45%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::total          138                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::samples          122                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::mean     3.344262                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::stdev     2.341754                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::1           35     28.69%     28.69% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::2           21     17.21%     45.90% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::3           19     15.57%     61.48% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::4           14     11.48%     72.95% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::5           10      8.20%     81.15% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::6            8      6.56%     87.70% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::7            6      4.92%     92.62% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::8            5      4.10%     96.72% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::9            2      1.64%     98.36% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::10            2      1.64%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::total          122                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::samples          110                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::mean     4.163636                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::stdev     2.978600                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::1           25     22.73%     22.73% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::2           15     13.64%     36.36% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::3           15     13.64%     50.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::4           14     12.73%     62.73% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::5            9      8.18%     70.91% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::6            9      8.18%     79.09% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::7            7      6.36%     85.45% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::8            6      5.45%     90.91% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::9            4      3.64%     94.55% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::10            2      1.82%     96.36% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::11            1      0.91%     97.27% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::12            1      0.91%     98.18% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::13            1      0.91%     99.09% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::14            1      0.91%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::max_value           14                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::total          110                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::samples          122                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::mean     2.885246                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::stdev     3.141818                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::1           74     60.66%     60.66% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::2            9      7.38%     68.03% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::3            6      4.92%     72.95% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::4            6      4.92%     77.87% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::5            5      4.10%     81.97% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::6            5      4.10%     86.07% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::7            4      3.28%     89.34% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::8            3      2.46%     91.80% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::9            2      1.64%     93.44% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::10            2      1.64%     95.08% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::11            2      1.64%     96.72% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::12            2      1.64%     98.36% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::13            1      0.82%     99.18% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::14            1      0.82%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::max_value           14                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::total          122                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::samples           71                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::mean     4.126761                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::stdev     3.193429                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::1           22     30.99%     30.99% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::2            8     11.27%     42.25% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::3            7      9.86%     52.11% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::4            6      8.45%     60.56% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::5            6      8.45%     69.01% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::6            6      8.45%     77.46% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::7            4      5.63%     83.10% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::8            4      5.63%     88.73% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::9            2      2.82%     91.55% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::10            2      2.82%     94.37% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::11            2      2.82%     97.18% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::12            2      2.82%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::total           71                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::samples          134                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::mean     2.835821                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::stdev     2.923059                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::1           83     61.94%     61.94% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::2            7      5.22%     67.16% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::3            6      4.48%     71.64% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::4            6      4.48%     76.12% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::5            6      4.48%     80.60% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::6            6      4.48%     85.07% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::7            6      4.48%     89.55% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::8            5      3.73%     93.28% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::9            3      2.24%     95.52% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::10            2      1.49%     97.01% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::11            2      1.49%     98.51% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::12            2      1.49%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::total          134                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::samples           78                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::mean     4.179487                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::stdev     3.552002                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::1           29     37.18%     37.18% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::2            7      8.97%     46.15% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::3            6      7.69%     53.85% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::4            6      7.69%     61.54% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::5            5      6.41%     67.95% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::6            5      6.41%     74.36% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::7            5      6.41%     80.77% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::8            5      6.41%     87.18% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::9            2      2.56%     89.74% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::10            2      2.56%     92.31% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::11            2      2.56%     94.87% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::12            2      2.56%     97.44% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::13            1      1.28%     98.72% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::14            1      1.28%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::max_value           14                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::total           78                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::samples          100                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::mean     3.290000                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::stdev     3.101954                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::1           49     49.00%     49.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::2           10     10.00%     59.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::3            7      7.00%     66.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::4            6      6.00%     72.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::5            5      5.00%     77.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::6            5      5.00%     82.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::7            5      5.00%     87.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::8            5      5.00%     92.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::9            2      2.00%     94.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::10            2      2.00%     96.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::11            2      2.00%     98.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::12            1      1.00%     99.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::13            1      1.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::total          100                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::samples          124                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::mean     2.895161                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::stdev     2.731385                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::1           59     47.58%     47.58% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::2           18     14.52%     62.10% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::3           13     10.48%     72.58% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::4           10      8.06%     80.65% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::5            5      4.03%     84.68% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::6            4      3.23%     87.90% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::7            4      3.23%     91.13% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::8            3      2.42%     93.55% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::9            2      1.61%     95.16% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::10            2      1.61%     96.77% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::11            2      1.61%     98.39% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::12            2      1.61%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::total          124                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::samples           71                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::mean     2.647887                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::stdev     2.105086                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::1           32     45.07%     45.07% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::2           12     16.90%     61.97% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::3            8     11.27%     73.24% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::4            5      7.04%     80.28% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::5            5      7.04%     87.32% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::6            4      5.63%     92.96% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::7            2      2.82%     95.77% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::8            2      2.82%     98.59% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::9            1      1.41%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::total           71                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::samples           95                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::mean     2.652632                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::stdev     2.220640                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::1           50     52.63%     52.63% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::2           10     10.53%     63.16% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::3            7      7.37%     70.53% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::4            7      7.37%     77.89% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::5            6      6.32%     84.21% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::6            6      6.32%     90.53% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::7            5      5.26%     95.79% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::8            4      4.21%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::total           95                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::samples           82                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::mean     3.573171                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::stdev     3.467772                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::1           38     46.34%     46.34% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::2            9     10.98%     57.32% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::3            6      7.32%     64.63% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::4            5      6.10%     70.73% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::5            4      4.88%     75.61% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::6            4      4.88%     80.49% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::7            3      3.66%     84.15% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::8            3      3.66%     87.80% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::9            2      2.44%     90.24% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::10            2      2.44%     92.68% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::11            2      2.44%     95.12% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::12            2      2.44%     97.56% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::13            2      2.44%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::total           82                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::samples           56                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::mean     4.660714                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::stdev     3.358987                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::1           14     25.00%     25.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::2            6     10.71%     35.71% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::3            5      8.93%     44.64% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::4            5      8.93%     53.57% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::5            5      8.93%     62.50% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::6            5      8.93%     71.43% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::7            4      7.14%     78.57% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::8            4      7.14%     85.71% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::9            2      3.57%     89.29% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::10            2      3.57%     92.86% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::11            2      3.57%     96.43% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::12            1      1.79%     98.21% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::13            1      1.79%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::total           56                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::samples          173                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::mean     2.589595                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::stdev     2.406219                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::1           82     47.40%     47.40% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::2           32     18.50%     65.90% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::3           24     13.87%     79.77% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::4            9      5.20%     84.97% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::5            7      4.05%     89.02% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::6            5      2.89%     91.91% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::7            3      1.73%     93.64% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::8            3      1.73%     95.38% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::9            2      1.16%     96.53% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::10            2      1.16%     97.69% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::11            2      1.16%     98.84% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::12            2      1.16%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::total          173                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::samples          100                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::mean     3.070000                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::stdev     3.035996                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::1           55     55.00%     55.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::2            7      7.00%     62.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::3            7      7.00%     69.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::4            6      6.00%     75.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::5            5      5.00%     80.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::6            4      4.00%     84.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::7            4      4.00%     88.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::8            4      4.00%     92.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::9            2      2.00%     94.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::10            2      2.00%     96.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::11            2      2.00%     98.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::12            2      2.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::total          100                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::samples           61                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::mean     4.491803                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::stdev     3.663436                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::1           18     29.51%     29.51% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::2            7     11.48%     40.98% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::3            6      9.84%     50.82% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::4            6      9.84%     60.66% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::5            4      6.56%     67.21% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::6            4      6.56%     73.77% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::7            3      4.92%     78.69% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::8            3      4.92%     83.61% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::9            2      3.28%     86.89% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::10            2      3.28%     90.16% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::11            2      3.28%     93.44% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::12            2      3.28%     96.72% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::13            1      1.64%     98.36% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::14            1      1.64%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::max_value           14                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::total           61                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::samples           78                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::mean     3.717949                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::stdev     3.552564                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::1           36     46.15%     46.15% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::2            6      7.69%     53.85% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::3            6      7.69%     61.54% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::4            6      7.69%     69.23% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::5            4      5.13%     74.36% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::6            4      5.13%     79.49% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::7            3      3.85%     83.33% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::8            3      3.85%     87.18% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::9            2      2.56%     89.74% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::10            2      2.56%     92.31% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::11            2      2.56%     94.87% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::12            2      2.56%     97.44% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::13            1      1.28%     98.72% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::14            1      1.28%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::max_value           14                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::total           78                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::samples           51                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::mean     5.058824                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::stdev     3.414157                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::1            8     15.69%     15.69% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::2            7     13.73%     29.41% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::3            6     11.76%     41.18% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::4            5      9.80%     50.98% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::5            5      9.80%     60.78% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::6            4      7.84%     68.63% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::7            4      7.84%     76.47% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::8            3      5.88%     82.35% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::9            2      3.92%     86.27% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::10            2      3.92%     90.20% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::11            2      3.92%     94.12% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::12            2      3.92%     98.04% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::13            1      1.96%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::total           51                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::samples           48                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::mean     3.812500                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::stdev     2.393753                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::1            9     18.75%     18.75% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::2            9     18.75%     37.50% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::3            8     16.67%     54.17% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::4            5     10.42%     64.58% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::5            5     10.42%     75.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::6            4      8.33%     83.33% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::7            3      6.25%     89.58% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::8            3      6.25%     95.83% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::9            2      4.17%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::total           48                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::samples           69                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::mean     4.188406                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::stdev     3.793475                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::1           27     39.13%     39.13% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::2            7     10.14%     49.28% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::3            5      7.25%     56.52% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::4            5      7.25%     63.77% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::5            4      5.80%     69.57% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::6            4      5.80%     75.36% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::7            3      4.35%     79.71% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::8            3      4.35%     84.06% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::9            2      2.90%     86.96% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::10            2      2.90%     89.86% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::11            2      2.90%     92.75% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::12            2      2.90%     95.65% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::13            2      2.90%     98.55% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::14            1      1.45%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::max_value           14                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::total           69                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::samples          139                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::mean     2.273381                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::stdev     1.618757                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::1           60     43.17%     43.17% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::2           34     24.46%     67.63% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::3           23     16.55%     84.17% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::4            7      5.04%     89.21% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::5            5      3.60%     92.81% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::6            5      3.60%     96.40% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::7            4      2.88%     99.28% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::8            1      0.72%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::total          139                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::samples           71                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::mean     4.042254                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::stdev     3.575458                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::1           28     39.44%     39.44% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::2            7      9.86%     49.30% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::3            5      7.04%     56.34% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::4            5      7.04%     63.38% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::5            5      7.04%     70.42% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::6            5      7.04%     77.46% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::7            3      4.23%     81.69% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::8            3      4.23%     85.92% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::9            2      2.82%     88.73% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::10            2      2.82%     91.55% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::11            2      2.82%     94.37% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::12            2      2.82%     97.18% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::13            2      2.82%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::total           71                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::samples           73                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::mean     3.808219                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::stdev     3.191384                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::1           25     34.25%     34.25% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::2           12     16.44%     50.68% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::3            6      8.22%     58.90% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::4            5      6.85%     65.75% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::5            5      6.85%     72.60% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::6            5      6.85%     79.45% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::7            4      5.48%     84.93% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::8            3      4.11%     89.04% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::9            2      2.74%     91.78% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::10            2      2.74%     94.52% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::11            2      2.74%     97.26% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::12            2      2.74%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::total           73                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::samples           51                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::mean     5.254902                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::stdev     3.615761                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::1            8     15.69%     15.69% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::2            7     13.73%     29.41% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::3            5      9.80%     39.22% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::4            5      9.80%     49.02% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::5            5      9.80%     58.82% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::6            5      9.80%     68.63% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::7            3      5.88%     74.51% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::8            3      5.88%     80.39% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::9            2      3.92%     84.31% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::10            2      3.92%     88.24% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::11            2      3.92%     92.16% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::12            2      3.92%     96.08% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::13            1      1.96%     98.04% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::14            1      1.96%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::max_value           14                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::total           51                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::samples           53                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::mean     5.207547                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::stdev     3.542915                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::1            9     16.98%     16.98% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::2            6     11.32%     28.30% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::3            6     11.32%     39.62% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::4            5      9.43%     49.06% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::5            5      9.43%     58.49% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::6            5      9.43%     67.92% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::7            4      7.55%     75.47% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::8            3      5.66%     81.13% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::9            2      3.77%     84.91% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::10            2      3.77%     88.68% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::11            2      3.77%     92.45% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::12            2      3.77%     96.23% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::13            2      3.77%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::total           53                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::samples           48                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::mean     5.375000                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::stdev     3.219786                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::1            6     12.50%     12.50% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::2            5     10.42%     22.92% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::3            5     10.42%     33.33% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::4            5     10.42%     43.75% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::5            5     10.42%     54.17% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::6            5     10.42%     64.58% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::7            5     10.42%     75.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::8            4      8.33%     83.33% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::9            2      4.17%     87.50% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::10            2      4.17%     91.67% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::11            2      4.17%     95.83% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::12            1      2.08%     97.92% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::13            1      2.08%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::total           48                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::samples           52                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::mean     4.942308                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::stdev     3.256447                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::1            9     17.31%     17.31% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::2            7     13.46%     30.77% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::3            5      9.62%     40.38% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::4            5      9.62%     50.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::5            5      9.62%     59.62% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::6            5      9.62%     69.23% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::7            4      7.69%     76.92% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::8            4      7.69%     84.62% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::9            2      3.85%     88.46% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::10            2      3.85%     92.31% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::11            2      3.85%     96.15% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::12            2      3.85%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::total           52                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::samples           48                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::mean     4.333333                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::stdev     2.955941                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::1            9     18.75%     18.75% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::2            9     18.75%     37.50% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::3            5     10.42%     47.92% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::4            5     10.42%     58.33% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::5            4      8.33%     66.67% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::6            4      8.33%     75.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::7            4      8.33%     83.33% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::8            4      8.33%     91.67% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::9            1      2.08%     93.75% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::10            1      2.08%     95.83% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::11            1      2.08%     97.92% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::12            1      2.08%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::total           48                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::samples           48                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::mean     5.375000                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::stdev     3.424722                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::1            6     12.50%     12.50% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::2            6     12.50%     25.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::3            6     12.50%     37.50% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::4            5     10.42%     47.92% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::5            4      8.33%     56.25% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::6            4      8.33%     64.58% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::7            4      8.33%     72.92% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::8            3      6.25%     79.17% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::9            3      6.25%     85.42% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::10            2      4.17%     89.58% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::11            2      4.17%     93.75% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::12            2      4.17%     97.92% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::13            1      2.08%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::total           48                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::samples           98                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::mean     3.316327                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::stdev     2.891855                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::1           37     37.76%     37.76% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::2           22     22.45%     60.20% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::3            6      6.12%     66.33% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::4            6      6.12%     72.45% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::5            5      5.10%     77.55% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::6            5      5.10%     82.65% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::7            5      5.10%     87.76% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::8            4      4.08%     91.84% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::9            3      3.06%     94.90% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::10            3      3.06%     97.96% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::11            1      1.02%     98.98% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::12            1      1.02%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::total           98                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::samples          283                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::mean     2.989399                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::stdev     2.441491                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::1          110     38.87%     38.87% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::2           58     20.49%     59.36% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::3           25      8.83%     68.20% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::4           23      8.13%     76.33% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::5           19      6.71%     83.04% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::6           18      6.36%     89.40% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::7           11      3.89%     93.29% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::8           10      3.53%     96.82% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::9            3      1.06%     97.88% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::10            2      0.71%     98.59% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::11            2      0.71%     99.29% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::12            2      0.71%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::total          283                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::samples           92                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::mean     2.521739                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::stdev     1.883872                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::1           41     44.57%     44.57% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::2           16     17.39%     61.96% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::3           11     11.96%     73.91% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::4            9      9.78%     83.70% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::5            6      6.52%     90.22% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::6            6      6.52%     96.74% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::7            1      1.09%     97.83% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::8            1      1.09%     98.91% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::9            1      1.09%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::total           92                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::samples          441                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::mean     3.031746                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::stdev     2.017850                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::1          118     26.76%     26.76% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::2           97     22.00%     48.75% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::3           76     17.23%     65.99% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::4           65     14.74%     80.73% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::5           37      8.39%     89.12% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::6           19      4.31%     93.42% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::7           12      2.72%     96.15% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::8            7      1.59%     97.73% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::9            5      1.13%     98.87% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::10            3      0.68%     99.55% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::11            1      0.23%     99.77% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::12            1      0.23%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::total          441                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::samples          233                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::mean     3.184549                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::stdev     2.631920                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::1           79     33.91%     33.91% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::2           53     22.75%     56.65% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::3           29     12.45%     69.10% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::4           15      6.44%     75.54% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::5           13      5.58%     81.12% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::6           12      5.15%     86.27% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::7           11      4.72%     90.99% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::8           10      4.29%     95.28% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::9            3      1.29%     96.57% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::10            3      1.29%     97.85% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::11            2      0.86%     98.71% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::12            2      0.86%     99.57% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::13            1      0.43%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::total          233                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::samples          225                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::mean     2.226667                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::stdev     2.205351                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::1          132     58.67%     58.67% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::2           36     16.00%     74.67% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::3           24     10.67%     85.33% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::4            8      3.56%     88.89% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::5            4      1.78%     90.67% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::6            4      1.78%     92.44% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::7            4      1.78%     94.22% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::8            4      1.78%     96.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::9            4      1.78%     97.78% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::10            3      1.33%     99.11% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::11            1      0.44%     99.56% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::12            1      0.44%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::total          225                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::samples          105                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::mean     2.942857                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::stdev     2.881735                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::1           49     46.67%     46.67% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::2           19     18.10%     64.76% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::3            9      8.57%     73.33% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::4            8      7.62%     80.95% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::5            3      2.86%     83.81% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::6            3      2.86%     86.67% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::7            3      2.86%     89.52% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::8            3      2.86%     92.38% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::9            2      1.90%     94.29% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::10            2      1.90%     96.19% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::11            2      1.90%     98.10% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::12            1      0.95%     99.05% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::13            1      0.95%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::total          105                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::samples           75                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::mean     3.866667                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::stdev     2.896099                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::1           19     25.33%     25.33% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::2           14     18.67%     44.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::3           10     13.33%     57.33% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::4            7      9.33%     66.67% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::5            5      6.67%     73.33% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::6            5      6.67%     80.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::7            4      5.33%     85.33% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::8            4      5.33%     90.67% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::9            3      4.00%     94.67% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::10            2      2.67%     97.33% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::11            1      1.33%     98.67% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::12            1      1.33%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::total           75                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::samples           87                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::mean     3.436782                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::stdev     3.172194                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::1           34     39.08%     39.08% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::2           14     16.09%     55.17% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::3           11     12.64%     67.82% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::4            6      6.90%     74.71% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::5            4      4.60%     79.31% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::6            3      3.45%     82.76% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::7            3      3.45%     86.21% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::8            3      3.45%     89.66% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::9            2      2.30%     91.95% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::10            2      2.30%     94.25% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::11            2      2.30%     96.55% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::12            2      2.30%     98.85% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::13            1      1.15%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::total           87                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::samples          145                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::mean     2.641379                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::stdev     2.586492                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::1           71     48.97%     48.97% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::2           36     24.83%     73.79% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::3            6      4.14%     77.93% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::4            6      4.14%     82.07% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::5            5      3.45%     85.52% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::6            4      2.76%     88.28% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::7            4      2.76%     91.03% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::8            4      2.76%     93.79% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::9            4      2.76%     96.55% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::10            3      2.07%     98.62% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::11            1      0.69%     99.31% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::12            1      0.69%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::total          145                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::samples          144                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::mean     2.590278                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::stdev     2.715954                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::1           77     53.47%     53.47% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::2           29     20.14%     73.61% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::3            8      5.56%     79.17% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::4            7      4.86%     84.03% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::5            4      2.78%     86.81% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::6            4      2.78%     89.58% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::7            3      2.08%     91.67% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::8            3      2.08%     93.75% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::9            2      1.39%     95.14% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::10            2      1.39%     96.53% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::11            2      1.39%     97.92% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::12            2      1.39%     99.31% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::13            1      0.69%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::total          144                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::samples           61                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::mean     4.557377                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::stdev     3.495352                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::1           17     27.87%     27.87% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::2            7     11.48%     39.34% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::3            5      8.20%     47.54% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::4            5      8.20%     55.74% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::5            5      8.20%     63.93% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::6            5      8.20%     72.13% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::7            4      6.56%     78.69% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::8            4      6.56%     85.25% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::9            3      4.92%     90.16% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::10            2      3.28%     93.44% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::11            1      1.64%     95.08% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::12            1      1.64%     96.72% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::13            1      1.64%     98.36% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::14            1      1.64%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::max_value           14                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::total           61                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::samples           49                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::mean     4.938776                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::stdev     3.262209                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::1            8     16.33%     16.33% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::2            6     12.24%     28.57% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::3            6     12.24%     40.82% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::4            6     12.24%     53.06% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::5            4      8.16%     61.22% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::6            4      8.16%     69.39% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::7            4      8.16%     77.55% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::8            3      6.12%     83.67% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::9            2      4.08%     87.76% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::10            2      4.08%     91.84% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::11            2      4.08%     95.92% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::12            2      4.08%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::total           49                       # Distribution of bank queue for bank 99 (Unspecified)
board.processor.cores0.core.cc_buffer.bank_queue_full_block         9614                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores0.core.cc_buffer.cc_buffer_cycles       110553                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores0.core.cc_buffer.decode_bandwidth_stalls        23552                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::samples       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::mean    27.274764                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    48.336057                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::0        73167     66.18%     66.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::1          980      0.89%     67.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::2          878      0.79%     67.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::3          664      0.60%     68.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::4          930      0.84%     69.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::5          585      0.53%     69.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::6          594      0.54%     70.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::7          544      0.49%     70.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::8          515      0.47%     71.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::9          415      0.38%     71.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::10          441      0.40%     72.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::11          409      0.37%     72.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::12          386      0.35%     72.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::13          292      0.26%     73.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::14          310      0.28%     73.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::15          235      0.21%     73.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::16          353      0.32%     73.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::17          230      0.21%     74.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::18          234      0.21%     74.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::19          200      0.18%     74.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::20          259      0.23%     74.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::21          192      0.17%     74.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::22          183      0.17%     75.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::23          165      0.15%     75.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::24          211      0.19%     75.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::25          173      0.16%     75.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::26          167      0.15%     75.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::27          142      0.13%     75.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::28          171      0.15%     76.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::29          110      0.10%     76.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::30          123      0.11%     76.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::31          125      0.11%     76.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::32          132      0.12%     76.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::33          116      0.10%     76.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::34          138      0.12%     76.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::35          122      0.11%     76.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::36          117      0.11%     76.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::37          117      0.11%     77.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::38          102      0.09%     77.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::39          118      0.11%     77.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::40           94      0.09%     77.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::41           86      0.08%     77.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::42           95      0.09%     77.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::43          110      0.10%     77.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::44          107      0.10%     77.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::45           84      0.08%     77.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::46           86      0.08%     77.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::47           86      0.08%     77.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::48           91      0.08%     77.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::49           81      0.07%     78.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::50           69      0.06%     78.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::51           86      0.08%     78.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::52           91      0.08%     78.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::53           61      0.06%     78.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::54           63      0.06%     78.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::55           90      0.08%     78.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::56           78      0.07%     78.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::57           70      0.06%     78.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::58           73      0.07%     78.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::59           56      0.05%     78.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::60           70      0.06%     78.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::61          103      0.09%     78.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::62           68      0.06%     78.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::63           75      0.07%     78.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::64           65      0.06%     79.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::65           86      0.08%     79.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::66           59      0.05%     79.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::67           63      0.06%     79.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::68           67      0.06%     79.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::69           64      0.06%     79.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::70           63      0.06%     79.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::71           69      0.06%     79.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::72           58      0.05%     79.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::73           63      0.06%     79.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::74           68      0.06%     79.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::75           71      0.06%     79.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::76           38      0.03%     79.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::77           39      0.04%     79.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::78           45      0.04%     79.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::79           69      0.06%     79.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::80           46      0.04%     79.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::81           56      0.05%     79.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::82           83      0.08%     80.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::83           50      0.05%     80.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::84           36      0.03%     80.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::85           37      0.03%     80.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::86           46      0.04%     80.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::87           55      0.05%     80.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::88           61      0.06%     80.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::89           58      0.05%     80.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::90           47      0.04%     80.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::91           46      0.04%     80.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::92           62      0.06%     80.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::93           44      0.04%     80.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::94           47      0.04%     80.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::95           37      0.03%     80.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::96           45      0.04%     80.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::97           39      0.04%     80.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::98           47      0.04%     80.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::99           41      0.04%     80.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::100           27      0.02%     80.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::101           42      0.04%     80.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::102           34      0.03%     80.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::103           41      0.04%     80.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::104           37      0.03%     80.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::105           43      0.04%     80.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::106           69      0.06%     81.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::107           48      0.04%     81.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::108           45      0.04%     81.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::109           66      0.06%     81.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::110           44      0.04%     81.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::111           58      0.05%     81.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::112           50      0.05%     81.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::113           37      0.03%     81.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::114           34      0.03%     81.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::115           64      0.06%     81.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::116           86      0.08%     81.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::117          193      0.17%     81.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::118          115      0.10%     81.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::119          216      0.20%     81.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::120         9580      8.67%     90.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::121          226      0.20%     90.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::122         1038      0.94%     91.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::123         1391      1.26%     93.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::124         1187      1.07%     94.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::125           40      0.04%     94.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::126           77      0.07%     94.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::127          643      0.58%     94.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::128         5734      5.19%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::total       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_execute_full_stalls         9614                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::samples       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::mean    60.407379                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    97.235671                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::0        57776     52.26%     52.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::1          928      0.84%     53.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::2          847      0.77%     53.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::3         1068      0.97%     54.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::4         1378      1.25%     56.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::5          844      0.76%     56.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::6          958      0.87%     57.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::7          677      0.61%     58.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::8          759      0.69%     59.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::9          618      0.56%     59.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::10          655      0.59%     60.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::11          608      0.55%     60.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::12          699      0.63%     61.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::13          611      0.55%     61.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::14          633      0.57%     62.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::15          509      0.46%     62.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::16          599      0.54%     63.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::17          476      0.43%     63.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::18          547      0.49%     64.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::19          363      0.33%     64.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::20          367      0.33%     65.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::21          357      0.32%     65.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::22          394      0.36%     65.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::23          368      0.33%     66.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::24          350      0.32%     66.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::25          280      0.25%     66.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::26          273      0.25%     66.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::27          336      0.30%     67.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::28          315      0.28%     67.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::29          227      0.21%     67.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::30          192      0.17%     67.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::31          249      0.23%     68.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::32          324      0.29%     68.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::33          280      0.25%     68.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::34          206      0.19%     68.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::35          232      0.21%     69.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::36          256      0.23%     69.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::37          180      0.16%     69.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::38          201      0.18%     69.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::39          244      0.22%     69.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::40          219      0.20%     70.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::41          178      0.16%     70.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::42          213      0.19%     70.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::43          201      0.18%     70.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::44          310      0.28%     70.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::45          164      0.15%     70.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::46          162      0.15%     71.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::47          153      0.14%     71.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::48          149      0.13%     71.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::49          150      0.14%     71.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::50          187      0.17%     71.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::51          138      0.12%     71.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::52          186      0.17%     72.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::53          146      0.13%     72.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::54          124      0.11%     72.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::55          188      0.17%     72.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::56          146      0.13%     72.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::57          139      0.13%     72.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::58          124      0.11%     72.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::59          123      0.11%     72.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::60          145      0.13%     73.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::61          135      0.12%     73.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::62          119      0.11%     73.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::63          140      0.13%     73.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::64          157      0.14%     73.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::65          116      0.10%     73.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::66          196      0.18%     73.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::67          194      0.18%     73.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::68          128      0.12%     74.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::69           89      0.08%     74.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::70           85      0.08%     74.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::71          104      0.09%     74.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::72          124      0.11%     74.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::73           93      0.08%     74.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::74           66      0.06%     74.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::75           78      0.07%     74.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::76          158      0.14%     74.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::77           89      0.08%     74.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::78           57      0.05%     74.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::79          109      0.10%     75.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::80          114      0.10%     75.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::81           87      0.08%     75.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::82          102      0.09%     75.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::83          111      0.10%     75.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::84          209      0.19%     75.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::85           71      0.06%     75.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::86           88      0.08%     75.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::87           88      0.08%     75.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::88          172      0.16%     75.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::89           60      0.05%     76.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::90           59      0.05%     76.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::91          109      0.10%     76.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::92          105      0.09%     76.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::93           65      0.06%     76.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::94           75      0.07%     76.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::95           91      0.08%     76.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::96          110      0.10%     76.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::97           86      0.08%     76.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::98           78      0.07%     76.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::99          153      0.14%     76.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::100           73      0.07%     76.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::101           63      0.06%     77.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::102           62      0.06%     77.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::103           57      0.05%     77.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::104           67      0.06%     77.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::105           63      0.06%     77.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::106           55      0.05%     77.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::107           72      0.07%     77.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::108          107      0.10%     77.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::109           42      0.04%     77.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::110           47      0.04%     77.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::111           56      0.05%     77.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::112           72      0.07%     77.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::113           69      0.06%     77.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::114           56      0.05%     77.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::115           69      0.06%     77.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::116           64      0.06%     77.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::117           66      0.06%     77.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::118           76      0.07%     78.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::119           82      0.07%     78.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::120           74      0.07%     78.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::121           49      0.04%     78.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::122           39      0.04%     78.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::123          102      0.09%     78.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::124           61      0.06%     78.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::125           50      0.05%     78.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::126           66      0.06%     78.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::127           76      0.07%     78.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::128           37      0.03%     78.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::129           60      0.05%     78.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::130           28      0.03%     78.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::131           98      0.09%     78.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::132           52      0.05%     78.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::133           76      0.07%     78.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::134           26      0.02%     78.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::135           71      0.06%     78.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::136           36      0.03%     78.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::137           23      0.02%     79.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::138           34      0.03%     79.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::139           26      0.02%     79.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::140           57      0.05%     79.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::141           49      0.04%     79.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::142           53      0.05%     79.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::143           81      0.07%     79.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::144           50      0.05%     79.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::145           57      0.05%     79.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::146           42      0.04%     79.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::147           49      0.04%     79.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::148           52      0.05%     79.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::149           17      0.02%     79.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::150           62      0.06%     79.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::151           17      0.02%     79.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::152           56      0.05%     79.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::153           69      0.06%     79.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::154           33      0.03%     79.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::155           11      0.01%     79.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::156           38      0.03%     79.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::157           23      0.02%     79.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::158           42      0.04%     79.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::159           19      0.02%     79.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::160           38      0.03%     79.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::161           43      0.04%     79.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::162           23      0.02%     79.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::163           39      0.04%     79.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::164           57      0.05%     80.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::165           20      0.02%     80.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::166           44      0.04%     80.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::167           19      0.02%     80.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::168           29      0.03%     80.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::169           26      0.02%     80.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::170           17      0.02%     80.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::171           16      0.01%     80.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::172           29      0.03%     80.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::173           37      0.03%     80.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::174           30      0.03%     80.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::175           27      0.02%     80.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::176           40      0.04%     80.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::177           11      0.01%     80.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::178           39      0.04%     80.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::179           30      0.03%     80.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::180           16      0.01%     80.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::181           38      0.03%     80.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::182           22      0.02%     80.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::183           33      0.03%     80.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::184           25      0.02%     80.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::185           11      0.01%     80.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::186           41      0.04%     80.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::187           33      0.03%     80.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::188           48      0.04%     80.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::189           22      0.02%     80.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::190           32      0.03%     80.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::191           14      0.01%     80.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::192           60      0.05%     80.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::193           33      0.03%     80.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::194           13      0.01%     80.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::195           31      0.03%     80.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::196           13      0.01%     80.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::197           41      0.04%     80.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::198           27      0.02%     80.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::199           11      0.01%     80.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::200           50      0.05%     80.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::201           29      0.03%     80.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::202           37      0.03%     81.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::203           25      0.02%     81.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::204           12      0.01%     81.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::205           23      0.02%     81.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::206           32      0.03%     81.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::207           12      0.01%     81.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::208           54      0.05%     81.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::209           17      0.02%     81.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::210           49      0.04%     81.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::211           34      0.03%     81.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::212           32      0.03%     81.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::213           38      0.03%     81.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::214           23      0.02%     81.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::215           21      0.02%     81.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::216           41      0.04%     81.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::217           18      0.02%     81.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::218           37      0.03%     81.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::219           38      0.03%     81.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::220           25      0.02%     81.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::221            9      0.01%     81.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::222           39      0.04%     81.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::223           39      0.04%     81.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::224           17      0.02%     81.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::225           28      0.03%     81.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::226           35      0.03%     81.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::227           33      0.03%     81.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::228           25      0.02%     81.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::229           32      0.03%     81.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::230           49      0.04%     81.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::231           32      0.03%     81.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::232           15      0.01%     81.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::233           21      0.02%     81.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::234           35      0.03%     81.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::235           42      0.04%     81.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::236           36      0.03%     81.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::237           56      0.05%     81.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::238           58      0.05%     82.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::239           57      0.05%     82.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::240           37      0.03%     82.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::241           31      0.03%     82.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::242           26      0.02%     82.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::243           38      0.03%     82.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::244           15      0.01%     82.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::245           30      0.03%     82.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::246           77      0.07%     82.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::247           83      0.08%     82.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::248         7538      6.82%     89.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::249          315      0.28%     89.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::250         1290      1.17%     90.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::251         1658      1.50%     92.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::252         1318      1.19%     93.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::253           44      0.04%     93.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::254          137      0.12%     93.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::255          736      0.67%     94.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::256         6419      5.81%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          256                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::total       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_old_inst_not_finished        28301                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores0.core.cc_buffer.num_fault_insts          739                       # Number of fault insts executed (Unspecified)
board.processor.cores0.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores0.core.cc_buffer.ooo_stall_signals        38301                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores0.core.cc_buffer.regfile_bandwidth_reached        19728                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores0.core.cc_buffer.regfile_insts_processed       101230                       # Number of insts regfile has processes (Unspecified)
board.processor.cores1.core.cc_buffer.bank_queue_full_block         1459                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores1.core.cc_buffer.cc_buffer_cycles       110553                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores1.core.cc_buffer.decode_bandwidth_stalls        14894                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::samples       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::mean    28.847394                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    51.841805                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::0        84051     76.03%     76.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::1           25      0.02%     76.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::2           38      0.03%     76.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::3           40      0.04%     76.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::4           26      0.02%     76.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::5            9      0.01%     76.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::6           61      0.06%     76.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::7           17      0.02%     76.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::8           16      0.01%     76.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::9           10      0.01%     76.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::10            4      0.00%     76.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::11           11      0.01%     76.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::12            9      0.01%     76.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::13            8      0.01%     76.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::14            2      0.00%     76.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::15           10      0.01%     76.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::16            6      0.01%     76.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::17            7      0.01%     76.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::18            5      0.00%     76.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::19            7      0.01%     76.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::20            3      0.00%     76.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::21            3      0.00%     76.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::22            3      0.00%     76.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::23            3      0.00%     76.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::24            6      0.01%     76.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::25            3      0.00%     76.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::26            3      0.00%     76.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%     76.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::28            3      0.00%     76.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::29            5      0.00%     76.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::30            4      0.00%     76.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::31            5      0.00%     76.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::32            4      0.00%     76.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::33            2      0.00%     76.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::34            5      0.00%     76.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::35            5      0.00%     76.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::36            4      0.00%     76.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::37            3      0.00%     76.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::38            4      0.00%     76.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::39            4      0.00%     76.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::40            3      0.00%     76.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::41            4      0.00%     76.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::42            5      0.00%     76.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::43            7      0.01%     76.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::44            5      0.00%     76.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::45            2      0.00%     76.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::46            4      0.00%     76.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::47            2      0.00%     76.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::48            5      0.00%     76.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::49            1      0.00%     76.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::50            2      0.00%     76.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::51            7      0.01%     76.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::52            2      0.00%     76.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::53            2      0.00%     76.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::54            2      0.00%     76.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::55            5      0.00%     76.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::56            4      0.00%     76.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::57            1      0.00%     76.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::58            3      0.00%     76.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::59            0      0.00%     76.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::60            5      0.00%     76.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::61            2      0.00%     76.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::62            2      0.00%     76.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::63            2      0.00%     76.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::64            2      0.00%     76.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::65            4      0.00%     76.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::66            3      0.00%     76.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::67            3      0.00%     76.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::68            3      0.00%     76.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::69            1      0.00%     76.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::70            2      0.00%     76.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%     76.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::72            4      0.00%     76.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::73            1      0.00%     76.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::74            2      0.00%     76.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::75            2      0.00%     76.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::76            1      0.00%     76.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::77            2      0.00%     76.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::78            3      0.00%     76.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::79            3      0.00%     76.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::80            3      0.00%     76.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%     76.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::82            3      0.00%     76.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%     76.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::84            5      0.00%     76.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::85            1      0.00%     76.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::86            2      0.00%     76.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::87            7      0.01%     76.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::88            3      0.00%     76.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::89            5      0.00%     76.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::90            2      0.00%     76.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::91            7      0.01%     76.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::92            3      0.00%     76.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::93            2      0.00%     76.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::94            3      0.00%     76.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::95            1      0.00%     76.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::96            5      0.00%     76.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::97            2      0.00%     76.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::98            2      0.00%     76.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::99            4      0.00%     76.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::100            2      0.00%     76.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::101            2      0.00%     76.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::102            5      0.00%     76.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::103            9      0.01%     76.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::104            4      0.00%     76.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%     76.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%     76.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::107            1      0.00%     76.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::108            3      0.00%     76.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::109            0      0.00%     76.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::110            4      0.00%     76.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::111            3      0.00%     76.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::112            1      0.00%     76.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%     76.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::114            4      0.00%     76.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::115            3      0.00%     76.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::116            3      0.00%     76.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%     76.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::118            4      0.00%     76.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::119            1      0.00%     76.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::120         4835      4.37%     80.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::121           22      0.02%     80.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::122        11406     10.32%     91.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::123         7614      6.89%     98.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::124          368      0.33%     98.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::125           11      0.01%     98.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::126           55      0.05%     98.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::127           41      0.04%     98.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::128         1545      1.40%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::total       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_execute_full_stalls        11426                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::samples       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::mean    59.331560                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::stdev   106.119790                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::0        83694     75.70%     75.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::1           29      0.03%     75.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::2           19      0.02%     75.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::3           19      0.02%     75.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::4           19      0.02%     75.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::5           17      0.02%     75.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::6           14      0.01%     75.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::7           31      0.03%     75.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::8           19      0.02%     75.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::9            8      0.01%     75.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::10           32      0.03%     75.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::11           26      0.02%     75.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::12           31      0.03%     75.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::13           33      0.03%     75.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::14            6      0.01%     75.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::15           14      0.01%     75.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::16           17      0.02%     76.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::17           28      0.03%     76.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::18            7      0.01%     76.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::19           11      0.01%     76.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::20           13      0.01%     76.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::21            3      0.00%     76.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::22            7      0.01%     76.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::23            9      0.01%     76.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::24            3      0.00%     76.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%     76.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::26            2      0.00%     76.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::27            4      0.00%     76.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::28            2      0.00%     76.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::29            2      0.00%     76.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::30            1      0.00%     76.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::31           18      0.02%     76.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::32            2      0.00%     76.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::33            1      0.00%     76.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::34            5      0.00%     76.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::35            0      0.00%     76.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::36            2      0.00%     76.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::37            1      0.00%     76.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::38            1      0.00%     76.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::39            1      0.00%     76.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::40            8      0.01%     76.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%     76.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::42            1      0.00%     76.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::43            4      0.00%     76.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::44            4      0.00%     76.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::45            5      0.00%     76.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::46            0      0.00%     76.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::47            1      0.00%     76.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::48            1      0.00%     76.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::49            3      0.00%     76.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%     76.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::51            2      0.00%     76.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::52            1      0.00%     76.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::53            2      0.00%     76.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::54            0      0.00%     76.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::55            2      0.00%     76.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::56            2      0.00%     76.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::57            2      0.00%     76.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::58            0      0.00%     76.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::59            1      0.00%     76.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::60            2      0.00%     76.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::61            1      0.00%     76.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::62            1      0.00%     76.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::63            0      0.00%     76.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::64            1      0.00%     76.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::65            3      0.00%     76.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::66            1      0.00%     76.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::67            3      0.00%     76.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::68            0      0.00%     76.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::69            1      0.00%     76.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::70            2      0.00%     76.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::71            1      0.00%     76.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::72            2      0.00%     76.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::73            7      0.01%     76.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::74            2      0.00%     76.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::75            6      0.01%     76.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::76            0      0.00%     76.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::77            7      0.01%     76.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::78            1      0.00%     76.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::79            2      0.00%     76.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::80            4      0.00%     76.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::81            4      0.00%     76.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::82            5      0.00%     76.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::83            2      0.00%     76.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::84            3      0.00%     76.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::85           11      0.01%     76.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::86            2      0.00%     76.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::87            4      0.00%     76.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::88            3      0.00%     76.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::89            1      0.00%     76.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::90            3      0.00%     76.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%     76.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::92            0      0.00%     76.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::93            3      0.00%     76.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::94            1      0.00%     76.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::95            3      0.00%     76.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%     76.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%     76.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::98            5      0.00%     76.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::99            3      0.00%     76.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::100            1      0.00%     76.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::101            2      0.00%     76.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::102            1      0.00%     76.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%     76.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::104            3      0.00%     76.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::105            0      0.00%     76.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::106            4      0.00%     76.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%     76.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::108            0      0.00%     76.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::109            4      0.00%     76.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::110            4      0.00%     76.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::111            1      0.00%     76.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::112            2      0.00%     76.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%     76.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::114           15      0.01%     76.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::115            4      0.00%     76.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%     76.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::117            3      0.00%     76.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%     76.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::119            1      0.00%     76.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::120            4      0.00%     76.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::121            3      0.00%     76.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::122            1      0.00%     76.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::123            3      0.00%     76.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%     76.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::125            0      0.00%     76.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::126            3      0.00%     76.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::127            1      0.00%     76.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::128            3      0.00%     76.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%     76.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%     76.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::131            5      0.00%     76.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::132            3      0.00%     76.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::133            1      0.00%     76.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::134            2      0.00%     76.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::135            1      0.00%     76.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%     76.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::137            3      0.00%     76.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%     76.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::139            4      0.00%     76.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::140            1      0.00%     76.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%     76.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::142            5      0.00%     76.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::143            2      0.00%     76.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::144            1      0.00%     76.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::145            2      0.00%     76.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::146            1      0.00%     76.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::147            0      0.00%     76.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::148            3      0.00%     76.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%     76.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::150            3      0.00%     76.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::151            0      0.00%     76.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::152            2      0.00%     76.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::153            4      0.00%     76.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::154            6      0.01%     76.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%     76.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::156            5      0.00%     76.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%     76.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::158            3      0.00%     76.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::159            7      0.01%     76.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%     76.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::161            2      0.00%     76.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::162            6      0.01%     76.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::163            2      0.00%     76.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::164            7      0.01%     76.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::165            4      0.00%     76.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::166            1      0.00%     76.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::167            5      0.00%     76.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%     76.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::169            4      0.00%     76.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::170           10      0.01%     76.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::171            1      0.00%     76.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::172            6      0.01%     76.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::173            1      0.00%     76.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::174            3      0.00%     76.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::175            7      0.01%     76.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::176            4      0.00%     76.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::177            3      0.00%     76.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::178            3      0.00%     76.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%     76.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::180            6      0.01%     76.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::181            4      0.00%     76.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::182            2      0.00%     76.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::183            4      0.00%     76.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::184            3      0.00%     76.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::185            7      0.01%     76.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::186            7      0.01%     76.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::187            6      0.01%     76.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%     76.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::189            6      0.01%     76.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::190            2      0.00%     76.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::191            1      0.00%     76.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::192            8      0.01%     76.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::193            4      0.00%     76.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::194            3      0.00%     76.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::195            4      0.00%     76.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::196            3      0.00%     76.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::197            9      0.01%     76.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::198            6      0.01%     76.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%     76.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::200            5      0.00%     76.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::201            1      0.00%     76.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::202            3      0.00%     76.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::203            8      0.01%     76.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::204            3      0.00%     76.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::205            4      0.00%     76.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::206            3      0.00%     76.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::207            1      0.00%     76.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::208            5      0.00%     76.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::209            7      0.01%     76.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::210            1      0.00%     76.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::211            5      0.00%     76.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::212            2      0.00%     76.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::213            1      0.00%     76.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::214            7      0.01%     76.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::215            2      0.00%     76.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::216            4      0.00%     76.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::217            5      0.00%     76.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%     76.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::219            7      0.01%     76.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::220            8      0.01%     76.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::221            4      0.00%     76.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::222           11      0.01%     76.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::223            4      0.00%     76.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::224            3      0.00%     76.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::225            9      0.01%     76.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::226            3      0.00%     76.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::227            4      0.00%     76.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::228            4      0.00%     76.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::229            2      0.00%     76.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::230            6      0.01%     76.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::231            5      0.00%     76.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::232            3      0.00%     76.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::233            5      0.00%     76.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%     76.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::235            1      0.00%     76.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::236            7      0.01%     76.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::237            4      0.00%     76.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::238            2      0.00%     76.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::239            4      0.00%     76.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::240            3      0.00%     76.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::241            5      0.00%     76.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::242            4      0.00%     76.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::243           10      0.01%     76.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::244            5      0.00%     76.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::245            1      0.00%     76.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::246            1      0.00%     76.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::247           11      0.01%     76.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::248         4604      4.16%     80.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::249           25      0.02%     80.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::250        11449     10.36%     91.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::251         7650      6.92%     98.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::252          374      0.34%     98.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::253           11      0.01%     98.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::254           56      0.05%     98.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::255           44      0.04%     98.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::256         1566      1.42%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          256                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::total       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_old_inst_not_finished        10090                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores1.core.cc_buffer.num_fault_insts           20                       # Number of fault insts executed (Unspecified)
board.processor.cores1.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores1.core.cc_buffer.ooo_stall_signals        51777                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores1.core.cc_buffer.regfile_bandwidth_reached        14717                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores1.core.cc_buffer.regfile_insts_processed        74930                       # Number of insts regfile has processes (Unspecified)
board.processor.cores2.core.cc_buffer.bank_queue_full_block         1531                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores2.core.cc_buffer.cc_buffer_cycles       110553                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores2.core.cc_buffer.decode_bandwidth_stalls        13721                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::samples       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::mean    26.598962                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    50.378180                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::0        86073     77.86%     77.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::1           19      0.02%     77.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::2           30      0.03%     77.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::3           42      0.04%     77.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::4           22      0.02%     77.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::5           10      0.01%     77.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::6           56      0.05%     78.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::7           17      0.02%     78.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::8           20      0.02%     78.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::9           12      0.01%     78.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::10           12      0.01%     78.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::11            5      0.00%     78.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::12           16      0.01%     78.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::13           15      0.01%     78.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::14            9      0.01%     78.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::15            4      0.00%     78.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::16           21      0.02%     78.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::17            8      0.01%     78.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::18           10      0.01%     78.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::19            4      0.00%     78.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::20            6      0.01%     78.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::21            6      0.01%     78.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::22            2      0.00%     78.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::23            8      0.01%     78.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::24            6      0.01%     78.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::25            4      0.00%     78.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::26            1      0.00%     78.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::27            2      0.00%     78.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::28            2      0.00%     78.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::29            6      0.01%     78.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::30            1      0.00%     78.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::31            7      0.01%     78.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::32            7      0.01%     78.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::33            3      0.00%     78.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::34            4      0.00%     78.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::35            5      0.00%     78.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::36            1      0.00%     78.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::37            4      0.00%     78.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::38            3      0.00%     78.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::39            4      0.00%     78.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::40            1      0.00%     78.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::41            5      0.00%     78.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::42            5      0.00%     78.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::43            2      0.00%     78.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::44            4      0.00%     78.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::45            4      0.00%     78.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::46            1      0.00%     78.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::47            2      0.00%     78.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::48            2      0.00%     78.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::49            3      0.00%     78.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::50            1      0.00%     78.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::51            8      0.01%     78.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::52            1      0.00%     78.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::53            1      0.00%     78.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::54            2      0.00%     78.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::55            3      0.00%     78.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::56            4      0.00%     78.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::57            3      0.00%     78.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::58            1      0.00%     78.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::59            2      0.00%     78.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::60            1      0.00%     78.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::61            2      0.00%     78.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::62            1      0.00%     78.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::63            7      0.01%     78.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::64            2      0.00%     78.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%     78.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::66            1      0.00%     78.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::67            2      0.00%     78.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::68            4      0.00%     78.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::69            4      0.00%     78.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::70            1      0.00%     78.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::71            3      0.00%     78.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::72            1      0.00%     78.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::73            5      0.00%     78.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::74            3      0.00%     78.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::75            5      0.00%     78.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::76            1      0.00%     78.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::77            2      0.00%     78.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::78            3      0.00%     78.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::79            4      0.00%     78.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::80            7      0.01%     78.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::81            3      0.00%     78.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::82            2      0.00%     78.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::83            4      0.00%     78.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::84            3      0.00%     78.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::85            0      0.00%     78.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::86            1      0.00%     78.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::87            5      0.00%     78.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::88            1      0.00%     78.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::89            1      0.00%     78.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::90            1      0.00%     78.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::91            1      0.00%     78.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::92            3      0.00%     78.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::93            3      0.00%     78.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::94            5      0.00%     78.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%     78.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::96            1      0.00%     78.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::97            1      0.00%     78.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::98            1      0.00%     78.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::99            5      0.00%     78.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::100            1      0.00%     78.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::101            1      0.00%     78.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%     78.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::103            1      0.00%     78.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::104            3      0.00%     78.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::105            2      0.00%     78.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%     78.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::107            0      0.00%     78.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::108            6      0.01%     78.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::109            5      0.00%     78.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::110            3      0.00%     78.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::111           10      0.01%     78.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::112            1      0.00%     78.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::113            2      0.00%     78.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::114            1      0.00%     78.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::115            2      0.00%     78.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::116            4      0.00%     78.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%     78.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::118            1      0.00%     78.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::119            1      0.00%     78.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::120         4500      4.07%     82.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::121           24      0.02%     82.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::122        10366      9.38%     91.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::123         6932      6.27%     98.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::124          380      0.34%     98.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::125            9      0.01%     98.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::126           51      0.05%     98.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::127           41      0.04%     98.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::128         1564      1.41%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::total       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_execute_full_stalls        10594                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::samples       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::mean    54.803479                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::stdev   103.148468                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::0        85848     77.65%     77.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::1            5      0.00%     77.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::2            7      0.01%     77.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::3            7      0.01%     77.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::4           23      0.02%     77.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::5            2      0.00%     77.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::6            2      0.00%     77.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::7            5      0.00%     77.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::8            4      0.00%     77.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::9            5      0.00%     77.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::10            9      0.01%     77.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::11            9      0.01%     77.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::12            7      0.01%     77.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::13            6      0.01%     77.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::14           11      0.01%     77.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::15           13      0.01%     77.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::16            8      0.01%     77.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::17           23      0.02%     77.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::18            2      0.00%     77.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::19           10      0.01%     77.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::20            6      0.01%     77.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::21            8      0.01%     77.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::22            1      0.00%     77.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::23            9      0.01%     77.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::24            4      0.00%     77.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::25            4      0.00%     77.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::26            1      0.00%     77.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::27            4      0.00%     77.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::28            4      0.00%     77.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::29            1      0.00%     77.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::30            0      0.00%     77.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::31            1      0.00%     77.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::32            4      0.00%     77.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::33            1      0.00%     77.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::34            1      0.00%     77.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::35            2      0.00%     77.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::36            6      0.01%     77.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::37            3      0.00%     77.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::38            4      0.00%     77.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::39            1      0.00%     77.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::40            8      0.01%     77.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::41            5      0.00%     77.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::42            4      0.00%     77.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::43            5      0.00%     77.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::44            3      0.00%     77.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::45            8      0.01%     77.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::46            5      0.00%     77.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::47            3      0.00%     77.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::48            5      0.00%     77.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::49            4      0.00%     77.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%     77.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::51            1      0.00%     77.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::52            6      0.01%     77.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::53           10      0.01%     77.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::54            6      0.01%     77.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::55            0      0.00%     77.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::56            2      0.00%     77.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::57            2      0.00%     77.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::58            2      0.00%     77.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::59            3      0.00%     77.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::60           12      0.01%     77.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::61            5      0.00%     77.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::62            3      0.00%     77.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::63            3      0.00%     77.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::64            2      0.00%     77.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::65            4      0.00%     77.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::66            1      0.00%     77.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::67            2      0.00%     77.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::68            2      0.00%     77.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::69            9      0.01%     77.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::70            6      0.01%     77.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::71            2      0.00%     77.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::72            5      0.00%     77.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::73            3      0.00%     77.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::74            3      0.00%     77.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::75            4      0.00%     77.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::76            5      0.00%     77.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::77            7      0.01%     78.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::78            2      0.00%     78.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::79            4      0.00%     78.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::80            3      0.00%     78.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::81            4      0.00%     78.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::82            5      0.00%     78.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::83            1      0.00%     78.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::84            4      0.00%     78.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::85            1      0.00%     78.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::86            3      0.00%     78.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::87            4      0.00%     78.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::88            5      0.00%     78.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::89            2      0.00%     78.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::90            4      0.00%     78.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::91            0      0.00%     78.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::92            2      0.00%     78.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::93            2      0.00%     78.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::94            8      0.01%     78.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::95            3      0.00%     78.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::96            1      0.00%     78.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::97            0      0.00%     78.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::98            7      0.01%     78.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::99            3      0.00%     78.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::100            1      0.00%     78.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::101            3      0.00%     78.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%     78.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%     78.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::104            6      0.01%     78.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::105            1      0.00%     78.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::106            2      0.00%     78.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%     78.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::108            2      0.00%     78.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::109            4      0.00%     78.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::110            2      0.00%     78.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::111            0      0.00%     78.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::112            4      0.00%     78.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::113            1      0.00%     78.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::114            1      0.00%     78.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::115            3      0.00%     78.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%     78.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::117            2      0.00%     78.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::118            1      0.00%     78.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::119            1      0.00%     78.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::120            4      0.00%     78.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::121            4      0.00%     78.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%     78.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::123            2      0.00%     78.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%     78.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::125            2      0.00%     78.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::126            2      0.00%     78.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::127            1      0.00%     78.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::128            2      0.00%     78.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::129            2      0.00%     78.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::130            1      0.00%     78.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::131            5      0.00%     78.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::132            2      0.00%     78.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%     78.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::134            4      0.00%     78.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%     78.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%     78.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::137            3      0.00%     78.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::138            3      0.00%     78.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::139            4      0.00%     78.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::140            2      0.00%     78.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%     78.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::142            9      0.01%     78.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::143            2      0.00%     78.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::144            5      0.00%     78.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::145            3      0.00%     78.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::146            3      0.00%     78.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::147            2      0.00%     78.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::148            9      0.01%     78.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::149            2      0.00%     78.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::150            3      0.00%     78.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::151            2      0.00%     78.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::152            2      0.00%     78.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::153            6      0.01%     78.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::154            3      0.00%     78.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::155            0      0.00%     78.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::156            6      0.01%     78.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::157            1      0.00%     78.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::158            5      0.00%     78.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::159            2      0.00%     78.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::160            6      0.01%     78.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::161            4      0.00%     78.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::162            1      0.00%     78.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::163            2      0.00%     78.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::164            7      0.01%     78.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::165            7      0.01%     78.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::166            4      0.00%     78.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::167            2      0.00%     78.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::168           10      0.01%     78.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%     78.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::170            6      0.01%     78.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::171            1      0.00%     78.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::172            7      0.01%     78.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::173            1      0.00%     78.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::174            1      0.00%     78.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::175            6      0.01%     78.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::176            3      0.00%     78.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::177            4      0.00%     78.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::178            6      0.01%     78.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::179            2      0.00%     78.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::180            6      0.01%     78.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::181            6      0.01%     78.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::182            1      0.00%     78.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::183            6      0.01%     78.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::184            3      0.00%     78.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::185            2      0.00%     78.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::186            6      0.01%     78.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::187            3      0.00%     78.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::188            3      0.00%     78.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::189            3      0.00%     78.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::190            1      0.00%     78.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::191            6      0.01%     78.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::192            5      0.00%     78.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::193            3      0.00%     78.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::194            6      0.01%     78.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::195            1      0.00%     78.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%     78.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::197            7      0.01%     78.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::198            3      0.00%     78.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::199            4      0.00%     78.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::200            2      0.00%     78.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::201            1      0.00%     78.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::202            7      0.01%     78.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::203            9      0.01%     78.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::204            4      0.00%     78.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::205            5      0.00%     78.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::206            3      0.00%     78.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::207           10      0.01%     78.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::208            7      0.01%     78.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::209            6      0.01%     78.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::210            3      0.00%     78.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::211            3      0.00%     78.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%     78.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::213            5      0.00%     78.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::214            5      0.00%     78.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::215            2      0.00%     78.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::216            5      0.00%     78.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%     78.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::218            1      0.00%     78.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::219            8      0.01%     78.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::220            2      0.00%     78.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::221            3      0.00%     78.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::222            3      0.00%     78.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::223            1      0.00%     78.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::224            4      0.00%     78.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::225            5      0.00%     78.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::226            2      0.00%     78.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::227           16      0.01%     78.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%     78.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::229            0      0.00%     78.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::230            7      0.01%     78.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::231            6      0.01%     78.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::232            3      0.00%     78.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::233            3      0.00%     78.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::234            0      0.00%     78.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::235            5      0.00%     78.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::236            5      0.00%     78.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::237            2      0.00%     78.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::238            5      0.00%     78.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::239            1      0.00%     78.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::240            0      0.00%     78.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::241            7      0.01%     78.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::242            3      0.00%     78.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::243            3      0.00%     78.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::244            3      0.00%     78.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::245            2      0.00%     78.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::246            4      0.00%     78.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::247            7      0.01%     78.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::248         4267      3.86%     82.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::249           30      0.03%     82.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::250        10426      9.43%     91.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::251         6975      6.31%     98.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::252          385      0.35%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::253            9      0.01%     98.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::254           52      0.05%     98.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::255           42      0.04%     98.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::256         1583      1.43%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          256                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::total       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_old_inst_not_finished         9316                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores2.core.cc_buffer.num_fault_insts           20                       # Number of fault insts executed (Unspecified)
board.processor.cores2.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores2.core.cc_buffer.ooo_stall_signals        47727                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores2.core.cc_buffer.regfile_bandwidth_reached        13547                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores2.core.cc_buffer.regfile_insts_processed        68846                       # Number of insts regfile has processes (Unspecified)
board.processor.cores3.core.cc_buffer.bank_queue_full_block         1387                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores3.core.cc_buffer.cc_buffer_cycles       110553                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores3.core.cc_buffer.decode_bandwidth_stalls        12389                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::samples       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::mean    23.975984                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    48.474328                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::0        88467     80.02%     80.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::1           16      0.01%     80.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::2           28      0.03%     80.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::3           47      0.04%     80.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::4           14      0.01%     80.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::5            9      0.01%     80.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::6           57      0.05%     80.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::7           14      0.01%     80.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::8           15      0.01%     80.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::9            9      0.01%     80.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::10            8      0.01%     80.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::11            8      0.01%     80.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::12            8      0.01%     80.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::13           12      0.01%     80.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::14            8      0.01%     80.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::15            5      0.00%     80.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::16           12      0.01%     80.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::17            9      0.01%     80.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::18            7      0.01%     80.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::19            5      0.00%     80.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::20            5      0.00%     80.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::21            5      0.00%     80.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::22            4      0.00%     80.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::23            7      0.01%     80.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::24            8      0.01%     80.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::25            5      0.00%     80.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::26            4      0.00%     80.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::27            4      0.00%     80.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::28            3      0.00%     80.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::29           10      0.01%     80.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::30            4      0.00%     80.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::31            7      0.01%     80.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::32            2      0.00%     80.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::33            4      0.00%     80.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::34            5      0.00%     80.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::35            6      0.01%     80.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::36            5      0.00%     80.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::37            4      0.00%     80.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::38            3      0.00%     80.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::39            3      0.00%     80.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::40            3      0.00%     80.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::41            6      0.01%     80.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::42            5      0.00%     80.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::43            2      0.00%     80.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::44            2      0.00%     80.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::45            3      0.00%     80.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::46            4      0.00%     80.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::47            5      0.00%     80.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::48            2      0.00%     80.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::49            2      0.00%     80.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::50            4      0.00%     80.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::51            8      0.01%     80.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::52            1      0.00%     80.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::53            1      0.00%     80.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::54            3      0.00%     80.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::55            3      0.00%     80.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::56            4      0.00%     80.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::57            3      0.00%     80.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::58            2      0.00%     80.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::59            1      0.00%     80.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::60            2      0.00%     80.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::61            5      0.00%     80.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::62            2      0.00%     80.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::63            5      0.00%     80.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%     80.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::65            1      0.00%     80.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::66            2      0.00%     80.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::67            2      0.00%     80.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::68            6      0.01%     80.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::69            0      0.00%     80.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::70            1      0.00%     80.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::71            1      0.00%     80.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::72            1      0.00%     80.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::73            2      0.00%     80.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::74            2      0.00%     80.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::75            7      0.01%     80.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::76            1      0.00%     80.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::77            2      0.00%     80.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::78            1      0.00%     80.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::79            3      0.00%     80.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::80            2      0.00%     80.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::81            4      0.00%     80.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::82            2      0.00%     80.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::83            2      0.00%     80.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::84            3      0.00%     80.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::85            1      0.00%     80.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::86            3      0.00%     80.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::87            6      0.01%     80.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::88            1      0.00%     80.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%     80.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::90            1      0.00%     80.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::91            2      0.00%     80.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::92            3      0.00%     80.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::93            1      0.00%     80.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::94            3      0.00%     80.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%     80.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::96            1      0.00%     80.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::97            2      0.00%     80.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::98            1      0.00%     80.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::99            4      0.00%     80.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%     80.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::101            1      0.00%     80.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::102            1      0.00%     80.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::103            3      0.00%     80.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::104            3      0.00%     80.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::105            0      0.00%     80.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%     80.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::107            4      0.00%     80.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::108            2      0.00%     80.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::109            8      0.01%     80.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::110            2      0.00%     80.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::111            6      0.01%     80.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::112            1      0.00%     80.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::113            2      0.00%     80.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::114            1      0.00%     80.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%     80.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::116            5      0.00%     80.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::117            2      0.00%     80.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::118            1      0.00%     80.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::119            3      0.00%     80.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::120         4183      3.78%     84.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::121           25      0.02%     84.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::122         9225      8.34%     92.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::123         6153      5.57%     98.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::124          341      0.31%     98.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::125           13      0.01%     98.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::126           61      0.06%     98.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::127           42      0.04%     98.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::128         1457      1.32%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::total       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_execute_full_stalls         9540                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::samples       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::mean    49.416298                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    99.262315                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::0        88239     79.82%     79.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::1            4      0.00%     79.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::2            7      0.01%     79.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::3           10      0.01%     79.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::4           16      0.01%     79.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::5            2      0.00%     79.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::6            4      0.00%     79.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::7            7      0.01%     79.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::8            3      0.00%     79.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::9            7      0.01%     79.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::10           10      0.01%     79.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::11           10      0.01%     79.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::12            7      0.01%     79.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::13            7      0.01%     79.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::14           12      0.01%     79.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::15           12      0.01%     79.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::16           10      0.01%     79.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::17           29      0.03%     79.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::18            6      0.01%     79.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::19            9      0.01%     79.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::20            6      0.01%     79.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::21            6      0.01%     79.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::22            4      0.00%     79.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::23            6      0.01%     79.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::24            5      0.00%     80.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::25            2      0.00%     80.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::26            5      0.00%     80.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::27            6      0.01%     80.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::28            3      0.00%     80.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::29            2      0.00%     80.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::30            3      0.00%     80.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::31            1      0.00%     80.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::32            5      0.00%     80.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%     80.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::34            4      0.00%     80.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::35            1      0.00%     80.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::36           10      0.01%     80.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::37            3      0.00%     80.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::38            1      0.00%     80.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::39            1      0.00%     80.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::40            5      0.00%     80.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::41            2      0.00%     80.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::42            2      0.00%     80.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::43            2      0.00%     80.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::44            5      0.00%     80.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::45            1      0.00%     80.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::46            1      0.00%     80.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::47            2      0.00%     80.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::48            3      0.00%     80.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%     80.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::50            3      0.00%     80.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::51            1      0.00%     80.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::52            4      0.00%     80.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%     80.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::54            9      0.01%     80.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::55            3      0.00%     80.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::56            5      0.00%     80.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::57            2      0.00%     80.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::58            2      0.00%     80.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::59            6      0.01%     80.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::60            3      0.00%     80.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::61            3      0.00%     80.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::62            1      0.00%     80.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::63            3      0.00%     80.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::64            2      0.00%     80.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::65            1      0.00%     80.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::66            3      0.00%     80.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::67            0      0.00%     80.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::68            4      0.00%     80.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::69            1      0.00%     80.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::70            5      0.00%     80.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::71            5      0.00%     80.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::72            3      0.00%     80.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::73            2      0.00%     80.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::74            3      0.00%     80.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::75            3      0.00%     80.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::76            5      0.00%     80.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%     80.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::78            2      0.00%     80.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::79            1      0.00%     80.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::80            5      0.00%     80.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::81            1      0.00%     80.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%     80.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::83            5      0.00%     80.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::84            4      0.00%     80.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::85            1      0.00%     80.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::86            2      0.00%     80.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::87            2      0.00%     80.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::88            2      0.00%     80.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::89            2      0.00%     80.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%     80.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::91            4      0.00%     80.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::92            3      0.00%     80.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%     80.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::94            4      0.00%     80.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::95            3      0.00%     80.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::96           12      0.01%     80.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::97            2      0.00%     80.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::98            1      0.00%     80.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%     80.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::100            3      0.00%     80.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%     80.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::102            3      0.00%     80.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::103            1      0.00%     80.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::104            1      0.00%     80.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::105            4      0.00%     80.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::106            2      0.00%     80.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::107            1      0.00%     80.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::108            5      0.00%     80.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::109            1      0.00%     80.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%     80.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::111            3      0.00%     80.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%     80.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::113            3      0.00%     80.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%     80.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::115            2      0.00%     80.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::116            4      0.00%     80.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::117            2      0.00%     80.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%     80.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::119            4      0.00%     80.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%     80.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::121            1      0.00%     80.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::122            2      0.00%     80.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::123            2      0.00%     80.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::124            4      0.00%     80.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::125            1      0.00%     80.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%     80.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::127            8      0.01%     80.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::128            3      0.00%     80.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::129            2      0.00%     80.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::130            3      0.00%     80.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::131            1      0.00%     80.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::132            3      0.00%     80.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::133            4      0.00%     80.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::134            4      0.00%     80.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::135            5      0.00%     80.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::136            3      0.00%     80.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%     80.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::138            7      0.01%     80.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::139            6      0.01%     80.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::140            1      0.00%     80.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::141            6      0.01%     80.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%     80.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::143            5      0.00%     80.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::144            3      0.00%     80.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::145            5      0.00%     80.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::146            4      0.00%     80.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::147            3      0.00%     80.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::148           20      0.02%     80.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::149            5      0.00%     80.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::150            5      0.00%     80.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::151            2      0.00%     80.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::152            2      0.00%     80.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::153            5      0.00%     80.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::154            1      0.00%     80.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::155            7      0.01%     80.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%     80.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::157            7      0.01%     80.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::158            3      0.00%     80.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::159            0      0.00%     80.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::160            7      0.01%     80.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::161            3      0.00%     80.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::162            4      0.00%     80.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::163            2      0.00%     80.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::164            1      0.00%     80.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::165            4      0.00%     80.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::166            9      0.01%     80.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::167            1      0.00%     80.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::168            7      0.01%     80.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::169            1      0.00%     80.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::170            9      0.01%     80.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::171            6      0.01%     80.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::172            2      0.00%     80.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::173            3      0.00%     80.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::174            5      0.00%     80.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%     80.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::176            5      0.00%     80.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::177            4      0.00%     80.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::178            4      0.00%     80.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::179            6      0.01%     80.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::180            2      0.00%     80.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%     80.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::182            7      0.01%     80.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::183            3      0.00%     80.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::184            5      0.00%     80.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::185            3      0.00%     80.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::186            2      0.00%     80.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::187            6      0.01%     80.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::188           10      0.01%     80.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::189            3      0.00%     80.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::190            8      0.01%     80.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::191            2      0.00%     80.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::192            9      0.01%     80.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::193            7      0.01%     80.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::194            4      0.00%     80.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::195            3      0.00%     80.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::196            5      0.00%     80.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%     80.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::198            4      0.00%     80.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::199            6      0.01%     80.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::200            1      0.00%     80.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::201            5      0.00%     80.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%     80.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::203            6      0.01%     80.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::204            7      0.01%     80.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::205            5      0.00%     80.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::206            2      0.00%     80.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::207            4      0.00%     80.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%     80.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::209            5      0.00%     80.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::210            4      0.00%     80.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::211            2      0.00%     80.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::212            6      0.01%     80.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::213            1      0.00%     80.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%     80.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::215            6      0.01%     80.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::216            4      0.00%     80.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::217            3      0.00%     80.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::218            3      0.00%     80.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::219            1      0.00%     80.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::220            4      0.00%     80.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::221            5      0.00%     80.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::222            1      0.00%     80.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::223            6      0.01%     80.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::224            2      0.00%     80.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::225            5      0.00%     80.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::226            7      0.01%     80.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::227            4      0.00%     80.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::228            2      0.00%     80.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::229            2      0.00%     80.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::230            1      0.00%     80.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::231            9      0.01%     80.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::232            4      0.00%     80.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%     80.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::234            4      0.00%     80.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::235            4      0.00%     80.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::236            0      0.00%     80.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::237            6      0.01%     80.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::238            2      0.00%     80.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::239            5      0.00%     80.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::240            2      0.00%     80.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%     80.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::242            4      0.00%     80.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::243            7      0.01%     80.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%     80.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::245            4      0.00%     80.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%     80.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::247            3      0.00%     80.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::248         3918      3.54%     84.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::249           24      0.02%     84.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::250         9296      8.41%     92.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::251         6204      5.61%     98.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::252          347      0.31%     98.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::253           14      0.01%     98.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::254           61      0.06%     98.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::255           42      0.04%     98.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::256         1489      1.35%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          256                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::total       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_old_inst_not_finished         8438                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores3.core.cc_buffer.num_fault_insts           20                       # Number of fault insts executed (Unspecified)
board.processor.cores3.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores3.core.cc_buffer.ooo_stall_signals        42970                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores3.core.cc_buffer.regfile_bandwidth_reached        12216                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores3.core.cc_buffer.regfile_insts_processed        62004                       # Number of insts regfile has processes (Unspecified)
board.processor.cores4.core.cc_buffer.bank_queue_full_block         1551                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores4.core.cc_buffer.cc_buffer_cycles       110553                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores4.core.cc_buffer.decode_bandwidth_stalls        11192                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::samples       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::mean    21.801715                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    46.747365                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::0        90429     81.80%     81.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::1           18      0.02%     81.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::2           43      0.04%     81.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::3           25      0.02%     81.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::4           27      0.02%     81.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::5           12      0.01%     81.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::6           60      0.05%     81.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::7           16      0.01%     81.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::8           18      0.02%     82.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::9           11      0.01%     82.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::10           11      0.01%     82.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::11            3      0.00%     82.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::12           16      0.01%     82.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::13           15      0.01%     82.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::14           11      0.01%     82.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::15            3      0.00%     82.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::16           18      0.02%     82.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::17            9      0.01%     82.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::18           11      0.01%     82.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::19            5      0.00%     82.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::20            4      0.00%     82.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::21            6      0.01%     82.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::22            5      0.00%     82.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::23            5      0.00%     82.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::24            5      0.00%     82.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::25            7      0.01%     82.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%     82.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::27            0      0.00%     82.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::28            3      0.00%     82.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::29            6      0.01%     82.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::30            1      0.00%     82.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::31            2      0.00%     82.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::32            3      0.00%     82.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::33            3      0.00%     82.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::34            3      0.00%     82.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::35            4      0.00%     82.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::36            1      0.00%     82.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::37            5      0.00%     82.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::38            3      0.00%     82.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::39            2      0.00%     82.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::40            1      0.00%     82.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::41            7      0.01%     82.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::42            8      0.01%     82.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::43            2      0.00%     82.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::44            8      0.01%     82.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::45            3      0.00%     82.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::46            3      0.00%     82.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::47            4      0.00%     82.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::48            3      0.00%     82.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::49            6      0.01%     82.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::50            1      0.00%     82.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::51            5      0.00%     82.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::52            1      0.00%     82.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::53            2      0.00%     82.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::54            1      0.00%     82.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::55            2      0.00%     82.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::56            3      0.00%     82.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::57            4      0.00%     82.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::58            1      0.00%     82.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::59            2      0.00%     82.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%     82.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::61            3      0.00%     82.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::62            2      0.00%     82.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::63            4      0.00%     82.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::64            1      0.00%     82.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%     82.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::66            1      0.00%     82.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::67            2      0.00%     82.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::68            4      0.00%     82.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::69            1      0.00%     82.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%     82.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::71            4      0.00%     82.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::72            1      0.00%     82.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::73            4      0.00%     82.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::74            1      0.00%     82.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::75            3      0.00%     82.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::76            1      0.00%     82.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::77            2      0.00%     82.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::78            1      0.00%     82.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::79            2      0.00%     82.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::80            5      0.00%     82.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::81            4      0.00%     82.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::82            1      0.00%     82.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::83            1      0.00%     82.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::84            3      0.00%     82.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::85            1      0.00%     82.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::86            1      0.00%     82.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::87            3      0.00%     82.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::88            3      0.00%     82.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::89            3      0.00%     82.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::90            3      0.00%     82.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::91            1      0.00%     82.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::92            6      0.01%     82.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::93            1      0.00%     82.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::94            2      0.00%     82.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::95            1      0.00%     82.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::96            1      0.00%     82.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::97            1      0.00%     82.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::98            2      0.00%     82.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::99            4      0.00%     82.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%     82.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%     82.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%     82.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::103            2      0.00%     82.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::104            4      0.00%     82.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::105            3      0.00%     82.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::106            0      0.00%     82.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::107            1      0.00%     82.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%     82.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::109            3      0.00%     82.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::110            2      0.00%     82.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::111            2      0.00%     82.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::112            1      0.00%     82.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::113            0      0.00%     82.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::114            2      0.00%     82.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::115            0      0.00%     82.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::116            5      0.00%     82.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%     82.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::118            1      0.00%     82.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::119            4      0.00%     82.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::120         3836      3.47%     85.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::121           43      0.04%     85.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::122         8164      7.38%     93.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::123         5468      4.95%     98.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::124          364      0.33%     98.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::125           23      0.02%     98.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::126           53      0.05%     98.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::127           47      0.04%     98.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::128         1545      1.40%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::total       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_execute_full_stalls         8771                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::samples       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::mean    44.955913                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    95.689049                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::0        90218     81.61%     81.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::1            3      0.00%     81.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::2            8      0.01%     81.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::3            9      0.01%     81.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::4           14      0.01%     81.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::5            2      0.00%     81.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::6            4      0.00%     81.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::7            7      0.01%     81.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::8            1      0.00%     81.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::9            6      0.01%     81.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::10            8      0.01%     81.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::11           10      0.01%     81.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::12            7      0.01%     81.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::13            6      0.01%     81.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::14           12      0.01%     81.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::15           10      0.01%     81.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::16            9      0.01%     81.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::17           24      0.02%     81.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::18            8      0.01%     81.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::19           11      0.01%     81.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::20            3      0.00%     81.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::21            4      0.00%     81.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::22            6      0.01%     81.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::23            9      0.01%     81.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::24            3      0.00%     81.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::25            1      0.00%     81.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::26            4      0.00%     81.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::27            4      0.00%     81.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::28            1      0.00%     81.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::29            1      0.00%     81.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::30            4      0.00%     81.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::31            2      0.00%     81.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::32            4      0.00%     81.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%     81.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::34            4      0.00%     81.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::35            1      0.00%     81.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::36            5      0.00%     81.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::37            2      0.00%     81.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::38            1      0.00%     81.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::39            2      0.00%     81.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::40            4      0.00%     81.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::41            1      0.00%     81.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::42            2      0.00%     81.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::43            2      0.00%     81.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::44            3      0.00%     81.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::45            1      0.00%     81.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::46            1      0.00%     81.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::47            2      0.00%     81.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::48            0      0.00%     81.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%     81.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::50            1      0.00%     81.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::51            2      0.00%     81.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::52            0      0.00%     81.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::53            2      0.00%     81.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::54            8      0.01%     81.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::55            3      0.00%     81.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::56            4      0.00%     81.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%     81.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::58            3      0.00%     81.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::59            5      0.00%     81.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::60            3      0.00%     81.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::61            1      0.00%     81.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::62            1      0.00%     81.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::63            4      0.00%     81.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::64            3      0.00%     81.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::65            2      0.00%     81.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::66            3      0.00%     81.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::67            2      0.00%     81.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::68            1      0.00%     81.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::69            2      0.00%     81.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::70            4      0.00%     81.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::71            5      0.00%     81.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::72            2      0.00%     81.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::73            0      0.00%     81.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::74            6      0.01%     81.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::75            9      0.01%     81.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::76            4      0.00%     81.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::77            3      0.00%     81.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::78            5      0.00%     81.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::79            2      0.00%     81.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::80            5      0.00%     81.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::81            4      0.00%     81.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::82            3      0.00%     81.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::83            8      0.01%     81.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::84            1      0.00%     81.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::85            8      0.01%     81.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::86            6      0.01%     81.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::87            6      0.01%     81.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::88            2      0.00%     81.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::89            2      0.00%     81.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::90            0      0.00%     81.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::91            2      0.00%     81.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::92            4      0.00%     81.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%     81.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::94            3      0.00%     81.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::95            2      0.00%     81.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::96           10      0.01%     81.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::97            4      0.00%     81.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::98            2      0.00%     81.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::99            2      0.00%     81.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::100            2      0.00%     81.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::101            1      0.00%     81.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%     81.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::103            4      0.00%     81.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%     81.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::105            5      0.00%     81.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%     81.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::107            3      0.00%     81.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::108            5      0.00%     81.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::109            2      0.00%     81.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::110            1      0.00%     81.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::111            6      0.01%     81.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::112            1      0.00%     82.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::113            3      0.00%     82.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::114            3      0.00%     82.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::115            4      0.00%     82.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::116            4      0.00%     82.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::117            1      0.00%     82.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::118            4      0.00%     82.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::119            6      0.01%     82.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::120            3      0.00%     82.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::121            4      0.00%     82.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::122            3      0.00%     82.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::123            4      0.00%     82.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::124            1      0.00%     82.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::125            3      0.00%     82.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::126            4      0.00%     82.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::127            5      0.00%     82.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::128            1      0.00%     82.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::129            5      0.00%     82.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::130            4      0.00%     82.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::131            8      0.01%     82.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::132            1      0.00%     82.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::133            5      0.00%     82.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::134            3      0.00%     82.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::135            2      0.00%     82.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::136            6      0.01%     82.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%     82.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::138            5      0.00%     82.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::139            2      0.00%     82.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::140            3      0.00%     82.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::141            6      0.01%     82.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::142            4      0.00%     82.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::143            4      0.00%     82.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::144            4      0.00%     82.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%     82.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::146            5      0.00%     82.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::147            3      0.00%     82.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::148            3      0.00%     82.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::149            2      0.00%     82.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::150            3      0.00%     82.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::151            3      0.00%     82.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::152            5      0.00%     82.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::153            6      0.01%     82.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::154            1      0.00%     82.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::155            7      0.01%     82.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::156            2      0.00%     82.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::157            0      0.00%     82.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::158            6      0.01%     82.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::159            5      0.00%     82.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::160            4      0.00%     82.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::161            3      0.00%     82.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%     82.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::163            4      0.00%     82.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::164            7      0.01%     82.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::165            1      0.00%     82.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::166            6      0.01%     82.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::167            2      0.00%     82.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::168            2      0.00%     82.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::169            7      0.01%     82.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::170            2      0.00%     82.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::171            3      0.00%     82.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::172            4      0.00%     82.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::173            1      0.00%     82.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::174            7      0.01%     82.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::175            8      0.01%     82.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::176            4      0.00%     82.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::177           19      0.02%     82.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::178            3      0.00%     82.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::179            4      0.00%     82.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::180           10      0.01%     82.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::181            4      0.00%     82.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::182            4      0.00%     82.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::183            3      0.00%     82.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::184            2      0.00%     82.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::185            6      0.01%     82.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::186            7      0.01%     82.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::187            1      0.00%     82.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::188            6      0.01%     82.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::189            2      0.00%     82.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%     82.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::191            8      0.01%     82.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::192            4      0.00%     82.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::193            4      0.00%     82.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::194            2      0.00%     82.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::195            2      0.00%     82.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::196            4      0.00%     82.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::197            5      0.00%     82.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::198            1      0.00%     82.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::199            6      0.01%     82.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%     82.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%     82.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::202            9      0.01%     82.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::203            4      0.00%     82.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::204            5      0.00%     82.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::205            2      0.00%     82.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::206            1      0.00%     82.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::207            4      0.00%     82.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::208            6      0.01%     82.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%     82.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::210            6      0.01%     82.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%     82.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::212            1      0.00%     82.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::213            6      0.01%     82.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::214            4      0.00%     82.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::215            3      0.00%     82.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::216            3      0.00%     82.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%     82.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::218            5      0.00%     82.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::219            5      0.00%     82.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::220            1      0.00%     82.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::221            5      0.00%     82.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::222            1      0.00%     82.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%     82.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::224            8      0.01%     82.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::225            4      0.00%     82.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::226            4      0.00%     82.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::227            3      0.00%     82.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::228            2      0.00%     82.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::229            5      0.00%     82.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::230            8      0.01%     82.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::231            1      0.00%     82.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::232            6      0.01%     82.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::233            1      0.00%     82.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::234            1      0.00%     82.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::235            6      0.01%     82.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::236            3      0.00%     82.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::237            4      0.00%     82.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::238            4      0.00%     82.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::239            0      0.00%     82.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::240            4      0.00%     82.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::241            5      0.00%     82.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::242           10      0.01%     82.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::243            4      0.00%     82.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::244            1      0.00%     82.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::245            1      0.00%     82.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::246            7      0.01%     82.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::247            6      0.01%     82.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::248         3548      3.21%     85.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::249           37      0.03%     85.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::250         8236      7.45%     93.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::251         5513      4.99%     98.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::252          371      0.34%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::253           19      0.02%     98.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::254           53      0.05%     98.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::255           47      0.04%     98.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::256         1574      1.42%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          256                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::total       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_old_inst_not_finished         7849                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores4.core.cc_buffer.num_fault_insts           20                       # Number of fault insts executed (Unspecified)
board.processor.cores4.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores4.core.cc_buffer.ooo_stall_signals        39034                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores4.core.cc_buffer.regfile_bandwidth_reached        11011                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores4.core.cc_buffer.regfile_insts_processed        55812                       # Number of insts regfile has processes (Unspecified)
board.processor.cores5.core.cc_buffer.bank_queue_full_block         1434                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores5.core.cc_buffer.cc_buffer_cycles       110553                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores5.core.cc_buffer.decode_bandwidth_stalls        10341                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::samples       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::mean    19.647599                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    44.776443                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::0        92314     83.50%     83.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::1           36      0.03%     83.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::2           32      0.03%     83.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::3           22      0.02%     83.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::4           38      0.03%     83.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::5           17      0.02%     83.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::6           60      0.05%     83.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::7           16      0.01%     83.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::8           16      0.01%     83.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::9           17      0.02%     83.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::10            5      0.00%     83.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::11           13      0.01%     83.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::12           11      0.01%     83.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::13           13      0.01%     83.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::14            3      0.00%     83.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::15           19      0.02%     83.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::16           10      0.01%     83.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::17            6      0.01%     83.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::18            4      0.00%     83.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::19           11      0.01%     83.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::20            5      0.00%     83.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::21            3      0.00%     83.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::22            2      0.00%     83.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::23            6      0.01%     83.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::24            6      0.01%     83.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::25            5      0.00%     83.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%     83.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::27            3      0.00%     83.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::28            2      0.00%     83.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::29            4      0.00%     83.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::30            2      0.00%     83.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::31            5      0.00%     83.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::32            3      0.00%     83.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::33            7      0.01%     83.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::34            2      0.00%     83.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::35            4      0.00%     83.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::36            2      0.00%     83.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::37            5      0.00%     83.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::38            3      0.00%     83.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::39            4      0.00%     83.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::40            3      0.00%     83.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::41            6      0.01%     83.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::42            2      0.00%     83.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::43            5      0.00%     83.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::44            4      0.00%     83.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::45            4      0.00%     83.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::46            3      0.00%     83.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::47            1      0.00%     83.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::48            3      0.00%     83.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::49            2      0.00%     83.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::50            2      0.00%     83.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::51            3      0.00%     83.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::52            2      0.00%     83.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::53            2      0.00%     83.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::54            1      0.00%     83.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::55            1      0.00%     83.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::56            4      0.00%     83.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::57            3      0.00%     83.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::58            1      0.00%     83.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::59            3      0.00%     83.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::60            1      0.00%     83.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::61            1      0.00%     83.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::62            3      0.00%     83.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::63            6      0.01%     83.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%     83.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%     83.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::66            1      0.00%     83.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::67            3      0.00%     83.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::68            3      0.00%     83.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::69            1      0.00%     83.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::70            1      0.00%     83.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::71            2      0.00%     83.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::72            1      0.00%     83.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::73            4      0.00%     83.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::74            2      0.00%     83.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::75            4      0.00%     83.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%     83.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::77            2      0.00%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::78            4      0.00%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::79            4      0.00%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::80            6      0.01%     83.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%     83.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::82            3      0.00%     83.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::83            1      0.00%     83.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::84            2      0.00%     83.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::85            6      0.01%     83.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::86            3      0.00%     83.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::87            5      0.00%     84.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::88            3      0.00%     84.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::89            2      0.00%     84.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::90            3      0.00%     84.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::91            3      0.00%     84.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::92            6      0.01%     84.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%     84.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::94            1      0.00%     84.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::95            1      0.00%     84.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::96            2      0.00%     84.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::97            1      0.00%     84.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::98            1      0.00%     84.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::99            6      0.01%     84.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::100            7      0.01%     84.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%     84.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::102            1      0.00%     84.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::103            4      0.00%     84.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::104            7      0.01%     84.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::105            1      0.00%     84.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::106            2      0.00%     84.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::107            1      0.00%     84.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::108            1      0.00%     84.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::109            3      0.00%     84.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::110            2      0.00%     84.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::111            4      0.00%     84.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%     84.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::113            1      0.00%     84.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::114            1      0.00%     84.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::115            1      0.00%     84.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::116            5      0.00%     84.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::117            1      0.00%     84.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%     84.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::119            3      0.00%     84.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::120         3991      3.61%     87.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::121         1251      1.13%     88.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::122         8938      8.08%     96.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::123         1460      1.32%     98.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::124          350      0.32%     98.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::125           17      0.02%     98.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::126           58      0.05%     98.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::127           44      0.04%     98.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::128         1510      1.37%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::total       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_execute_full_stalls         7720                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::samples       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::mean    40.613118                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    91.838242                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::0        92096     83.30%     83.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::1            6      0.01%     83.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::2            7      0.01%     83.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::3            8      0.01%     83.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::4           24      0.02%     83.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::5            2      0.00%     83.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::6            2      0.00%     83.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::7            6      0.01%     83.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::8            5      0.00%     83.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::9           10      0.01%     83.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::10            8      0.01%     83.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::11            9      0.01%     83.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::12            8      0.01%     83.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::13            7      0.01%     83.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::14           12      0.01%     83.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::15           13      0.01%     83.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::16           10      0.01%     83.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::17           26      0.02%     83.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::18            6      0.01%     83.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::19           14      0.01%     83.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::20            5      0.00%     83.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::21            5      0.00%     83.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::22            5      0.00%     83.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::23           10      0.01%     83.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::24            5      0.00%     83.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::25            2      0.00%     83.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::26            3      0.00%     83.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::27            4      0.00%     83.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::28            3      0.00%     83.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::29            3      0.00%     83.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::30            2      0.00%     83.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::31            2      0.00%     83.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::32            6      0.01%     83.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::33            2      0.00%     83.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::34            1      0.00%     83.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::35            3      0.00%     83.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::36            7      0.01%     83.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::37            3      0.00%     83.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::38            0      0.00%     83.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::39            2      0.00%     83.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::40            5      0.00%     83.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::41            3      0.00%     83.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::42            4      0.00%     83.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::43            1      0.00%     83.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::44            4      0.00%     83.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::45            5      0.00%     83.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::46            1      0.00%     83.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::47            1      0.00%     83.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::48            5      0.00%     83.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::49            2      0.00%     83.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::50            0      0.00%     83.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::51            1      0.00%     83.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::52            2      0.00%     83.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::53           10      0.01%     83.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::54            5      0.00%     83.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::55            3      0.00%     83.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::56            5      0.00%     83.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::57            2      0.00%     83.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::58            4      0.00%     83.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::59            2      0.00%     83.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::60            3      0.00%     83.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::61            7      0.01%     83.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::62            1      0.00%     83.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::63            3      0.00%     83.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::64            4      0.00%     83.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::65            2      0.00%     83.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::66            3      0.00%     83.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::67            1      0.00%     83.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::68            6      0.01%     83.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::69            4      0.00%     83.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::70            2      0.00%     83.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::71            7      0.01%     83.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::72            6      0.01%     83.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::73            1      0.00%     83.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::74            6      0.01%     83.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::75            2      0.00%     83.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::76            4      0.00%     83.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::77            0      0.00%     83.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::78            4      0.00%     83.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::79            3      0.00%     83.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::80            0      0.00%     83.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::81            2      0.00%     83.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::82            2      0.00%     83.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::83            4      0.00%     83.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::84            0      0.00%     83.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::85            0      0.00%     83.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::86            6      0.01%     83.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::87            4      0.00%     83.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::88            2      0.00%     83.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::89            3      0.00%     83.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::90            2      0.00%     83.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::91            5      0.00%     83.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::92            3      0.00%     83.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::93            0      0.00%     83.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::94           10      0.01%     83.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::95            2      0.00%     83.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::96            0      0.00%     83.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::97            4      0.00%     83.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::98            5      0.00%     83.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::99            2      0.00%     83.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::100            2      0.00%     83.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::101            0      0.00%     83.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::102            0      0.00%     83.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::103            4      0.00%     83.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::104            0      0.00%     83.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::105            2      0.00%     83.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::106            0      0.00%     83.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::107            2      0.00%     83.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::108            6      0.01%     83.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::109            3      0.00%     83.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::110            0      0.00%     83.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::111            8      0.01%     83.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::112            1      0.00%     83.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::113            0      0.00%     83.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::114            2      0.00%     83.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::115            2      0.00%     83.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::116            2      0.00%     83.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::117            0      0.00%     83.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%     83.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::119            6      0.01%     83.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::120            2      0.00%     83.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::121            0      0.00%     83.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::122            2      0.00%     83.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::123            2      0.00%     83.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::124            2      0.00%     83.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::125            3      0.00%     83.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%     83.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::127            3      0.00%     83.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::128            2      0.00%     83.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::129            0      0.00%     83.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::130            4      0.00%     83.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::131            5      0.00%     83.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::132            1      0.00%     83.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::133            2      0.00%     83.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::134            2      0.00%     83.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::135            0      0.00%     83.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::136            2      0.00%     83.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::137            0      0.00%     83.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::138            4      0.00%     83.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::139            1      0.00%     83.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%     83.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::141            4      0.00%     83.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::142            3      0.00%     83.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::143            1      0.00%     83.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::144            2      0.00%     83.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::145            2      0.00%     83.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::146            3      0.00%     83.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::147            2      0.00%     83.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::148            2      0.00%     83.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::149            6      0.01%     83.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::150            6      0.01%     83.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::151            6      0.01%     83.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::152            5      0.00%     83.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::153            4      0.00%     83.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::154            2      0.00%     83.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::155            7      0.01%     83.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::156            1      0.00%     83.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::157            4      0.00%     83.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::158            5      0.00%     83.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::159            3      0.00%     83.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::160            3      0.00%     83.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::161            3      0.00%     83.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::162            2      0.00%     83.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::163            6      0.01%     83.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::164            3      0.00%     83.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::165            7      0.01%     83.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::166            3      0.00%     83.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::167            5      0.00%     83.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::168            4      0.00%     83.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::169            4      0.00%     83.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::170            3      0.00%     83.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::171            8      0.01%     83.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::172            1      0.00%     83.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::173            6      0.01%     83.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::174            5      0.00%     83.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::175            5      0.00%     83.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::176            1      0.00%     83.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::177            5      0.00%     83.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::178            1      0.00%     83.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::179            2      0.00%     83.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::180            2      0.00%     83.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::181           10      0.01%     83.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::182            3      0.00%     83.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::183            4      0.00%     83.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::184            1      0.00%     83.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::185            7      0.01%     83.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::186            4      0.00%     83.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::187            3      0.00%     83.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::188            2      0.00%     83.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::189            6      0.01%     83.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::190            2      0.00%     83.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::191            5      0.00%     83.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::192            2      0.00%     83.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::193            4      0.00%     83.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::194            1      0.00%     83.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::195            8      0.01%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::196            5      0.00%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::197           11      0.01%     83.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::198            2      0.00%     83.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::199            4      0.00%     83.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%     83.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::201            4      0.00%     83.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::202            3      0.00%     83.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::203            4      0.00%     84.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::204            2      0.00%     84.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::205            6      0.01%     84.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::206            1      0.00%     84.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::207            8      0.01%     84.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::208            2      0.00%     84.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::209            4      0.00%     84.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::210            4      0.00%     84.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::211            2      0.00%     84.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%     84.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::213            9      0.01%     84.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::214            3      0.00%     84.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::215            5      0.00%     84.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::216            1      0.00%     84.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::217            2      0.00%     84.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::218            5      0.00%     84.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::219            5      0.00%     84.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::220            1      0.00%     84.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::221           10      0.01%     84.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::222            1      0.00%     84.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::223            5      0.00%     84.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::224            3      0.00%     84.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::225            6      0.01%     84.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::226            2      0.00%     84.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::227            6      0.01%     84.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::228            1      0.00%     84.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::229           10      0.01%     84.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::230            8      0.01%     84.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::231            7      0.01%     84.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::232            6      0.01%     84.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::233            2      0.00%     84.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::234           17      0.02%     84.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::235            4      0.00%     84.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::236            2      0.00%     84.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::237            8      0.01%     84.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::238            1      0.00%     84.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::239            2      0.00%     84.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::240            7      0.01%     84.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::241            4      0.00%     84.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%     84.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::243            6      0.01%     84.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::244            2      0.00%     84.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::245            7      0.01%     84.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::246            2      0.00%     84.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::247            6      0.01%     84.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::248         3711      3.36%     87.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::249         1260      1.14%     88.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::250         9021      8.16%     96.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::251         1490      1.35%     98.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::252          357      0.32%     98.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::253           19      0.02%     98.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::254           58      0.05%     98.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::255           45      0.04%     98.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::256         1536      1.39%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          256                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::total       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_old_inst_not_finished        10698                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores5.core.cc_buffer.num_fault_insts           20                       # Number of fault insts executed (Unspecified)
board.processor.cores5.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores5.core.cc_buffer.ooo_stall_signals        35227                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores5.core.cc_buffer.regfile_bandwidth_reached         6438                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores5.core.cc_buffer.regfile_insts_processed        53045                       # Number of insts regfile has processes (Unspecified)
board.processor.cores6.core.cc_buffer.bank_queue_full_block         1635                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores6.core.cc_buffer.cc_buffer_cycles       110553                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores6.core.cc_buffer.decode_bandwidth_stalls         8640                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::samples       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::mean    16.887954                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    42.135597                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::0        94849     85.80%     85.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::1           25      0.02%     85.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::2           41      0.04%     85.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::3           35      0.03%     85.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::4           32      0.03%     85.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::5           13      0.01%     85.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::6           65      0.06%     85.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::7           16      0.01%     86.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::8           28      0.03%     86.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::9           15      0.01%     86.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::10           13      0.01%     86.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::11            3      0.00%     86.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::12           16      0.01%     86.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::13           17      0.02%     86.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::14           12      0.01%     86.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::15           10      0.01%     86.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::16           15      0.01%     86.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::17            7      0.01%     86.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::18           11      0.01%     86.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::19            3      0.00%     86.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::20            3      0.00%     86.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::21            5      0.00%     86.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::22            4      0.00%     86.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::23            2      0.00%     86.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::24            6      0.01%     86.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::25            5      0.00%     86.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%     86.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::27            1      0.00%     86.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::28            3      0.00%     86.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::29            4      0.00%     86.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::30            1      0.00%     86.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::31            3      0.00%     86.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::32            2      0.00%     86.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::33            3      0.00%     86.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::34            1      0.00%     86.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::35            3      0.00%     86.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::36            1      0.00%     86.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::37            4      0.00%     86.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::38            5      0.00%     86.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::39            3      0.00%     86.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::40            2      0.00%     86.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::41            3      0.00%     86.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::42            3      0.00%     86.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::43            2      0.00%     86.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::44            3      0.00%     86.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::45            3      0.00%     86.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::46            1      0.00%     86.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::47            3      0.00%     86.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::48            2      0.00%     86.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::49            3      0.00%     86.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::50            2      0.00%     86.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::51            4      0.00%     86.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::52            2      0.00%     86.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::53            2      0.00%     86.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::54            1      0.00%     86.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::55            2      0.00%     86.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::56            4      0.00%     86.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::57            2      0.00%     86.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::58            1      0.00%     86.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::59            3      0.00%     86.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%     86.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::61            2      0.00%     86.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::62            1      0.00%     86.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::63            6      0.01%     86.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::64            1      0.00%     86.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::65            0      0.00%     86.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%     86.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::67           11      0.01%     86.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::68            3      0.00%     86.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::69            1      0.00%     86.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::70            0      0.00%     86.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::71            6      0.01%     86.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%     86.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::73            2      0.00%     86.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::74            2      0.00%     86.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::75            4      0.00%     86.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::76            1      0.00%     86.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::77            0      0.00%     86.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::78            1      0.00%     86.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::79            2      0.00%     86.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::80            7      0.01%     86.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::81            1      0.00%     86.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::82            0      0.00%     86.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::83            2      0.00%     86.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::84            3      0.00%     86.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::85            2      0.00%     86.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::86            3      0.00%     86.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::87            4      0.00%     86.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::88            3      0.00%     86.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::89            2      0.00%     86.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::90            1      0.00%     86.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::91            2      0.00%     86.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::92            4      0.00%     86.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%     86.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::94            3      0.00%     86.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::95            3      0.00%     86.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::96            1      0.00%     86.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::97            2      0.00%     86.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::98            2      0.00%     86.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::99            4      0.00%     86.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%     86.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::101            2      0.00%     86.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::102            0      0.00%     86.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::103           10      0.01%     86.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::104            3      0.00%     86.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::105            2      0.00%     86.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::106            1      0.00%     86.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::107            3      0.00%     86.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%     86.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::109            4      0.00%     86.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::110            1      0.00%     86.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::111           11      0.01%     86.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::112            0      0.00%     86.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::113            1      0.00%     86.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::114            2      0.00%     86.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::115            1      0.00%     86.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::116            4      0.00%     86.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::117            4      0.00%     86.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::118            5      0.00%     86.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::119            3      0.00%     86.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::120         3098      2.80%     89.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::121           20      0.02%     89.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::122         5993      5.42%     94.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::123         4008      3.63%     98.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::124          364      0.33%     98.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::125           10      0.01%     98.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::126           47      0.04%     98.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::127           37      0.03%     98.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::128         1494      1.35%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::total       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_execute_full_stalls         6879                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::samples       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::mean    34.801353                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    86.089062                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::0        94518     85.50%     85.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::1            5      0.00%     85.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::2            7      0.01%     85.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::3           10      0.01%     85.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::4           15      0.01%     85.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::5            3      0.00%     85.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::6            4      0.00%     85.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::7            7      0.01%     85.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::8            2      0.00%     85.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::9           12      0.01%     85.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::10           10      0.01%     85.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::11           15      0.01%     85.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::12            9      0.01%     85.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::13            8      0.01%     85.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::14           13      0.01%     85.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::15           16      0.01%     85.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::16           15      0.01%     85.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::17           34      0.03%     85.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::18            8      0.01%     85.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::19           13      0.01%     85.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::20            6      0.01%     85.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::21            8      0.01%     85.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::22            6      0.01%     85.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::23           15      0.01%     85.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::24           10      0.01%     85.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::25            5      0.00%     85.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::26           10      0.01%     85.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::27           13      0.01%     85.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::28            6      0.01%     85.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::29            6      0.01%     85.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::30            8      0.01%     85.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::31            6      0.01%     85.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::32            6      0.01%     85.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::33            2      0.00%     85.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::34            5      0.00%     85.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::35            6      0.01%     85.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::36            8      0.01%     85.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::37            3      0.00%     85.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::38            3      0.00%     85.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::39            6      0.01%     85.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::40            8      0.01%     85.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::41            4      0.00%     85.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::42            3      0.00%     85.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::43            7      0.01%     85.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::44            8      0.01%     85.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::45            3      0.00%     85.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::46            2      0.00%     85.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::47            6      0.01%     85.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::48            3      0.00%     85.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::49            1      0.00%     85.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::50            4      0.00%     85.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::51            6      0.01%     85.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::52            3      0.00%     85.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::53            1      0.00%     85.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::54            9      0.01%     85.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::55            5      0.00%     85.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::56            4      0.00%     85.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::57            7      0.01%     85.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::58            3      0.00%     85.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::59           10      0.01%     85.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::60            4      0.00%     85.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::61            5      0.00%     85.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::62            4      0.00%     85.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::63            4      0.00%     85.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::64            1      0.00%     85.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::65            5      0.00%     85.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::66            4      0.00%     85.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::67            3      0.00%     85.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::68            3      0.00%     85.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::69            4      0.00%     85.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::70           12      0.01%     85.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::71            6      0.01%     85.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::72            5      0.00%     85.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::73            2      0.00%     85.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::74            5      0.00%     85.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::75            3      0.00%     85.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::76            4      0.00%     85.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::77            2      0.00%     85.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::78            6      0.01%     85.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::79            3      0.00%     85.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::80            5      0.00%     85.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::81            1      0.00%     85.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::82            5      0.00%     85.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::83            8      0.01%     85.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::84            4      0.00%     85.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::85            2      0.00%     85.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::86            3      0.00%     86.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::87            2      0.00%     86.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::88            5      0.00%     86.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::89            2      0.00%     86.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::90            3      0.00%     86.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::91           11      0.01%     86.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::92            3      0.00%     86.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::93            4      0.00%     86.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::94            7      0.01%     86.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::95            4      0.00%     86.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::96           18      0.02%     86.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::97            2      0.00%     86.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::98            2      0.00%     86.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::99            3      0.00%     86.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::100           11      0.01%     86.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::101            3      0.00%     86.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::102            3      0.00%     86.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::103            0      0.00%     86.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::104            5      0.00%     86.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::105            7      0.01%     86.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::106            3      0.00%     86.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::107            2      0.00%     86.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::108            4      0.00%     86.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::109            0      0.00%     86.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::110            3      0.00%     86.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::111            2      0.00%     86.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::112            4      0.00%     86.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::113            2      0.00%     86.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::114            2      0.00%     86.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::115            4      0.00%     86.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::116            7      0.01%     86.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::117            2      0.00%     86.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::118            5      0.00%     86.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::119            2      0.00%     86.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::120            2      0.00%     86.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::121            4      0.00%     86.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::122            3      0.00%     86.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::123            3      0.00%     86.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::124            4      0.00%     86.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::125            1      0.00%     86.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::126            5      0.00%     86.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::127            8      0.01%     86.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::128            2      0.00%     86.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::129            2      0.00%     86.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::130           10      0.01%     86.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::131            2      0.00%     86.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::132            3      0.00%     86.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::133            2      0.00%     86.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::134            3      0.00%     86.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::135            3      0.00%     86.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::136            1      0.00%     86.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::137            5      0.00%     86.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::138            8      0.01%     86.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::139            4      0.00%     86.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::140            5      0.00%     86.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::141            2      0.00%     86.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%     86.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::143            4      0.00%     86.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::144            5      0.00%     86.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::145            2      0.00%     86.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::146            2      0.00%     86.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::147            2      0.00%     86.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::148           14      0.01%     86.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::149            6      0.01%     86.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::150            3      0.00%     86.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::151            2      0.00%     86.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::152            4      0.00%     86.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%     86.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::154            3      0.00%     86.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::155            2      0.00%     86.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::156            4      0.00%     86.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::157            2      0.00%     86.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::158            4      0.00%     86.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::159            4      0.00%     86.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::160            9      0.01%     86.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::161            2      0.00%     86.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::162            4      0.00%     86.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::163            2      0.00%     86.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::164            3      0.00%     86.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::165            2      0.00%     86.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::166            4      0.00%     86.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::167            2      0.00%     86.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::168            4      0.00%     86.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%     86.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::170            6      0.01%     86.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::171            6      0.01%     86.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::172            3      0.00%     86.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::173            2      0.00%     86.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::174            4      0.00%     86.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%     86.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::176            6      0.01%     86.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::177            2      0.00%     86.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::178            5      0.00%     86.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::179            2      0.00%     86.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::180            2      0.00%     86.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::181            4      0.00%     86.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::182            9      0.01%     86.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::183            2      0.00%     86.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::184            4      0.00%     86.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::185            2      0.00%     86.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::186            2      0.00%     86.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::187            2      0.00%     86.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::188            4      0.00%     86.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::189            2      0.00%     86.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::190            3      0.00%     86.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%     86.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::192            6      0.01%     86.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::193            7      0.01%     86.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::194            5      0.00%     86.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::195            3      0.00%     86.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::196            4      0.00%     86.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::197            1      0.00%     86.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::198            3      0.00%     86.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::199            4      0.00%     86.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::200            4      0.00%     86.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::201            2      0.00%     86.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::202            8      0.01%     86.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::203            6      0.01%     86.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::204            9      0.01%     86.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::205            2      0.00%     86.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::206            2      0.00%     86.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::207            3      0.00%     86.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::208            1      0.00%     86.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::209            3      0.00%     86.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::210            6      0.01%     86.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::211            3      0.00%     86.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::212            2      0.00%     86.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::213            3      0.00%     86.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::214            6      0.01%     86.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::215            9      0.01%     86.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::216            2      0.00%     86.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::217            3      0.00%     86.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::218            3      0.00%     86.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::219            3      0.00%     86.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::220            2      0.00%     86.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::221           12      0.01%     86.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::222            3      0.00%     86.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::223            3      0.00%     86.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%     86.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::225            6      0.01%     86.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::226            8      0.01%     86.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::227            2      0.00%     86.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::228            2      0.00%     86.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::229            3      0.00%     86.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::230            3      0.00%     86.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::231            2      0.00%     86.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::232            3      0.00%     86.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::233            5      0.00%     86.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::234            8      0.01%     86.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::235            0      0.00%     86.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::236            5      0.00%     86.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::237            8      0.01%     86.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::238            3      0.00%     86.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::239            2      0.00%     86.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::240            2      0.00%     86.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::241            3      0.00%     86.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::242            3      0.00%     86.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::243            3      0.00%     86.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::244            2      0.00%     86.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::245            3      0.00%     86.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::246            1      0.00%     86.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::247            7      0.01%     86.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::248         2757      2.49%     89.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::249           20      0.02%     89.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::250         6037      5.46%     94.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::251         4042      3.66%     98.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::252          378      0.34%     98.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::253           11      0.01%     98.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::254           49      0.04%     98.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::255           37      0.03%     98.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::256         1547      1.40%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          256                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::total       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_old_inst_not_finished         6457                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores6.core.cc_buffer.num_fault_insts           19                       # Number of fault insts executed (Unspecified)
board.processor.cores6.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores6.core.cc_buffer.ooo_stall_signals        30130                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores6.core.cc_buffer.regfile_bandwidth_reached         8452                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores6.core.cc_buffer.regfile_insts_processed        42658                       # Number of insts regfile has processes (Unspecified)
board.processor.cores7.core.cc_buffer.bank_queue_full_block         1610                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores7.core.cc_buffer.cc_buffer_cycles       110553                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores7.core.cc_buffer.decode_bandwidth_stalls         7376                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::samples       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::mean    14.797210                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    39.865112                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::0        96860     87.61%     87.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::1           23      0.02%     87.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::2           22      0.02%     87.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::3           17      0.02%     87.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::4           25      0.02%     87.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::5           11      0.01%     87.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::6           18      0.02%     87.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::7           19      0.02%     87.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::8           24      0.02%     87.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::9            6      0.01%     87.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::10           13      0.01%     87.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::11            5      0.00%     87.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::12           18      0.02%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::13           15      0.01%     87.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::14           12      0.01%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::15            2      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::16           19      0.02%     87.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::17            9      0.01%     87.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::18           11      0.01%     87.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::19            4      0.00%     87.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::20            6      0.01%     87.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::21            6      0.01%     87.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::22            4      0.00%     87.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::23            3      0.00%     87.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::24            6      0.01%     87.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::25            4      0.00%     87.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::26            0      0.00%     87.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::27            2      0.00%     87.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::28            5      0.00%     87.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::29            3      0.00%     87.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::30            1      0.00%     87.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::31            4      0.00%     87.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::32            4      0.00%     87.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::33            2      0.00%     87.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::34            1      0.00%     87.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::35            2      0.00%     87.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::36            4      0.00%     87.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::37            3      0.00%     87.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::38            1      0.00%     87.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::39            1      0.00%     87.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::40            4      0.00%     87.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::41            4      0.00%     87.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::42            2      0.00%     87.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::43            2      0.00%     87.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::44            3      0.00%     87.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::45            5      0.00%     87.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::46            0      0.00%     87.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::47            3      0.00%     87.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::48            1      0.00%     87.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::49            4      0.00%     87.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::50            2      0.00%     87.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::51            1      0.00%     87.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::52            7      0.01%     87.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::53            5      0.00%     87.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::54            4      0.00%     87.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::55            4      0.00%     87.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::56            3      0.00%     87.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::57            3      0.00%     87.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::58            1      0.00%     87.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::59            4      0.00%     87.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::60            0      0.00%     87.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::61            3      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::62            0      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::63            1      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::64            0      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::65            1      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::66            0      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::67            0      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::68            2      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::69            1      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::70            2      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::71            0      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::72            0      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::73            1      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::74            1      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::77            1      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::80            2      0.00%     87.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::81            1      0.00%     87.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::82            1      0.00%     87.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::83            0      0.00%     87.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::84            0      0.00%     87.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::85            2      0.00%     87.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::86            0      0.00%     87.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::87            1      0.00%     87.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::88            0      0.00%     87.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::89            2      0.00%     87.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%     87.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::91            1      0.00%     87.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::92            2      0.00%     88.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::93            0      0.00%     88.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::94            1      0.00%     88.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::95            1      0.00%     88.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::96            1      0.00%     88.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::97            1      0.00%     88.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::98            2      0.00%     88.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%     88.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::100            6      0.01%     88.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::101            0      0.00%     88.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::102            2      0.00%     88.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%     88.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::104            3      0.00%     88.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::105            4      0.00%     88.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::106            6      0.01%     88.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::107            2      0.00%     88.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::108            0      0.00%     88.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::109            2      0.00%     88.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%     88.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::111            1      0.00%     88.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::112            1      0.00%     88.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::113            2      0.00%     88.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%     88.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::115            1      0.00%     88.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::116            8      0.01%     88.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::117            9      0.01%     88.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::118            2      0.00%     88.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::119            0      0.00%     88.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::120         2550      2.31%     90.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::121           22      0.02%     90.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::122         5197      4.70%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::123         3472      3.14%     98.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::124          361      0.33%     98.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::125           13      0.01%     98.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::126           55      0.05%     98.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::127           41      0.04%     98.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::128         1505      1.36%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::total       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_execute_full_stalls         6207                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::samples       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::mean    30.650756                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    81.850180                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::0        96645     87.42%     87.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::1           11      0.01%     87.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::2            8      0.01%     87.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::3           15      0.01%     87.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::4           26      0.02%     87.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::5            8      0.01%     87.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::6           12      0.01%     87.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::7            9      0.01%     87.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::8            2      0.00%     87.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::9           18      0.02%     87.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::10           15      0.01%     87.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::11            9      0.01%     87.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::12            6      0.01%     87.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::13           15      0.01%     87.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::14           11      0.01%     87.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::15           11      0.01%     87.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::16            2      0.00%     87.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::17           13      0.01%     87.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::18            2      0.00%     87.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::19            8      0.01%     87.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::20            4      0.00%     87.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::21            5      0.00%     87.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::22            2      0.00%     87.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::23            6      0.01%     87.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::24            0      0.00%     87.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::25            0      0.00%     87.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::26            2      0.00%     87.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::27            3      0.00%     87.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::28            0      0.00%     87.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::29            0      0.00%     87.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::30            2      0.00%     87.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::31            3      0.00%     87.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::32            0      0.00%     87.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::33            0      0.00%     87.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::34            4      0.00%     87.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::35            6      0.01%     87.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::36            1      0.00%     87.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::37            1      0.00%     87.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::38            1      0.00%     87.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::39            3      0.00%     87.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::40            1      0.00%     87.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::41            0      0.00%     87.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::42            1      0.00%     87.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::43            3      0.00%     87.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::44            1      0.00%     87.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::45            0      0.00%     87.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::46            1      0.00%     87.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::47            3      0.00%     87.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::48            1      0.00%     87.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::49            0      0.00%     87.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::50            1      0.00%     87.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::51            3      0.00%     87.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::52            1      0.00%     87.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::53            0      0.00%     87.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::54            8      0.01%     87.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::55            3      0.00%     87.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::56            5      0.00%     87.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::57            0      0.00%     87.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::58            1      0.00%     87.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::59            7      0.01%     87.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::60            2      0.00%     87.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::61            1      0.00%     87.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::62            1      0.00%     87.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::63            4      0.00%     87.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::64            3      0.00%     87.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::65            1      0.00%     87.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::66            1      0.00%     87.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::67            1      0.00%     87.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::68            4      0.00%     87.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::69            1      0.00%     87.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::70            4      0.00%     87.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::71            2      0.00%     87.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::72            3      0.00%     87.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::73            1      0.00%     87.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::74            2      0.00%     87.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::75            2      0.00%     87.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::76            3      0.00%     87.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::77            2      0.00%     87.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::78            0      0.00%     87.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::79            1      0.00%     87.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::80            2      0.00%     87.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::81            2      0.00%     87.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::82            0      0.00%     87.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::83            1      0.00%     87.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::84            3      0.00%     87.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::85            1      0.00%     87.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::86            0      0.00%     87.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::87            1      0.00%     87.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::88            3      0.00%     87.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::89            5      0.00%     87.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::90            2      0.00%     87.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::91            3      0.00%     87.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::92            2      0.00%     87.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::93            3      0.00%     87.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::94            2      0.00%     87.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::95            1      0.00%     87.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::96           10      0.01%     87.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::97            1      0.00%     87.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::98            2      0.00%     87.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::99            0      0.00%     87.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::100            0      0.00%     87.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::101            1      0.00%     87.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::102            2      0.00%     87.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::103            1      0.00%     87.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::104            5      0.00%     87.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::105            2      0.00%     87.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::106           10      0.01%     87.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::107            0      0.00%     87.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::108            1      0.00%     87.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::109            5      0.00%     87.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::110            2      0.00%     87.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::111            3      0.00%     87.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::112            0      0.00%     87.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::113            4      0.00%     87.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::114            0      0.00%     87.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::115            1      0.00%     87.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::116            0      0.00%     87.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::117            2      0.00%     87.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::118            0      0.00%     87.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::119            1      0.00%     87.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::120            0      0.00%     87.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::121            1      0.00%     87.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%     87.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::123            3      0.00%     87.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::124            0      0.00%     87.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::125            1      0.00%     87.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::126            0      0.00%     87.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::127            4      0.00%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::128            0      0.00%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::129            1      0.00%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::130            0      0.00%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::131            1      0.00%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::132            0      0.00%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::133            0      0.00%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::134            0      0.00%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::135            3      0.00%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::136            0      0.00%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::137            2      0.00%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::139            3      0.00%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::140            0      0.00%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::141            0      0.00%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::142            0      0.00%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::143            3      0.00%     87.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::144            0      0.00%     87.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::145            0      0.00%     87.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%     87.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::147            5      0.00%     87.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::148            0      0.00%     87.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%     87.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::150            0      0.00%     87.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::151            1      0.00%     87.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%     87.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::153            0      0.00%     87.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%     87.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::155            3      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::156            0      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::157            2      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::158            0      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::159            4      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::160            0      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::163            1      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::165            0      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::166            0      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::167            1      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::171            1      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%     87.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::175            4      0.00%     87.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%     87.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::177            5      0.00%     87.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%     87.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::179            4      0.00%     87.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::180            2      0.00%     87.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::181            3      0.00%     87.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::182            2      0.00%     87.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::183            2      0.00%     87.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::184            2      0.00%     87.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::185            8      0.01%     87.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::186            4      0.00%     87.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::187            3      0.00%     87.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::188            5      0.00%     87.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::189            1      0.00%     87.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::190            4      0.00%     87.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::191            1      0.00%     87.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::192            1      0.00%     87.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::193            2      0.00%     87.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%     87.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::195           12      0.01%     87.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%     87.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::197            6      0.01%     87.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%     87.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%     87.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::200            2      0.00%     87.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::201            2      0.00%     87.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::202            2      0.00%     87.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%     87.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%     87.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::205            8      0.01%     87.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%     87.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::207            3      0.00%     87.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%     87.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::209            3      0.00%     87.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%     87.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::211            2      0.00%     87.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::212            2      0.00%     87.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::213            5      0.00%     87.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::214            2      0.00%     87.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::215            2      0.00%     87.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::216            1      0.00%     87.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::217            5      0.00%     87.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::218            2      0.00%     87.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::219            3      0.00%     87.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::220            3      0.00%     87.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%     87.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%     87.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::223           15      0.01%     87.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::224            4      0.00%     87.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::225            2      0.00%     87.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::226            1      0.00%     87.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::227            2      0.00%     87.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::228            5      0.00%     87.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::229            2      0.00%     87.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::230            1      0.00%     87.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::231            4      0.00%     87.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::232            1      0.00%     87.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::233            0      0.00%     87.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::234            2      0.00%     87.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::235            1      0.00%     87.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::236            3      0.00%     87.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::237            1      0.00%     87.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%     87.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::239            5      0.00%     87.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::240            2      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::241            1      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::242            2      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::243            4      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::244            0      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::245            2      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%     87.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::247            7      0.01%     87.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::248         2515      2.27%     90.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::249           25      0.02%     90.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::250         5222      4.72%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::251         3494      3.16%     98.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::252          365      0.33%     98.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::253           12      0.01%     98.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::254           55      0.05%     98.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::255           43      0.04%     98.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::256         1545      1.40%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          256                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::total       110553                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_old_inst_not_finished         5720                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores7.core.cc_buffer.num_fault_insts           19                       # Number of fault insts executed (Unspecified)
board.processor.cores7.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores7.core.cc_buffer.ooo_stall_signals        26374                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores7.core.cc_buffer.regfile_bandwidth_reached         7244                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores7.core.cc_buffer.regfile_insts_processed        36422                       # Number of insts regfile has processes (Unspecified)

---------- End Simulation Statistics   ----------
