$date
  Mon Jun 26 15:26:19 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module regfile_tb $end
$var reg 1 ! clk $end
$var reg 1 " we3 $end
$var reg 5 # a1[4:0] $end
$var reg 5 $ a2[4:0] $end
$var reg 5 % a3[4:0] $end
$var reg 32 & rd1[31:0] $end
$var reg 32 ' rd2[31:0] $end
$var reg 32 ( wd3[31:0] $end
$scope module testobject $end
$var reg 1 ) clk $end
$var reg 1 * we3 $end
$var reg 5 + a1[4:0] $end
$var reg 5 , a2[4:0] $end
$var reg 5 - a3[4:0] $end
$var reg 32 . wd3[31:0] $end
$var reg 32 / rd1[31:0] $end
$var reg 32 0 rd2[31:0] $end
$comment mem is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b00000 #
b00000 $
b00001 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000001010000 (
0)
1*
b00000 +
b00000 ,
b00001 -
b00000000000000000000000001010000 .
b00000000000000000000000000000000 /
b00000000000000000000000000000000 0
#10000000
1!
1)
#20000000
0!
b00010 %
b00000000000000000000000001010101 (
0)
b00010 -
b00000000000000000000000001010101 .
#30000000
1!
1)
#40000000
0!
b00001 #
b00010 $
b00000000000000000000000001010000 &
b00000000000000000000000001010101 '
0)
b00001 +
b00010 ,
b00000000000000000000000001010000 /
b00000000000000000000000001010101 0
#50000000
b10000 #
b01000 $
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU &
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU '
b10000 +
b01000 ,
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU /
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 0
