Analysis & Synthesis report for DE2_115_Default
Fri Dec 13 09:01:35 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DE2_115_Default|LCD_TEST:u5|mLCD_ST
  9. State Machine - |DE2_115_Default|LCD_TEST:u5|LCD_Controller:u0|ST
 10. State Machine - |DE2_115_Default|I2C_AV_Config:u3|mSetup_ST
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
 18. Parameter Settings for User Entity Instance: I2C_AV_Config:u3
 19. Parameter Settings for User Entity Instance: AUDIO_DAC:u4
 20. Parameter Settings for User Entity Instance: LCD_TEST:u5
 21. Parameter Settings for User Entity Instance: LCD_TEST:u5|LCD_Controller:u0
 22. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|mem_saida_seq:memu0|memoria:mem_inst|lpm_divide:Mod1
 23. altpll Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "AUDIO_DAC:u4"
 25. Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"
 26. Port Connectivity Checks: "vga_controller:vga_ins|mem_saida_seq:memu0|renderizacao:render_inst"
 27. Port Connectivity Checks: "vga_controller:vga_ins|mem_saida_seq:memu0|controle_oponentes:op_ctrl"
 28. Port Connectivity Checks: "vga_controller:vga_ins|mem_saida_seq:memu0|controle_carro:jogador_ctrl"
 29. Port Connectivity Checks: "vga_controller:vga_ins|mem_saida_seq:memu0"
 30. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 13 09:01:35 2024          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; DE2_115_Default                                ;
; Top-level Entity Name              ; DE2_115_Default                                ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 2,420                                          ;
;     Total combinational functions  ; 2,380                                          ;
;     Dedicated logic registers      ; 241                                            ;
; Total registers                    ; 241                                            ;
; Total pins                         ; 480                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; DE2_115_Default    ; DE2_115_Default    ;
; Family name                                                      ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; 2                  ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; module mem_saida_seq.v           ; yes             ; User Verilog HDL File        ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module mem_saida_seq.v      ;         ;
; module renderizacao.v            ; yes             ; User Verilog HDL File        ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module renderizacao.v       ;         ;
; module controle_oponentes.v      ; yes             ; User Verilog HDL File        ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module controle_oponentes.v ;         ;
; module controle_carro.v          ; yes             ; User Verilog HDL File        ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module controle_carro.v     ;         ;
; module memoria.v                 ; yes             ; User Verilog HDL File        ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v            ;         ;
; V/video_sync_generator.v         ; yes             ; User Verilog HDL File        ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/video_sync_generator.v    ;         ;
; V/vga_controller.v               ; yes             ; User Verilog HDL File        ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/vga_controller.v          ;         ;
; V/VGA_Audio_PLL.v                ; yes             ; User Wizard-Generated File   ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/VGA_Audio_PLL.v           ;         ;
; V/Reset_Delay.v                  ; yes             ; User Verilog HDL File        ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/Reset_Delay.v             ;         ;
; V/LCD_TEST.v                     ; yes             ; User Verilog HDL File        ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/LCD_TEST.v                ;         ;
; V/LCD_Controller.v               ; yes             ; User Verilog HDL File        ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/LCD_Controller.v          ;         ;
; V/I2C_Controller.v               ; yes             ; User Verilog HDL File        ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/I2C_Controller.v          ;         ;
; V/I2C_AV_Config.v                ; yes             ; User Verilog HDL File        ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/I2C_AV_Config.v           ;         ;
; V/AUDIO_DAC.v                    ; yes             ; User Verilog HDL File        ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/AUDIO_DAC.v               ;         ;
; DE2_115_Default.v                ; yes             ; User Verilog HDL File        ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v           ;         ;
; background.txt                   ; yes             ; Auto-Found File              ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/background.txt              ;         ;
; car_sprite.txt                   ; yes             ; Auto-Found File              ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/car_sprite.txt              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/qar/quartus/libraries/megafunctions/altpll.tdf                                                         ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; d:/qar/quartus/libraries/megafunctions/aglobal221.inc                                                     ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/qar/quartus/libraries/megafunctions/stratix_pll.inc                                                    ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/qar/quartus/libraries/megafunctions/stratixii_pll.inc                                                  ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/qar/quartus/libraries/megafunctions/cycloneii_pll.inc                                                  ;         ;
; db/altpll_k3n2.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/db/altpll_k3n2.tdf          ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/qar/quartus/libraries/megafunctions/lpm_divide.tdf                                                     ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/qar/quartus/libraries/megafunctions/abs_divider.inc                                                    ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/qar/quartus/libraries/megafunctions/sign_div_unsign.inc                                                ;         ;
; db/lpm_divide_ocm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/db/lpm_divide_ocm.tdf       ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/db/sign_div_unsign_dnh.tdf  ;         ;
; db/alt_u_div_eaf.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/db/alt_u_div_eaf.tdf        ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/db/add_sub_7pc.tdf          ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/db/add_sub_8pc.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                   ;
+---------------------------------------------+---------------------------------+
; Resource                                    ; Usage                           ;
+---------------------------------------------+---------------------------------+
; Estimated Total logic elements              ; 2,420                           ;
;                                             ;                                 ;
; Total combinational functions               ; 2380                            ;
; Logic element usage by number of LUT inputs ;                                 ;
;     -- 4 input functions                    ; 1717                            ;
;     -- 3 input functions                    ; 381                             ;
;     -- <=2 input functions                  ; 282                             ;
;                                             ;                                 ;
; Logic elements by mode                      ;                                 ;
;     -- normal mode                          ; 2201                            ;
;     -- arithmetic mode                      ; 179                             ;
;                                             ;                                 ;
; Total registers                             ; 241                             ;
;     -- Dedicated logic registers            ; 241                             ;
;     -- I/O registers                        ; 0                               ;
;                                             ;                                 ;
; I/O pins                                    ; 480                             ;
;                                             ;                                 ;
; Embedded Multiplier 9-bit elements          ; 0                               ;
;                                             ;                                 ;
; Total PLLs                                  ; 1                               ;
;     -- PLLs                                 ; 1                               ;
;                                             ;                                 ;
; Maximum fan-out node                        ; vga_controller:vga_ins|ADDR[13] ;
; Maximum fan-out                             ; 398                             ;
; Total fan-out                               ; 10060                           ;
; Average fan-out                             ; 2.70                            ;
+---------------------------------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                          ; Entity Name          ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |DE2_115_Default                                ; 2380 (0)            ; 241 (0)                   ; 0           ; 0            ; 0       ; 0         ; 480  ; 0            ; |DE2_115_Default                                                                                                                                                             ; DE2_115_Default      ; work         ;
;    |AUDIO_DAC:u4|                               ; 102 (102)           ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|AUDIO_DAC:u4                                                                                                                                                ; AUDIO_DAC            ; work         ;
;    |I2C_AV_Config:u3|                           ; 131 (83)            ; 75 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|I2C_AV_Config:u3                                                                                                                                            ; I2C_AV_Config        ; work         ;
;       |I2C_Controller:u0|                       ; 48 (48)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|I2C_AV_Config:u3|I2C_Controller:u0                                                                                                                          ; I2C_Controller       ; work         ;
;    |LCD_TEST:u5|                                ; 94 (73)             ; 51 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|LCD_TEST:u5                                                                                                                                                 ; LCD_TEST             ; work         ;
;       |LCD_Controller:u0|                       ; 21 (21)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|LCD_TEST:u5|LCD_Controller:u0                                                                                                                               ; LCD_Controller       ; work         ;
;    |Reset_Delay:r0|                             ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|Reset_Delay:r0                                                                                                                                              ; Reset_Delay          ; work         ;
;    |VGA_Audio_PLL:p1|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_Audio_PLL:p1                                                                                                                                            ; VGA_Audio_PLL        ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                                                    ; altpll               ; work         ;
;          |altpll_k3n2:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_Audio_PLL:p1|altpll:altpll_component|altpll_k3n2:auto_generated                                                                                         ; altpll_k3n2          ; work         ;
;    |vga_controller:vga_ins|                     ; 2026 (20)           ; 70 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins                                                                                                                                      ; vga_controller       ; work         ;
;       |mem_saida_seq:memu0|                     ; 1962 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0                                                                                                                  ; mem_saida_seq        ; work         ;
;          |memoria:mem_inst|                     ; 1953 (1738)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0|memoria:mem_inst                                                                                                 ; memoria              ; work         ;
;             |lpm_divide:Mod1|                   ; 215 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0|memoria:mem_inst|lpm_divide:Mod1                                                                                 ; lpm_divide           ; work         ;
;                |lpm_divide_ocm:auto_generated|  ; 215 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0|memoria:mem_inst|lpm_divide:Mod1|lpm_divide_ocm:auto_generated                                                   ; lpm_divide_ocm       ; work         ;
;                   |sign_div_unsign_dnh:divider| ; 215 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0|memoria:mem_inst|lpm_divide:Mod1|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                       ; sign_div_unsign_dnh  ; work         ;
;                      |alt_u_div_eaf:divider|    ; 215 (215)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0|memoria:mem_inst|lpm_divide:Mod1|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider ; alt_u_div_eaf        ; work         ;
;          |renderizacao:render_inst|             ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|mem_saida_seq:memu0|renderizacao:render_inst                                                                                         ; renderizacao         ; work         ;
;       |video_sync_generator:LTM_ins|            ; 44 (44)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                                                         ; video_sync_generator ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |DE2_115_Default|LCD_TEST:u5|mLCD_ST                               ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000 ;
+----------------+----------------+----------------+----------------+----------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0              ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1              ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1              ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115_Default|LCD_TEST:u5|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+-----------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                             ;
+-------+-------+-------+-------+-----------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                 ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                 ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                 ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                 ;
+-------+-------+-------+-------+-----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115_Default|I2C_AV_Config:u3|mSetup_ST       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                         ;
+----------------------------------------------------+-------------------------------------------------------+
; Register name                                      ; Reason for Removal                                    ;
+----------------------------------------------------+-------------------------------------------------------+
; AUDIO_DAC:u4|FLASH_Out_Tmp[0..15]                  ; Stuck at GND due to stuck port data_in                ;
; AUDIO_DAC:u4|FLASH_Out[0..15]                      ; Stuck at GND due to stuck port data_in                ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[0..15]                  ; Stuck at GND due to stuck port data_in                ;
; AUDIO_DAC:u4|SDRAM_Out[0..15]                      ; Stuck at GND due to stuck port data_in                ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[0..15]                   ; Stuck at GND due to stuck port data_in                ;
; AUDIO_DAC:u4|SRAM_Out[0..15]                       ; Stuck at GND due to stuck port data_in                ;
; AUDIO_DAC:u4|LRCK_2X_DIV[0..7]                     ; Lost fanout                                           ;
; AUDIO_DAC:u4|LRCK_4X_DIV[0..6]                     ; Lost fanout                                           ;
; AUDIO_DAC:u4|LRCK_2X                               ; Lost fanout                                           ;
; AUDIO_DAC:u4|LRCK_4X                               ; Lost fanout                                           ;
; AUDIO_DAC:u4|FLASH_Cont[0..19]                     ; Lost fanout                                           ;
; I2C_AV_Config:u3|mI2C_DATA[16,17,19,23]            ; Stuck at GND due to stuck port data_in                ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[16,17,19,23] ; Stuck at GND due to stuck port data_in                ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[20,21]       ; Merged with I2C_AV_Config:u3|I2C_Controller:u0|SD[18] ;
; I2C_AV_Config:u3|mI2C_DATA[20,21]                  ; Merged with I2C_AV_Config:u3|mI2C_DATA[18]            ;
; LCD_TEST:u5|mLCD_ST~8                              ; Lost fanout                                           ;
; LCD_TEST:u5|mLCD_ST~9                              ; Lost fanout                                           ;
; LCD_TEST:u5|mLCD_ST~10                             ; Lost fanout                                           ;
; LCD_TEST:u5|mLCD_ST~11                             ; Lost fanout                                           ;
; LCD_TEST:u5|mLCD_ST~12                             ; Lost fanout                                           ;
; LCD_TEST:u5|mLCD_ST~13                             ; Lost fanout                                           ;
; LCD_TEST:u5|LCD_Controller:u0|ST~8                 ; Lost fanout                                           ;
; LCD_TEST:u5|LCD_Controller:u0|ST~9                 ; Lost fanout                                           ;
; I2C_AV_Config:u3|mSetup_ST~9                       ; Lost fanout                                           ;
; I2C_AV_Config:u3|mSetup_ST~10                      ; Lost fanout                                           ;
; AUDIO_DAC:u4|BCK_DIV[3]                            ; Stuck at GND due to stuck port data_in                ;
; Total Number of Removed Registers = 156            ;                                                       ;
+----------------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+--------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+--------------------------------+---------------------------+-------------------------------------------------------------------------+
; AUDIO_DAC:u4|FLASH_Out_Tmp[15] ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[15], AUDIO_DAC:u4|LRCK_2X, AUDIO_DAC:u4|LRCK_4X, ;
;                                ; due to stuck port data_in ; AUDIO_DAC:u4|FLASH_Cont[0]                                              ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[14] ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[14]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[13] ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[13]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[12] ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[12]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[11] ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[11]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[10] ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[10]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[9]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[9]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[8]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[8]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[7]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[7]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[6]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[6]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[5]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[5]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[4]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[4]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[3]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[3]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[2]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[2]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[1]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[1]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[0]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[0]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[15] ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[15]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[14] ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[14]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[13] ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[13]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[12] ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[12]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[11] ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[11]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[10] ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[10]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[9]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[9]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[8]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[8]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[7]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[7]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[6]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[6]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[5]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[5]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[4]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[4]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[3]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[3]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[2]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[2]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[1]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[1]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[0]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[0]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[15]  ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[15]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[14]  ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[14]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[13]  ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[13]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[12]  ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[12]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[11]  ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[11]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[10]  ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[10]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[9]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[9]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[8]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[8]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[7]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[7]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[6]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[6]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[5]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[5]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[4]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[4]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[3]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[3]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[2]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[2]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[1]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[1]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[0]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[0]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; I2C_AV_Config:u3|mI2C_DATA[23] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[23]                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; I2C_AV_Config:u3|mI2C_DATA[19] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[19]                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; I2C_AV_Config:u3|mI2C_DATA[17] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[17]                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; I2C_AV_Config:u3|mI2C_DATA[16] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[16]                               ;
;                                ; due to stuck port data_in ;                                                                         ;
+--------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 241   ;
; Number of registers using Synchronous Clear  ; 81    ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 154   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 125   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Inverted Register Statistics                               ;
+--------------------------------------------------+---------+
; Inverted Register                                ; Fan out ;
+--------------------------------------------------+---------+
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; 19      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; 16      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; 21      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; 17      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; 13      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; 11      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ; 2       ;
; I2C_AV_Config:u3|I2C_Controller:u0|END           ; 5       ;
; I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; 4       ;
; Total number of inverted registers = 9           ;         ;
+--------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Default|LCD_TEST:u5|LCD_Controller:u0|mStart             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_Default|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE2_115_Default|LCD_TEST:u5|mLCD_ST                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+--------------------+----------------------------------+
; Parameter Name                ; Value              ; Type                             ;
+-------------------------------+--------------------+----------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS ; Untyped                          ;
; PLL_TYPE                      ; AUTO               ; Untyped                          ;
; LPM_HINT                      ; UNUSED             ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0               ; Untyped                          ;
; SCAN_CHAIN                    ; LONG               ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0             ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000              ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                  ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                 ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                  ; Untyped                          ;
; LOCK_HIGH                     ; 1                  ; Untyped                          ;
; LOCK_LOW                      ; 1                  ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                  ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                  ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                ; Untyped                          ;
; SKIP_VCO                      ; OFF                ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                  ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO               ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0            ; Untyped                          ;
; BANDWIDTH                     ; 0                  ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO               ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                  ; Untyped                          ;
; DOWN_SPREAD                   ; 0                  ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                  ; Signed Integer                   ;
; CLK1_MULTIPLY_BY              ; 9                  ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 1                  ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 2                  ; Signed Integer                   ;
; CLK1_DIVIDE_BY                ; 25                 ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 2                  ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; -10000             ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK1_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05              ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED             ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED             ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED             ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                  ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                  ; Untyped                          ;
; DPA_DIVIDER                   ; 0                  ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                  ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                  ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                  ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                  ; Untyped                          ;
; VCO_MIN                       ; 0                  ; Untyped                          ;
; VCO_MAX                       ; 0                  ; Untyped                          ;
; VCO_CENTER                    ; 0                  ; Untyped                          ;
; PFD_MIN                       ; 0                  ; Untyped                          ;
; PFD_MAX                       ; 0                  ; Untyped                          ;
; M_INITIAL                     ; 0                  ; Untyped                          ;
; M                             ; 0                  ; Untyped                          ;
; N                             ; 1                  ; Untyped                          ;
; M2                            ; 1                  ; Untyped                          ;
; N2                            ; 1                  ; Untyped                          ;
; SS                            ; 1                  ; Untyped                          ;
; C0_HIGH                       ; 0                  ; Untyped                          ;
; C1_HIGH                       ; 0                  ; Untyped                          ;
; C2_HIGH                       ; 0                  ; Untyped                          ;
; C3_HIGH                       ; 0                  ; Untyped                          ;
; C4_HIGH                       ; 0                  ; Untyped                          ;
; C5_HIGH                       ; 0                  ; Untyped                          ;
; C6_HIGH                       ; 0                  ; Untyped                          ;
; C7_HIGH                       ; 0                  ; Untyped                          ;
; C8_HIGH                       ; 0                  ; Untyped                          ;
; C9_HIGH                       ; 0                  ; Untyped                          ;
; C0_LOW                        ; 0                  ; Untyped                          ;
; C1_LOW                        ; 0                  ; Untyped                          ;
; C2_LOW                        ; 0                  ; Untyped                          ;
; C3_LOW                        ; 0                  ; Untyped                          ;
; C4_LOW                        ; 0                  ; Untyped                          ;
; C5_LOW                        ; 0                  ; Untyped                          ;
; C6_LOW                        ; 0                  ; Untyped                          ;
; C7_LOW                        ; 0                  ; Untyped                          ;
; C8_LOW                        ; 0                  ; Untyped                          ;
; C9_LOW                        ; 0                  ; Untyped                          ;
; C0_INITIAL                    ; 0                  ; Untyped                          ;
; C1_INITIAL                    ; 0                  ; Untyped                          ;
; C2_INITIAL                    ; 0                  ; Untyped                          ;
; C3_INITIAL                    ; 0                  ; Untyped                          ;
; C4_INITIAL                    ; 0                  ; Untyped                          ;
; C5_INITIAL                    ; 0                  ; Untyped                          ;
; C6_INITIAL                    ; 0                  ; Untyped                          ;
; C7_INITIAL                    ; 0                  ; Untyped                          ;
; C8_INITIAL                    ; 0                  ; Untyped                          ;
; C9_INITIAL                    ; 0                  ; Untyped                          ;
; C0_MODE                       ; BYPASS             ; Untyped                          ;
; C1_MODE                       ; BYPASS             ; Untyped                          ;
; C2_MODE                       ; BYPASS             ; Untyped                          ;
; C3_MODE                       ; BYPASS             ; Untyped                          ;
; C4_MODE                       ; BYPASS             ; Untyped                          ;
; C5_MODE                       ; BYPASS             ; Untyped                          ;
; C6_MODE                       ; BYPASS             ; Untyped                          ;
; C7_MODE                       ; BYPASS             ; Untyped                          ;
; C8_MODE                       ; BYPASS             ; Untyped                          ;
; C9_MODE                       ; BYPASS             ; Untyped                          ;
; C0_PH                         ; 0                  ; Untyped                          ;
; C1_PH                         ; 0                  ; Untyped                          ;
; C2_PH                         ; 0                  ; Untyped                          ;
; C3_PH                         ; 0                  ; Untyped                          ;
; C4_PH                         ; 0                  ; Untyped                          ;
; C5_PH                         ; 0                  ; Untyped                          ;
; C6_PH                         ; 0                  ; Untyped                          ;
; C7_PH                         ; 0                  ; Untyped                          ;
; C8_PH                         ; 0                  ; Untyped                          ;
; C9_PH                         ; 0                  ; Untyped                          ;
; L0_HIGH                       ; 1                  ; Untyped                          ;
; L1_HIGH                       ; 1                  ; Untyped                          ;
; G0_HIGH                       ; 1                  ; Untyped                          ;
; G1_HIGH                       ; 1                  ; Untyped                          ;
; G2_HIGH                       ; 1                  ; Untyped                          ;
; G3_HIGH                       ; 1                  ; Untyped                          ;
; E0_HIGH                       ; 1                  ; Untyped                          ;
; E1_HIGH                       ; 1                  ; Untyped                          ;
; E2_HIGH                       ; 1                  ; Untyped                          ;
; E3_HIGH                       ; 1                  ; Untyped                          ;
; L0_LOW                        ; 1                  ; Untyped                          ;
; L1_LOW                        ; 1                  ; Untyped                          ;
; G0_LOW                        ; 1                  ; Untyped                          ;
; G1_LOW                        ; 1                  ; Untyped                          ;
; G2_LOW                        ; 1                  ; Untyped                          ;
; G3_LOW                        ; 1                  ; Untyped                          ;
; E0_LOW                        ; 1                  ; Untyped                          ;
; E1_LOW                        ; 1                  ; Untyped                          ;
; E2_LOW                        ; 1                  ; Untyped                          ;
; E3_LOW                        ; 1                  ; Untyped                          ;
; L0_INITIAL                    ; 1                  ; Untyped                          ;
; L1_INITIAL                    ; 1                  ; Untyped                          ;
; G0_INITIAL                    ; 1                  ; Untyped                          ;
; G1_INITIAL                    ; 1                  ; Untyped                          ;
; G2_INITIAL                    ; 1                  ; Untyped                          ;
; G3_INITIAL                    ; 1                  ; Untyped                          ;
; E0_INITIAL                    ; 1                  ; Untyped                          ;
; E1_INITIAL                    ; 1                  ; Untyped                          ;
; E2_INITIAL                    ; 1                  ; Untyped                          ;
; E3_INITIAL                    ; 1                  ; Untyped                          ;
; L0_MODE                       ; BYPASS             ; Untyped                          ;
; L1_MODE                       ; BYPASS             ; Untyped                          ;
; G0_MODE                       ; BYPASS             ; Untyped                          ;
; G1_MODE                       ; BYPASS             ; Untyped                          ;
; G2_MODE                       ; BYPASS             ; Untyped                          ;
; G3_MODE                       ; BYPASS             ; Untyped                          ;
; E0_MODE                       ; BYPASS             ; Untyped                          ;
; E1_MODE                       ; BYPASS             ; Untyped                          ;
; E2_MODE                       ; BYPASS             ; Untyped                          ;
; E3_MODE                       ; BYPASS             ; Untyped                          ;
; L0_PH                         ; 0                  ; Untyped                          ;
; L1_PH                         ; 0                  ; Untyped                          ;
; G0_PH                         ; 0                  ; Untyped                          ;
; G1_PH                         ; 0                  ; Untyped                          ;
; G2_PH                         ; 0                  ; Untyped                          ;
; G3_PH                         ; 0                  ; Untyped                          ;
; E0_PH                         ; 0                  ; Untyped                          ;
; E1_PH                         ; 0                  ; Untyped                          ;
; E2_PH                         ; 0                  ; Untyped                          ;
; E3_PH                         ; 0                  ; Untyped                          ;
; M_PH                          ; 0                  ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                ; Untyped                          ;
; CLK0_COUNTER                  ; G0                 ; Untyped                          ;
; CLK1_COUNTER                  ; G0                 ; Untyped                          ;
; CLK2_COUNTER                  ; G0                 ; Untyped                          ;
; CLK3_COUNTER                  ; G0                 ; Untyped                          ;
; CLK4_COUNTER                  ; G0                 ; Untyped                          ;
; CLK5_COUNTER                  ; G0                 ; Untyped                          ;
; CLK6_COUNTER                  ; E0                 ; Untyped                          ;
; CLK7_COUNTER                  ; E1                 ; Untyped                          ;
; CLK8_COUNTER                  ; E2                 ; Untyped                          ;
; CLK9_COUNTER                  ; E3                 ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                  ; Untyped                          ;
; M_TIME_DELAY                  ; 0                  ; Untyped                          ;
; N_TIME_DELAY                  ; 0                  ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                 ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                 ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                 ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                 ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                 ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                 ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                  ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000          ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                  ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999               ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999               ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999               ; Untyped                          ;
; VCO_POST_SCALE                ; 0                  ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E       ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK2                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED          ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED        ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED          ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED        ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_LOCKED                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED        ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED        ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY  ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                  ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                  ; Untyped                          ;
; CBXI_PARAMETER                ; altpll_k3n2        ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO               ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                  ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                  ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                  ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone IV E       ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED             ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                 ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                 ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                ; IGNORE_CASCADE                   ;
+-------------------------------+--------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u3 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 51       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
; SET_VIDEO      ; 11       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_DAC:u4 ;
+------------------+----------+-----------------------------+
; Parameter Name   ; Value    ; Type                        ;
+------------------+----------+-----------------------------+
; REF_CLK          ; 18432000 ; Signed Integer              ;
; SAMPLE_RATE      ; 48000    ; Signed Integer              ;
; DATA_WIDTH       ; 16       ; Signed Integer              ;
; CHANNEL_NUM      ; 2        ; Signed Integer              ;
; SIN_SAMPLE_DATA  ; 48       ; Signed Integer              ;
; FLASH_DATA_NUM   ; 1048576  ; Signed Integer              ;
; SDRAM_DATA_NUM   ; 4194304  ; Signed Integer              ;
; SRAM_DATA_NUM    ; 262144   ; Signed Integer              ;
; FLASH_ADDR_WIDTH ; 20       ; Signed Integer              ;
; SDRAM_ADDR_WIDTH ; 22       ; Signed Integer              ;
; SRAM_ADDR_WIDTH  ; 18       ; Signed Integer              ;
; FLASH_DATA_WIDTH ; 8        ; Signed Integer              ;
; SDRAM_DATA_WIDTH ; 16       ; Signed Integer              ;
; SRAM_DATA_WIDTH  ; 16       ; Signed Integer              ;
; SIN_SANPLE       ; 0        ; Signed Integer              ;
; FLASH_DATA       ; 1        ; Signed Integer              ;
; SDRAM_DATA       ; 2        ; Signed Integer              ;
; SRAM_DATA        ; 3        ; Signed Integer              ;
+------------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_TEST:u5 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                  ;
; LCD_LINE1      ; 5     ; Signed Integer                  ;
; LCD_CH_LINE    ; 21    ; Signed Integer                  ;
; LCD_LINE2      ; 22    ; Signed Integer                  ;
; LUT_SIZE       ; 38    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_TEST:u5|LCD_Controller:u0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|mem_saida_seq:memu0|memoria:mem_inst|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                                                            ;
; LPM_WIDTHD             ; 13             ; Untyped                                                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                            ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                                                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                     ;
+------------------------+----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                       ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_DAC:u4"                                                                                                                                              ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; iSrc_Select ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "iSrc_Select[1..1]" will be connected to GND. ;
; oFLASH_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; iFLASH_DATA ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
; oSDRAM_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; iSDRAM_DATA ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
; oSRAM_ADDR  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; iSRAM_DATA  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|mem_saida_seq:memu0|renderizacao:render_inst"                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|mem_saida_seq:memu0|controle_oponentes:op_ctrl"                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; oponente1_x ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oponente1_y ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oponente2_x ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oponente2_y ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oponente3_x ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oponente3_y ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|mem_saida_seq:memu0|controle_carro:jogador_ctrl"                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; carro_x ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; carro_y ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|mem_saida_seq:memu0"                                                                                                  ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 480                         ;
; cycloneiii_ff         ; 241                         ;
;     CLR               ; 34                          ;
;     CLR SCLR          ; 50                          ;
;     ENA               ; 44                          ;
;     ENA CLR           ; 44                          ;
;     ENA CLR SCLR      ; 20                          ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SCLR          ; 11                          ;
;     plain             ; 32                          ;
; cycloneiii_io_obuf    ; 144                         ;
; cycloneiii_lcell_comb ; 2382                        ;
;     arith             ; 179                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 120                         ;
;         3 data inputs ; 58                          ;
;     normal            ; 2203                        ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 138                         ;
;         3 data inputs ; 323                         ;
;         4 data inputs ; 1717                        ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 29.20                       ;
; Average LUT depth     ; 12.39                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:46     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Fri Dec 13 08:55:04 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Default -c DE2_115_Default
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 0 design units, including 0 entities, in source file module collision_detector.v
Info (12021): Found 1 design units, including 1 entities, in source file module mem_saida_seq.v
    Info (12023): Found entity 1: mem_saida_seq File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module mem_saida_seq.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file module renderizacao.v
    Info (12023): Found entity 1: renderizacao File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module renderizacao.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file module controle_oponentes.v
    Info (12023): Found entity 1: controle_oponentes File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module controle_oponentes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file module controle_carro.v
    Info (12023): Found entity 1: controle_carro File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module controle_carro.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file module memoria.v
    Info (12023): Found entity 1: memoria File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8 File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/SEG7_LUT_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/lcd_test.v
    Info (12023): Found entity 1: LCD_TEST File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/LCD_TEST.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/lcd_controller.v
    Info (12023): Found entity 1: LCD_Controller File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/LCD_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/lcd.v
    Info (12023): Found entity 1: LCD File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/LCD.V Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/img_index.v
    Info (12023): Found entity 1: img_index File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/img_index.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/img_data.v
    Info (12023): Found entity 1: img_data File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/img_data.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_dac.v
    Info (12023): Found entity 1: AUDIO_DAC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/AUDIO_DAC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_default.v
    Info (12023): Found entity 1: DE2_115_Default File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 44
Info (12021): Found 0 design units, including 0 entities, in source file mem_saida_seq.v
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Default.v(534): created implicit net for "OTG_FSPEED" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 534
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Default.v(535): created implicit net for "OTG_LSPEED" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 535
Info (12127): Elaborating entity "DE2_115_Default" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_115_Default.v(534): object "OTG_FSPEED" assigned a value but never read File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 534
Warning (10036): Verilog HDL or VHDL warning at DE2_115_Default.v(535): object "OTG_LSPEED" assigned a value but never read File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 535
Warning (10034): Output port "LEDG" at DE2_115_Default.v(255) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 255
Warning (10034): Output port "LEDR" at DE2_115_Default.v(256) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115_Default.v(339) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 339
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115_Default.v(357) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 357
Warning (10034): Output port "OTG_ADDR" at DE2_115_Default.v(372) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 372
Warning (10034): Output port "DRAM_ADDR" at DE2_115_Default.v(383) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 383
Warning (10034): Output port "DRAM_BA" at DE2_115_Default.v(384) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 384
Warning (10034): Output port "DRAM_DQM" at DE2_115_Default.v(390) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 390
Warning (10034): Output port "SRAM_ADDR" at DE2_115_Default.v(395) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
Warning (10034): Output port "FL_ADDR" at DE2_115_Default.v(404) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
Warning (10034): Output port "HSMC_TX_D_P" at DE2_115_Default.v(432) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
Warning (10034): Output port "SMA_CLKOUT" at DE2_115_Default.v(252) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 252
Warning (10034): Output port "UART_CTS" at DE2_115_Default.v(283) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 283
Warning (10034): Output port "UART_TXD" at DE2_115_Default.v(286) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 286
Warning (10034): Output port "VGA_SYNC_N" at DE2_115_Default.v(307) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 307
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115_Default.v(327) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 327
Warning (10034): Output port "ENET0_MDC" at DE2_115_Default.v(329) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 329
Warning (10034): Output port "ENET0_RST_N" at DE2_115_Default.v(331) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 331
Warning (10034): Output port "ENET0_TX_EN" at DE2_115_Default.v(340) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 340
Warning (10034): Output port "ENET0_TX_ER" at DE2_115_Default.v(341) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 341
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115_Default.v(345) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 345
Warning (10034): Output port "ENET1_MDC" at DE2_115_Default.v(347) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 347
Warning (10034): Output port "ENET1_RST_N" at DE2_115_Default.v(349) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 349
Warning (10034): Output port "ENET1_TX_EN" at DE2_115_Default.v(358) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 358
Warning (10034): Output port "ENET1_TX_ER" at DE2_115_Default.v(359) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 359
Warning (10034): Output port "TD_RESET_N" at DE2_115_Default.v(366) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 366
Warning (10034): Output port "OTG_CS_N" at DE2_115_Default.v(373) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 373
Warning (10034): Output port "OTG_WR_N" at DE2_115_Default.v(374) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 374
Warning (10034): Output port "OTG_RD_N" at DE2_115_Default.v(375) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 375
Warning (10034): Output port "OTG_RST_N" at DE2_115_Default.v(377) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 377
Warning (10034): Output port "DRAM_CAS_N" at DE2_115_Default.v(385) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 385
Warning (10034): Output port "DRAM_CKE" at DE2_115_Default.v(386) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 386
Warning (10034): Output port "DRAM_CLK" at DE2_115_Default.v(387) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 387
Warning (10034): Output port "DRAM_CS_N" at DE2_115_Default.v(388) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 388
Warning (10034): Output port "DRAM_RAS_N" at DE2_115_Default.v(391) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 391
Warning (10034): Output port "DRAM_WE_N" at DE2_115_Default.v(392) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 392
Warning (10034): Output port "SRAM_CE_N" at DE2_115_Default.v(396) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 396
Warning (10034): Output port "SRAM_LB_N" at DE2_115_Default.v(398) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 398
Warning (10034): Output port "SRAM_OE_N" at DE2_115_Default.v(399) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 399
Warning (10034): Output port "SRAM_UB_N" at DE2_115_Default.v(400) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 400
Warning (10034): Output port "SRAM_WE_N" at DE2_115_Default.v(401) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 401
Warning (10034): Output port "FL_CE_N" at DE2_115_Default.v(405) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 405
Warning (10034): Output port "FL_OE_N" at DE2_115_Default.v(407) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 407
Warning (10034): Output port "FL_RST_N" at DE2_115_Default.v(408) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 408
Warning (10034): Output port "FL_WE_N" at DE2_115_Default.v(410) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 410
Warning (10034): Output port "FL_WP_N" at DE2_115_Default.v(411) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 411
Warning (10034): Output port "HSMC_CLKOUT_P1" at DE2_115_Default.v(425) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 425
Warning (10034): Output port "HSMC_CLKOUT_P2" at DE2_115_Default.v(426) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 426
Warning (10034): Output port "HSMC_CLKOUT0" at DE2_115_Default.v(427) has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 427
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 581
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 583
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "9"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "-10000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_k3n2.tdf
    Info (12023): Found entity 1: altpll_k3n2 File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/db/altpll_k3n2.tdf Line: 26
Info (12128): Elaborating entity "altpll_k3n2" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component|altpll_k3n2:auto_generated" File: d:/qar/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 598
Warning (10230): Verilog HDL assignment warning at vga_controller.v(42): truncated value with size 32 to match size of target (19) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/vga_controller.v Line: 42
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/vga_controller.v Line: 32
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "mem_saida_seq" for hierarchy "vga_controller:vga_ins|mem_saida_seq:memu0" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/vga_controller.v Line: 68
Info (12128): Elaborating entity "memoria" for hierarchy "vga_controller:vga_ins|mem_saida_seq:memu0|memoria:mem_inst" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module mem_saida_seq.v Line: 12
Warning (10030): Net "memoria_fundo.data_a" at module memoria.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 9
Warning (10030): Net "memoria_fundo.waddr_a" at module memoria.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 9
Warning (10030): Net "memoria_carro.data_a" at module memoria.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 10
Warning (10030): Net "memoria_carro.waddr_a" at module memoria.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 10
Warning (10030): Net "memoria_oponente1.data_a" at module memoria.v(11) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 11
Warning (10030): Net "memoria_oponente1.waddr_a" at module memoria.v(11) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 11
Warning (10030): Net "memoria_oponente2.data_a" at module memoria.v(12) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 12
Warning (10030): Net "memoria_oponente2.waddr_a" at module memoria.v(12) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 12
Warning (10030): Net "memoria_oponente3.data_a" at module memoria.v(13) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 13
Warning (10030): Net "memoria_oponente3.waddr_a" at module memoria.v(13) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 13
Warning (10030): Net "memoria_fundo.we_a" at module memoria.v(9) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 9
Warning (10030): Net "memoria_carro.we_a" at module memoria.v(10) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 10
Warning (10030): Net "memoria_oponente1.we_a" at module memoria.v(11) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 11
Warning (10030): Net "memoria_oponente2.we_a" at module memoria.v(12) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 12
Warning (10030): Net "memoria_oponente3.we_a" at module memoria.v(13) has no driver or initial value, using a default initial value '0' File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 13
Info (12128): Elaborating entity "controle_carro" for hierarchy "vga_controller:vga_ins|mem_saida_seq:memu0|controle_carro:jogador_ctrl" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module mem_saida_seq.v Line: 13
Warning (10230): Verilog HDL assignment warning at module controle_carro.v(18): truncated value with size 32 to match size of target (10) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module controle_carro.v Line: 18
Warning (10230): Verilog HDL assignment warning at module controle_carro.v(19): truncated value with size 32 to match size of target (10) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module controle_carro.v Line: 19
Info (10264): Verilog HDL Case Statement information at module controle_carro.v(17): all case item expressions in this case statement are onehot File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module controle_carro.v Line: 17
Info (12128): Elaborating entity "controle_oponentes" for hierarchy "vga_controller:vga_ins|mem_saida_seq:memu0|controle_oponentes:op_ctrl" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module mem_saida_seq.v Line: 14
Warning (10230): Verilog HDL assignment warning at module controle_oponentes.v(23): truncated value with size 32 to match size of target (9) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module controle_oponentes.v Line: 23
Warning (10230): Verilog HDL assignment warning at module controle_oponentes.v(24): truncated value with size 32 to match size of target (9) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module controle_oponentes.v Line: 24
Warning (10230): Verilog HDL assignment warning at module controle_oponentes.v(25): truncated value with size 32 to match size of target (9) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module controle_oponentes.v Line: 25
Info (12128): Elaborating entity "renderizacao" for hierarchy "vga_controller:vga_ins|mem_saida_seq:memu0|renderizacao:render_inst" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module mem_saida_seq.v Line: 20
Info (10264): Verilog HDL Case Statement information at module renderizacao.v(24): all case item expressions in this case statement are onehot File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module renderizacao.v Line: 24
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u3" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 606
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/I2C_AV_Config.v Line: 55
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/I2C_AV_Config.v Line: 106
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u3|I2C_Controller:u0" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/I2C_AV_Config.v Line: 71
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "AUDIO_DAC" for hierarchy "AUDIO_DAC:u4" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 615
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (4) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/AUDIO_DAC.v Line: 92
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(117): truncated value with size 32 to match size of target (9) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/AUDIO_DAC.v Line: 117
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(125): truncated value with size 32 to match size of target (8) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/AUDIO_DAC.v Line: 125
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(133): truncated value with size 32 to match size of target (7) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/AUDIO_DAC.v Line: 133
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(146): truncated value with size 32 to match size of target (6) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/AUDIO_DAC.v Line: 146
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(160): truncated value with size 32 to match size of target (20) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/AUDIO_DAC.v Line: 160
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(196): truncated value with size 32 to match size of target (22) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/AUDIO_DAC.v Line: 196
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(227): truncated value with size 32 to match size of target (18) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/AUDIO_DAC.v Line: 227
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(256): truncated value with size 32 to match size of target (4) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/AUDIO_DAC.v Line: 256
Info (12128): Elaborating entity "LCD_TEST" for hierarchy "LCD_TEST:u5" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 625
Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(57): truncated value with size 32 to match size of target (18) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/LCD_TEST.v Line: 57
Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(65): truncated value with size 32 to match size of target (6) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/LCD_TEST.v Line: 65
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "LCD_TEST:u5|LCD_Controller:u0" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/LCD_TEST.v Line: 133
Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5) File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/LCD_Controller.v Line: 66
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "vga_controller:vga_ins|mem_saida_seq:memu0|memoria:mem_inst|memoria_oponente1" is uninferred due to asynchronous read logic File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 11
    Info (276007): RAM logic "vga_controller:vga_ins|mem_saida_seq:memu0|memoria:mem_inst|memoria_carro" is uninferred due to asynchronous read logic File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 10
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (6048) in the Memory Initialization File "C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/db/DE2_115_Default.ram2_memoria_5f521753.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (6048) in the Memory Initialization File "C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/db/DE2_115_Default.ram1_memoria_5f521753.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (524288) in the design file differs from memory depth (307200) in the Memory Initialization File "C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/db/DE2_115_Default.ram0_memoria_5f521753.hdl.mif" -- setting initial value for remaining addresses to 0
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|mem_saida_seq:memu0|memoria:mem_inst|Mod1" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 26
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|mem_saida_seq:memu0|memoria:mem_inst|lpm_divide:Mod1" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 26
Info (12133): Instantiated megafunction "vga_controller:vga_ins|mem_saida_seq:memu0|memoria:mem_inst|lpm_divide:Mod1" with the following parameter: File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/module memoria.v Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf
    Info (12023): Found entity 1: lpm_divide_ocm File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/db/lpm_divide_ocm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/db/sign_div_unsign_dnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info (12023): Found entity 1: alt_u_div_eaf File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/db/alt_u_div_eaf.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/db/add_sub_8pc.tdf Line: 23
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACDAT" and its non-tri-state driver. File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 314
    Warning (13035): Inserted always-enabled tri-state buffer between "I2C_SCLK" and its non-tri-state driver. File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 323
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[0]" and its non-tri-state driver. File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 276
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[1]" and its non-tri-state driver. File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 276
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[2]" and its non-tri-state driver. File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 276
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[3]" and its non-tri-state driver. File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 276
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[4]" and its non-tri-state driver. File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 276
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[5]" and its non-tri-state driver. File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 276
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[6]" and its non-tri-state driver. File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 276
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[7]" and its non-tri-state driver. File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 276
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 313
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 315
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 289
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 290
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 291
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 292
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 397
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 397
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 397
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 397
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 397
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 397
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 397
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 397
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 397
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 397
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 397
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 397
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 397
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 397
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 397
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 397
    Warning (13040): bidirectional pin "HSMC_D[0]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 428
    Warning (13040): bidirectional pin "HSMC_D[1]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 428
    Warning (13040): bidirectional pin "HSMC_D[2]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 428
    Warning (13040): bidirectional pin "HSMC_D[3]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 428
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 435
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 435
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 435
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 435
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 435
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 435
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 435
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "AUD_DACDAT" to the node "AUD_DACDAT" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 314
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "I2C_SCLK" to the node "I2C_SCLK" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 323
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[0]" to the node "SD_DAT[0]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 297
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[1]" to the node "SD_DAT[1]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 297
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[2]" to the node "SD_DAT[2]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 297
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[3]" to the node "SD_DAT[3]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 297
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "AUD_BCLK" to the node "AUD_BCLK" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 313
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "AUD_DACLRCK" to the node "AUD_DACLRCK" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 315
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "I2C_SDAT" to the node "I2C_SDAT" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 324
Info (13000): Registers with preset signals will power-up high File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/V/I2C_Controller.v Line: 72
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_DATA[0]~synth" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 276
    Warning (13010): Node "LCD_DATA[1]~synth" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 276
    Warning (13010): Node "LCD_DATA[2]~synth" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 276
    Warning (13010): Node "LCD_DATA[3]~synth" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 276
    Warning (13010): Node "LCD_DATA[4]~synth" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 276
    Warning (13010): Node "LCD_DATA[5]~synth" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 276
    Warning (13010): Node "LCD_DATA[6]~synth" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 276
    Warning (13010): Node "LCD_DATA[7]~synth" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 276
    Warning (13010): Node "AUD_BCLK~synth" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 313
    Warning (13010): Node "AUD_DACLRCK~synth" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 315
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 252
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 255
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 255
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 255
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 255
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 255
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 255
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 255
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 255
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 255
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 256
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 265
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 265
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 265
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 265
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 265
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 265
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 265
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 266
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 266
    Warning (13410): Pin "HEX1[2]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 266
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 266
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 266
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 266
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 266
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 267
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 267
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 267
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 267
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 267
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 267
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 267
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 268
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 268
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 268
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 268
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 268
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 268
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 268
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 269
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 269
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 269
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 269
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 269
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 269
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 269
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 270
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 270
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 270
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 270
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 270
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 270
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 270
    Warning (13410): Pin "HEX6[0]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 271
    Warning (13410): Pin "HEX6[1]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 271
    Warning (13410): Pin "HEX6[2]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 271
    Warning (13410): Pin "HEX6[3]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 271
    Warning (13410): Pin "HEX6[4]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 271
    Warning (13410): Pin "HEX6[5]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 271
    Warning (13410): Pin "HEX6[6]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 271
    Warning (13410): Pin "HEX7[0]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 272
    Warning (13410): Pin "HEX7[1]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 272
    Warning (13410): Pin "HEX7[2]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 272
    Warning (13410): Pin "HEX7[3]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 272
    Warning (13410): Pin "HEX7[4]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 272
    Warning (13410): Pin "HEX7[5]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 272
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 272
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 275
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 278
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 280
    Warning (13410): Pin "UART_CTS" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 283
    Warning (13410): Pin "UART_TXD" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 286
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 307
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 327
    Warning (13410): Pin "ENET0_MDC" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 329
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 331
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 339
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 339
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 339
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 339
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 340
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 341
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 345
    Warning (13410): Pin "ENET1_MDC" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 347
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 349
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 357
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 357
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 357
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 357
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 358
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 359
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 366
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 372
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 372
    Warning (13410): Pin "OTG_CS_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 373
    Warning (13410): Pin "OTG_WR_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 374
    Warning (13410): Pin "OTG_RD_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 375
    Warning (13410): Pin "OTG_RST_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 377
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 383
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 383
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 383
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 383
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 383
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 383
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 383
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 383
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 383
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 383
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 383
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 383
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 383
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 384
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 384
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 385
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 386
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 387
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 388
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 390
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 390
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 390
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 390
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 391
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 392
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 395
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 396
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 398
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 399
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 400
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 401
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 404
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 405
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 407
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 408
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 410
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 411
    Warning (13410): Pin "HSMC_CLKOUT_P1" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 425
    Warning (13410): Pin "HSMC_CLKOUT_P2" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 426
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 427
    Warning (13410): Pin "HSMC_TX_D_P[0]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
    Warning (13410): Pin "HSMC_TX_D_P[1]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
    Warning (13410): Pin "HSMC_TX_D_P[2]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
    Warning (13410): Pin "HSMC_TX_D_P[3]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
    Warning (13410): Pin "HSMC_TX_D_P[4]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
    Warning (13410): Pin "HSMC_TX_D_P[5]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
    Warning (13410): Pin "HSMC_TX_D_P[6]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
    Warning (13410): Pin "HSMC_TX_D_P[7]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
    Warning (13410): Pin "HSMC_TX_D_P[8]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
    Warning (13410): Pin "HSMC_TX_D_P[9]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
    Warning (13410): Pin "HSMC_TX_D_P[10]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
    Warning (13410): Pin "HSMC_TX_D_P[11]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
    Warning (13410): Pin "HSMC_TX_D_P[12]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
    Warning (13410): Pin "HSMC_TX_D_P[13]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
    Warning (13410): Pin "HSMC_TX_D_P[14]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
    Warning (13410): Pin "HSMC_TX_D_P[15]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
    Warning (13410): Pin "HSMC_TX_D_P[16]" is stuck at GND File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 432
Info (286030): Timing-Driven Synthesis is running
Info (17049): 47 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|altpll_k3n2:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/db/altpll_k3n2.tdf Line: 29
Warning (21074): Design contains 87 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 247
    Warning (15610): No output dependent on input pin "ENETCLK_25" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 248
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 251
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 259
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 259
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 259
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 262
    Warning (15610): No output dependent on input pin "UART_RTS" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 284
    Warning (15610): No output dependent on input pin "UART_RXD" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 285
    Warning (15610): No output dependent on input pin "SD_WP_N" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 298
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 311
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 328
    Warning (15610): No output dependent on input pin "ENET0_MDIO" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 330
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 332
    Warning (15610): No output dependent on input pin "ENET0_RX_COL" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 333
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 334
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 335
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 335
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 335
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 335
    Warning (15610): No output dependent on input pin "ENET0_RX_DV" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 336
    Warning (15610): No output dependent on input pin "ENET0_RX_ER" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 337
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 338
    Warning (15610): No output dependent on input pin "ENET0_LINK100" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 342
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 346
    Warning (15610): No output dependent on input pin "ENET1_MDIO" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 348
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 350
    Warning (15610): No output dependent on input pin "ENET1_RX_COL" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 351
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 352
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 353
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 353
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 353
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 353
    Warning (15610): No output dependent on input pin "ENET1_RX_DV" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 354
    Warning (15610): No output dependent on input pin "ENET1_RX_ER" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 355
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 356
    Warning (15610): No output dependent on input pin "ENET1_LINK100" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 360
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 363
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 364
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 364
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 364
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 364
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 364
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 364
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 364
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 364
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 365
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 367
    Warning (15610): No output dependent on input pin "OTG_INT" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 376
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 380
    Warning (15610): No output dependent on input pin "FL_RY" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 409
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 420
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 421
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 422
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[0]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[1]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[2]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[3]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[4]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[5]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[6]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[7]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[8]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[9]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[10]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[11]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[12]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[13]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[14]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[15]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[16]" File: C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.v Line: 430
Info (21057): Implemented 2906 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 91 input pins
    Info (21059): Implemented 248 output pins
    Info (21060): Implemented 141 bidirectional pins
    Info (21061): Implemented 2425 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 467 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Fri Dec 13 09:01:35 2024
    Info: Elapsed time: 00:06:31
    Info: Total CPU time (on all processors): 00:02:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/lucas/Downloads/DE2_115_Default-20241213T114424Z-001/DE2_115_Default/DE2_115_Default.map.smsg.


