{{NoteTA
|G1=IT
}}
{{Infobox CPU
| name                      = ARM Cortex-A15 MPCore
|image                     = [[File:Arm_5250_full_1.jpg|200px]]
|image_size                = [[Exynos|Exynos]] 5250 on an Arndale Board
| caption                   =
| produced-start            = 2011年末投产，<ref name="firstdesign">{{Cite web |url=http://www.anandtech.com/show/4153/ti-reveals-omap-5-the-first-arm-cortex-a15-soc |title=TI Reveals OMAP 5: The First ARM Cortex A15 SoC |accessdate=2011-06-15 |archive-date=2011-06-09 |archive-url=https://web.archive.org/web/20110609214329/http://www.anandtech.com/show/4153/ti-reveals-omap-5-the-first-arm-cortex-a15-soc |dead-url=no }}</ref>2012年末上市<ref>{{Cite web |url=http://www.pcworld.com/article/225624/arm_expects_first_cortexa15_devices_in_late_2012.html#tk.rss_news |title=ARM Expects First Cortex-A15 Devices in Late 2012 |accessdate=2011-06-15 |archive-date=2011-06-25 |archive-url=https://web.archive.org/web/20110625002618/http://www.pcworld.com/article/225624/arm_expects_first_cortexa15_devices_in_late_2012.html#tk.rss_news |dead-url=no }}</ref>
| produced-end              =
| slowest                   = 1000 MHz
| fastest                   = 2500 MHz
| slow-unit                 =
| fast-unit                 =
| fsb-slowest               =
| fsb-fastest               =
| fsb-slow-unit             =
| fsb-fast-unit             =
| hypertransport-slowest    =
| hypertransport-fastest    =
| hypertransport-slow-unit  =
| hypertransport-fast-unit  =
| size-from                 = [[32_nanometer|32 nm]]/28 nm initially<ref name="arm_press_release">[http://arm.com/about/newsroom/arm-unveils-cortex-a15-mpcore-processor-to-dramatically-accelerate-capabilities.php ARM Unveils Cortex-A15 MPCore Processor to Dramatically Accelerate Capabilities of Mobile, Consumer and Infrastructure Applications] {{Wayback|url=http://arm.com/about/newsroom/arm-unveils-cortex-a15-mpcore-processor-to-dramatically-accelerate-capabilities.php |date=20110712184444 }} — ''in the Supporting Technology section''</ref>
| size-to                   = [[22_nanometer|20 nm]] roadmap<ref name="arm_press_release"/>
| soldby                    =
| designfirm                = [[安謀國際科技|安謀國際科技]]
| manuf1                    =
| core1                     =
| sock1                     =
| pack1                     =
| brand1                    =
| arch                      = ARMv7
| microarch                 =
| cpuid                     =
| code                      =
| numcores                  = 1-4 per cluster, 1-2 clusters ''per physical chip''<ref>{{Cite web |url=http://mobile.arm.com/products/system-ip/interconnect/axi/index.php |title=CoreLink Network Interconnect for AMBA AXI |access-date=2011-06-15 |archive-url=https://web.archive.org/web/20110405131223/http://mobile.arm.com/products/system-ip/interconnect/axi/index.php |archive-date=2011-04-05 |dead-url=yes }}</ref>
| l1cache                   = 64 kB (32 kB I-Cache, 32 kB D-Cache) ''per core''
| l2cache                   = up to 4 MB<ref>[http://www.arm.com/products/processors/cortex-a/cortex-a15.php Cortex-A15 Processor] {{WebCite|url=https://www.webcitation.org/682zlNuG3?url=http://www.arm.com/products/processors/cortex-a/cortex-a15.php |date=20120530131535 |dateformat=iso }} — Product description</ref> ''per cluster''
| l3cache                   = none
| application               =
}}
'''ARM Cortex-A15 MPCore'''是一个32位的处理器核心，由ARM国际科技许可，实现ARM v7-A体系结构。它是一个多核處理器，带有脫序的超標量（out-of-order superscalar）流水线，運行速度高達2.5GHz。

==特點==
* 40位元大物理地址擴展（Large Physical Address Extensions, LPAE）尋址高達1TB的內存
* 15-stage 管道（pipeline）
* 4 cores 每叢集（cluster）
* VFPv4 內建浮點單元（每個核心）
* [[DSP|DSP]] 與 NEON [[SIMD|SIMD]] extensions onboard (per core).
* 硬件虛擬化支持
* TrustZone 安全性延伸.
* [[Jazelle|Jazelle]] DBX 針對 Java execution 進行支援.
* [[Jazelle_RCT|Jazelle RCT]] 針對 JIT complilation
* Program Trace Macrocell 與 CoreSight Design Kit 
* 32kB data + 32kB 指令 L1 快取（每核）
* 整合低延遲 level-2 cache controller, 達到 4 MB（每叢集）

==Cortex-A15 SoC 列表==
{| class="wikitable"
|-
! 型號 !! [[半導體技術|半導體技術]] !! CPU 指令集 !! CPU !! GPU !! 記憶體技術 !! Wireless Radio Technologies !! Availability !! 應用
|-
| Nvidia Tegra 4 T40
| 28 nm HPL
| ARMv7
| 1.8 GHz四核+节电核心
| Nvidia GPU 72核（支持[[DirectX|DirectX]] 11+、[[OpenGL|OpenGL]] 4.X及[[PhysX|PhysX]]）
| 
|
| Q1 2013
|
|-
| Nvidia Tegra 4 T43
| 28 nm HPL
| ARMv7
| 2.0 GHz四核+节电核心
| Nvidia GPU 72核（支持[[DirectX|DirectX]] 11+、[[OpenGL|OpenGL]] 4.X及[[PhysX|PhysX]]）
| 
|
| Q3 2013
|
|-
| Nvidia Tegra 4 AP40<ref>{{cite web |url=http://pressroom.nvidia.com/easyir/customrel.do?easyirid=A0D622CE9F579F09&version=live&releasejsp=release_157&xhtml=true&prid=705184 |title=存档副本 |accessdate=2011-06-05 |deadurl=yes |archiveurl=https://web.archive.org/web/20110501180137/http://pressroom.nvidia.com/easyir/customrel.do?easyirid=A0D622CE9F579F09&version=live&prid=705184&releasejsp=release_157&xhtml=true |archivedate=2011-05-01 }}</ref> (the "Wayne" design for 2012)<ref>[http://www.tomshardware.com/news/Tegra-Kal-El-Tegra-2-Snapdragon-ARM-CPU,12229.html 28nm implies cortex a15]</ref>
| 28 nm HPL
| ARMv7
| 1.2-1.8 GHz四核+节电核心
| Nvidia GPU 72核（支持[[DirectX|DirectX]]、[[OpenGL|OpenGL]] 4.X及[[PhysX|PhysX]]）
| 
|
| Q3 2013
|
|-
| Samsung Exynos 5250
| 32 nm HKMG
| ARMv7
| 1.7 GHz双核
| [[ARM|ARM]] [[Mali_(GPU)|Mali-T604]]（四核）
| 32位双频800 MHz LPDDR3/DDR3 or 533 MHz LPDDR2
|
| Q4 2012
| [[Arndale_Board|Arndale Board]], [[Chromebook|Samsung Chromebook]]
|-
| Samsung Exynos 5410
| 28 nm
| ARMv7
| 1.8 GHz四核+1.2 GHz四核 ARM Cortex-A15 MPCore+A7 MPCore (ARM big.LITTLE)
| [[PowerVR|PowerVR]] SGX 544MP3
| 
|
| Q2 2013
| [[Samsung_Galaxy_S_IV|Galaxy S IV]]，[[魅族_MX3|Meizu MX3]]
|-
| ST-Ericsson Nova A9600<ref>{{cite web |url=http://www.stericsson.com/press_releases/NovaThor.jsp |title=存档副本 |accessdate=2013-03-20 |deadurl=yes |archiveurl=https://web.archive.org/web/20130618091608/http://stericsson.com/press_releases/NovaThor.jsp |archivedate=2013-06-18 }}</ref>
| 28 nm
| ARMv7
| 2.5 GHz双核
| [[PowerVR|PowerVR]] 6系列 (Rogue)
| 
| 
| 2013
|
|-
| Texas Instruments OMAP5430<ref>{{cite web |url=http://www.ti.com/ww/en/omap/omap5/omap5-platform.html?DCMP=OMAP5&HQS=Other+PR+wbu_omap5_pr_v |title=存档副本 |accessdate=2011-06-05 |deadurl=yes |archiveurl=https://web.archive.org/web/20110212015509/http://www.ti.com/ww/en/omap/omap5/omap5-platform.html?DCMP=OMAP5&HQS=Other+PR+wbu_omap5_pr_v |archivedate=2011-02-12 }}</ref>
| 28 nm
| ARMv7
| 2.0 GHz双核
| [[PowerVR|PowerVR]] SGX544MP2 @ 532 MHz + dedicated 2D graphics accelerator
| 32位双频532 MHz LPDDR2
|
| Q3 2012
|
|-
| Texas Instruments OMAP5432
| 28 nm
| ARMv7
| 2.0 GHz双核
| PowerVR SGX544MP2 @ 532 MHz + dedicated 2D graphics accelerator
| 32位双频532 MHz [[DDR3|DDR3]]
|
| Q3 2012
|
|-
|}

== 注釋 ==
{{reflist|2}}

{{ARM晶片}}

[[category:ARM架構|category:ARM架構]]