$date
	Tue Sep 26 02:05:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " en $end
$var reg 1 # rst $end
$scope module c1 $end
$var wire 17 $ \$3 [16:0] $end
$var wire 1 ! clk $end
$var wire 1 " en $end
$var wire 1 % ovf $end
$var wire 1 # rst $end
$var wire 17 & \$4 [16:0] $end
$var wire 1 ' \$1 $end
$var reg 1 ( \$auto$verilog_backend.cc:2083:dump_module$2 $end
$var reg 16 ) count [15:0] $end
$var reg 16 * \count$next [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
0(
0'
b1 &
0%
b1 $
1#
0"
0!
$end
#1
b1 *
0#
1"
#5
b10 *
b10 $
b10 &
b1 )
1!
#10
0!
#15
b11 *
b11 $
b11 &
b10 )
1!
#20
0!
#25
b100 *
b100 $
b100 &
b11 )
1!
#30
0!
#35
b101 *
b101 $
b101 &
b100 )
1!
#40
0!
#45
b110 *
b110 $
b110 &
b101 )
1!
#50
0!
#55
b111 *
b111 $
b111 &
b110 )
1!
#60
0!
#65
b1000 *
b1000 $
b1000 &
b111 )
1!
#70
0!
#75
b1001 *
b1001 $
b1001 &
b1000 )
1!
#80
0!
#85
b1010 *
b1010 $
b1010 &
b1001 )
1!
#90
0!
#95
b1011 *
b1011 $
b1011 &
b1010 )
1!
#100
0!
#105
b1100 *
b1100 $
b1100 &
b1011 )
1!
#110
0!
#115
b1101 *
b1101 $
b1101 &
b1100 )
1!
#120
0!
#125
b1110 *
b1110 $
b1110 &
b1101 )
1!
#130
0!
#135
b1111 *
b1111 $
b1111 &
b1110 )
1!
#140
0!
#145
b10000 *
b10000 $
b10000 &
b1111 )
1!
#150
0!
#151
