
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 8.12

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: y[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     8    0.11    0.00    0.00    0.20 ^ reset (in)
                                         reset (net)
                  0.00    0.00    0.20 ^ _137_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.00    0.03    0.03    0.23 v _137_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _001_ (net)
                  0.03    0.00    0.23 v y[1]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.23   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ y[1]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.08    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: x[15] (input port clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.04    0.00    0.00    0.20 v x[15] (in)
                                         x[15] (net)
                  0.00    0.00    0.20 v _111_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     5    0.09    0.67    0.45    0.65 ^ _111_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _051_ (net)
                  0.67    0.00    0.65 ^ _142_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     6    0.07    0.32    0.18    0.83 v _142_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _079_ (net)
                  0.32    0.00    0.83 v _172_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.27    0.24    1.07 ^ _172_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _108_ (net)
                  0.27    0.00    1.07 ^ _173_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.02    0.16    0.13    1.20 v _173_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _109_ (net)
                  0.16    0.00    1.20 v _178_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     4    0.06    0.11    0.23    1.43 v _178_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _013_ (net)
                  0.11    0.00    1.43 v _195_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.41    0.23    1.66 ^ _195_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.41    0.00    1.66 ^ _197_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.00    0.19    0.09    1.75 v _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _005_ (net)
                  0.19    0.00    1.75 v y[6]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.75   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ y[6]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                  8.12   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: x[15] (input port clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.04    0.00    0.00    0.20 v x[15] (in)
                                         x[15] (net)
                  0.00    0.00    0.20 v _111_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
     5    0.09    0.67    0.45    0.65 ^ _111_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_4)
                                         _051_ (net)
                  0.67    0.00    0.65 ^ _142_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     6    0.07    0.32    0.18    0.83 v _142_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _079_ (net)
                  0.32    0.00    0.83 v _172_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.27    0.24    1.07 ^ _172_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _108_ (net)
                  0.27    0.00    1.07 ^ _173_/B (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.02    0.16    0.13    1.20 v _173_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _109_ (net)
                  0.16    0.00    1.20 v _178_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     4    0.06    0.11    0.23    1.43 v _178_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _013_ (net)
                  0.11    0.00    1.43 v _195_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.02    0.41    0.23    1.66 ^ _195_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _029_ (net)
                  0.41    0.00    1.66 ^ _197_/A3 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.00    0.19    0.09    1.75 v _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _005_ (net)
                  0.19    0.00    1.75 v y[6]$_SDFFE_PP0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.75   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ y[6]$_SDFFE_PP0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                  8.12   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.74e-04   1.42e-05   5.34e-09   7.88e-04  59.2%
Combinational          3.02e-04   2.42e-04   2.41e-08   5.44e-04  40.8%
Clock                  0.00e+00   0.00e+00   5.32e-09   5.32e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.08e-03   2.56e-04   3.48e-08   1.33e-03 100.0%
                          80.8%      19.2%       0.0%
