<stg><name>kalman_filter_top_Pipeline_VITIS_LOOP_151_1</name>


<trans_list>

<trans id="140" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln151_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln151

]]></Node>
<StgValue><ssdm name="sext_ln151_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln151_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln151_1

]]></Node>
<StgValue><ssdm name="sext_ln151_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %x_init_V_3_load_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_init_V_3_load_2_reload

]]></Node>
<StgValue><ssdm name="x_init_V_3_load_2_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %x_init_V_2_load_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_init_V_2_load_2_reload

]]></Node>
<StgValue><ssdm name="x_init_V_2_load_2_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %x_init_V_1_load_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_init_V_1_load_2_reload

]]></Node>
<StgValue><ssdm name="x_init_V_1_load_2_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %x_init_V_0_load_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_init_V_0_load_2_reload

]]></Node>
<StgValue><ssdm name="x_init_V_0_load_2_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="63" op_0_bw="62">
<![CDATA[
newFuncRoot:7 %sext_ln151_cast = sext i62 %sext_ln151_read

]]></Node>
<StgValue><ssdm name="sext_ln151_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="63" op_0_bw="62">
<![CDATA[
newFuncRoot:8 %sext_ln151_1_cast = sext i62 %sext_ln151_1_read

]]></Node>
<StgValue><ssdm name="sext_ln151_1_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %hostmem, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 128, void @empty_21, void @empty_2, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %VITIS_LOOP_154_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_154_2:0 %i_6 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_154_2:1 %empty = trunc i3 %i_6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
VITIS_LOOP_154_2:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %hostmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_154_2:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_154_2:4 %icmp_ln151 = icmp_eq  i3 %i_6, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_154_2:5 %empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_154_2:6 %add_ln151 = add i3 %i_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_154_2:7 %br_ln151 = br i1 %icmp_ln151, void %VITIS_LOOP_154_2.split, void %for.end77.exitStub

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_154_2.split:0 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_154_2.split:1 %zext_ln156 = zext i4 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_154_2.split:2 %P_init_V_addr = getelementptr i32 %P_init_V, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="P_init_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_154_2.split:3 %or_ln156 = or i4 %tmp_s, i4 1

]]></Node>
<StgValue><ssdm name="or_ln156"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_154_2.split:4 %zext_ln156_1 = zext i4 %or_ln156

]]></Node>
<StgValue><ssdm name="zext_ln156_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_154_2.split:5 %P_init_V_addr_4 = getelementptr i32 %P_init_V, i64 0, i64 %zext_ln156_1

]]></Node>
<StgValue><ssdm name="P_init_V_addr_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="63" op_0_bw="3">
<![CDATA[
VITIS_LOOP_154_2.split:12 %i_9_cast10 = zext i3 %i_6

]]></Node>
<StgValue><ssdm name="i_9_cast10"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
VITIS_LOOP_154_2.split:15 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %x_init_V_0_load_2_reload_read, i32 %x_init_V_1_load_2_reload_read, i32 %x_init_V_2_load_2_reload_read, i32 %x_init_V_3_load_2_reload_read, i2 %empty

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_154_2.split:16 %add_ln153 = add i63 %i_9_cast10, i63 %sext_ln151_1_cast

]]></Node>
<StgValue><ssdm name="add_ln153"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_154_2.split:17 %sext_ln153 = sext i63 %add_ln153

]]></Node>
<StgValue><ssdm name="sext_ln153"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_154_2.split:18 %hostmem_addr = getelementptr i32 %hostmem, i64 %sext_ln153

]]></Node>
<StgValue><ssdm name="hostmem_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_154_2.split:22 %P_init_V_load = load i4 %P_init_V_addr

]]></Node>
<StgValue><ssdm name="P_init_V_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_154_2.split:29 %P_init_V_load_4 = load i4 %P_init_V_addr_4

]]></Node>
<StgValue><ssdm name="P_init_V_load_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:50 %store_ln151 = store i3 %add_ln151, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_154_2.split:6 %or_ln156_1 = or i4 %tmp_s, i4 2

]]></Node>
<StgValue><ssdm name="or_ln156_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_154_2.split:7 %zext_ln156_2 = zext i4 %or_ln156_1

]]></Node>
<StgValue><ssdm name="zext_ln156_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_154_2.split:8 %P_init_V_addr_5 = getelementptr i32 %P_init_V, i64 0, i64 %zext_ln156_2

]]></Node>
<StgValue><ssdm name="P_init_V_addr_5"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_154_2.split:9 %or_ln156_2 = or i4 %tmp_s, i4 3

]]></Node>
<StgValue><ssdm name="or_ln156_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_154_2.split:10 %zext_ln156_3 = zext i4 %or_ln156_2

]]></Node>
<StgValue><ssdm name="zext_ln156_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_154_2.split:11 %P_init_V_addr_6 = getelementptr i32 %P_init_V, i64 0, i64 %zext_ln156_3

]]></Node>
<StgValue><ssdm name="P_init_V_addr_6"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="63" op_0_bw="4">
<![CDATA[
VITIS_LOOP_154_2.split:14 %zext_ln153 = zext i4 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_154_2.split:19 %hostmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %hostmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="hostmem_addr_req"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_154_2.split:22 %P_init_V_load = load i4 %P_init_V_addr

]]></Node>
<StgValue><ssdm name="P_init_V_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_154_2.split:23 %add_ln156 = add i63 %zext_ln153, i63 %sext_ln151_cast

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_154_2.split:29 %P_init_V_load_4 = load i4 %P_init_V_addr_4

]]></Node>
<StgValue><ssdm name="P_init_V_load_4"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_154_2.split:36 %P_init_V_load_5 = load i4 %P_init_V_addr_5

]]></Node>
<StgValue><ssdm name="P_init_V_load_5"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_154_2.split:43 %P_init_V_load_6 = load i4 %P_init_V_addr_6

]]></Node>
<StgValue><ssdm name="P_init_V_load_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="62" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:20 %write_ln153 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %hostmem_addr, i32 %tmp_9, i4 15

]]></Node>
<StgValue><ssdm name="write_ln153"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_154_2.split:24 %sext_ln156 = sext i63 %add_ln156

]]></Node>
<StgValue><ssdm name="sext_ln156"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_154_2.split:25 %hostmem_addr_1 = getelementptr i32 %hostmem, i64 %sext_ln156

]]></Node>
<StgValue><ssdm name="hostmem_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:26 %hostmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %hostmem_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="hostmem_addr_1_req"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_154_2.split:30 %add_ln156_1 = add i63 %add_ln156, i63 1

]]></Node>
<StgValue><ssdm name="add_ln156_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_154_2.split:31 %sext_ln156_1 = sext i63 %add_ln156_1

]]></Node>
<StgValue><ssdm name="sext_ln156_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_154_2.split:32 %hostmem_addr_2 = getelementptr i32 %hostmem, i64 %sext_ln156_1

]]></Node>
<StgValue><ssdm name="hostmem_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_154_2.split:36 %P_init_V_load_5 = load i4 %P_init_V_addr_5

]]></Node>
<StgValue><ssdm name="P_init_V_load_5"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_154_2.split:37 %add_ln156_2 = add i63 %add_ln156, i63 2

]]></Node>
<StgValue><ssdm name="add_ln156_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_154_2.split:38 %sext_ln156_2 = sext i63 %add_ln156_2

]]></Node>
<StgValue><ssdm name="sext_ln156_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_154_2.split:39 %hostmem_addr_3 = getelementptr i32 %hostmem, i64 %sext_ln156_2

]]></Node>
<StgValue><ssdm name="hostmem_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
VITIS_LOOP_154_2.split:43 %P_init_V_load_6 = load i4 %P_init_V_addr_6

]]></Node>
<StgValue><ssdm name="P_init_V_load_6"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_154_2.split:44 %add_ln156_3 = add i63 %add_ln156, i63 3

]]></Node>
<StgValue><ssdm name="add_ln156_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="63">
<![CDATA[
VITIS_LOOP_154_2.split:45 %sext_ln156_3 = sext i63 %add_ln156_3

]]></Node>
<StgValue><ssdm name="sext_ln156_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_154_2.split:46 %hostmem_addr_4 = getelementptr i32 %hostmem, i64 %sext_ln156_3

]]></Node>
<StgValue><ssdm name="hostmem_addr_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="77" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:21 %hostmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr

]]></Node>
<StgValue><ssdm name="hostmem_addr_resp"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:27 %write_ln156 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %hostmem_addr_1, i32 %P_init_V_load, i4 15

]]></Node>
<StgValue><ssdm name="write_ln156"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:33 %hostmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %hostmem_addr_2, i32 1

]]></Node>
<StgValue><ssdm name="hostmem_addr_2_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="80" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:21 %hostmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr

]]></Node>
<StgValue><ssdm name="hostmem_addr_resp"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:28 %hostmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_1

]]></Node>
<StgValue><ssdm name="hostmem_addr_1_resp"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:34 %write_ln156 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %hostmem_addr_2, i32 %P_init_V_load_4, i4 15

]]></Node>
<StgValue><ssdm name="write_ln156"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:40 %hostmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %hostmem_addr_3, i32 1

]]></Node>
<StgValue><ssdm name="hostmem_addr_3_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="84" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:21 %hostmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr

]]></Node>
<StgValue><ssdm name="hostmem_addr_resp"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:28 %hostmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_1

]]></Node>
<StgValue><ssdm name="hostmem_addr_1_resp"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:35 %hostmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_2

]]></Node>
<StgValue><ssdm name="hostmem_addr_2_resp"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:41 %write_ln156 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %hostmem_addr_3, i32 %P_init_V_load_5, i4 15

]]></Node>
<StgValue><ssdm name="write_ln156"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:47 %hostmem_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %hostmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="hostmem_addr_4_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="89" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:21 %hostmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr

]]></Node>
<StgValue><ssdm name="hostmem_addr_resp"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:28 %hostmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_1

]]></Node>
<StgValue><ssdm name="hostmem_addr_1_resp"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:35 %hostmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_2

]]></Node>
<StgValue><ssdm name="hostmem_addr_2_resp"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:42 %hostmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_3

]]></Node>
<StgValue><ssdm name="hostmem_addr_3_resp"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:48 %write_ln156 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %hostmem_addr_4, i32 %P_init_V_load_6, i4 15

]]></Node>
<StgValue><ssdm name="write_ln156"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
for.end77.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="94" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:21 %hostmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr

]]></Node>
<StgValue><ssdm name="hostmem_addr_resp"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:28 %hostmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_1

]]></Node>
<StgValue><ssdm name="hostmem_addr_1_resp"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:35 %hostmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_2

]]></Node>
<StgValue><ssdm name="hostmem_addr_2_resp"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:42 %hostmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_3

]]></Node>
<StgValue><ssdm name="hostmem_addr_3_resp"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:49 %hostmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_4

]]></Node>
<StgValue><ssdm name="hostmem_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="99" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:28 %hostmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_1

]]></Node>
<StgValue><ssdm name="hostmem_addr_1_resp"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:35 %hostmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_2

]]></Node>
<StgValue><ssdm name="hostmem_addr_2_resp"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:42 %hostmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_3

]]></Node>
<StgValue><ssdm name="hostmem_addr_3_resp"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:49 %hostmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_4

]]></Node>
<StgValue><ssdm name="hostmem_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="103" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:35 %hostmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_2

]]></Node>
<StgValue><ssdm name="hostmem_addr_2_resp"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:42 %hostmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_3

]]></Node>
<StgValue><ssdm name="hostmem_addr_3_resp"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:49 %hostmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_4

]]></Node>
<StgValue><ssdm name="hostmem_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="106" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:42 %hostmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_3

]]></Node>
<StgValue><ssdm name="hostmem_addr_3_resp"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:49 %hostmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_4

]]></Node>
<StgValue><ssdm name="hostmem_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:13 %specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:49 %hostmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %hostmem_addr_4

]]></Node>
<StgValue><ssdm name="hostmem_addr_4_resp"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_154_2.split:51 %br_ln151 = br void %VITIS_LOOP_154_2

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
