<?xml version="1.0"?>
<DARoots Version="1" Minor="7">
	<FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
		<Filter Type="EDIFSrcs"/>
		<File Path="C:/PT8616/development_src/FPGA/FPGA_main.ngc">
			<FileInfo RelPath="FPGA_main.ngc"/>
		</File>
		<File Path="C:/PT8616/development_src/FPGA/Chipscope_ctrl.ngc">
			<FileInfo RelPath="Chipscope_ctrl.ngc"/>
		</File>
		<File Path="C:/PT8616/development_src/FPGA/Chipscope.ngc">
			<FileInfo RelPath="Chipscope.ngc"/>
		</File>
		<File Path="$PDATADIR/sources_1/ports.xml">
			<FileInfo SFType="PortsDb"/>
		</File>
		<File Path="$PDATADIR/sources_1/chipscope.xml">
			<FileInfo SFType="ChipscopeDb"/>
		</File>
		<Config>
			<Option Name="DesignMode" Val="GateLvl"/>
			<Option Name="GateLvlMode" Val="EDIF"/>
			<Option Name="TopFile" Val="C:/PT8616/development_src/FPGA/FPGA_main.ngc"/>
		</Config>
	</FileSet>
</DARoots>

