Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Aug 22 12:39:57 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file i2c_txtlcd_top_timing_summary_routed.rpt -pb i2c_txtlcd_top_timing_summary_routed.pb -rpx i2c_txtlcd_top_timing_summary_routed.rpx -warn_on_violation
| Design       : i2c_txtlcd_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.550        0.000                      0                  393        0.143        0.000                      0                  393        4.500        0.000                       0                   265  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.550        0.000                      0                  393        0.143        0.000                      0                  393        4.500        0.000                       0                   265  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 cnt_sysclk_reg[29]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.135ns  (logic 1.020ns (24.669%)  route 3.115ns (75.331%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns = ( 10.317 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.796    10.317    clk_IBUF_BUFG
    SLICE_X6Y130         FDCE                                         r  cnt_sysclk_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y130         FDCE (Prop_fdce_C_Q)         0.524    10.841 r  cnt_sysclk_reg[29]/Q
                         net (fo=2, routed)           1.023    11.864    send_byte/cnt_sysclk_reg[29]
    SLICE_X6Y131         LUT6 (Prop_lut6_I0_O)        0.124    11.988 r  send_byte/next_state[5]_i_15/O
                         net (fo=1, routed)           0.502    12.490    send_byte/next_state[5]_i_15_n_0
    SLICE_X6Y131         LUT4 (Prop_lut4_I3_O)        0.124    12.614 r  send_byte/next_state[5]_i_11/O
                         net (fo=1, routed)           0.567    13.181    send_byte/next_state[5]_i_11_n_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I5_O)        0.124    13.305 f  send_byte/next_state[5]_i_5__0/O
                         net (fo=2, routed)           0.304    13.609    send_byte/next_state1
    SLICE_X5Y125         LUT6 (Prop_lut6_I3_O)        0.124    13.733 r  send_byte/next_state[5]_i_1/O
                         net (fo=6, routed)           0.719    14.452    next_state
    SLICE_X8Y125         FDCE                                         r  next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.598    14.939    clk_IBUF_BUFG
    SLICE_X8Y125         FDCE                                         r  next_state_reg[3]/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X8Y125         FDCE (Setup_fdce_C_CE)      -0.169    15.002    next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -14.452    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 send_byte/count_usec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.678ns  (logic 0.857ns (23.298%)  route 2.821ns (76.702%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.789    10.310    send_byte/clk_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  send_byte/count_usec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.459    10.769 f  send_byte/count_usec_reg[2]/Q
                         net (fo=2, routed)           0.908    11.677    send_byte/count_usec_reg[2]
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.124    11.801 r  send_byte/next_state[5]_i_5/O
                         net (fo=1, routed)           0.658    12.459    send_byte/next_state[5]_i_5_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.124    12.583 r  send_byte/next_state[5]_i_2__0/O
                         net (fo=4, routed)           0.585    13.168    send_byte/data0
    SLICE_X1Y126         LUT2 (Prop_lut2_I0_O)        0.150    13.318 r  send_byte/data[7]_i_1/O
                         net (fo=7, routed)           0.671    13.989    send_byte/data
    SLICE_X1Y124         FDCE                                         r  send_byte/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.666    15.007    send_byte/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  send_byte/data_reg[4]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X1Y124         FDCE (Setup_fdce_C_CE)      -0.413    14.826    send_byte/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 send_byte/count_usec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.678ns  (logic 0.857ns (23.298%)  route 2.821ns (76.702%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.789    10.310    send_byte/clk_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  send_byte/count_usec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.459    10.769 f  send_byte/count_usec_reg[2]/Q
                         net (fo=2, routed)           0.908    11.677    send_byte/count_usec_reg[2]
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.124    11.801 r  send_byte/next_state[5]_i_5/O
                         net (fo=1, routed)           0.658    12.459    send_byte/next_state[5]_i_5_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.124    12.583 r  send_byte/next_state[5]_i_2__0/O
                         net (fo=4, routed)           0.585    13.168    send_byte/data0
    SLICE_X1Y126         LUT2 (Prop_lut2_I0_O)        0.150    13.318 r  send_byte/data[7]_i_1/O
                         net (fo=7, routed)           0.671    13.989    send_byte/data
    SLICE_X1Y124         FDCE                                         r  send_byte/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.666    15.007    send_byte/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  send_byte/data_reg[5]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X1Y124         FDCE (Setup_fdce_C_CE)      -0.413    14.826    send_byte/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 send_byte/count_usec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.678ns  (logic 0.857ns (23.298%)  route 2.821ns (76.702%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.789    10.310    send_byte/clk_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  send_byte/count_usec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.459    10.769 f  send_byte/count_usec_reg[2]/Q
                         net (fo=2, routed)           0.908    11.677    send_byte/count_usec_reg[2]
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.124    11.801 r  send_byte/next_state[5]_i_5/O
                         net (fo=1, routed)           0.658    12.459    send_byte/next_state[5]_i_5_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.124    12.583 r  send_byte/next_state[5]_i_2__0/O
                         net (fo=4, routed)           0.585    13.168    send_byte/data0
    SLICE_X1Y126         LUT2 (Prop_lut2_I0_O)        0.150    13.318 r  send_byte/data[7]_i_1/O
                         net (fo=7, routed)           0.671    13.989    send_byte/data
    SLICE_X1Y124         FDCE                                         r  send_byte/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.666    15.007    send_byte/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  send_byte/data_reg[6]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X1Y124         FDCE (Setup_fdce_C_CE)      -0.413    14.826    send_byte/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 send_byte/count_usec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.678ns  (logic 0.857ns (23.298%)  route 2.821ns (76.702%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.789    10.310    send_byte/clk_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  send_byte/count_usec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.459    10.769 f  send_byte/count_usec_reg[2]/Q
                         net (fo=2, routed)           0.908    11.677    send_byte/count_usec_reg[2]
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.124    11.801 r  send_byte/next_state[5]_i_5/O
                         net (fo=1, routed)           0.658    12.459    send_byte/next_state[5]_i_5_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.124    12.583 r  send_byte/next_state[5]_i_2__0/O
                         net (fo=4, routed)           0.585    13.168    send_byte/data0
    SLICE_X1Y126         LUT2 (Prop_lut2_I0_O)        0.150    13.318 r  send_byte/data[7]_i_1/O
                         net (fo=7, routed)           0.671    13.989    send_byte/data
    SLICE_X1Y124         FDCE                                         r  send_byte/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.666    15.007    send_byte/clk_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  send_byte/data_reg[7]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X1Y124         FDCE (Setup_fdce_C_CE)      -0.413    14.826    send_byte/data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 send_byte/master/state_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.840ns  (logic 1.188ns (30.934%)  route 2.652ns (69.066%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.795    10.316    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  send_byte/master/state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.459    10.775 f  send_byte/master/state_reg[4]/Q
                         net (fo=10, routed)          0.844    11.620    send_byte/master/state_reg_n_0_[4]
    SLICE_X1Y121         LUT4 (Prop_lut4_I1_O)        0.154    11.774 f  send_byte/master/next_state__2/O
                         net (fo=1, routed)           0.407    12.180    send_byte/master/next_state__2_n_0
    SLICE_X1Y121         LUT5 (Prop_lut5_I4_O)        0.327    12.507 r  send_byte/master/next_state__3/O
                         net (fo=2, routed)           0.304    12.811    send_byte/master/scl_ed/next_state_reg[0]_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I5_O)        0.124    12.935 r  send_byte/master/scl_ed/next_state[6]_i_2/O
                         net (fo=1, routed)           0.452    13.387    send_byte/master/comm_start_ed/next_state_reg[0]
    SLICE_X2Y121         LUT6 (Prop_lut6_I0_O)        0.124    13.511 r  send_byte/master/comm_start_ed/next_state[6]_i_1/O
                         net (fo=7, routed)           0.646    14.157    send_byte/master/next_state
    SLICE_X0Y122         FDCE                                         r  send_byte/master/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.669    15.010    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  send_byte/master/next_state_reg[2]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y122         FDCE (Setup_fdce_C_CE)      -0.205    15.051    send_byte/master/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 send_byte/master/state_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.840ns  (logic 1.188ns (30.934%)  route 2.652ns (69.066%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.795    10.316    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  send_byte/master/state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.459    10.775 f  send_byte/master/state_reg[4]/Q
                         net (fo=10, routed)          0.844    11.620    send_byte/master/state_reg_n_0_[4]
    SLICE_X1Y121         LUT4 (Prop_lut4_I1_O)        0.154    11.774 f  send_byte/master/next_state__2/O
                         net (fo=1, routed)           0.407    12.180    send_byte/master/next_state__2_n_0
    SLICE_X1Y121         LUT5 (Prop_lut5_I4_O)        0.327    12.507 r  send_byte/master/next_state__3/O
                         net (fo=2, routed)           0.304    12.811    send_byte/master/scl_ed/next_state_reg[0]_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I5_O)        0.124    12.935 r  send_byte/master/scl_ed/next_state[6]_i_2/O
                         net (fo=1, routed)           0.452    13.387    send_byte/master/comm_start_ed/next_state_reg[0]
    SLICE_X2Y121         LUT6 (Prop_lut6_I0_O)        0.124    13.511 r  send_byte/master/comm_start_ed/next_state[6]_i_1/O
                         net (fo=7, routed)           0.646    14.157    send_byte/master/next_state
    SLICE_X0Y122         FDCE                                         r  send_byte/master/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.669    15.010    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  send_byte/master/next_state_reg[3]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y122         FDCE (Setup_fdce_C_CE)      -0.205    15.051    send_byte/master/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 send_byte/master/state_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/next_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.840ns  (logic 1.188ns (30.934%)  route 2.652ns (69.066%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.795    10.316    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  send_byte/master/state_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.459    10.775 f  send_byte/master/state_reg[4]/Q
                         net (fo=10, routed)          0.844    11.620    send_byte/master/state_reg_n_0_[4]
    SLICE_X1Y121         LUT4 (Prop_lut4_I1_O)        0.154    11.774 f  send_byte/master/next_state__2/O
                         net (fo=1, routed)           0.407    12.180    send_byte/master/next_state__2_n_0
    SLICE_X1Y121         LUT5 (Prop_lut5_I4_O)        0.327    12.507 r  send_byte/master/next_state__3/O
                         net (fo=2, routed)           0.304    12.811    send_byte/master/scl_ed/next_state_reg[0]_0
    SLICE_X2Y121         LUT6 (Prop_lut6_I5_O)        0.124    12.935 r  send_byte/master/scl_ed/next_state[6]_i_2/O
                         net (fo=1, routed)           0.452    13.387    send_byte/master/comm_start_ed/next_state_reg[0]
    SLICE_X2Y121         LUT6 (Prop_lut6_I0_O)        0.124    13.511 r  send_byte/master/comm_start_ed/next_state[6]_i_1/O
                         net (fo=7, routed)           0.646    14.157    send_byte/master/next_state
    SLICE_X0Y122         FDCE                                         r  send_byte/master/next_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.669    15.010    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y122         FDCE                                         r  send_byte/master/next_state_reg[6]/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y122         FDCE (Setup_fdce_C_CE)      -0.205    15.051    send_byte/master/next_state_reg[6]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -14.157    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 send_byte/count_usec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.607ns  (logic 0.857ns (23.758%)  route 2.750ns (76.242%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.789    10.310    send_byte/clk_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  send_byte/count_usec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.459    10.769 f  send_byte/count_usec_reg[2]/Q
                         net (fo=2, routed)           0.908    11.677    send_byte/count_usec_reg[2]
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.124    11.801 r  send_byte/next_state[5]_i_5/O
                         net (fo=1, routed)           0.658    12.459    send_byte/next_state[5]_i_5_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.124    12.583 r  send_byte/next_state[5]_i_2__0/O
                         net (fo=4, routed)           0.585    13.168    send_byte/data0
    SLICE_X1Y126         LUT2 (Prop_lut2_I0_O)        0.150    13.318 r  send_byte/data[7]_i_1/O
                         net (fo=7, routed)           0.600    13.917    send_byte/data
    SLICE_X0Y124         FDCE                                         r  send_byte/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.666    15.007    send_byte/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  send_byte/data_reg[2]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y124         FDCE (Setup_fdce_C_CE)      -0.413    14.826    send_byte/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.917    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 send_byte/count_usec_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.607ns  (logic 0.857ns (23.758%)  route 2.750ns (76.242%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.789    10.310    send_byte/clk_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  send_byte/count_usec_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.459    10.769 f  send_byte/count_usec_reg[2]/Q
                         net (fo=2, routed)           0.908    11.677    send_byte/count_usec_reg[2]
    SLICE_X2Y125         LUT6 (Prop_lut6_I0_O)        0.124    11.801 r  send_byte/next_state[5]_i_5/O
                         net (fo=1, routed)           0.658    12.459    send_byte/next_state[5]_i_5_n_0
    SLICE_X2Y126         LUT6 (Prop_lut6_I2_O)        0.124    12.583 r  send_byte/next_state[5]_i_2__0/O
                         net (fo=4, routed)           0.585    13.168    send_byte/data0
    SLICE_X1Y126         LUT2 (Prop_lut2_I0_O)        0.150    13.318 r  send_byte/data[7]_i_1/O
                         net (fo=7, routed)           0.600    13.917    send_byte/data
    SLICE_X0Y124         FDCE                                         r  send_byte/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.666    15.007    send_byte/clk_IBUF_BUFG
    SLICE_X0Y124         FDCE                                         r  send_byte/data_reg[3]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y124         FDCE (Setup_fdce_C_CE)      -0.413    14.826    send_byte/data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -13.917    
  -------------------------------------------------------------------
                         slack                                  0.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 btn2/btn_ed/ff_old_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.633     1.517    btn2/btn_ed/clk_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  btn2/btn_ed/ff_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  btn2/btn_ed/ff_old_reg/Q
                         net (fo=4, routed)           0.090     1.748    btn2/btn_ed/ff_old_reg_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I2_O)        0.045     1.793 r  btn2/btn_ed/next_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.793    btn2_n_3
    SLICE_X8Y125         FDCE                                         r  next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.905     2.033    clk_IBUF_BUFG
    SLICE_X8Y125         FDCE                                         r  next_state_reg[3]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X8Y125         FDCE (Hold_fdce_C_D)         0.120     1.650    next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 send_byte/master/stop_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/next_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.687%)  route 0.108ns (36.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.666     1.550    send_byte/master/clk_IBUF_BUFG
    SLICE_X1Y120         FDCE                                         r  send_byte/master/stop_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  send_byte/master/stop_flag_reg/Q
                         net (fo=3, routed)           0.108     1.798    send_byte/master/stop_flag_reg_n_0
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.048     1.846 r  send_byte/master/next_state[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.846    send_byte/master/next_state[5]_i_1__1_n_0
    SLICE_X0Y120         FDCE                                         r  send_byte/master/next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.939     2.067    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y120         FDCE                                         r  send_byte/master/next_state_reg[5]/C
                         clock pessimism             -0.504     1.563    
    SLICE_X0Y120         FDCE (Hold_fdce_C_D)         0.107     1.670    send_byte/master/next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 btn0/btn_ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn0/btn_ed/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.634     1.518    btn0/btn_ed/clk_IBUF_BUFG
    SLICE_X9Y126         FDCE                                         r  btn0/btn_ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  btn0/btn_ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.119     1.778    btn0/btn_ed/p_0_in[1]
    SLICE_X9Y125         FDCE                                         r  btn0/btn_ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.905     2.033    btn0/btn_ed/clk_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  btn0/btn_ed/ff_old_reg/C
                         clock pessimism             -0.503     1.530    
    SLICE_X9Y125         FDCE (Hold_fdce_C_D)         0.070     1.600    btn0/btn_ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 send_byte/master/us_clk/cnt_sysclk_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/us_clk/cnt_sysclk_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.686%)  route 0.097ns (34.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.675     1.559    send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X0Y144         FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  send_byte/master/us_clk/cnt_sysclk_reg[3]/Q
                         net (fo=5, routed)           0.097     1.797    send_byte/master/us_clk/cnt_sysclk_reg[3]
    SLICE_X1Y144         LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  send_byte/master/us_clk/cnt_sysclk[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.842    send_byte/master/us_clk/p_0_in__0[5]
    SLICE_X1Y144         FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.950     2.078    send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X1Y144         FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[5]/C
                         clock pessimism             -0.506     1.572    
    SLICE_X1Y144         FDCE (Hold_fdce_C_D)         0.092     1.664    send_byte/master/us_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 send_byte/master/count_usec5_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/count_usec5_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.551%)  route 0.109ns (36.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.665     1.549    send_byte/master/clk_IBUF_BUFG
    SLICE_X1Y127         FDCE                                         r  send_byte/master/count_usec5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  send_byte/master/count_usec5_reg[0]/Q
                         net (fo=4, routed)           0.109     1.799    send_byte/master/count_usec5_reg_n_0_[0]
    SLICE_X0Y127         LUT5 (Prop_lut5_I1_O)        0.049     1.848 r  send_byte/master/count_usec5[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    send_byte/master/count_usec5[2]_i_1_n_0
    SLICE_X0Y127         FDCE                                         r  send_byte/master/count_usec5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.937     2.065    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y127         FDCE                                         r  send_byte/master/count_usec5_reg[2]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X0Y127         FDCE (Hold_fdce_C_D)         0.107     1.669    send_byte/master/count_usec5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 send_byte/master/us_clk/cnt_sysclk_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/us_clk/cnt_sysclk_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.455%)  route 0.098ns (34.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.675     1.559    send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X0Y144         FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDCE (Prop_fdce_C_Q)         0.141     1.700 r  send_byte/master/us_clk/cnt_sysclk_reg[3]/Q
                         net (fo=5, routed)           0.098     1.798    send_byte/master/us_clk/cnt_sysclk_reg[3]
    SLICE_X1Y144         LUT6 (Prop_lut6_I1_O)        0.045     1.843 r  send_byte/master/us_clk/cnt_sysclk[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.843    send_byte/master/us_clk/p_0_in__0[4]
    SLICE_X1Y144         FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.950     2.078    send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X1Y144         FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[4]/C
                         clock pessimism             -0.506     1.572    
    SLICE_X1Y144         FDCE (Hold_fdce_C_D)         0.091     1.663    send_byte/master/us_clk/cnt_sysclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 send_byte/us_clk/clk_div_100_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/us_clk/clk_ed/cp_dly_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.666     1.550    send_byte/us_clk/clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  send_byte/us_clk/clk_div_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.164     1.714 r  send_byte/us_clk/clk_div_100_reg/Q
                         net (fo=3, routed)           0.078     1.792    send_byte/us_clk/clk_ed/cp_dly_reg_0
    SLICE_X2Y129         FDCE                                         r  send_byte/us_clk/clk_ed/cp_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.939     2.067    send_byte/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  send_byte/us_clk/clk_ed/cp_dly_reg/C
                         clock pessimism             -0.517     1.550    
    SLICE_X2Y129         FDCE (Hold_fdce_C_D)         0.060     1.610    send_byte/us_clk/clk_ed/cp_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 send_byte/us_clk/clk_ed/cp_dly_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/us_clk/clk_ed/n_edge_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.666     1.550    send_byte/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  send_byte/us_clk/clk_ed/cp_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.148     1.698 r  send_byte/us_clk/clk_ed/cp_dly_reg/Q
                         net (fo=1, routed)           0.057     1.755    send_byte/us_clk/clk_ed/cp_dly
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.098     1.853 r  send_byte/us_clk/clk_ed/n_edge_i_1/O
                         net (fo=1, routed)           0.000     1.853    send_byte/us_clk/clk_ed/n_edge0
    SLICE_X2Y129         FDCE                                         r  send_byte/us_clk/clk_ed/n_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.939     2.067    send_byte/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  send_byte/us_clk/clk_ed/n_edge_reg/C
                         clock pessimism             -0.517     1.550    
    SLICE_X2Y129         FDCE (Hold_fdce_C_D)         0.121     1.671    send_byte/us_clk/clk_ed/n_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 send_byte/master/stop_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/next_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.316%)  route 0.108ns (36.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.666     1.550    send_byte/master/clk_IBUF_BUFG
    SLICE_X1Y120         FDCE                                         r  send_byte/master/stop_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDCE (Prop_fdce_C_Q)         0.141     1.691 f  send_byte/master/stop_flag_reg/Q
                         net (fo=3, routed)           0.108     1.798    send_byte/master/stop_flag_reg_n_0
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.045     1.843 r  send_byte/master/next_state[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.843    send_byte/master/next_state[4]_i_1__0_n_0
    SLICE_X0Y120         FDCE                                         r  send_byte/master/next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.939     2.067    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y120         FDCE                                         r  send_byte/master/next_state_reg[4]/C
                         clock pessimism             -0.504     1.563    
    SLICE_X0Y120         FDCE (Hold_fdce_C_D)         0.091     1.654    send_byte/master/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 send_byte/master/count_usec5_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_byte/master/count_usec5_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.665     1.549    send_byte/master/clk_IBUF_BUFG
    SLICE_X1Y127         FDCE                                         r  send_byte/master/count_usec5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  send_byte/master/count_usec5_reg[0]/Q
                         net (fo=4, routed)           0.109     1.799    send_byte/master/count_usec5_reg_n_0_[0]
    SLICE_X0Y127         LUT5 (Prop_lut5_I1_O)        0.045     1.844 r  send_byte/master/count_usec5[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    send_byte/master/count_usec5[1]_i_1_n_0
    SLICE_X0Y127         FDCE                                         r  send_byte/master/count_usec5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.937     2.065    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y127         FDCE                                         r  send_byte/master/count_usec5_reg[1]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X0Y127         FDCE (Hold_fdce_C_D)         0.092     1.654    send_byte/master/count_usec5_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y123   cnt_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y124   cnt_data_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123   cnt_data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123   cnt_data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123   cnt_data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y123   cnt_data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y124   cnt_data_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y124   cnt_data_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y124   cnt_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y123   cnt_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y123   cnt_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   cnt_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   cnt_data_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   cnt_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   cnt_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   cnt_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   cnt_data_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   cnt_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   cnt_data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y123   cnt_data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y123   cnt_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   cnt_data_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   cnt_data_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   cnt_data_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   cnt_data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   cnt_data_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   cnt_data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   cnt_data_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123   cnt_data_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.243ns  (logic 4.954ns (40.465%)  route 7.289ns (59.535%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  row_IBUF[2]_inst/O
                         net (fo=11, routed)          7.289     8.742    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.243 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.243    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.781ns  (logic 4.955ns (42.059%)  route 6.826ns (57.941%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  row_IBUF[0]_inst/O
                         net (fo=7, routed)           6.826     8.276    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.781 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.781    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.331ns  (logic 4.944ns (43.632%)  route 6.387ns (56.368%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    G2                   IBUF (Prop_ibuf_I_O)         1.435     1.435 r  row_IBUF[3]_inst/O
                         net (fo=10, routed)          6.387     7.822    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.331 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.331    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.106ns  (logic 4.991ns (44.938%)  route 6.115ns (55.062%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  row_IBUF[1]_inst/O
                         net (fo=10, routed)          6.115     7.576    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.106 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.106    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.758ns  (logic 1.460ns (38.845%)  route 2.298ns (61.155%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  row_IBUF[1]_inst/O
                         net (fo=10, routed)          2.298     2.527    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.758 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.758    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.873ns  (logic 1.413ns (36.497%)  route 2.459ns (63.503%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  row_IBUF[3]_inst/O
                         net (fo=10, routed)          2.459     2.663    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.873 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.873    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.966ns  (logic 1.424ns (35.908%)  route 2.542ns (64.092%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  row[0] (IN)
                         net (fo=0)                   0.000     0.000    row[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  row_IBUF[0]_inst/O
                         net (fo=7, routed)           2.542     2.760    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.966 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.966    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.284ns  (logic 1.424ns (33.232%)  route 2.860ns (66.768%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  row_IBUF[2]_inst/O
                         net (fo=11, routed)          2.860     3.081    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.284 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.284    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keypad/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.012ns  (logic 4.039ns (50.416%)  route 3.973ns (49.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.807     5.328    keypad/clk_IBUF_BUFG
    SLICE_X6Y107         FDCE                                         r  keypad/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.518     5.846 r  keypad/key_valid_reg/Q
                         net (fo=3, routed)           3.973     9.819    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.340 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.340    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.826ns  (logic 4.023ns (51.397%)  route 3.804ns (48.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.807     5.328    keypad/clk_IBUF_BUFG
    SLICE_X6Y108         FDPE                                         r  keypad/column_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDPE (Prop_fdpe_C_Q)         0.518     5.846 r  keypad/column_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.804     9.650    lopt
    H1                   OBUF (Prop_obuf_I_O)         3.505    13.155 r  column_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.155    column[0]
    H1                                                                r  column[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.706ns  (logic 4.027ns (52.258%)  route 3.679ns (47.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.739     5.260    keypad/clk_IBUF_BUFG
    SLICE_X8Y107         FDCE                                         r  keypad/column_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_fdce_C_Q)         0.518     5.778 r  keypad/column_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.679     9.457    lopt_2
    H2                   OBUF (Prop_obuf_I_O)         3.509    12.966 r  column_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.966    column[2]
    H2                                                                r  column[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.588ns  (logic 4.025ns (53.042%)  route 3.563ns (46.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.739     5.260    keypad/clk_IBUF_BUFG
    SLICE_X8Y107         FDCE                                         r  keypad/column_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_fdce_C_Q)         0.518     5.778 r  keypad/column_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.563     9.341    lopt_1
    K2                   OBUF (Prop_obuf_I_O)         3.507    12.848 r  column_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.848    column[1]
    K2                                                                r  column[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.562ns  (logic 4.025ns (53.229%)  route 3.537ns (46.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.739     5.260    keypad/clk_IBUF_BUFG
    SLICE_X8Y107         FDCE                                         r  keypad/column_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_fdce_C_Q)         0.518     5.778 r  keypad/column_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.537     9.315    lopt_3
    G3                   OBUF (Prop_obuf_I_O)         3.507    12.822 r  column_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.822    column[3]
    G3                                                                r  column[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_byte/master/scl_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.915ns  (logic 3.976ns (67.214%)  route 1.939ns (32.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.792     5.313    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y127         FDCE                                         r  send_byte/master/scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDCE (Prop_fdce_C_Q)         0.456     5.769 r  send_byte/master/scl_reg/Q
                         net (fo=3, routed)           1.939     7.709    scl_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.229 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000    11.229    scl
    A14                                                               r  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_byte/master/sda_tristate_oe_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.740ns  (logic 3.968ns (69.125%)  route 1.772ns (30.875%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.791     5.312    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y123         FDPE                                         r  send_byte/master/sda_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDPE (Prop_fdpe_C_Q)         0.456     5.768 r  send_byte/master/sda_tristate_oe_reg/Q
                         net (fo=2, routed)           1.772     7.541    sda_OBUF
    A16                  OBUFT (Prop_obuft_I_O)       3.512    11.052 r  sda_OBUFT_inst/O
                         net (fo=0)                   0.000    11.052    sda
    A16                                                               r  sda (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sda_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.626ns  (logic 0.965ns (59.340%)  route 0.661ns (40.660%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.663     1.547    clk_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  sda_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  sda_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.661     2.349    sda_TRI
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.173 r  sda_OBUFT_inst/O
                         net (fo=0)                   0.000     3.173    sda
    A16                                                               r  sda (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send_byte/master/scl_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.362ns (74.449%)  route 0.467ns (25.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.665     1.549    send_byte/master/clk_IBUF_BUFG
    SLICE_X0Y127         FDCE                                         r  send_byte/master/scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDCE (Prop_fdce_C_Q)         0.141     1.690 r  send_byte/master/scl_reg/Q
                         net (fo=3, routed)           0.467     2.157    scl_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.378 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000     3.378    scl
    A14                                                               r  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.372ns (53.332%)  route 1.201ns (46.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.645     1.529    keypad/clk_IBUF_BUFG
    SLICE_X8Y107         FDCE                                         r  keypad/column_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_fdce_C_Q)         0.164     1.693 r  keypad/column_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.201     2.893    lopt_3
    G3                   OBUF (Prop_obuf_I_O)         1.208     4.102 r  column_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.102    column[3]
    G3                                                                r  column[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.372ns (52.624%)  route 1.235ns (47.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.645     1.529    keypad/clk_IBUF_BUFG
    SLICE_X8Y107         FDCE                                         r  keypad/column_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_fdce_C_Q)         0.164     1.693 r  keypad/column_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.235     2.928    lopt_1
    K2                   OBUF (Prop_obuf_I_O)         1.208     4.136 r  column_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.136    column[1]
    K2                                                                r  column[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.643ns  (logic 1.374ns (51.989%)  route 1.269ns (48.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.645     1.529    keypad/clk_IBUF_BUFG
    SLICE_X8Y107         FDCE                                         r  keypad/column_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_fdce_C_Q)         0.164     1.693 r  keypad/column_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.269     2.961    lopt_2
    H2                   OBUF (Prop_obuf_I_O)         1.210     4.171 r  column_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.171    column[2]
    H2                                                                r  column[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/column_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.370ns (50.050%)  route 1.367ns (49.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.673     1.557    keypad/clk_IBUF_BUFG
    SLICE_X6Y108         FDPE                                         r  keypad/column_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDPE (Prop_fdpe_C_Q)         0.164     1.721 r  keypad/column_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.367     3.088    lopt
    H1                   OBUF (Prop_obuf_I_O)         1.206     4.293 r  column_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.293    column[0]
    H1                                                                r  column[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keypad/key_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 1.386ns (48.711%)  route 1.460ns (51.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.673     1.557    keypad/clk_IBUF_BUFG
    SLICE_X6Y107         FDCE                                         r  keypad/key_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y107         FDCE (Prop_fdce_C_Q)         0.164     1.721 r  keypad/key_valid_reg/Q
                         net (fo=3, routed)           1.460     3.180    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.403 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.403    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           203 Endpoints
Min Delay           203 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/master/us_clk/cnt_sysclk_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.181ns  (logic 1.441ns (17.618%)  route 6.739ns (82.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         6.739     8.181    send_byte/master/us_clk/reset_p_IBUF
    SLICE_X0Y144         FDCE                                         f  send_byte/master/us_clk/cnt_sysclk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     5.024    send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X0Y144         FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/master/us_clk/cnt_sysclk_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.181ns  (logic 1.441ns (17.618%)  route 6.739ns (82.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         6.739     8.181    send_byte/master/us_clk/reset_p_IBUF
    SLICE_X0Y144         FDCE                                         f  send_byte/master/us_clk/cnt_sysclk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     5.024    send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X0Y144         FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[1]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/master/us_clk/cnt_sysclk_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.181ns  (logic 1.441ns (17.618%)  route 6.739ns (82.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         6.739     8.181    send_byte/master/us_clk/reset_p_IBUF
    SLICE_X0Y144         FDCE                                         f  send_byte/master/us_clk/cnt_sysclk_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     5.024    send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X0Y144         FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[2]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/master/us_clk/cnt_sysclk_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.181ns  (logic 1.441ns (17.618%)  route 6.739ns (82.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         6.739     8.181    send_byte/master/us_clk/reset_p_IBUF
    SLICE_X0Y144         FDCE                                         f  send_byte/master/us_clk/cnt_sysclk_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     5.024    send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X0Y144         FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/master/us_clk/cnt_sysclk_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.176ns  (logic 1.441ns (17.628%)  route 6.735ns (82.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         6.735     8.176    send_byte/master/us_clk/reset_p_IBUF
    SLICE_X1Y144         FDCE                                         f  send_byte/master/us_clk/cnt_sysclk_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     5.024    send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X1Y144         FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[4]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/master/us_clk/cnt_sysclk_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.176ns  (logic 1.441ns (17.628%)  route 6.735ns (82.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         6.735     8.176    send_byte/master/us_clk/reset_p_IBUF
    SLICE_X1Y144         FDCE                                         f  send_byte/master/us_clk/cnt_sysclk_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.683     5.024    send_byte/master/us_clk/clk_IBUF_BUFG
    SLICE_X1Y144         FDCE                                         r  send_byte/master/us_clk/cnt_sysclk_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/count_usec_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 1.441ns (17.836%)  route 6.640ns (82.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 10.007 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         6.640     8.081    send_byte/reset_p_IBUF
    SLICE_X3Y125         FDCE                                         f  send_byte/count_usec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.666    10.007    send_byte/clk_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  send_byte/count_usec_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/count_usec_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 1.441ns (17.836%)  route 6.640ns (82.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 10.007 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         6.640     8.081    send_byte/reset_p_IBUF
    SLICE_X3Y125         FDCE                                         f  send_byte/count_usec_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.666    10.007    send_byte/clk_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  send_byte/count_usec_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/count_usec_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 1.441ns (17.836%)  route 6.640ns (82.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 10.007 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         6.640     8.081    send_byte/reset_p_IBUF
    SLICE_X3Y125         FDCE                                         f  send_byte/count_usec_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.666    10.007    send_byte/clk_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  send_byte/count_usec_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            send_byte/count_usec_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 1.441ns (17.836%)  route 6.640ns (82.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 10.007 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=187, routed)         6.640     8.081    send_byte/reset_p_IBUF
    SLICE_X3Y125         FDCE                                         f  send_byte/count_usec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         1.666    10.007    send_byte/clk_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  send_byte/count_usec_reg[3]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            keypad/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.248ns (17.310%)  route 1.187ns (82.690%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 f  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 f  row_IBUF[3]_inst/O
                         net (fo=10, routed)          1.187     1.390    keypad/key_value_reg[0]_0[3]
    SLICE_X7Y107         LUT6 (Prop_lut6_I3_O)        0.045     1.435 r  keypad/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.435    keypad/next_state__0[1]
    SLICE_X7Y107         FDCE                                         r  keypad/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.947     2.075    keypad/clk_IBUF_BUFG
    SLICE_X7Y107         FDCE                                         r  keypad/state_reg[1]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            keypad/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.248ns (17.262%)  route 1.190ns (82.738%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 f  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 f  row_IBUF[3]_inst/O
                         net (fo=10, routed)          1.190     1.394    keypad/key_value_reg[0]_0[3]
    SLICE_X7Y108         LUT6 (Prop_lut6_I3_O)        0.045     1.439 r  keypad/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.439    keypad/next_state__0[2]
    SLICE_X7Y108         FDCE                                         r  keypad/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.947     2.075    keypad/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  keypad/state_reg[2]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            keypad/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.248ns (17.239%)  route 1.192ns (82.761%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 f  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 f  row_IBUF[3]_inst/O
                         net (fo=10, routed)          1.192     1.396    keypad/key_value_reg[0]_0[3]
    SLICE_X7Y108         LUT6 (Prop_lut6_I3_O)        0.045     1.441 r  keypad/state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.441    keypad/next_state__0[3]
    SLICE_X7Y108         FDCE                                         r  keypad/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.947     2.075    keypad/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  keypad/state_reg[3]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            keypad/key_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.595ns  (logic 0.248ns (15.573%)  route 1.347ns (84.427%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  row_IBUF[3]_inst/O
                         net (fo=10, routed)          1.347     1.550    keypad/key_value_reg[0]_0[3]
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.045     1.595 r  keypad/key_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.595    keypad/key_value_0[1]
    SLICE_X6Y112         FDCE                                         r  keypad/key_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.944     2.072    keypad/clk_IBUF_BUFG
    SLICE_X6Y112         FDCE                                         r  keypad/key_value_reg[1]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            keypad/key_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.655ns  (logic 0.248ns (15.006%)  route 1.407ns (84.994%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  row_IBUF[3]_inst/O
                         net (fo=10, routed)          1.407     1.610    keypad/key_value_reg[0]_0[3]
    SLICE_X6Y112         LUT6 (Prop_lut6_I1_O)        0.045     1.655 r  keypad/key_value[3]_i_2/O
                         net (fo=1, routed)           0.000     1.655    keypad/key_value_0[3]
    SLICE_X6Y112         FDCE                                         r  keypad/key_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.944     2.072    keypad/clk_IBUF_BUFG
    SLICE_X6Y112         FDCE                                         r  keypad/key_value_reg[3]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            keypad/key_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.248ns (14.988%)  route 1.409ns (85.012%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  row_IBUF[3]_inst/O
                         net (fo=10, routed)          1.409     1.612    keypad/key_value_reg[0]_0[3]
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.045     1.657 r  keypad/key_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.657    keypad/key_value_0[2]
    SLICE_X6Y112         FDCE                                         r  keypad/key_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.944     2.072    keypad/clk_IBUF_BUFG
    SLICE_X6Y112         FDCE                                         r  keypad/key_value_reg[2]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            keypad/key_value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.248ns (14.986%)  route 1.409ns (85.014%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  row_IBUF[3]_inst/O
                         net (fo=10, routed)          1.233     1.436    keypad/ms_10_ed/key_value_reg[0]_0[3]
    SLICE_X6Y108         LUT6 (Prop_lut6_I1_O)        0.045     1.481 r  keypad/ms_10_ed/key_value[3]_i_1/O
                         net (fo=4, routed)           0.176     1.657    keypad/ms_10_ed_n_3
    SLICE_X6Y112         FDCE                                         r  keypad/key_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.944     2.072    keypad/clk_IBUF_BUFG
    SLICE_X6Y112         FDCE                                         r  keypad/key_value_reg[0]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            keypad/key_value_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.248ns (14.986%)  route 1.409ns (85.014%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  row_IBUF[3]_inst/O
                         net (fo=10, routed)          1.233     1.436    keypad/ms_10_ed/key_value_reg[0]_0[3]
    SLICE_X6Y108         LUT6 (Prop_lut6_I1_O)        0.045     1.481 r  keypad/ms_10_ed/key_value[3]_i_1/O
                         net (fo=4, routed)           0.176     1.657    keypad/ms_10_ed_n_3
    SLICE_X6Y112         FDCE                                         r  keypad/key_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.944     2.072    keypad/clk_IBUF_BUFG
    SLICE_X6Y112         FDCE                                         r  keypad/key_value_reg[1]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            keypad/key_value_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.248ns (14.986%)  route 1.409ns (85.014%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  row_IBUF[3]_inst/O
                         net (fo=10, routed)          1.233     1.436    keypad/ms_10_ed/key_value_reg[0]_0[3]
    SLICE_X6Y108         LUT6 (Prop_lut6_I1_O)        0.045     1.481 r  keypad/ms_10_ed/key_value[3]_i_1/O
                         net (fo=4, routed)           0.176     1.657    keypad/ms_10_ed_n_3
    SLICE_X6Y112         FDCE                                         r  keypad/key_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.944     2.072    keypad/clk_IBUF_BUFG
    SLICE_X6Y112         FDCE                                         r  keypad/key_value_reg[2]/C

Slack:                    inf
  Source:                 row[3]
                            (input port)
  Destination:            keypad/key_value_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.248ns (14.986%)  route 1.409ns (85.014%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  row[3] (IN)
                         net (fo=0)                   0.000     0.000    row[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  row_IBUF[3]_inst/O
                         net (fo=10, routed)          1.233     1.436    keypad/ms_10_ed/key_value_reg[0]_0[3]
    SLICE_X6Y108         LUT6 (Prop_lut6_I1_O)        0.045     1.481 r  keypad/ms_10_ed/key_value[3]_i_1/O
                         net (fo=4, routed)           0.176     1.657    keypad/ms_10_ed_n_3
    SLICE_X6Y112         FDCE                                         r  keypad/key_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=264, routed)         0.944     2.072    keypad/clk_IBUF_BUFG
    SLICE_X6Y112         FDCE                                         r  keypad/key_value_reg[3]/C





