Classic Timing Analyzer report for Bomba
Wed Aug 28 06:04:47 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. Clock Setup: 'Start'
  8. Clock Hold: 'Clock'
  9. Clock Hold: 'Start'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                               ; To                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.810 ns                                       ; Clear                                              ; contador:Cont_reg|flip_flop_D:Contador_1|q_not     ; --         ; Start    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 18.993 ns                                      ; contador:Cont_reg|flip_flop_D:Contador_6|q         ; saida_display[5]                                   ; Clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 11.159 ns                                      ; codigo_desarme[0]                                  ; saida_display[13]                                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 7.062 ns                                       ; Clear                                              ; contador:Cont_reg|flip_flop_D:Contador_6|q_not     ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A                                      ; None          ; 297.44 MHz ( period = 3.362 ns )               ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count2[7] ; Clock      ; Clock    ; 0            ;
; Clock Setup: 'Start'         ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; contador:Cont_reg|flip_flop_D:Contador_1|q_not     ; contador:Cont_reg|flip_flop_D:Contador_1|q         ; Start      ; Start    ; 0            ;
; Clock Hold: 'Clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; contador:Cont_reg|flip_flop_D:Contador_2|q_not     ; contador:Cont_reg|flip_flop_D:Contador_2|q         ; Clock      ; Clock    ; 2            ;
; Clock Hold: 'Start'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; contador:Cont_reg|flip_flop_D:Contador_2|q_not     ; contador:Cont_reg|flip_flop_D:Contador_2|q         ; Start      ; Start    ; 2            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                    ;                                                    ;            ;          ; 4            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Start           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                               ; To                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count2[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count2[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count2[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count2[9] ; Clock      ; Clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count2[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count2[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count2[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count2[8] ; Clock      ; Clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count2[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count2[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Clock      ; Clock    ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count1[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Clock      ; Clock    ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count1[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count1[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 298.24 MHz ( period = 3.353 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count1[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.169 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count2[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count2[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count2[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count2[9] ; Clock      ; Clock    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count2[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count2[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count2[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count2[8] ; Clock      ; Clock    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count2[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count2[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Clock      ; Clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count1[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Clock      ; Clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count1[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count1[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count1[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 307.41 MHz ( period = 3.253 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count2[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 307.41 MHz ( period = 3.253 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count2[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 307.41 MHz ( period = 3.253 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count2[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 307.41 MHz ( period = 3.253 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count2[9] ; Clock      ; Clock    ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 307.41 MHz ( period = 3.253 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count2[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 307.41 MHz ( period = 3.253 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count2[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 307.41 MHz ( period = 3.253 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count2[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 307.41 MHz ( period = 3.253 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count2[8] ; Clock      ; Clock    ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 307.41 MHz ( period = 3.253 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count2[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 307.41 MHz ( period = 3.253 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count2[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.066 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[4] ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Clock      ; Clock    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[4] ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[4] ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[4] ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[4] ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[4] ; Divisor_frequencia:Divisor_de_frequência|count1[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[4] ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Clock      ; Clock    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[4] ; Divisor_frequencia:Divisor_de_frequência|count1[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[4] ; Divisor_frequencia:Divisor_de_frequência|count1[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[4] ; Divisor_frequencia:Divisor_de_frequência|count1[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Clock      ; Clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count1[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Clock      ; Clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count1[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count1[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 308.26 MHz ( period = 3.244 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Divisor_frequencia:Divisor_de_frequência|count1[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count2[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.045 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count2[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.045 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count2[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.045 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count2[9] ; Clock      ; Clock    ; None                        ; None                      ; 3.045 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count2[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.045 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count2[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.045 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count2[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.045 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count2[8] ; Clock      ; Clock    ; None                        ; None                      ; 3.045 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count2[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.045 ns                ;
; N/A                                     ; 309.41 MHz ( period = 3.232 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count2[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.045 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Clock      ; Clock    ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count1[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Clock      ; Clock    ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count1[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count1[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 310.27 MHz ( period = 3.223 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Divisor_frequencia:Divisor_de_frequência|count1[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[2] ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Clock      ; Clock    ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[2] ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[2] ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[2] ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[2] ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[2] ; Divisor_frequencia:Divisor_de_frequência|count1[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[2] ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Clock      ; Clock    ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[2] ; Divisor_frequencia:Divisor_de_frequência|count1[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[2] ; Divisor_frequencia:Divisor_de_frequência|count1[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[2] ; Divisor_frequencia:Divisor_de_frequência|count1[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.033 ns                ;
; N/A                                     ; 313.38 MHz ( period = 3.191 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[5] ; Divisor_frequencia:Divisor_de_frequência|count3[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 313.38 MHz ( period = 3.191 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[5] ; Divisor_frequencia:Divisor_de_frequência|count3[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 313.38 MHz ( period = 3.191 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[5] ; Divisor_frequencia:Divisor_de_frequência|count3[8] ; Clock      ; Clock    ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 313.38 MHz ( period = 3.191 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[5] ; Divisor_frequencia:Divisor_de_frequência|count3[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 313.38 MHz ( period = 3.191 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[5] ; Divisor_frequencia:Divisor_de_frequência|count3[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 313.38 MHz ( period = 3.191 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[5] ; Divisor_frequencia:Divisor_de_frequência|count3[9] ; Clock      ; Clock    ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 313.38 MHz ( period = 3.191 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[5] ; Divisor_frequencia:Divisor_de_frequência|count3[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 313.38 MHz ( period = 3.191 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[5] ; Divisor_frequencia:Divisor_de_frequência|count3[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 313.38 MHz ( period = 3.191 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[5] ; Divisor_frequencia:Divisor_de_frequência|count3[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 313.38 MHz ( period = 3.191 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[5] ; Divisor_frequencia:Divisor_de_frequência|count3[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[4] ; Divisor_frequencia:Divisor_de_frequência|count3[5] ; Clock      ; Clock    ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[4] ; Divisor_frequencia:Divisor_de_frequência|count3[4] ; Clock      ; Clock    ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[4] ; Divisor_frequencia:Divisor_de_frequência|count3[8] ; Clock      ; Clock    ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[4] ; Divisor_frequencia:Divisor_de_frequência|count3[7] ; Clock      ; Clock    ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[4] ; Divisor_frequencia:Divisor_de_frequência|count3[6] ; Clock      ; Clock    ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[4] ; Divisor_frequencia:Divisor_de_frequência|count3[9] ; Clock      ; Clock    ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[4] ; Divisor_frequencia:Divisor_de_frequência|count3[3] ; Clock      ; Clock    ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[4] ; Divisor_frequencia:Divisor_de_frequência|count3[0] ; Clock      ; Clock    ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[4] ; Divisor_frequencia:Divisor_de_frequência|count3[2] ; Clock      ; Clock    ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count3[4] ; Divisor_frequencia:Divisor_de_frequência|count3[1] ; Clock      ; Clock    ; None                        ; None                      ; 3.000 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[9] ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Clock      ; Clock    ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[9] ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Clock      ; Clock    ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[9] ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[9] ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Clock      ; Clock    ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[9] ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Clock      ; Clock    ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[9] ; Divisor_frequencia:Divisor_de_frequência|count1[0] ; Clock      ; Clock    ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[9] ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Clock      ; Clock    ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[9] ; Divisor_frequencia:Divisor_de_frequência|count1[6] ; Clock      ; Clock    ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[9] ; Divisor_frequencia:Divisor_de_frequência|count1[5] ; Clock      ; Clock    ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[9] ; Divisor_frequencia:Divisor_de_frequência|count1[7] ; Clock      ; Clock    ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 317.06 MHz ( period = 3.154 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count3[5] ; Clock      ; Clock    ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 317.06 MHz ( period = 3.154 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count3[4] ; Clock      ; Clock    ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 317.06 MHz ( period = 3.154 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count3[8] ; Clock      ; Clock    ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 317.06 MHz ( period = 3.154 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count3[7] ; Clock      ; Clock    ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 317.06 MHz ( period = 3.154 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count3[6] ; Clock      ; Clock    ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 317.06 MHz ( period = 3.154 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count3[9] ; Clock      ; Clock    ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 317.06 MHz ( period = 3.154 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count3[3] ; Clock      ; Clock    ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 317.06 MHz ( period = 3.154 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count3[0] ; Clock      ; Clock    ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 317.06 MHz ( period = 3.154 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count3[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 317.06 MHz ( period = 3.154 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Divisor_frequencia:Divisor_de_frequência|count3[1] ; Clock      ; Clock    ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 318.98 MHz ( period = 3.135 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count3[5] ; Clock      ; Clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A                                     ; 318.98 MHz ( period = 3.135 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count3[4] ; Clock      ; Clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A                                     ; 318.98 MHz ( period = 3.135 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count3[8] ; Clock      ; Clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A                                     ; 318.98 MHz ( period = 3.135 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count3[7] ; Clock      ; Clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A                                     ; 318.98 MHz ( period = 3.135 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count3[6] ; Clock      ; Clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A                                     ; 318.98 MHz ( period = 3.135 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count3[9] ; Clock      ; Clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A                                     ; 318.98 MHz ( period = 3.135 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count3[3] ; Clock      ; Clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A                                     ; 318.98 MHz ( period = 3.135 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count3[0] ; Clock      ; Clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A                                     ; 318.98 MHz ( period = 3.135 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count3[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A                                     ; 318.98 MHz ( period = 3.135 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Divisor_frequencia:Divisor_de_frequência|count3[1] ; Clock      ; Clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A                                     ; 320.00 MHz ( period = 3.125 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Clock      ; Clock    ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 320.00 MHz ( period = 3.125 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Clock      ; Clock    ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 320.00 MHz ( period = 3.125 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 320.00 MHz ( period = 3.125 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Clock      ; Clock    ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 320.00 MHz ( period = 3.125 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Clock      ; Clock    ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 320.00 MHz ( period = 3.125 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Divisor_frequencia:Divisor_de_frequência|count1[0] ; Clock      ; Clock    ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 320.00 MHz ( period = 3.125 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Clock      ; Clock    ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 320.00 MHz ( period = 3.125 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Divisor_frequencia:Divisor_de_frequência|count1[6] ; Clock      ; Clock    ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 320.00 MHz ( period = 3.125 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Divisor_frequencia:Divisor_de_frequência|count1[5] ; Clock      ; Clock    ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 320.00 MHz ( period = 3.125 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Divisor_frequencia:Divisor_de_frequência|count1[7] ; Clock      ; Clock    ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 320.20 MHz ( period = 3.123 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[3] ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Clock      ; Clock    ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; 320.20 MHz ( period = 3.123 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[3] ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Clock      ; Clock    ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; 320.20 MHz ( period = 3.123 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[3] ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; 320.20 MHz ( period = 3.123 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[3] ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Clock      ; Clock    ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; 320.20 MHz ( period = 3.123 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[3] ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Clock      ; Clock    ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; 320.20 MHz ( period = 3.123 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[3] ; Divisor_frequencia:Divisor_de_frequência|count1[0] ; Clock      ; Clock    ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; 320.20 MHz ( period = 3.123 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[3] ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Clock      ; Clock    ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; 320.20 MHz ( period = 3.123 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[3] ; Divisor_frequencia:Divisor_de_frequência|count1[6] ; Clock      ; Clock    ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; 320.20 MHz ( period = 3.123 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[3] ; Divisor_frequencia:Divisor_de_frequência|count1[5] ; Clock      ; Clock    ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; 320.20 MHz ( period = 3.123 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[3] ; Divisor_frequencia:Divisor_de_frequência|count1[7] ; Clock      ; Clock    ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; 320.82 MHz ( period = 3.117 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[0] ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Clock      ; Clock    ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 320.82 MHz ( period = 3.117 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[0] ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Clock      ; Clock    ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 320.82 MHz ( period = 3.117 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[0] ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 320.82 MHz ( period = 3.117 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[0] ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Clock      ; Clock    ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 320.82 MHz ( period = 3.117 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[0] ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Clock      ; Clock    ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 320.82 MHz ( period = 3.117 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[0] ; Divisor_frequencia:Divisor_de_frequência|count1[0] ; Clock      ; Clock    ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 320.82 MHz ( period = 3.117 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[0] ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Clock      ; Clock    ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 320.82 MHz ( period = 3.117 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[0] ; Divisor_frequencia:Divisor_de_frequência|count1[6] ; Clock      ; Clock    ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 320.82 MHz ( period = 3.117 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[0] ; Divisor_frequencia:Divisor_de_frequência|count1[5] ; Clock      ; Clock    ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 320.82 MHz ( period = 3.117 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count0[0] ; Divisor_frequencia:Divisor_de_frequência|count1[7] ; Clock      ; Clock    ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count2[4] ; Clock      ; Clock    ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count2[0] ; Clock      ; Clock    ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count2[3] ; Clock      ; Clock    ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count2[9] ; Clock      ; Clock    ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count2[1] ; Clock      ; Clock    ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count2[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count2[5] ; Clock      ; Clock    ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count2[8] ; Clock      ; Clock    ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count2[6] ; Clock      ; Clock    ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 322.68 MHz ( period = 3.099 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count2[7] ; Clock      ; Clock    ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 323.73 MHz ( period = 3.089 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count1[9] ; Clock      ; Clock    ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; 323.73 MHz ( period = 3.089 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count1[4] ; Clock      ; Clock    ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; 323.73 MHz ( period = 3.089 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count1[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; 323.73 MHz ( period = 3.089 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count1[1] ; Clock      ; Clock    ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; 323.73 MHz ( period = 3.089 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Clock      ; Clock    ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; 323.73 MHz ( period = 3.089 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count1[0] ; Clock      ; Clock    ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; 323.73 MHz ( period = 3.089 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count1[8] ; Clock      ; Clock    ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; 323.73 MHz ( period = 3.089 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count1[6] ; Clock      ; Clock    ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; 323.73 MHz ( period = 3.089 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count1[5] ; Clock      ; Clock    ; None                        ; None                      ; 2.905 ns                ;
; N/A                                     ; 323.73 MHz ( period = 3.089 ns )                    ; Divisor_frequencia:Divisor_de_frequência|count1[3] ; Divisor_frequencia:Divisor_de_frequência|count1[7] ; Clock      ; Clock    ; None                        ; None                      ; 2.905 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                    ;                                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Start'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                           ; To                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; contador:Cont_reg|flip_flop_D:Contador_1|q_not ; contador:Cont_reg|flip_flop_D:Contador_1|q     ; Start      ; Start    ; None                        ; None                      ; 0.576 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; contador:Cont_reg|flip_flop_D:Contador_4|q_not ; contador:Cont_reg|flip_flop_D:Contador_4|q     ; Start      ; Start    ; None                        ; None                      ; 0.573 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; contador:Cont_reg|flip_flop_D:Contador_3|q_not ; contador:Cont_reg|flip_flop_D:Contador_3|q_not ; Start      ; Start    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; contador:Cont_reg|flip_flop_D:Contador_2|q_not ; contador:Cont_reg|flip_flop_D:Contador_2|q_not ; Start      ; Start    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; contador:Cont_reg|flip_flop_D:Contador_4|q_not ; contador:Cont_reg|flip_flop_D:Contador_4|q_not ; Start      ; Start    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; contador:Cont_reg|flip_flop_D:Contador_1|q_not ; contador:Cont_reg|flip_flop_D:Contador_1|q_not ; Start      ; Start    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; contador:Cont_reg|flip_flop_D:Contador_6|q_not ; contador:Cont_reg|flip_flop_D:Contador_6|q_not ; Start      ; Start    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; contador:Cont_reg|flip_flop_D:Contador_3|q_not ; contador:Cont_reg|flip_flop_D:Contador_3|q     ; Start      ; Start    ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; contador:Cont_reg|flip_flop_D:Contador_6|q_not ; contador:Cont_reg|flip_flop_D:Contador_6|q     ; Start      ; Start    ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; contador:Cont_reg|flip_flop_D:Contador_5|q_not ; contador:Cont_reg|flip_flop_D:Contador_5|q_not ; Start      ; Start    ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Clock'                                                                                                                                                                                                                                 ;
+------------------------------------------+------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                           ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; contador:Cont_reg|flip_flop_D:Contador_2|q_not ; contador:Cont_reg|flip_flop_D:Contador_2|q ; Clock      ; Clock    ; None                       ; None                       ; 0.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; contador:Cont_reg|flip_flop_D:Contador_5|q_not ; contador:Cont_reg|flip_flop_D:Contador_5|q ; Clock      ; Clock    ; None                       ; None                       ; 0.507 ns                 ;
+------------------------------------------+------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Start'                                                                                                                                                                                                                                 ;
+------------------------------------------+------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                           ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; contador:Cont_reg|flip_flop_D:Contador_2|q_not ; contador:Cont_reg|flip_flop_D:Contador_2|q ; Start      ; Start    ; None                       ; None                       ; 0.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; contador:Cont_reg|flip_flop_D:Contador_5|q_not ; contador:Cont_reg|flip_flop_D:Contador_5|q ; Start      ; Start    ; None                       ; None                       ; 0.507 ns                 ;
+------------------------------------------+------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------+
; tsu                                                                                                   ;
+-------+--------------+------------+-------+------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                             ; To Clock ;
+-------+--------------+------------+-------+------------------------------------------------+----------+
; N/A   ; None         ; 3.810 ns   ; Clear ; contador:Cont_reg|flip_flop_D:Contador_1|q_not ; Start    ;
; N/A   ; None         ; 2.608 ns   ; Clear ; contador:Cont_reg|flip_flop_D:Contador_2|q_not ; Start    ;
; N/A   ; None         ; 1.671 ns   ; Clear ; contador:Cont_reg|flip_flop_D:Contador_3|q_not ; Start    ;
; N/A   ; None         ; 1.059 ns   ; Clear ; contador:Cont_reg|flip_flop_D:Contador_1|q_not ; Clock    ;
; N/A   ; None         ; 0.243 ns   ; Clear ; contador:Cont_reg|flip_flop_D:Contador_4|q_not ; Start    ;
; N/A   ; None         ; -0.143 ns  ; Clear ; contador:Cont_reg|flip_flop_D:Contador_2|q_not ; Clock    ;
; N/A   ; None         ; -0.969 ns  ; Clear ; contador:Cont_reg|flip_flop_D:Contador_5|q_not ; Start    ;
; N/A   ; None         ; -1.080 ns  ; Clear ; contador:Cont_reg|flip_flop_D:Contador_3|q_not ; Clock    ;
; N/A   ; None         ; -2.508 ns  ; Clear ; contador:Cont_reg|flip_flop_D:Contador_4|q_not ; Clock    ;
; N/A   ; None         ; -3.720 ns  ; Clear ; contador:Cont_reg|flip_flop_D:Contador_5|q_not ; Clock    ;
; N/A   ; None         ; -4.072 ns  ; Clear ; contador:Cont_reg|flip_flop_D:Contador_6|q_not ; Start    ;
; N/A   ; None         ; -6.823 ns  ; Clear ; contador:Cont_reg|flip_flop_D:Contador_6|q_not ; Clock    ;
+-------+--------------+------------+-------+------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------+
; tco                                                                                                             ;
+-------+--------------+------------+--------------------------------------------+-------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                       ; To                ; From Clock ;
+-------+--------------+------------+--------------------------------------------+-------------------+------------+
; N/A   ; None         ; 18.993 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[5]  ; Clock      ;
; N/A   ; None         ; 18.759 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[6]  ; Clock      ;
; N/A   ; None         ; 18.695 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[1]  ; Clock      ;
; N/A   ; None         ; 18.524 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[13] ; Clock      ;
; N/A   ; None         ; 18.523 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[4]  ; Clock      ;
; N/A   ; None         ; 18.336 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[10] ; Clock      ;
; N/A   ; None         ; 18.160 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[13] ; Clock      ;
; N/A   ; None         ; 18.077 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[9]  ; Clock      ;
; N/A   ; None         ; 18.056 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[6]  ; Clock      ;
; N/A   ; None         ; 17.995 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[1]  ; Clock      ;
; N/A   ; None         ; 17.972 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[10] ; Clock      ;
; N/A   ; None         ; 17.963 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[6]  ; Clock      ;
; N/A   ; None         ; 17.916 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[5]  ; Clock      ;
; N/A   ; None         ; 17.902 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[1]  ; Clock      ;
; N/A   ; None         ; 17.822 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[2]  ; Clock      ;
; N/A   ; None         ; 17.816 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[3]  ; Clock      ;
; N/A   ; None         ; 17.773 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[5]  ; Clock      ;
; N/A   ; None         ; 17.703 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[9]  ; Clock      ;
; N/A   ; None         ; 17.634 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[11] ; Clock      ;
; N/A   ; None         ; 17.606 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[0]  ; Clock      ;
; N/A   ; None         ; 17.596 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[4]  ; Clock      ;
; N/A   ; None         ; 17.437 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[4]  ; Clock      ;
; N/A   ; None         ; 17.434 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[12] ; Clock      ;
; N/A   ; None         ; 17.432 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[8]  ; Clock      ;
; N/A   ; None         ; 17.386 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[13] ; Clock      ;
; N/A   ; None         ; 17.361 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[2]  ; Clock      ;
; N/A   ; None         ; 17.304 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[7]  ; Clock      ;
; N/A   ; None         ; 17.256 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[11] ; Clock      ;
; N/A   ; None         ; 17.198 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[10] ; Clock      ;
; N/A   ; None         ; 17.119 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[3]  ; Clock      ;
; N/A   ; None         ; 17.067 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[8]  ; Clock      ;
; N/A   ; None         ; 17.058 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[2]  ; Clock      ;
; N/A   ; None         ; 17.036 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[12] ; Clock      ;
; N/A   ; None         ; 17.028 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[3]  ; Clock      ;
; N/A   ; None         ; 16.931 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[9]  ; Clock      ;
; N/A   ; None         ; 16.898 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[0]  ; Clock      ;
; N/A   ; None         ; 16.798 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[0]  ; Clock      ;
; N/A   ; None         ; 16.653 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[7]  ; Clock      ;
; N/A   ; None         ; 16.486 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[11] ; Clock      ;
; N/A   ; None         ; 16.293 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[8]  ; Clock      ;
; N/A   ; None         ; 16.251 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[12] ; Clock      ;
; N/A   ; None         ; 16.242 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[5]  ; Start      ;
; N/A   ; None         ; 16.008 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[6]  ; Start      ;
; N/A   ; None         ; 15.944 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[1]  ; Start      ;
; N/A   ; None         ; 15.773 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[13] ; Start      ;
; N/A   ; None         ; 15.772 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[4]  ; Start      ;
; N/A   ; None         ; 15.585 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[10] ; Start      ;
; N/A   ; None         ; 15.409 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[13] ; Start      ;
; N/A   ; None         ; 15.326 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[9]  ; Start      ;
; N/A   ; None         ; 15.305 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[6]  ; Start      ;
; N/A   ; None         ; 15.244 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[1]  ; Start      ;
; N/A   ; None         ; 15.221 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[10] ; Start      ;
; N/A   ; None         ; 15.212 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[6]  ; Start      ;
; N/A   ; None         ; 15.165 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[5]  ; Start      ;
; N/A   ; None         ; 15.151 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[1]  ; Start      ;
; N/A   ; None         ; 15.071 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[2]  ; Start      ;
; N/A   ; None         ; 15.065 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[3]  ; Start      ;
; N/A   ; None         ; 15.022 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[5]  ; Start      ;
; N/A   ; None         ; 14.952 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[9]  ; Start      ;
; N/A   ; None         ; 14.883 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[11] ; Start      ;
; N/A   ; None         ; 14.855 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[0]  ; Start      ;
; N/A   ; None         ; 14.845 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[4]  ; Start      ;
; N/A   ; None         ; 14.686 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[4]  ; Start      ;
; N/A   ; None         ; 14.683 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[12] ; Start      ;
; N/A   ; None         ; 14.681 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[8]  ; Start      ;
; N/A   ; None         ; 14.635 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[13] ; Start      ;
; N/A   ; None         ; 14.627 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[6]  ; Clock      ;
; N/A   ; None         ; 14.610 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[2]  ; Start      ;
; N/A   ; None         ; 14.567 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[1]  ; Clock      ;
; N/A   ; None         ; 14.553 ns  ; contador:Cont_reg|flip_flop_D:Contador_6|q ; saida_display[7]  ; Start      ;
; N/A   ; None         ; 14.538 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[5]  ; Clock      ;
; N/A   ; None         ; 14.505 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[11] ; Start      ;
; N/A   ; None         ; 14.447 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[10] ; Start      ;
; N/A   ; None         ; 14.416 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[13] ; Clock      ;
; N/A   ; None         ; 14.368 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[3]  ; Start      ;
; N/A   ; None         ; 14.316 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[8]  ; Start      ;
; N/A   ; None         ; 14.307 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[2]  ; Start      ;
; N/A   ; None         ; 14.295 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[4]  ; Clock      ;
; N/A   ; None         ; 14.285 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[12] ; Start      ;
; N/A   ; None         ; 14.277 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[3]  ; Start      ;
; N/A   ; None         ; 14.228 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[10] ; Clock      ;
; N/A   ; None         ; 14.180 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[9]  ; Start      ;
; N/A   ; None         ; 14.147 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[0]  ; Start      ;
; N/A   ; None         ; 14.047 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[0]  ; Start      ;
; N/A   ; None         ; 13.971 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[9]  ; Clock      ;
; N/A   ; None         ; 13.902 ns  ; contador:Cont_reg|flip_flop_D:Contador_5|q ; saida_display[7]  ; Start      ;
; N/A   ; None         ; 13.735 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[11] ; Start      ;
; N/A   ; None         ; 13.720 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[6]  ; Clock      ;
; N/A   ; None         ; 13.690 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[3]  ; Clock      ;
; N/A   ; None         ; 13.655 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[1]  ; Clock      ;
; N/A   ; None         ; 13.557 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[2]  ; Clock      ;
; N/A   ; None         ; 13.542 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[8]  ; Start      ;
; N/A   ; None         ; 13.527 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[11] ; Clock      ;
; N/A   ; None         ; 13.500 ns  ; contador:Cont_reg|flip_flop_D:Contador_2|q ; saida_display[12] ; Start      ;
; N/A   ; None         ; 13.463 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[0]  ; Clock      ;
; N/A   ; None         ; 13.320 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[8]  ; Clock      ;
; N/A   ; None         ; 13.112 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[12] ; Clock      ;
; N/A   ; None         ; 12.912 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[5]  ; Clock      ;
; N/A   ; None         ; 12.906 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[2]  ; Clock      ;
; N/A   ; None         ; 12.787 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[13] ; Clock      ;
; N/A   ; None         ; 12.779 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[3]  ; Clock      ;
; N/A   ; None         ; 12.599 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[10] ; Clock      ;
; N/A   ; None         ; 12.565 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[0]  ; Clock      ;
; N/A   ; None         ; 12.500 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[4]  ; Clock      ;
; N/A   ; None         ; 12.465 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[7]  ; Clock      ;
; N/A   ; None         ; 12.345 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[9]  ; Clock      ;
; N/A   ; None         ; 11.901 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[11] ; Clock      ;
; N/A   ; None         ; 11.876 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[6]  ; Start      ;
; N/A   ; None         ; 11.816 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[1]  ; Start      ;
; N/A   ; None         ; 11.787 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[5]  ; Start      ;
; N/A   ; None         ; 11.689 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[8]  ; Clock      ;
; N/A   ; None         ; 11.665 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[13] ; Start      ;
; N/A   ; None         ; 11.544 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[4]  ; Start      ;
; N/A   ; None         ; 11.477 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[10] ; Start      ;
; N/A   ; None         ; 11.419 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[12] ; Clock      ;
; N/A   ; None         ; 11.240 ns  ; contador:Cont_reg|flip_flop_D:Contador_1|q ; saida_display[6]  ; Clock      ;
; N/A   ; None         ; 11.220 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[9]  ; Start      ;
; N/A   ; None         ; 11.180 ns  ; contador:Cont_reg|flip_flop_D:Contador_1|q ; saida_display[1]  ; Clock      ;
; N/A   ; None         ; 11.047 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[7]  ; Clock      ;
; N/A   ; None         ; 10.969 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[6]  ; Start      ;
; N/A   ; None         ; 10.939 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[3]  ; Start      ;
; N/A   ; None         ; 10.904 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[1]  ; Start      ;
; N/A   ; None         ; 10.806 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[2]  ; Start      ;
; N/A   ; None         ; 10.776 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[11] ; Start      ;
; N/A   ; None         ; 10.749 ns  ; contador:Cont_reg|flip_flop_D:Contador_1|q ; saida_display[5]  ; Clock      ;
; N/A   ; None         ; 10.712 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[0]  ; Start      ;
; N/A   ; None         ; 10.569 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[8]  ; Start      ;
; N/A   ; None         ; 10.361 ns  ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[12] ; Start      ;
; N/A   ; None         ; 10.304 ns  ; contador:Cont_reg|flip_flop_D:Contador_1|q ; saida_display[3]  ; Clock      ;
; N/A   ; None         ; 10.275 ns  ; contador:Cont_reg|flip_flop_D:Contador_1|q ; saida_display[4]  ; Clock      ;
; N/A   ; None         ; 10.161 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[5]  ; Start      ;
; N/A   ; None         ; 10.155 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[2]  ; Start      ;
; N/A   ; None         ; 10.084 ns  ; contador:Cont_reg|flip_flop_D:Contador_1|q ; saida_display[0]  ; Clock      ;
; N/A   ; None         ; 10.036 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[13] ; Start      ;
; N/A   ; None         ; 10.028 ns  ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[3]  ; Start      ;
; N/A   ; None         ; 9.848 ns   ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[10] ; Start      ;
; N/A   ; None         ; 9.814 ns   ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[0]  ; Start      ;
; N/A   ; None         ; 9.779 ns   ; contador:Cont_reg|flip_flop_D:Contador_1|q ; saida_display[2]  ; Clock      ;
; N/A   ; None         ; 9.749 ns   ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[4]  ; Start      ;
; N/A   ; None         ; 9.714 ns   ; contador:Cont_reg|flip_flop_D:Contador_4|q ; saida_display[7]  ; Start      ;
; N/A   ; None         ; 9.594 ns   ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[9]  ; Start      ;
; N/A   ; None         ; 9.150 ns   ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[11] ; Start      ;
; N/A   ; None         ; 8.938 ns   ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[8]  ; Start      ;
; N/A   ; None         ; 8.668 ns   ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[12] ; Start      ;
; N/A   ; None         ; 8.489 ns   ; contador:Cont_reg|flip_flop_D:Contador_1|q ; saida_display[6]  ; Start      ;
; N/A   ; None         ; 8.429 ns   ; contador:Cont_reg|flip_flop_D:Contador_1|q ; saida_display[1]  ; Start      ;
; N/A   ; None         ; 8.296 ns   ; contador:Cont_reg|flip_flop_D:Contador_3|q ; saida_display[7]  ; Start      ;
; N/A   ; None         ; 7.998 ns   ; contador:Cont_reg|flip_flop_D:Contador_1|q ; saida_display[5]  ; Start      ;
; N/A   ; None         ; 7.553 ns   ; contador:Cont_reg|flip_flop_D:Contador_1|q ; saida_display[3]  ; Start      ;
; N/A   ; None         ; 7.524 ns   ; contador:Cont_reg|flip_flop_D:Contador_1|q ; saida_display[4]  ; Start      ;
; N/A   ; None         ; 7.333 ns   ; contador:Cont_reg|flip_flop_D:Contador_1|q ; saida_display[0]  ; Start      ;
; N/A   ; None         ; 7.028 ns   ; contador:Cont_reg|flip_flop_D:Contador_1|q ; saida_display[2]  ; Start      ;
+-------+--------------+------------+--------------------------------------------+-------------------+------------+


+-------------------------------------------------------------------------------------+
; tpd                                                                                 ;
+-------+-------------------+-----------------+-------------------+-------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From              ; To                ;
+-------+-------------------+-----------------+-------------------+-------------------+
; N/A   ; None              ; 11.159 ns       ; codigo_desarme[0] ; saida_display[13] ;
; N/A   ; None              ; 10.971 ns       ; codigo_desarme[0] ; saida_display[10] ;
; N/A   ; None              ; 10.702 ns       ; codigo_desarme[0] ; saida_display[9]  ;
; N/A   ; None              ; 10.577 ns       ; codigo_desarme[0] ; saida_display[5]  ;
; N/A   ; None              ; 10.544 ns       ; codigo_desarme[3] ; saida_display[13] ;
; N/A   ; None              ; 10.503 ns       ; codigo_desarme[2] ; saida_display[13] ;
; N/A   ; None              ; 10.468 ns       ; codigo_desarme[0] ; saida_display[6]  ;
; N/A   ; None              ; 10.437 ns       ; codigo_desarme[0] ; saida_display[4]  ;
; N/A   ; None              ; 10.376 ns       ; codigo_desarme[0] ; saida_display[1]  ;
; N/A   ; None              ; 10.356 ns       ; codigo_desarme[3] ; saida_display[10] ;
; N/A   ; None              ; 10.350 ns       ; codigo_desarme[1] ; saida_display[13] ;
; N/A   ; None              ; 10.346 ns       ; codigo_desarme[4] ; saida_display[13] ;
; N/A   ; None              ; 10.315 ns       ; codigo_desarme[2] ; saida_display[10] ;
; N/A   ; None              ; 10.258 ns       ; codigo_desarme[0] ; saida_display[11] ;
; N/A   ; None              ; 10.162 ns       ; codigo_desarme[1] ; saida_display[10] ;
; N/A   ; None              ; 10.158 ns       ; codigo_desarme[4] ; saida_display[10] ;
; N/A   ; None              ; 10.087 ns       ; codigo_desarme[3] ; saida_display[9]  ;
; N/A   ; None              ; 10.066 ns       ; codigo_desarme[0] ; saida_display[8]  ;
; N/A   ; None              ; 10.046 ns       ; codigo_desarme[2] ; saida_display[9]  ;
; N/A   ; None              ; 9.962 ns        ; codigo_desarme[3] ; saida_display[5]  ;
; N/A   ; None              ; 9.937 ns        ; codigo_desarme[0] ; saida_display[2]  ;
; N/A   ; None              ; 9.921 ns        ; codigo_desarme[2] ; saida_display[5]  ;
; N/A   ; None              ; 9.893 ns        ; codigo_desarme[1] ; saida_display[9]  ;
; N/A   ; None              ; 9.889 ns        ; codigo_desarme[4] ; saida_display[9]  ;
; N/A   ; None              ; 9.853 ns        ; codigo_desarme[3] ; saida_display[6]  ;
; N/A   ; None              ; 9.822 ns        ; codigo_desarme[3] ; saida_display[4]  ;
; N/A   ; None              ; 9.812 ns        ; codigo_desarme[2] ; saida_display[6]  ;
; N/A   ; None              ; 9.781 ns        ; codigo_desarme[2] ; saida_display[4]  ;
; N/A   ; None              ; 9.768 ns        ; codigo_desarme[1] ; saida_display[5]  ;
; N/A   ; None              ; 9.764 ns        ; codigo_desarme[4] ; saida_display[5]  ;
; N/A   ; None              ; 9.761 ns        ; codigo_desarme[3] ; saida_display[1]  ;
; N/A   ; None              ; 9.720 ns        ; codigo_desarme[2] ; saida_display[1]  ;
; N/A   ; None              ; 9.697 ns        ; codigo_desarme[0] ; saida_display[3]  ;
; N/A   ; None              ; 9.659 ns        ; codigo_desarme[1] ; saida_display[6]  ;
; N/A   ; None              ; 9.655 ns        ; codigo_desarme[4] ; saida_display[6]  ;
; N/A   ; None              ; 9.643 ns        ; codigo_desarme[3] ; saida_display[11] ;
; N/A   ; None              ; 9.628 ns        ; codigo_desarme[1] ; saida_display[4]  ;
; N/A   ; None              ; 9.624 ns        ; codigo_desarme[4] ; saida_display[4]  ;
; N/A   ; None              ; 9.604 ns        ; codigo_desarme[0] ; saida_display[12] ;
; N/A   ; None              ; 9.602 ns        ; codigo_desarme[2] ; saida_display[11] ;
; N/A   ; None              ; 9.567 ns        ; codigo_desarme[1] ; saida_display[1]  ;
; N/A   ; None              ; 9.563 ns        ; codigo_desarme[4] ; saida_display[1]  ;
; N/A   ; None              ; 9.451 ns        ; codigo_desarme[3] ; saida_display[8]  ;
; N/A   ; None              ; 9.449 ns        ; codigo_desarme[1] ; saida_display[11] ;
; N/A   ; None              ; 9.445 ns        ; codigo_desarme[4] ; saida_display[11] ;
; N/A   ; None              ; 9.410 ns        ; codigo_desarme[2] ; saida_display[8]  ;
; N/A   ; None              ; 9.322 ns        ; codigo_desarme[3] ; saida_display[2]  ;
; N/A   ; None              ; 9.281 ns        ; codigo_desarme[2] ; saida_display[2]  ;
; N/A   ; None              ; 9.257 ns        ; codigo_desarme[1] ; saida_display[8]  ;
; N/A   ; None              ; 9.253 ns        ; codigo_desarme[4] ; saida_display[8]  ;
; N/A   ; None              ; 9.193 ns        ; codigo_desarme[0] ; saida_display[7]  ;
; N/A   ; None              ; 9.128 ns        ; codigo_desarme[1] ; saida_display[2]  ;
; N/A   ; None              ; 9.124 ns        ; codigo_desarme[4] ; saida_display[2]  ;
; N/A   ; None              ; 9.082 ns        ; codigo_desarme[3] ; saida_display[3]  ;
; N/A   ; None              ; 9.044 ns        ; codigo_desarme[0] ; saida_display[0]  ;
; N/A   ; None              ; 9.041 ns        ; codigo_desarme[2] ; saida_display[3]  ;
; N/A   ; None              ; 8.989 ns        ; codigo_desarme[3] ; saida_display[12] ;
; N/A   ; None              ; 8.948 ns        ; codigo_desarme[2] ; saida_display[12] ;
; N/A   ; None              ; 8.888 ns        ; codigo_desarme[1] ; saida_display[3]  ;
; N/A   ; None              ; 8.884 ns        ; codigo_desarme[4] ; saida_display[3]  ;
; N/A   ; None              ; 8.795 ns        ; codigo_desarme[1] ; saida_display[12] ;
; N/A   ; None              ; 8.791 ns        ; codigo_desarme[4] ; saida_display[12] ;
; N/A   ; None              ; 8.578 ns        ; codigo_desarme[3] ; saida_display[7]  ;
; N/A   ; None              ; 8.537 ns        ; codigo_desarme[2] ; saida_display[7]  ;
; N/A   ; None              ; 8.429 ns        ; codigo_desarme[3] ; saida_display[0]  ;
; N/A   ; None              ; 8.388 ns        ; codigo_desarme[2] ; saida_display[0]  ;
; N/A   ; None              ; 8.384 ns        ; codigo_desarme[1] ; saida_display[7]  ;
; N/A   ; None              ; 8.380 ns        ; codigo_desarme[4] ; saida_display[7]  ;
; N/A   ; None              ; 8.235 ns        ; codigo_desarme[1] ; saida_display[0]  ;
; N/A   ; None              ; 8.231 ns        ; codigo_desarme[4] ; saida_display[0]  ;
+-------+-------------------+-----------------+-------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------+
; th                                                                                                          ;
+---------------+-------------+-----------+-------+------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                             ; To Clock ;
+---------------+-------------+-----------+-------+------------------------------------------------+----------+
; N/A           ; None        ; 7.062 ns  ; Clear ; contador:Cont_reg|flip_flop_D:Contador_6|q_not ; Clock    ;
; N/A           ; None        ; 4.311 ns  ; Clear ; contador:Cont_reg|flip_flop_D:Contador_6|q_not ; Start    ;
; N/A           ; None        ; 3.959 ns  ; Clear ; contador:Cont_reg|flip_flop_D:Contador_5|q_not ; Clock    ;
; N/A           ; None        ; 2.747 ns  ; Clear ; contador:Cont_reg|flip_flop_D:Contador_4|q_not ; Clock    ;
; N/A           ; None        ; 1.319 ns  ; Clear ; contador:Cont_reg|flip_flop_D:Contador_3|q_not ; Clock    ;
; N/A           ; None        ; 1.208 ns  ; Clear ; contador:Cont_reg|flip_flop_D:Contador_5|q_not ; Start    ;
; N/A           ; None        ; 0.382 ns  ; Clear ; contador:Cont_reg|flip_flop_D:Contador_2|q_not ; Clock    ;
; N/A           ; None        ; -0.004 ns ; Clear ; contador:Cont_reg|flip_flop_D:Contador_4|q_not ; Start    ;
; N/A           ; None        ; -0.820 ns ; Clear ; contador:Cont_reg|flip_flop_D:Contador_1|q_not ; Clock    ;
; N/A           ; None        ; -1.432 ns ; Clear ; contador:Cont_reg|flip_flop_D:Contador_3|q_not ; Start    ;
; N/A           ; None        ; -2.369 ns ; Clear ; contador:Cont_reg|flip_flop_D:Contador_2|q_not ; Start    ;
; N/A           ; None        ; -3.571 ns ; Clear ; contador:Cont_reg|flip_flop_D:Contador_1|q_not ; Start    ;
+---------------+-------------+-----------+-------+------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Aug 28 06:04:47 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Bomba -c Bomba --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
    Info: Assuming node "Start" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "contador:Cont_reg|flip_flop_D:Contador_5|q_not" as buffer
    Info: Detected ripple clock "Divisor_frequencia:Divisor_de_frequência|D" as buffer
    Info: Detected gated clock "ativa_clock" as buffer
    Info: Detected ripple clock "contador:Cont_reg|flip_flop_D:Contador_1|q_not" as buffer
    Info: Detected ripple clock "contador:Cont_reg|flip_flop_D:Contador_4|q_not" as buffer
    Info: Detected ripple clock "contador:Cont_reg|flip_flop_D:Contador_2|q_not" as buffer
    Info: Detected ripple clock "contador:Cont_reg|flip_flop_D:Contador_3|q_not" as buffer
Info: Clock "Clock" has Internal fmax of 297.44 MHz between source register "Divisor_frequencia:Divisor_de_frequência|count1[9]" and destination register "Divisor_frequencia:Divisor_de_frequência|count2[4]" (period= 3.362 ns)
    Info: + Longest register to register delay is 3.175 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y24_N19; Fanout = 3; REG Node = 'Divisor_frequencia:Divisor_de_frequência|count1[9]'
        Info: 2: + IC(0.752 ns) + CELL(0.378 ns) = 1.130 ns; Loc. = LCCOMB_X15_Y23_N26; Fanout = 2; COMB Node = 'Divisor_frequencia:Divisor_de_frequência|Equal1~0DUPLICATE'
        Info: 3: + IC(0.725 ns) + CELL(0.053 ns) = 1.908 ns; Loc. = LCCOMB_X18_Y24_N28; Fanout = 10; COMB Node = 'Divisor_frequencia:Divisor_de_frequência|count2[9]~0'
        Info: 4: + IC(0.521 ns) + CELL(0.746 ns) = 3.175 ns; Loc. = LCFF_X19_Y23_N9; Fanout = 3; REG Node = 'Divisor_frequencia:Divisor_de_frequência|count2[4]'
        Info: Total cell delay = 1.177 ns ( 37.07 % )
        Info: Total interconnect delay = 1.998 ns ( 62.93 % )
    Info: - Smallest clock skew is -0.003 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.471 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'Clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X19_Y23_N9; Fanout = 3; REG Node = 'Divisor_frequencia:Divisor_de_frequência|count2[4]'
            Info: Total cell delay = 1.472 ns ( 59.57 % )
            Info: Total interconnect delay = 0.999 ns ( 40.43 % )
        Info: - Longest clock path from clock "Clock" to source register is 2.474 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'Clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 40; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X17_Y24_N19; Fanout = 3; REG Node = 'Divisor_frequencia:Divisor_de_frequência|count1[9]'
            Info: Total cell delay = 1.472 ns ( 59.50 % )
            Info: Total interconnect delay = 1.002 ns ( 40.50 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "Start" Internal fmax is restricted to 500.0 MHz between source register "contador:Cont_reg|flip_flop_D:Contador_1|q_not" and destination register "contador:Cont_reg|flip_flop_D:Contador_1|q"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.576 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_1|q_not'
            Info: 2: + IC(0.368 ns) + CELL(0.053 ns) = 0.421 ns; Loc. = LCCOMB_X22_Y23_N26; Fanout = 1; COMB Node = 'contador:Cont_reg|flip_flop_D:Contador_1|q~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.576 ns; Loc. = LCFF_X22_Y23_N27; Fanout = 7; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_1|q'
            Info: Total cell delay = 0.208 ns ( 36.11 % )
            Info: Total interconnect delay = 0.368 ns ( 63.89 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Start" to destination register is 2.576 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'Start'
                Info: 2: + IC(0.884 ns) + CELL(0.053 ns) = 1.746 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'
                Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.576 ns; Loc. = LCFF_X22_Y23_N27; Fanout = 7; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_1|q'
                Info: Total cell delay = 1.480 ns ( 57.45 % )
                Info: Total interconnect delay = 1.096 ns ( 42.55 % )
            Info: - Longest clock path from clock "Start" to source register is 2.576 ns
                Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'Start'
                Info: 2: + IC(0.884 ns) + CELL(0.053 ns) = 1.746 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'
                Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.576 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_1|q_not'
                Info: Total cell delay = 1.480 ns ( 57.45 % )
                Info: Total interconnect delay = 1.096 ns ( 42.55 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "Clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "contador:Cont_reg|flip_flop_D:Contador_2|q_not" and destination pin or register "contador:Cont_reg|flip_flop_D:Contador_2|q" for clock "Clock" (Hold time is 5.228 ns)
    Info: + Largest clock skew is 5.681 ns
        Info: + Longest clock path from clock "Clock" to destination register is 12.040 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'Clock'
            Info: 2: + IC(1.900 ns) + CELL(0.712 ns) = 3.466 ns; Loc. = LCFF_X17_Y24_N25; Fanout = 2; REG Node = 'Divisor_frequencia:Divisor_de_frequência|D'
            Info: 3: + IC(0.803 ns) + CELL(0.228 ns) = 4.497 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'
            Info: 4: + IC(0.212 ns) + CELL(0.712 ns) = 5.421 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_1|q_not'
            Info: 5: + IC(6.001 ns) + CELL(0.618 ns) = 12.040 ns; Loc. = LCFF_X22_Y23_N31; Fanout = 13; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_2|q'
            Info: Total cell delay = 3.124 ns ( 25.95 % )
            Info: Total interconnect delay = 8.916 ns ( 74.05 % )
        Info: - Shortest clock path from clock "Clock" to source register is 6.359 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'Clock'
            Info: 2: + IC(1.900 ns) + CELL(0.712 ns) = 3.466 ns; Loc. = LCFF_X17_Y24_N25; Fanout = 2; REG Node = 'Divisor_frequencia:Divisor_de_frequência|D'
            Info: 3: + IC(0.803 ns) + CELL(0.228 ns) = 4.497 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'
            Info: 4: + IC(0.212 ns) + CELL(0.712 ns) = 5.421 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_1|q_not'
            Info: 5: + IC(0.320 ns) + CELL(0.618 ns) = 6.359 ns; Loc. = LCFF_X21_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_2|q_not'
            Info: Total cell delay = 3.124 ns ( 49.13 % )
            Info: Total interconnect delay = 3.235 ns ( 50.87 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.508 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_2|q_not'
        Info: 2: + IC(0.300 ns) + CELL(0.053 ns) = 0.353 ns; Loc. = LCCOMB_X22_Y23_N30; Fanout = 1; COMB Node = 'contador:Cont_reg|flip_flop_D:Contador_2|q~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.508 ns; Loc. = LCFF_X22_Y23_N31; Fanout = 13; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_2|q'
        Info: Total cell delay = 0.208 ns ( 40.94 % )
        Info: Total interconnect delay = 0.300 ns ( 59.06 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "Start" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "contador:Cont_reg|flip_flop_D:Contador_2|q_not" and destination pin or register "contador:Cont_reg|flip_flop_D:Contador_2|q" for clock "Start" (Hold time is 5.228 ns)
    Info: + Largest clock skew is 5.681 ns
        Info: + Longest clock path from clock "Start" to destination register is 9.289 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'Start'
            Info: 2: + IC(0.884 ns) + CELL(0.053 ns) = 1.746 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'
            Info: 3: + IC(0.212 ns) + CELL(0.712 ns) = 2.670 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_1|q_not'
            Info: 4: + IC(6.001 ns) + CELL(0.618 ns) = 9.289 ns; Loc. = LCFF_X22_Y23_N31; Fanout = 13; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_2|q'
            Info: Total cell delay = 2.192 ns ( 23.60 % )
            Info: Total interconnect delay = 7.097 ns ( 76.40 % )
        Info: - Shortest clock path from clock "Start" to source register is 3.608 ns
            Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'Start'
            Info: 2: + IC(0.884 ns) + CELL(0.053 ns) = 1.746 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'
            Info: 3: + IC(0.212 ns) + CELL(0.712 ns) = 2.670 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_1|q_not'
            Info: 4: + IC(0.320 ns) + CELL(0.618 ns) = 3.608 ns; Loc. = LCFF_X21_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_2|q_not'
            Info: Total cell delay = 2.192 ns ( 60.75 % )
            Info: Total interconnect delay = 1.416 ns ( 39.25 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.508 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_2|q_not'
        Info: 2: + IC(0.300 ns) + CELL(0.053 ns) = 0.353 ns; Loc. = LCCOMB_X22_Y23_N30; Fanout = 1; COMB Node = 'contador:Cont_reg|flip_flop_D:Contador_2|q~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.508 ns; Loc. = LCFF_X22_Y23_N31; Fanout = 13; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_2|q'
        Info: Total cell delay = 0.208 ns ( 40.94 % )
        Info: Total interconnect delay = 0.300 ns ( 59.06 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "contador:Cont_reg|flip_flop_D:Contador_1|q_not" (data pin = "Clear", clock pin = "Start") is 3.810 ns
    Info: + Longest pin to register delay is 6.296 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 7; PIN Node = 'Clear'
        Info: 2: + IC(4.686 ns) + CELL(0.746 ns) = 6.296 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_1|q_not'
        Info: Total cell delay = 1.610 ns ( 25.57 % )
        Info: Total interconnect delay = 4.686 ns ( 74.43 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "Start" to destination register is 2.576 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; CLK Node = 'Start'
        Info: 2: + IC(0.884 ns) + CELL(0.053 ns) = 1.746 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'
        Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.576 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_1|q_not'
        Info: Total cell delay = 1.480 ns ( 57.45 % )
        Info: Total interconnect delay = 1.096 ns ( 42.55 % )
Info: tco from clock "Clock" to destination pin "saida_display[5]" through register "contador:Cont_reg|flip_flop_D:Contador_6|q" is 18.993 ns
    Info: + Longest clock path from clock "Clock" to source register is 12.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'Clock'
        Info: 2: + IC(1.900 ns) + CELL(0.712 ns) = 3.466 ns; Loc. = LCFF_X17_Y24_N25; Fanout = 2; REG Node = 'Divisor_frequencia:Divisor_de_frequência|D'
        Info: 3: + IC(0.803 ns) + CELL(0.228 ns) = 4.497 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'
        Info: 4: + IC(0.212 ns) + CELL(0.712 ns) = 5.421 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_1|q_not'
        Info: 5: + IC(0.320 ns) + CELL(0.712 ns) = 6.453 ns; Loc. = LCFF_X21_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_2|q_not'
        Info: 6: + IC(0.225 ns) + CELL(0.712 ns) = 7.390 ns; Loc. = LCFF_X21_Y23_N17; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_3|q_not'
        Info: 7: + IC(0.567 ns) + CELL(0.712 ns) = 8.669 ns; Loc. = LCFF_X22_Y19_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_4|q_not'
        Info: 8: + IC(0.320 ns) + CELL(0.712 ns) = 9.701 ns; Loc. = LCFF_X21_Y19_N5; Fanout = 3; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_5|q_not'
        Info: 9: + IC(1.697 ns) + CELL(0.000 ns) = 11.398 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'contador:Cont_reg|flip_flop_D:Contador_5|q_not~clkctrl'
        Info: 10: + IC(0.674 ns) + CELL(0.618 ns) = 12.690 ns; Loc. = LCFF_X22_Y18_N19; Fanout = 15; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_6|q'
        Info: Total cell delay = 5.972 ns ( 47.06 % )
        Info: Total interconnect delay = 6.718 ns ( 52.94 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.209 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y18_N19; Fanout = 15; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_6|q'
        Info: 2: + IC(1.207 ns) + CELL(0.357 ns) = 1.564 ns; Loc. = LCCOMB_X21_Y23_N2; Fanout = 1; COMB Node = 'sete_seg_bomba:Display|Mux8~1'
        Info: 3: + IC(0.300 ns) + CELL(0.053 ns) = 1.917 ns; Loc. = LCCOMB_X22_Y23_N16; Fanout = 1; COMB Node = 'sete_seg_bomba:Display|Mux8~0'
        Info: 4: + IC(2.294 ns) + CELL(1.998 ns) = 6.209 ns; Loc. = PIN_AA13; Fanout = 0; PIN Node = 'saida_display[5]'
        Info: Total cell delay = 2.408 ns ( 38.78 % )
        Info: Total interconnect delay = 3.801 ns ( 61.22 % )
Info: Longest tpd from source pin "codigo_desarme[0]" to destination pin "saida_display[13]" is 11.159 ns
    Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'codigo_desarme[0]'
    Info: 2: + IC(4.595 ns) + CELL(0.228 ns) = 5.622 ns; Loc. = LCCOMB_X22_Y23_N8; Fanout = 13; COMB Node = 'Mux13~0'
    Info: 3: + IC(0.626 ns) + CELL(0.378 ns) = 6.626 ns; Loc. = LCCOMB_X21_Y23_N24; Fanout = 2; COMB Node = 'sete_seg_bomba:Display|Mux3~0'
    Info: 4: + IC(2.551 ns) + CELL(1.982 ns) = 11.159 ns; Loc. = PIN_AA7; Fanout = 0; PIN Node = 'saida_display[13]'
    Info: Total cell delay = 3.387 ns ( 30.35 % )
    Info: Total interconnect delay = 7.772 ns ( 69.65 % )
Info: th for register "contador:Cont_reg|flip_flop_D:Contador_6|q_not" (data pin = "Clear", clock pin = "Clock") is 7.062 ns
    Info: + Longest clock path from clock "Clock" to destination register is 12.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'Clock'
        Info: 2: + IC(1.900 ns) + CELL(0.712 ns) = 3.466 ns; Loc. = LCFF_X17_Y24_N25; Fanout = 2; REG Node = 'Divisor_frequencia:Divisor_de_frequência|D'
        Info: 3: + IC(0.803 ns) + CELL(0.228 ns) = 4.497 ns; Loc. = LCCOMB_X22_Y23_N24; Fanout = 2; COMB Node = 'ativa_clock'
        Info: 4: + IC(0.212 ns) + CELL(0.712 ns) = 5.421 ns; Loc. = LCFF_X22_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_1|q_not'
        Info: 5: + IC(0.320 ns) + CELL(0.712 ns) = 6.453 ns; Loc. = LCFF_X21_Y23_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_2|q_not'
        Info: 6: + IC(0.225 ns) + CELL(0.712 ns) = 7.390 ns; Loc. = LCFF_X21_Y23_N17; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_3|q_not'
        Info: 7: + IC(0.567 ns) + CELL(0.712 ns) = 8.669 ns; Loc. = LCFF_X22_Y19_N29; Fanout = 4; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_4|q_not'
        Info: 8: + IC(0.320 ns) + CELL(0.712 ns) = 9.701 ns; Loc. = LCFF_X21_Y19_N5; Fanout = 3; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_5|q_not'
        Info: 9: + IC(1.697 ns) + CELL(0.000 ns) = 11.398 ns; Loc. = CLKCTRL_G9; Fanout = 2; COMB Node = 'contador:Cont_reg|flip_flop_D:Contador_5|q_not~clkctrl'
        Info: 10: + IC(0.674 ns) + CELL(0.618 ns) = 12.690 ns; Loc. = LCFF_X22_Y18_N17; Fanout = 2; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_6|q_not'
        Info: Total cell delay = 5.972 ns ( 47.06 % )
        Info: Total interconnect delay = 6.718 ns ( 52.94 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.777 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 7; PIN Node = 'Clear'
        Info: 2: + IC(4.167 ns) + CELL(0.746 ns) = 5.777 ns; Loc. = LCFF_X22_Y18_N17; Fanout = 2; REG Node = 'contador:Cont_reg|flip_flop_D:Contador_6|q_not'
        Info: Total cell delay = 1.610 ns ( 27.87 % )
        Info: Total interconnect delay = 4.167 ns ( 72.13 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Wed Aug 28 06:04:48 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


