
*** Running vivado
    with args -log design_main_project_xup_dff_en_reset_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_main_project_xup_dff_en_reset_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_main_project_xup_dff_en_reset_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_main_project_xup_dff_en_reset_0_0, cache-ID = cc5ca5f6f8121fc9.
INFO: [Common 17-206] Exiting Vivado at Sat Dec 28 16:33:41 2019...
