$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # a $end
  $var wire 1 $ b $end
  $var wire 1 % f $end
  $scope module top $end
   $var wire 1 # a $end
   $var wire 1 $ b $end
   $var wire 1 % f $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
1#
0$
1%
#2
1$
0%
#3
#4
0#
0$
#5
1#
1$
#6
0#
1%
#7
#8
1#
0$
#9
0#
0%
#10
#11
1#
1%
#12
1$
0%
#13
0#
0$
#14
1$
1%
#15
1#
0%
#16
0$
1%
#17
0#
0%
#18
1#
1$
#19
0$
1%
