####Verilog Compiler Directvies
`define name value
	Like define in C.
`include 'filename'
	Like include in C.
`ifdef name
	Check if name is defined.
`ifndef name
	Check if name is not defined.
`undef
	Undefine a name.

Note: I will comeback here soon...

#Implementation
	define.v
	include.v
	ifdef.v

####Verilog Macros
	Define functions by macros. 

##Implementation
	definefunc.v
