Format in mulyiple blocks so that I can manually copy Verilog blocks and wrap them with ``` myself.