{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 10:57:37 2011 " "Info: Processing started: Tue Nov 08 10:57:37 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_7 -c lab_7 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab_7 -c lab_7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic (2).vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file logic (2).vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic-Structure " "Info: Found design unit 1: logic-Structure" {  } { { "logic (2).vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/logic (2).vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 logic " "Info: Found entity 1: logic" {  } { { "logic (2).vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/logic (2).vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-LogicFunc " "Info: Found design unit 1: fulladd-LogicFunc" {  } { { "fulladd.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/fulladd.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Info: Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/fulladd.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-Structure " "Info: Found design unit 1: adder-Structure" {  } { { "adder.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/adder.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub (1).vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addsub (1).vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-Structure " "Info: Found design unit 1: addsub-Structure" {  } { { "addsub (1).vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/addsub (1).vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Info: Found entity 1: addsub" {  } { { "addsub (1).vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/addsub (1).vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegment-Behavior " "Info: Found design unit 1: sevensegment-Behavior" {  } { { "sevensegment.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/sevensegment.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Info: Found entity 1: sevensegment" {  } { { "sevensegment.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/sevensegment.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavior " "Info: Found design unit 1: FSM-Behavior" {  } { { "FSM.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/FSM.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/FSM.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_7-Behavior " "Info: Found design unit 1: lab_7-Behavior" {  } { { "lab7.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/lab7.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lab_7 " "Info: Found entity 1: lab_7" {  } { { "lab7.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/lab7.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterclock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file masterclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masterclock-Behavior " "Info: Found design unit 1: masterclock-Behavior" {  } { { "masterclock.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/masterclock.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 masterclock " "Info: Found entity 1: masterclock" {  } { { "masterclock.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/masterclock.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file synch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synch-Behavior " "Info: Found design unit 1: synch-Behavior" {  } { { "synch.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/synch.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 synch " "Info: Found entity 1: synch" {  } { { "synch.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/synch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_7 " "Info: Elaborating entity \"lab_7\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datareadysyncsig lab7.vhd(25) " "Warning (10036): Verilog HDL or VHDL warning at lab7.vhd(25): object \"datareadysyncsig\" assigned a value but never read" {  } { { "lab7.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/lab7.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "drrisesig lab7.vhd(25) " "Warning (10036): Verilog HDL or VHDL warning at lab7.vhd(25): object \"drrisesig\" assigned a value but never read" {  } { { "lab7.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/lab7.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:SEVSEGMENTarith " "Info: Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:SEVSEGMENTarith\"" {  } { { "lab7.vhd" "SEVSEGMENTarith" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/lab7.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:ALU " "Info: Elaborating entity \"FSM\" for hierarchy \"FSM:ALU\"" {  } { { "lab7.vhd" "ALU" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/lab7.vhd" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub FSM:ALU\|addsub:AddSubA " "Info: Elaborating entity \"addsub\" for hierarchy \"FSM:ALU\|addsub:AddSubA\"" {  } { { "FSM.vhd" "AddSubA" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/FSM.vhd" 213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder FSM:ALU\|addsub:AddSubA\|adder:stage0 " "Info: Elaborating entity \"adder\" for hierarchy \"FSM:ALU\|addsub:AddSubA\|adder:stage0\"" {  } { { "addsub (1).vhd" "stage0" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/addsub (1).vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd FSM:ALU\|addsub:AddSubA\|adder:stage0\|fulladd:stage0 " "Info: Elaborating entity \"fulladd\" for hierarchy \"FSM:ALU\|addsub:AddSubA\|adder:stage0\|fulladd:stage0\"" {  } { { "adder.vhd" "stage0" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/adder.vhd" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic FSM:ALU\|logic:logicA " "Info: Elaborating entity \"logic\" for hierarchy \"FSM:ALU\|logic:logicA\"" {  } { { "FSM.vhd" "logicA" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/FSM.vhd" 214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempBOOL logic (2).vhd(16) " "Warning (10631): VHDL Process Statement warning at logic (2).vhd(16): inferring latch(es) for signal or variable \"tempBOOL\", which holds its previous value in one or more paths through the process" {  } { { "logic (2).vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/logic (2).vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBOOL\[0\] logic (2).vhd(16) " "Info (10041): Inferred latch for \"tempBOOL\[0\]\" at logic (2).vhd(16)" {  } { { "logic (2).vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/logic (2).vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBOOL\[1\] logic (2).vhd(16) " "Info (10041): Inferred latch for \"tempBOOL\[1\]\" at logic (2).vhd(16)" {  } { { "logic (2).vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/logic (2).vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBOOL\[2\] logic (2).vhd(16) " "Info (10041): Inferred latch for \"tempBOOL\[2\]\" at logic (2).vhd(16)" {  } { { "logic (2).vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/logic (2).vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synch synch:datasynch " "Info: Elaborating entity \"synch\" for hierarchy \"synch:datasynch\"" {  } { { "lab7.vhd" "datasynch" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/lab7.vhd" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MainMem memory " "Error: Node instance \"MainMem\" instantiates undefined entity \"memory\"" {  } { { "lab7.vhd" "MainMem" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 7/lab7.vhd" 66 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Error: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 08 10:57:38 2011 " "Error: Processing ended: Tue Nov 08 10:57:38 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
