<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="rgb2grey" solutionName="solution1" date="2023-07-18T12:19:46.212+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_17') on port 'src_V_data_V' and axis read operation ('empty') on port 'src_V_data_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="rgb2grey" solutionName="solution1" date="2023-07-18T12:19:45.801+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2' (loop 'VITIS_LOOP_17_1_VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_16') on port 'src_V_data_V' and axis read operation ('empty') on port 'src_V_data_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html" projectName="rgb2grey" solutionName="solution1" date="2023-07-18T12:19:45.794+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:20]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.rgb2gray_top_mul_8ns_9ns_16_1_1(...&#xA;Compiling module xil_defaultlib.rgb2gray_top_mac_muladd_8ns_7ns_...&#xA;Compiling module xil_defaultlib.rgb2gray_top_mac_muladd_8ns_5ns_...&#xA;Compiling module xil_defaultlib.rgb2gray_top_flow_control_loop_p...&#xA;Compiling module xil_defaultlib.rgb2gray_top_rgb2gray_top_Pipeli...&#xA;Compiling module xil_defaultlib.rgb2gray_top_CTRL_s_axi&#xA;Compiling module xil_defaultlib.rgb2gray_top_mul_32ns_32ns_64_1_...&#xA;Compiling module xil_defaultlib.rgb2gray_top_regslice_both(DataW...&#xA;Compiling module xil_defaultlib.rgb2gray_top&#xA;Compiling module xil_defaultlib.fifo(DEPTH=196608)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=196608,WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_src&#xA;Compiling module xil_defaultlib.fifo(DEPTH=65536)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=65536,WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_dst&#xA;Compiling module xil_defaultlib.AESL_axi_slave_CTRL&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_rgb2gray_top_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot rgb2gray_top&#xA;&#xA;&#xA;****** xsim v2022.2 (64-bit)&#xA;  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;start_gui&#xA;" projectName="rgb2grey" solutionName="solution1" date="2023-07-18T16:23:21.332+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="rgb2grey" solutionName="solution1" date="2023-07-18T15:56:37.424+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:20]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.rgb2gray_top_mul_8ns_9ns_16_1_1(...&#xA;Compiling module xil_defaultlib.rgb2gray_top_mac_muladd_8ns_7ns_...&#xA;Compiling module xil_defaultlib.rgb2gray_top_mac_muladd_8ns_5ns_...&#xA;Compiling module xil_defaultlib.rgb2gray_top_flow_control_loop_p...&#xA;Compiling module xil_defaultlib.rgb2gray_top_rgb2gray_top_Pipeli...&#xA;Compiling module xil_defaultlib.rgb2gray_top_CTRL_s_axi&#xA;Compiling module xil_defaultlib.rgb2gray_top_mul_32ns_32ns_64_1_...&#xA;Compiling module xil_defaultlib.rgb2gray_top_regslice_both(DataW...&#xA;Compiling module xil_defaultlib.rgb2gray_top&#xA;Compiling module xil_defaultlib.fifo(DEPTH=196608)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=196608,WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_src&#xA;Compiling module xil_defaultlib.fifo(DEPTH=65536)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=65536,WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_dst&#xA;Compiling module xil_defaultlib.AESL_axi_slave_CTRL&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_rgb2gray_top_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot rgb2gray_top&#xA;&#xA;&#xA;****** xsim v2022.2 (64-bit)&#xA;  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;start_gui&#xA;" projectName="rgb2grey" solutionName="solution1" date="2023-07-18T15:39:33.352+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="rgb2grey" solutionName="solution1" date="2023-07-18T15:30:16.485+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:20]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.rgb2gray_top_mul_8ns_9ns_16_1_1(...&#xA;Compiling module xil_defaultlib.rgb2gray_top_mac_muladd_8ns_7ns_...&#xA;Compiling module xil_defaultlib.rgb2gray_top_mac_muladd_8ns_5ns_...&#xA;Compiling module xil_defaultlib.rgb2gray_top_flow_control_loop_p...&#xA;Compiling module xil_defaultlib.rgb2gray_top_rgb2gray_top_Pipeli...&#xA;Compiling module xil_defaultlib.rgb2gray_top_CTRL_s_axi&#xA;Compiling module xil_defaultlib.rgb2gray_top_mul_32ns_32ns_64_1_...&#xA;Compiling module xil_defaultlib.rgb2gray_top_regslice_both(DataW...&#xA;Compiling module xil_defaultlib.rgb2gray_top&#xA;Compiling module xil_defaultlib.fifo(DEPTH=196608)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=196608,WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_src&#xA;Compiling module xil_defaultlib.fifo(DEPTH=65536)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=65536,WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_dst&#xA;Compiling module xil_defaultlib.AESL_axi_slave_CTRL&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_rgb2gray_top_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot rgb2gray_top&#xA;&#xA;&#xA;****** xsim v2022.2 (64-bit)&#xA;  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;start_gui&#xA;" projectName="rgb2grey" solutionName="solution1" date="2023-07-18T12:31:45.218+0800" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="rgb2grey" solutionName="solution1" date="2023-07-18T12:20:28.337+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2857.953 ; gain = 510.887 ; free physical = 2880 ; free virtual = 10591" projectName="rgb2grey" solutionName="solution1" date="2023-07-18T13:36:18.861+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1906 ; free virtual = 9608&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1899.877; parent = 1686.005; children = 214.487&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1778 ; free virtual = 9488&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1965.480; parent = 1751.731; children = 214.487&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1785 ; free virtual = 9487&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1965.617; parent = 1751.899; children = 214.487&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1784 ; free virtual = 9486&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.086; parent = 1752.368; children = 214.487&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1786 ; free virtual = 9488&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.219; parent = 1752.501; children = 214.487&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1786 ; free virtual = 9488&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.219; parent = 1752.501; children = 214.487&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1787 ; free virtual = 9489&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.234; parent = 1752.517; children = 214.487&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1787 ; free virtual = 9489&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.250; parent = 1752.532; children = 214.487&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1786 ; free virtual = 9488&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.250; parent = 1752.532; children = 214.487&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1786 ; free virtual = 9488&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.266; parent = 1752.548; children = 214.487&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+--------------+------+&#xA;|      |Cell          |Count |&#xA;+------+--------------+------+&#xA;|1     |bd_0_hls_inst |     1|&#xA;+------+--------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1779 ; free virtual = 9488&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.281; parent = 1752.563; children = 214.487&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2616.113 ; gain = 459.516 ; free physical = 1839 ; free virtual = 9540&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1837 ; free virtual = 9541" projectName="rgb2grey" solutionName="solution1" date="2023-07-18T13:36:01.656+0800" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;[Tue Jul 18 13:34:36 2023] Launched bd_0_hls_inst_0_synth_1...&#xA;Run output will be captured here: /root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xA;[Tue Jul 18 13:34:36 2023] Launched synth_1...&#xA;Run output will be captured here: /root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/synth_1/runme.log&#xA;[Tue Jul 18 13:34:36 2023] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xA;&#xA;&#xA;****** Vivado v2022.2 (64-bit)&#xA;  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bd_0_wrapper.tcl -notrace" projectName="rgb2grey" solutionName="solution1" date="2023-07-18T13:35:36.649+0800" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xA;#   reset_run [get_runs $run]&#xA;# }&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xA;# hls_vivado_reports_setup $report_options&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2023-07-18 13:34:36 CST&#xA;# if { $has_synth || $has_impl } {&#xA;#   # synth properties setting&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xA;#   if { ![llength $ip_inst] } {&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xA;#   }&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xA;#   if { ![llength $synth_run] } {&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_design_args] } {&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_props] } {&#xA;#     set_property -dict $synth_props $synth_run&#xA;#   }&#xA;# &#xA;#   # launch run synth&#xA;#   launch_runs synth_1&#xA;#   wait_on_run synth_1&#xA;#   # synth reports&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xA;#     file mkdir [file dirname $synth_dcp]&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xA;#     file copy -force $run_dcp $synth_dcp&#xA;#   }&#xA;# }" projectName="rgb2grey" solutionName="solution1" date="2023-07-18T13:34:36.357+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
