module CPU(input logic clk);
	

endmodule;
