
/* SPDX-License-Identifier: MIT */
/* Auto-generated by intel-ethernet-regs/tools/reggen.py (reggen.py 0.1.0) */
/* Source YAML: i219.yaml @ cb1ae2f; Repo: 0388315 */
#pragma once
#ifdef __cplusplus
extern "C" {
#endif

#ifndef INTEL_I219_REGS_H
#define INTEL_I219_REGS_H

/* Block MAC_CTRL base: 0x00000 */
/* Device Control */
#define I219_CTRL	0x00000
/* Device Status */
#define I219_STATUS	0x00008
/* Extended Device Control */
#define I219_CTRL_EXT	0x00018

/* Block MDIO base: 0x00020 */
/* MDI Control */
/* access=rw */
#define I219_MDIC	0x00020
#define I219_MDIC_DATA_SHIFT	0
#define I219_MDIC_DATA_MASK	(((1ULL<<16)-1ULL) << I219_MDIC_DATA_SHIFT)
#define I219_MDIC_REG_SHIFT	16
#define I219_MDIC_REG_MASK	(((1ULL<<5)-1ULL) << I219_MDIC_REG_SHIFT)
#define I219_MDIC_PHY_SHIFT	21
#define I219_MDIC_PHY_MASK	(((1ULL<<5)-1ULL) << I219_MDIC_PHY_SHIFT)
#define I219_MDIC_OP_SHIFT	26
#define I219_MDIC_OP_MASK	(((1ULL<<2)-1ULL) << I219_MDIC_OP_SHIFT)
#define I219_MDIC_R_SHIFT	28
#define I219_MDIC_R_MASK	(((1ULL<<1)-1ULL) << I219_MDIC_R_SHIFT)
#define I219_MDIC_I_SHIFT	29
#define I219_MDIC_I_MASK	(((1ULL<<1)-1ULL) << I219_MDIC_I_SHIFT)
#define I219_MDIC_E_SHIFT	30
#define I219_MDIC_E_MASK	(((1ULL<<1)-1ULL) << I219_MDIC_E_SHIFT)
static inline unsigned long long I219_MDIC_GET(unsigned long long v, unsigned long long mask, unsigned shift) { return (v & mask) >> shift; }
static inline unsigned long long I219_MDIC_SET(unsigned long long v, unsigned long long mask, unsigned shift, unsigned long long val) { return (v & ~mask) | ((val << shift) & mask); }

/* Block INTERRUPTS base: 0x000C0 */
/* Interrupt Cause Read */
/* access=rc/w1c */
#define I219_ICR	0x000C0
#define I219_ICR_TXDW_SHIFT	0
#define I219_ICR_TXDW_MASK	(((1ULL<<1)-1ULL) << I219_ICR_TXDW_SHIFT)
#define I219_ICR_TXQE_SHIFT	1
#define I219_ICR_TXQE_MASK	(((1ULL<<1)-1ULL) << I219_ICR_TXQE_SHIFT)
#define I219_ICR_LSC_SHIFT	2
#define I219_ICR_LSC_MASK	(((1ULL<<1)-1ULL) << I219_ICR_LSC_SHIFT)
#define I219_ICR_RXDMT0_SHIFT	4
#define I219_ICR_RXDMT0_MASK	(((1ULL<<1)-1ULL) << I219_ICR_RXDMT0_SHIFT)
#define I219_ICR_RXO_SHIFT	6
#define I219_ICR_RXO_MASK	(((1ULL<<1)-1ULL) << I219_ICR_RXO_SHIFT)
#define I219_ICR_RXT0_SHIFT	7
#define I219_ICR_RXT0_MASK	(((1ULL<<1)-1ULL) << I219_ICR_RXT0_SHIFT)
static inline unsigned long long I219_ICR_GET(unsigned long long v, unsigned long long mask, unsigned shift) { return (v & mask) >> shift; }
static inline unsigned long long I219_ICR_SET(unsigned long long v, unsigned long long mask, unsigned shift, unsigned long long val) { return (v & ~mask) | ((val << shift) & mask); }
/* Interrupt Cause Set */
/* access=wo */
#define I219_ICS	0x000C8
/* Interrupt Mask Set/Read */
/* access=rw */
#define I219_IMS	0x000D0
#define I219_IMS_TXDW_SHIFT	0
#define I219_IMS_TXDW_MASK	(((1ULL<<1)-1ULL) << I219_IMS_TXDW_SHIFT)
#define I219_IMS_TXQE_SHIFT	1
#define I219_IMS_TXQE_MASK	(((1ULL<<1)-1ULL) << I219_IMS_TXQE_SHIFT)
#define I219_IMS_LSC_SHIFT	2
#define I219_IMS_LSC_MASK	(((1ULL<<1)-1ULL) << I219_IMS_LSC_SHIFT)
#define I219_IMS_RXDMT0_SHIFT	4
#define I219_IMS_RXDMT0_MASK	(((1ULL<<1)-1ULL) << I219_IMS_RXDMT0_SHIFT)
#define I219_IMS_RXO_SHIFT	6
#define I219_IMS_RXO_MASK	(((1ULL<<1)-1ULL) << I219_IMS_RXO_SHIFT)
#define I219_IMS_RXT0_SHIFT	7
#define I219_IMS_RXT0_MASK	(((1ULL<<1)-1ULL) << I219_IMS_RXT0_SHIFT)
static inline unsigned long long I219_IMS_GET(unsigned long long v, unsigned long long mask, unsigned shift) { return (v & mask) >> shift; }
static inline unsigned long long I219_IMS_SET(unsigned long long v, unsigned long long mask, unsigned shift, unsigned long long val) { return (v & ~mask) | ((val << shift) & mask); }
/* Interrupt Mask Clear */
/* access=wo */
#define I219_IMC	0x000D8

/* Block EITR base: 0x01680 */
/* Interrupt Throttle for vector 0 */
#define I219_EITR0	0x01680
/* Interrupt Throttle for vector 1 */
#define I219_EITR1	0x01684
/* Interrupt Throttle for vector 2 */
#define I219_EITR2	0x01688
/* Interrupt Throttle for vector 3 */
#define I219_EITR3	0x0168C

/* Block MAC_ADDRESS base: 0x05400 */
/* Receive Address Low [0] */
#define I219_RAL0	0x05400
/* Receive Address High [0] */
#define I219_RAH0	0x05404

/* Block VFTA base: 0x05600 */
/* VLAN Filter Table Array [0] */
#define I219_VFTA0	0x05600

/* Block LED base: 0x00E00 */
/* LED Control */
#define I219_LEDCTL	0x00E00

/* Block WAKE base: 0x05800 */
/* Wake Up Control */
#define I219_WUC	0x05804
/* Wake Up Status */
#define I219_WUS	0x05810

#endif /* INTEL_I219_REGS_H */

#ifdef __cplusplus
}
#endif
