*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Fri Feb 21 17:48:33 EET 2020
         ppid/pid : 3921/3931
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/Desktop/oasys_rtl_qs_ekit
         logfile  : /home/vlsi/Desktop/oasys_rtl_qs_ekit/output/logs/synth.log_21_feb.log
         tmpdir   : /tmp/oasys.3921/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/1_read_design.tcl
> source scripts/init_design.tcl
> config_shell -echo true
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}
> source /home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/demo_chip_design_files.tcl

-----------------------------

Done setting design variables

-----------------------------

> source /home/vlsi/Desktop/oasys_rtl_qs_ekit/scripts/read_tech_libs.tcl
> read_library {/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/0p85/NangateOpenCellLibrary_45nm_HVT_worst_low_0p85V_conditional_nldm.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/0p95/NangateOpenCellLibrary_45nm_HVT_worst_low_conditional_nldm.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/LowPowerOpenCellLibrary_worst_low_ccs_0.85v.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/NangateOpenCellLibrary_worst_low_ccs_0.85v.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/LowPowerOpenCellLibrary_low_temp_ccs.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/NangateOpenCellLibrary_low_temp_ccs.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/LowPowerOpenCellLibrary_worst_low_ccs.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/LowPowerOpenCellLibrary_worst_low_ccs.lib.bak /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/IO.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/PLL.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/IO.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/PLL.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/IO.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/0p85/NangateOpenCellLibrary_45nm_SVT_slow_0p85V_conditional_nldm.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/0p95/NangateOpenCellLibrary_45nm_SVT_worst_low_conditional_nldm.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/0p85/NangateOpenCellLibrary_45nm_LVT_slow_0p85V_conditional_nldm.lib /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/0p95/NangateOpenCellLibrary_45nm_LVT_worst_low_conditional_nldm.lib}
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/0p85/NangateOpenCellLibrary_45nm_HVT_worst_low_0p85V_conditional_nldm.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2_HVT/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1_HVT/D->Q'  [NL-120]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/0p95/NangateOpenCellLibrary_45nm_HVT_worst_low_conditional_nldm.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    found transparent arc 'DLH_X1_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2_HVT/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2_HVT/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1_HVT/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1_HVT/D->Q'  [NL-120]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/LowPowerOpenCellLibrary_worst_low_ccs_0.85v.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: extra power/ground pins for standard cell 'AON_BUF_X1' are ignored  [PF-267]
warning: extra power/ground pins for standard cell 'AON_BUF_X2' are ignored  [PF-267]
warning: extra power/ground pins for standard cell 'AON_BUF_X4' are ignored  [PF-267]
warning: extra power/ground pins for standard cell 'AON_INV_X1' are ignored  [PF-267]
warning: extra power/ground pins for standard cell 'AON_INV_X2' are ignored  [PF-267]
warning: extra power/ground pins for standard cell 'AON_INV_X4' are ignored  [PF-267]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/NangateOpenCellLibrary_worst_low_ccs_0.85v.lib...
Finished reading. Elapsed time= 1 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/LowPowerOpenCellLibrary_low_temp_ccs.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: library 'LowPowerOpenCellLibrary' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: lu_table_template 'Ccs_rx_cap_7' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'Hidden_power_7' previously loaded - ignored  [LIB-207]
warning: power_lut_template 'Power_7_7' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'Timing_7_7' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'Tristate_disable_7' previously loaded - ignored  [LIB-111]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X1' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X1' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X2' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X2' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X4' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X4' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X1' are ignored  [PF-267]
warning: cell with name 'AON_INV_X1' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X2' are ignored  [PF-267]
warning: cell with name 'AON_INV_X2' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X4' are ignored  [PF-267]
warning: cell with name 'AON_INV_X4' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:HEADER_OE_X1' are ignored  [PF-267]
warning: cell with name 'HEADER_OE_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_OE_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_OE_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0_X1' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/NangateOpenCellLibrary_low_temp_ccs.lib...
Finished reading. Elapsed time= 1 seconds
-------> Message [LIB-106] suppressed 20 times
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: library 'NangateOpenCellLibrary' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: lu_table_template 'Ccs_rx_cap_7' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'Hidden_power_7' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'Hold_3_3' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'Power_7_7' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'Pulse_width_3' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'Recovery_3_3' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'Removal_3_3' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'Setup_3_3' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'Timing_7_7' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'Tristate_disable_7' previously loaded - ignored  [LIB-111]
warning: cell with name 'AND2_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'AND2_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'AND2_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'AND3_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'AND3_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'AND3_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'AND4_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'AND4_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'AND4_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ANTENNA_X1' already exists in the database - ignored  [LIB-106]
-------> Message [LIB-106] suppressed 124 times
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/LowPowerOpenCellLibrary_worst_low_ccs.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: library 'LowPowerOpenCellLibrary' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: operating_condition 'worst_low'previously loaded - ignored  [LIB-113]
warning: lu_table_template 'Ccs_rx_cap_7' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'Hidden_power_7' previously loaded - ignored  [LIB-207]
warning: power_lut_template 'Power_7_7' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'Timing_7_7' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'Tristate_disable_7' previously loaded - ignored  [LIB-111]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X1' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X1' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X2' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X2' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X4' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X4' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X1' are ignored  [PF-267]
warning: cell with name 'AON_INV_X1' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X2' are ignored  [PF-267]
warning: cell with name 'AON_INV_X2' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X4' are ignored  [PF-267]
warning: cell with name 'AON_INV_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_OE_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_OE_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_OE_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X4' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/LowPowerOpenCellLibrary_worst_low_ccs.lib.bak...
Finished reading. Elapsed time= 0 seconds
-------> Message [LIB-106] suppressed 21 times
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: library 'LowPowerOpenCellLibrary' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: operating_condition 'worst_low'previously loaded - ignored  [LIB-113]
warning: lu_table_template 'Ccs_rx_cap_7' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'Hidden_power_7' previously loaded - ignored  [LIB-207]
warning: power_lut_template 'Power_7_7' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'Timing_7_7' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'Tristate_disable_7' previously loaded - ignored  [LIB-111]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X1' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X1' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X2' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X2' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_BUF_X4' are ignored  [PF-267]
warning: cell with name 'AON_BUF_X4' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X1' are ignored  [PF-267]
warning: cell with name 'AON_INV_X1' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X2' are ignored  [PF-267]
warning: cell with name 'AON_INV_X2' already exists in the database - ignored  [LIB-106]
warning: extra power/ground pins for standard cell 'LowPowerOpenCellLibrary:AON_INV_X4' are ignored  [PF-267]
warning: cell with name 'AON_INV_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_OE_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_OE_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_OE_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'HEADER_X4' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X1' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X2' already exists in the database - ignored  [LIB-106]
warning: cell with name 'ISO_FENCE0N_X4' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/IO.lib...
Finished reading. Elapsed time= 0 seconds
-------> Message [LIB-106] suppressed 21 times
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/PLL.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/PLL.lib:51, The is_pll_cell attribute is not allowed in the cell group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/PLL.lib:68, The is_pll_output_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/PLL.lib:104, The is_pll_reference_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/PLL.lib:111, The is_pll_feedback_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[9]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[9]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[8]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[8]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[7]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[7]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[6]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[6]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[5]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[5]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[4]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[4]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[3]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[3]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[2]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[2]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[1]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[1]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[0]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[0]' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:357), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:362))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:357), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:362), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:367))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:363))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:368))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:374), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:384))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:374), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:384), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:394))  [LIB-130]
warning: encountered multiple or conflict 'rise_power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:385))  [LIB-209]
warning: encountered multiple or conflict 'fall_power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:390))  [LIB-209]
warning: encountered multiple or conflict 'rise_power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:395))  [LIB-209]
warning: encountered multiple or conflict 'fall_power' for internal power on pin 'clock' of cell 'MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/MemGen_16_10.lib:400))  [LIB-209]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/IO.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: library 'IO' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: operating_condition 'typical'previously loaded - ignored  [LIB-113]
warning: lu_table_template 'delay_template_4x5' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'delay_template_5x1' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'delay_template_6x1' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'delay_template_6x6' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'energy_template_4x5' previously loaded - ignored  [LIB-207]
warning: power_lut_template 'energy_template_6x6' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'hold_template_3x6' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'passive_energy_template_5x1' previously loaded - ignored  [LIB-207]
warning: power_lut_template 'passive_energy_template_6x1' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'recovery_template_3x6' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'recovery_template_6x6' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'removal_template_3x6' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'setup_template_3x6' previously loaded - ignored  [LIB-111]
warning: cell with name 'PADBID' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib:51, The is_pll_cell attribute is not allowed in the cell group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib:68, The is_pll_output_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib:104, The is_pll_reference_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/PLL.lib:111, The is_pll_feedback_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: library 'PLL_TYP' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: operating_condition 'TYP'previously loaded - ignored  [LIB-113]
warning: lu_table_template 'li1' previously loaded - ignored  [LIB-111]
warning: cell with name 'PLL' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: library 'MemGen_16_10' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: operating_condition 'typical'previously loaded - ignored  [LIB-113]
warning: lu_table_template 'mem_delay_template' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'mem_constraint_template_1' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'mem_constraint_template_2' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'mem_load_template' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'mem_passive_energy_template' previously loaded - ignored  [LIB-207]
warning: type 'DATA_BUS' previously loaded - ignored  [LIB-114]
warning: type 'ADDR_BUS' previously loaded - ignored  [LIB-114]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[9]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[9]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[8]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[8]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[7]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[7]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[6]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[6]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[5]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[5]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[4]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[4]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[3]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[3]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[2]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[2]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[1]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[1]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[0]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[0]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:357), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:362))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:357), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:362), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:367))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:363))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:368))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:374), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:384))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:374), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:384), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:394))  [LIB-130]
warning: encountered multiple or conflict 'rise_power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:385))  [LIB-209]
warning: encountered multiple or conflict 'fall_power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:390))  [LIB-209]
warning: encountered multiple or conflict 'rise_power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:395))  [LIB-209]
warning: encountered multiple or conflict 'fall_power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_LTCOM_ff_1p25v/MemGen_16_10.lib:400))  [LIB-209]
warning: cell with name 'MemGen_16_10' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/PLL.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/PLL.lib:51, The is_pll_cell attribute is not allowed in the cell group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/PLL.lib:68, The is_pll_output_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/PLL.lib:104, The is_pll_reference_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/PLL.lib:111, The is_pll_feedback_pin attribute is not allowed in the pin group in this context. (Syntax Error Encountered)  [LIB-203]
warning: library 'PLL_TYP' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: operating_condition 'TYP'previously loaded - ignored  [LIB-113]
warning: lu_table_template 'li1' previously loaded - ignored  [LIB-111]
warning: cell with name 'PLL' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/IO.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: library 'IO' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: operating_condition 'typical'previously loaded - ignored  [LIB-113]
warning: lu_table_template 'delay_template_4x5' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'delay_template_5x1' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'delay_template_6x1' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'delay_template_6x6' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'energy_template_4x5' previously loaded - ignored  [LIB-207]
warning: power_lut_template 'energy_template_6x6' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'hold_template_3x6' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'passive_energy_template_5x1' previously loaded - ignored  [LIB-207]
warning: power_lut_template 'passive_energy_template_6x1' previously loaded - ignored  [LIB-207]
warning: lu_table_template 'recovery_template_3x6' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'recovery_template_6x6' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'removal_template_3x6' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'setup_template_3x6' previously loaded - ignored  [LIB-111]
warning: cell with name 'PADBID' already exists in the database - ignored  [LIB-106]
warning: cell with name 'PADCLK' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib...
Finished reading. Elapsed time= 0 seconds
info:    No technology attribute specified in the library; the technology 'cmos' is assumed.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
warning: library 'MemGen_16_10' already loaded - will only load new group definitions such as templates, types, cells, etc.  [LIB-100]
warning: operating_condition 'typical'previously loaded - ignored  [LIB-113]
warning: lu_table_template 'mem_delay_template' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'mem_constraint_template_1' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'mem_constraint_template_2' previously loaded - ignored  [LIB-111]
warning: lu_table_template 'mem_load_template' previously loaded - ignored  [LIB-111]
warning: power_lut_template 'mem_passive_energy_template' previously loaded - ignored  [LIB-207]
warning: type 'DATA_BUS' previously loaded - ignored  [LIB-114]
warning: type 'ADDR_BUS' previously loaded - ignored  [LIB-114]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[9]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[9]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[8]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[8]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[7]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[7]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[6]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[6]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[5]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[5]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[4]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[4]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[3]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[3]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[2]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[2]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[1]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[1]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:247), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:253), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:259))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[0]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:254))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'addr[0]' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:260))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:357), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:362))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:357), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:362), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:367))  [LIB-130]
warning: encountered multiple or conflict 'power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:363))  [LIB-209]
warning: encountered multiple or conflict 'power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:368))  [LIB-209]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:374), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:384))  [LIB-130]
warning: encountered timing arcs with multiple conditions/modes for cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:374), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:384), (/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:394))  [LIB-130]
warning: encountered multiple or conflict 'rise_power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:385))  [LIB-209]
warning: encountered multiple or conflict 'fall_power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:390))  [LIB-209]
warning: encountered multiple or conflict 'rise_power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:395))  [LIB-209]
warning: encountered multiple or conflict 'fall_power' for internal power on pin 'clock' of cell 'MemGen_16_10:MemGen_16_10' - using the first one ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/MemGen_16_10.lib:400))  [LIB-209]
warning: cell with name 'MemGen_16_10' already exists in the database - ignored  [LIB-106]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/0p85/NangateOpenCellLibrary_45nm_SVT_slow_0p85V_conditional_nldm.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/0p95/NangateOpenCellLibrary_45nm_SVT_worst_low_conditional_nldm.lib...
Finished reading. Elapsed time= 0 seconds
-------> Message [NL-120] suppressed 15 times
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_SVT/D->Q'  [NL-120]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p85v/0p85/NangateOpenCellLibrary_45nm_LVT_slow_0p85V_conditional_nldm.lib...
Finished reading. Elapsed time= 0 seconds
-------> Message [NL-120] suppressed 15 times
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
reading /home/vlsi/Desktop/oasys_rtl_qs_ekit/libs/lib_WCLCOM_ss_0p95v/0p95/NangateOpenCellLibrary_45nm_LVT_worst_low_conditional_nldm.lib...
Finished reading. Elapsed time= 0 seconds
-------> Message [NL-120] suppressed 15 times
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X1_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2_LVT/D->Q'  [NL-120]
-------> Message [NL-120] suppressed 15 times
> create_threshold_voltage_group LVT -lib_cells {NangateOpenCellLibrary_45nm_LVT_0p85/AND2_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AND2_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AND2_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AND3_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AND3_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AND3_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AND4_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AND4_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AND4_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/ANTENNA_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI21_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI21_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI21_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI22_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI22_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI22_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI211_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI211_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI211_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI221_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI221_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI221_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI222_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI222_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/AOI222_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/BUF_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/BUF_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/BUF_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/BUF_X8_LVT NangateOpenCellLibrary_45nm_LVT_0p85/BUF_X16_LVT NangateOpenCellLibrary_45nm_LVT_0p85/BUF_X32_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKBUF_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKBUF_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKBUF_X3_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKGATETST_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKGATETST_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKGATETST_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKGATETST_X8_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKGATE_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKGATE_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKGATE_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/CLKGATE_X8_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DFFRS_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DFFRS_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DFFR_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DFFR_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DFFS_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DFFS_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DFF_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DFF_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DLH_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DLH_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DLL_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/DLL_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/FA_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/FILLCELL_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/FILLCELL_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/FILLCELL_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/FILLCELL_X8_LVT NangateOpenCellLibrary_45nm_LVT_0p85/FILLCELL_X16_LVT NangateOpenCellLibrary_45nm_LVT_0p85/FILLCELL_X32_LVT NangateOpenCellLibrary_45nm_LVT_0p85/HA_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/INV_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/INV_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/INV_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/INV_X8_LVT NangateOpenCellLibrary_45nm_LVT_0p85/INV_X16_LVT NangateOpenCellLibrary_45nm_LVT_0p85/INV_X32_LVT NangateOpenCellLibrary_45nm_LVT_0p85/LOGIC0_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/LOGIC1_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/MUX2_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/MUX2_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND2_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND2_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND2_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND3_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND3_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND3_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND4_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND4_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NAND4_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR2_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR2_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR2_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR3_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR3_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR3_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR4_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR4_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/NOR4_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI21_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI21_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI21_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI22_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI22_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI22_X4_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI33_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI211_X1_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI211_X2_LVT NangateOpenCellLibrary_45nm_LVT_0p85/OAI211_X4_LVT ...(34 more)}
> create_threshold_voltage_group SVT -lib_cells {NangateOpenCellLibrary_45nm_SVT_0p85/AND2_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AND2_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AND2_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AND3_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AND3_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AND3_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AND4_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AND4_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AND4_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/ANTENNA_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI21_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI21_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI21_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI22_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI22_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI22_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI211_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI211_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI211_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI221_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI221_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI221_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI222_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI222_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/AOI222_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/BUF_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/BUF_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/BUF_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/BUF_X8_SVT NangateOpenCellLibrary_45nm_SVT_0p85/BUF_X16_SVT NangateOpenCellLibrary_45nm_SVT_0p85/BUF_X32_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKBUF_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKBUF_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKBUF_X3_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKGATETST_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKGATETST_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKGATETST_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKGATETST_X8_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKGATE_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKGATE_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKGATE_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/CLKGATE_X8_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DFFRS_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DFFRS_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DFFR_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DFFR_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DFFS_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DFF_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DFF_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DLH_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DLH_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DLL_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/DLL_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/FA_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/FILLCELL_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/FILLCELL_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/FILLCELL_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/FILLCELL_X8_SVT NangateOpenCellLibrary_45nm_SVT_0p85/FILLCELL_X16_SVT NangateOpenCellLibrary_45nm_SVT_0p85/FILLCELL_X32_SVT NangateOpenCellLibrary_45nm_SVT_0p85/HA_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/INV_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/INV_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/INV_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/INV_X8_SVT NangateOpenCellLibrary_45nm_SVT_0p85/INV_X16_SVT NangateOpenCellLibrary_45nm_SVT_0p85/INV_X32_SVT NangateOpenCellLibrary_45nm_SVT_0p85/LOGIC0_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/LOGIC1_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/MUX2_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/MUX2_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND2_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND2_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND2_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND3_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND3_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND3_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND4_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND4_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NAND4_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR2_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR2_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR2_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR3_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR3_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR3_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR4_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR4_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/NOR4_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI21_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI21_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI21_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI22_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI22_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI22_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI33_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI211_X1_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI211_X2_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI211_X4_SVT NangateOpenCellLibrary_45nm_SVT_0p85/OAI221_X1_SVT ...(34 more)}
> create_threshold_voltage_group HVT -lib_cells {NangateOpenCellLibrary_45nm_HVT_0p85/AND2_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND2_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND2_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND3_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND3_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND3_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND4_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND4_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND4_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/ANTENNA_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI21_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI21_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI21_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI22_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI22_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI22_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI211_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI211_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI211_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI221_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI221_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI221_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI222_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI222_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI222_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X16_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X32_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKBUF_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKBUF_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKBUF_X3_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATETST_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATETST_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATETST_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATETST_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATE_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATE_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATE_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATE_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFRS_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFRS_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFR_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFR_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFS_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFS_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFF_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFF_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DLH_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DLH_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DLL_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DLL_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FA_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X16_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X32_HVT NangateOpenCellLibrary_45nm_HVT_0p85/HA_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X16_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X32_HVT NangateOpenCellLibrary_45nm_HVT_0p85/LOGIC0_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/LOGIC1_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/MUX2_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/MUX2_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND2_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND2_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND2_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND3_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND3_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND3_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND4_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND4_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND4_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR2_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR2_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR2_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR3_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR3_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR3_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR4_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR4_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR4_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI21_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI21_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI21_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI22_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI22_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI22_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI33_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI211_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI211_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI211_X4_HVT ...(34 more)}
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/tech_lef/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/tech_lef/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/IO.lef
info:    Site IOSite defined in /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/IO.lef  [LEF-119]
info:    Site CornerSite defined in /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/IO.lef  [LEF-119]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/LowPowerOpenCellLibrary.macro.lef
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/MemGen_16_10.lef
info:    Site MemGen_16_10Site defined in /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/MemGen_16_10.lef  [LEF-119]
warning: direction (output) of pin 'rd_data[15]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[14]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[13]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[12]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[11]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[10]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[9]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[8]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[7]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (output) of pin 'rd_data[6]' of cell 'MemGen_16_10' in logical/timing library does not match the direction (tristate) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/MemGen_16_10.orig.lef
-------> Message [LEF-100] suppressed 6 times
warning: site 'MemGen_16_10Site' read in previously - ignored  [LEF-104]
warning: macro 'MemGen_16_10' read in previously - ignored  [LEF-105]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/NangateOpenCellLibrary.macro.lef
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/PLL.lef
info:    Site PLLSite defined in /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/PLL.lef  [LEF-119]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/tech_lef/NangateOpenCellLibrary.tech.lef
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/NangateOpenCellLibrary_SVT.macro.lef
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1_SVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16_SVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2_SVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4_SVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8_SVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1_SVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1_SVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/NangateOpenCellLibrary_HVT.macro.lef
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1_HVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16_HVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2_HVT' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> read_lef /home/vlsi/Desktop/oasys_rtl_qs_ekit/lefs/NangateOpenCellLibrary_LVT.macro.lef
> read_ptf /home/vlsi/Desktop/oasys_rtl_qs_ekit/ptf/NCSU_FreePDK_45nm.ptf
-------> Message [LEF-100] suppressed 11 times
warning: skipping cell ANTENNA_X1_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1_HVT in the library since it does not have delay arcs  [NL-215]
warning: skipping cell ANTENNA_X1_HVT in the library since it does not have delay arcs  [NL-215]
-------> Message [NL-215] suppressed 56 times
info:    extracting RC values from PTF file /home/vlsi/Desktop/oasys_rtl_qs_ekit/ptf/NCSU_FreePDK_45nm.ptf  [CMD-001]
info:    using operating temperature -40.0  [CMD-001]
info:    done extracting RC values from PTF  [CMD-001]
Report Layers RC: 
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
     |Layer Name|Direction|Width  |Spacing|ohm/sq|ohm/um     |cap ff/um |ecap ff/um|cap/       
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
1    |metal1    |H        |0.07000|0.07000|     0|  5.4285712|  0.148296|         0|1.4829599e-05
2    |metal2    |V        |0.07000|0.12000|     0|  3.5714285|  0.109236|         0|1.09236e-05  
3    |metal3    |H        |0.07000|0.07000|     0|  3.5714285|    0.1521|         0|1.5209999e-05
4    |metal4    |V        |0.14000|0.14000|     0|        1.5|   0.15446|         0|1.5445999e-05
5    |metal5    |H        |0.14000|0.14000|     0|        1.5|0.15236001|         0|1.5236001e-05
6    |metal6    |V        |0.14000|0.14000|     0|        1.5|   0.15127|         0|1.5127e-05   
7    |metal7    |H        |0.40000|0.40000|     0|     0.1875|    0.1539|         0|1.539e-05    
8    |metal8    |V        |0.40000|0.40000|     0|     0.1875|   0.14979|         0|1.4979e-05   
9    |metal9    |H        |0.80000|0.80000|     0|0.037500001|   0.17227|         0|1.7226999e-05
10   |metal10   |V        |0.80000|0.80000|     0|0.037500001|   0.16977|         0|1.6976999e-05
-----+----------+---------+-------+-------+------+-----------+----------+----------+-------------
> load_upf /home/vlsi/Desktop/oasys_rtl_qs_ekit/constraints/demo_chip.85.upf
> source /home/vlsi/Desktop/oasys_rtl_qs_ekit/constraints/demo_chip.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> create_power_domain PD_CPU -elements i_cpu_sys
> create_supply_net VDD -domain PD_CPU -reuse
> create_supply_net VSS -domain PD_CPU -reuse
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> set_domain_supply_net PD_CPU -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_CPU_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_CPU_primary -handle PD_CPU.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {cpu_sys.v usb_sys.v nova_defines.v BitStream_buffer.v BitStream_controller.v bitstream_gclk_gen.v BitStream_parser_FSM_gating.v bs_decoding.v cavlc_consumed_bits_decoding.v cavlc_decoder.v CodedBlockPattern_decoding.v dependent_variable_decoding.v DF_mem_ctrl.v DF_pipeline.v DF_reg_ctrl.v DF_top.v end_of_blk_decoding.v exp_golomb_decoding.v ext_RAM_ctrl.v heading_one_detector.v hybrid_pipeline_ctrl.v Inter_mv_decoding.v Inter_pred_CPE.v Inter_pred_LPE.v Inter_pred_pipeline.v Inter_pred_reg_ctrl.v Inter_pred_sliding_window.v Inter_pred_top.v Intra4x4_PredMode_decoding.v Intra_pred_PE.v Intra_pred_pipeline.v Intra_pred_reg_ctrl.v Intra_pred_top.v IQIT.v level_decoding.v nC_decoding.v nova.v NumCoeffTrailingOnes_decoding.v pc_decoding.v QP_decoding.v ram_async_1r_sync_1w.v ram_sync_1r_sync_1w.v rec_DF_RAM_ctrl.v rec_gclk_gen.v reconstruction.v run_decoding.v sum.v syntax_decoding.v total_zeros_decoding.v Add.v ALU.v Compare.v Control.v CPZero.v Divide.v EXMEM_Stage.v Hazard_Detection.v IDEX_Stage.v IFID_Stage.v MemControl.v MEMWB_Stage.v Mux2.v Mux4.v Processor.v RegisterFile.v Register.v TrapDetect.v usbf_crc16.v usbf_crc5.v usbf_defines.v usbf_ep_rf_dummy.v usbf_ep_rf.v usbf_idma.v usbf_mem_arb.v usbf_pa.v usbf_pd.v usbf_pe.v usbf_pl.v usbf_rf.v usbf_utmi_if.v usbf_utmi_ls.v usbf_wb.v usbf_top.v usb_phy.v usb_rx_phy.v usb_tx_phy.v hpdmc_banktimer.v hpdmc_busif.v hpdmc_ctlif.v hpdmc_datactl.v hpdmc_mgmt.v hpdmc.v spartan6/hpdmc_ddrio.v spartan6/hpdmc_iddr32.v spartan6/hpdmc_iobuf32.v spartan6/hpdmc_obuft4.v spartan6/hpdmc_oddr32.v spartan6/hpdmc_oddr4.v nova_wrapper.v demo_chip.v ...(7 more)} -include {/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb_phy/trunk/rtl/verilog /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/trunk/src /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mem_wrapper /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/lib_cells /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/sondrel /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/openmsp430 /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/openmsp430/periph /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl /home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl}
info:    File 'cpu_sys.v', resolved to path '/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip/cpu_sys.v' using search_path variable.  [CMD-126]
info:    File 'usb_sys.v', resolved to path '/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip/usb_sys.v' using search_path variable.  [CMD-126]
info:    File 'nova_defines.v', resolved to path '/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/nova_defines.v' using search_path variable.  [CMD-126]
info:    File 'BitStream_buffer.v', resolved to path '/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_buffer.v' using search_path variable.  [CMD-126]
info:    File 'BitStream_controller.v', resolved to path '/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_controller.v' using search_path variable.  [CMD-126]
info:    File 'bitstream_gclk_gen.v', resolved to path '/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bitstream_gclk_gen.v' using search_path variable.  [CMD-126]
info:    File 'BitStream_parser_FSM_gating.v', resolved to path '/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v' using search_path variable.  [CMD-126]
info:    File 'bs_decoding.v', resolved to path '/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bs_decoding.v' using search_path variable.  [CMD-126]
info:    File 'cavlc_consumed_bits_decoding.v', resolved to path '/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/cavlc_consumed_bits_decoding.v' using search_path variable.  [CMD-126]
info:    File 'cavlc_decoder.v', resolved to path '/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/cavlc_decoder.v' using search_path variable.  [CMD-126]
-------> Message [CMD-126] suppressed 97 times
warning: macro addr_width redefined ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_sync_1r_sync_1w.v:34)[21])  [VLOG-1295]
warning: parameter declaration becomes local in hpdmc_mgmt with formal parameter declaration list ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_mgmt.v:57)[62])  [VLOG-1199]
warning: parameter declaration becomes local in hpdmc_mgmt with formal parameter declaration list ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_mgmt.v:183)[25])  [VLOG-1199]
warning: parameter declaration becomes local in hpdmc_mgmt with formal parameter declaration list ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_mgmt.v:184)[28])  [VLOG-1199]
warning: parameter declaration becomes local in hpdmc_mgmt with formal parameter declaration list ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_mgmt.v:185)[25])  [VLOG-1199]
warning: parameter declaration becomes local in hpdmc_mgmt with formal parameter declaration list ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_mgmt.v:186)[26])  [VLOG-1199]
warning: parameter declaration becomes local in hpdmc_mgmt with formal parameter declaration list ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_mgmt.v:187)[32])  [VLOG-1199]
warning: parameter declaration becomes local in hpdmc_mgmt with formal parameter declaration list ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_mgmt.v:188)[31])  [VLOG-1199]
warning: parameter declaration becomes local in hpdmc_mgmt with formal parameter declaration list ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_mgmt.v:189)[35])  [VLOG-1199]
warning: overwriting previous definition of module IOBUF ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/lib_cells/ddr_pad_lib.v:2)[12])  [VLOG-1206]
warning: overwriting previous definition of module demo_chip ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip/demo_chip.v:16)[16])  [VLOG-1206]
> set_max_route_layer 10
Top-most available layer for routing set to metal10
> set_dont_use {NangateOpenCellLibrary_45nm_HVT_0p85/AND2_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND2_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND2_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND3_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND3_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND3_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND4_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND4_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AND4_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/ANTENNA_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI21_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI21_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI21_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI22_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI22_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI22_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI211_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI211_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI211_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI221_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI221_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI221_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI222_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI222_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/AOI222_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X16_HVT NangateOpenCellLibrary_45nm_HVT_0p85/BUF_X32_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKBUF_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKBUF_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKBUF_X3_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATETST_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATETST_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATETST_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATETST_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATE_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATE_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATE_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/CLKGATE_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFRS_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFRS_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFR_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFR_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFS_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFFS_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFF_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DFF_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DLH_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DLH_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DLL_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/DLL_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FA_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X16_HVT NangateOpenCellLibrary_45nm_HVT_0p85/FILLCELL_X32_HVT NangateOpenCellLibrary_45nm_HVT_0p85/HA_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X8_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X16_HVT NangateOpenCellLibrary_45nm_HVT_0p85/INV_X32_HVT NangateOpenCellLibrary_45nm_HVT_0p85/LOGIC0_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/LOGIC1_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/MUX2_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/MUX2_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND2_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND2_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND2_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND3_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND3_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND3_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND4_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND4_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NAND4_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR2_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR2_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR2_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR3_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR3_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR3_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR4_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR4_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/NOR4_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI21_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI21_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI21_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI22_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI22_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI22_X4_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI33_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI211_X1_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI211_X2_HVT NangateOpenCellLibrary_45nm_HVT_0p85/OAI211_X4_HVT ...(476 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module demo_chip -map_to_scan -gate_clock
starting synthesize at 00:00:07(cpu)/1:54:26(wall) 101MB(vsz)/337MB(peak)
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'demo_chip' (depth 1) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip/demo_chip.v:16)[7])  [VLOG-400]
info:    synthesizing module 'cpu_sys' (depth 2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip/cpu_sys.v:6)[7])  [VLOG-400]
info:    synthesizing module 'Processor' (depth 3) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Processor.v:21)[7])  [VLOG-400]
info:    synthesizing module 'Control' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Control.v:21)[7])  [VLOG-400]
info:    module 'Control' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'Control' (depth 4) (1#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Control.v:21)[7])  [VLOG-401]
info:    synthesizing module 'Hazard_Detection' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Hazard_Detection.v:25)[7])  [VLOG-400]
info:    module 'Hazard_Detection' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'Hazard_Detection' (depth 4) (2#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Hazard_Detection.v:25)[7])  [VLOG-401]
info:    synthesizing module 'CPZero' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/CPZero.v:23)[7])  [VLOG-400]
info:    module 'CPZero' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'CPZero' (depth 4) (3#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/CPZero.v:23)[7])  [VLOG-401]
info:    synthesizing module 'Mux4' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Mux4.v:17)[7])  [VLOG-400]
info:    module 'Mux4' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'Mux4' (depth 4) (4#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Mux4.v:17)[7])  [VLOG-401]
info:    synthesizing module 'Mux2' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Mux2.v:17)[7])  [VLOG-400]
info:    module 'Mux2' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'Mux2' (depth 4) (5#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Mux2.v:17)[7])  [VLOG-401]
info:    synthesizing module 'Register' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Register.v:18)[7])  [VLOG-400]
info:    module 'Register' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'Register' (depth 4) (6#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Register.v:18)[7])  [VLOG-401]
info:    synthesizing module 'Add' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Add.v:17)[7])  [VLOG-400]
info:    module 'Add' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'Add' (depth 4) (7#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Add.v:17)[7])  [VLOG-401]
info:    synthesizing module 'IFID_Stage' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/IFID_Stage.v:19)[7])  [VLOG-400]
info:    module 'IFID_Stage' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'IFID_Stage' (depth 4) (8#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/IFID_Stage.v:19)[7])  [VLOG-401]
info:    synthesizing module 'RegisterFile' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/RegisterFile.v:19)[7])  [VLOG-400]
info:    module 'RegisterFile' assigned to power domain '/PD_CPU'  [NL-138]
warning: target library has multiple operating conditions defined, but no default has been set. Assuming default voltage 0.85V, temperature -40.00 and process 1.00  [LIB-218]
info:    done synthesizing module 'RegisterFile' (depth 4) (9#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/RegisterFile.v:19)[7])  [VLOG-401]
info:    synthesizing module 'Compare' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Compare.v:22)[7])  [VLOG-400]
info:    module 'Compare' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'Compare' (depth 4) (10#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Compare.v:22)[7])  [VLOG-401]
info:    synthesizing module 'IDEX_Stage' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/IDEX_Stage.v:19)[7])  [VLOG-400]
info:    module 'IDEX_Stage' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'IDEX_Stage' (depth 4) (11#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/IDEX_Stage.v:19)[7])  [VLOG-401]
info:    synthesizing module 'Mux4__parameterized0' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Mux4.v:17)[7])  [VLOG-400]
info:    module 'Mux4__parameterized0' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'Mux4__parameterized0' (depth 4) (11#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Mux4.v:17)[7])  [VLOG-401]
info:    synthesizing module 'ALU' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/ALU.v:21)[7])  [VLOG-400]
info:    synthesizing module 'Divide' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Divide.v:21)[7])  [VLOG-400]
info:    module 'Divide' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'Divide' (depth 5) (12#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Divide.v:21)[7])  [VLOG-401]
info:    default block is never used ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/ALU.v:232)[12])  [VLOG-505]
note:    the above message has more detailed information, see "message VLOG-505"
info:    default block is never used ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/ALU.v:272)[12])  [VLOG-505]
info:    module 'ALU' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'ALU' (depth 4) (13#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/ALU.v:21)[7])  [VLOG-401]
info:    synthesizing module 'EXMEM_Stage' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/EXMEM_Stage.v:18)[7])  [VLOG-400]
info:    module 'EXMEM_Stage' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'EXMEM_Stage' (depth 4) (14#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/EXMEM_Stage.v:18)[7])  [VLOG-401]
info:    synthesizing module 'TrapDetect' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/TrapDetect.v:17)[7])  [VLOG-400]
info:    module 'TrapDetect' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'TrapDetect' (depth 4) (15#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/TrapDetect.v:17)[7])  [VLOG-401]
info:    synthesizing module 'MemControl' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/MemControl.v:25)[7])  [VLOG-400]
info:    module 'MemControl' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'MemControl' (depth 4) (16#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/MemControl.v:25)[7])  [VLOG-401]
info:    synthesizing module 'MEMWB_Stage' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/MEMWB_Stage.v:18)[7])  [VLOG-400]
info:    module 'MEMWB_Stage' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'MEMWB_Stage' (depth 4) (17#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/MEMWB_Stage.v:18)[7])  [VLOG-401]
info:    module 'Processor' assigned to power domain '/PD_CPU'  [NL-138]
info:    uniquifying module 'Mux2' for 3 instances  [NL-105]
info:    uniquifying module 'Mux4' for 4 instances  [NL-105]
info:    uniquifying module 'Add' for 2 instances  [NL-105]
info:    done synthesizing module 'Processor' (depth 3) (18#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mips32r1/trunk/Hardware/MIPS32_Standalone/Processor.v:21)[7])  [VLOG-401]
info:    synthesizing module 'MemGen_32_12' (depth 3) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mem_wrapper/MemGen_32_12.v:1)[7])  [VLOG-400]
info:    module 'MemGen_32_12' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'MemGen_32_12' (depth 3) (19#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mem_wrapper/MemGen_32_12.v:1)[7])  [VLOG-401]
info:    module 'cpu_sys' assigned to power domain '/PD_CPU'  [NL-138]
info:    done synthesizing module 'cpu_sys' (depth 2) (20#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip/cpu_sys.v:6)[7])  [VLOG-401]
warning: width (16) of port connection 'per_dout' does not match port width (32) of module 'cpu_sys' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip/demo_chip.v:370)[14])  [VLOG-514]
info:    synthesizing module 'powerdown_control' (depth 2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip/powerdown_control.v:8)[7])  [VLOG-400]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip/powerdown_control.v:41)[24])  [VLOG-502]
info:    module 'powerdown_control' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'powerdown_control' (depth 2) (21#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip/powerdown_control.v:8)[7])  [VLOG-401]
info:    synthesizing module 'nova_wrapper' (depth 2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip/nova_wrapper.v:12)[7])  [VLOG-400]
info:    synthesizing module 'nova' (depth 3) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/nova.v:18)[7])  [VLOG-400]
info:    synthesizing module 'BitStream_controller' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_controller.v:18)[7])  [VLOG-400]
info:    synthesizing module 'BitStream_buffer' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_buffer.v:18)[7])  [VLOG-400]
info:    module 'BitStream_buffer' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'BitStream_buffer' (depth 5) (22#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_buffer.v:18)[7])  [VLOG-401]
info:    synthesizing module 'bitstream_gclk_gen' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bitstream_gclk_gen.v:18)[7])  [VLOG-400]
info:    module 'bitstream_gclk_gen' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'l_slice_ena_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bitstream_gclk_gen.v:178)[12])  [VLOG-566]
warning: inferring latch for variable 'l_parser_ena_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bitstream_gclk_gen.v:144)[12])  [VLOG-566]
warning: inferring latch for variable 'l_nal_ena_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bitstream_gclk_gen.v:162)[12])  [VLOG-566]
warning: inferring latch for variable 'l_sps_ena_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bitstream_gclk_gen.v:187)[12])  [VLOG-566]
warning: inferring latch for variable 'l_pps_ena_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bitstream_gclk_gen.v:197)[12])  [VLOG-566]
warning: inferring latch for variable 'l_slice_header_ena_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bitstream_gclk_gen.v:206)[12])  [VLOG-566]
warning: inferring latch for variable 'l_slice_data_ena_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bitstream_gclk_gen.v:220)[12])  [VLOG-566]
warning: inferring latch for variable 'l_residual_ena_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bitstream_gclk_gen.v:243)[12])  [VLOG-566]
warning: inferring latch for variable 'l_cavlc_ena_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bitstream_gclk_gen.v:254)[12])  [VLOG-566]
warning: inferring latch for variable 'l_Intra4x4PredMode_mbAddrB_RF_ena_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bitstream_gclk_gen.v:264)[12])  [VLOG-566]
-------> Message [VLOG-566] suppressed 8 times
info:    done synthesizing module 'bitstream_gclk_gen' (depth 5) (23#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bitstream_gclk_gen.v:18)[7])  [VLOG-401]
info:    synthesizing module 'BitStream_parser_FSM' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:18)[7])  [VLOG-400]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:156)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:171)[4])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:190)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:202)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:224)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:266)[4])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:282)[4])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:249)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:338)[4])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:349)[4])  [VLOG-502]
-------> Message [VLOG-502] suppressed 4 times
info:    '<' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:467)[87], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:322)[137], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:335)[94], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:335)[109], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:463)[3], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:465)[3], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:465)[43], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:465)[61], (/home/vls... (message truncated)
, (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:465)[84], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:467)[102])  [DP-100]
info:    '<' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:537)[40], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:342)[68], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:529)[85], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:535)[3], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:537)[3], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:537)[26], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:537)[54], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:537)[60])  [DP-100]
info:    '<' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:526)[34], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:366)[40], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:524)[3], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:526)[3], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:526)[23], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:526)[46], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:526)[53], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:528)[3], (/home/vlsi/D... (message truncated)
, (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:528)[41], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:530)[3], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:530)[17], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:530)[41])  [DP-100]
info:    '<' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:476)[42], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:463)[3], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:465)[3], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:465)[43], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:465)[84], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:476)[57])  [DP-100]
info:    module 'BitStream_parser_FSM' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'BitStream_parser_FSM' (depth 5) (24#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_parser_FSM_gating.v:18)[7])  [VLOG-401]
info:    synthesizing module 'pc_decoding' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/pc_decoding.v:18)[7])  [VLOG-400]
info:    module 'pc_decoding' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'pc_decoding' (depth 5) (25#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/pc_decoding.v:18)[7])  [VLOG-401]
info:    synthesizing module 'heading_one_detector' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/heading_one_detector.v:18)[7])  [VLOG-400]
info:    module 'heading_one_detector' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'heading_one_detector' (depth 5) (26#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/heading_one_detector.v:18)[7])  [VLOG-401]
info:    synthesizing module 'exp_golomb_decoding' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/exp_golomb_decoding.v:18)[7])  [VLOG-400]
info:    module 'exp_golomb_decoding' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'exp_golomb_decoding' (depth 5) (27#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/exp_golomb_decoding.v:18)[7])  [VLOG-401]
info:    synthesizing module 'dependent_variable_decoding' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/dependent_variable_decoding.v:18)[7])  [VLOG-400]
info:    module 'dependent_variable_decoding' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'dependent_variable_decoding' (depth 5) (28#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/dependent_variable_decoding.v:18)[7])  [VLOG-401]
info:    synthesizing module 'QP_decoding' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/QP_decoding.v:26)[7])  [VLOG-400]
info:    '<' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/QP_decoding.v:52)[12], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/QP_decoding.v:46)[18])  [DP-100]
info:    module 'QP_decoding' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'QP_decoding' (depth 5) (29#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/QP_decoding.v:26)[7])  [VLOG-401]
info:    synthesizing module 'CodedBlockPattern_decoding' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/CodedBlockPattern_decoding.v:18)[7])  [VLOG-400]
info:    module 'CodedBlockPattern_decoding' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'CodedBlockPattern_decoding' (depth 5) (30#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/CodedBlockPattern_decoding.v:18)[7])  [VLOG-401]
info:    synthesizing module 'Intra4x4_PredMode_decoding' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra4x4_PredMode_decoding.v:18)[7])  [VLOG-400]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra4x4_PredMode_decoding.v:238)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra4x4_PredMode_decoding.v:245)[5])  [VLOG-502]
info:    module 'Intra4x4_PredMode_decoding' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Intra4x4_PredMode_decoding' (depth 5) (31#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra4x4_PredMode_decoding.v:18)[7])  [VLOG-401]
info:    synthesizing module 'ram_async_1r_sync_1w' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_async_1r_sync_1w.v:28)[7])  [VLOG-400]
warning: replacing case/wildcard equality operator !== with logical equality operator != ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_async_1r_sync_1w.v:73)[41])  [VLOG-153]
info:    module 'ram_async_1r_sync_1w' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'ram_async_1r_sync_1w' (depth 5) (32#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_async_1r_sync_1w.v:28)[7])  [VLOG-401]
info:    synthesizing module 'Inter_mv_decoding' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_mv_decoding.v:19)[7])  [VLOG-400]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_mv_decoding.v:1221)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_mv_decoding.v:1227)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_mv_decoding.v:1238)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_mv_decoding.v:1243)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_mv_decoding.v:1259)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_mv_decoding.v:1264)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_mv_decoding.v:1280)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_mv_decoding.v:1285)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_mv_decoding.v:1301)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_mv_decoding.v:1306)[5])  [VLOG-502]
-------> Message [VLOG-502] suppressed 16 times
info:    module 'Inter_mv_decoding' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Inter_mv_decoding' (depth 5) (33#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_mv_decoding.v:19)[7])  [VLOG-401]
info:    synthesizing module 'ram_async_1r_sync_1w__parameterized0' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_async_1r_sync_1w.v:28)[7])  [VLOG-400]
warning: replacing case/wildcard equality operator !== with logical equality operator != ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_async_1r_sync_1w.v:73)[41])  [VLOG-153]
info:    module 'ram_async_1r_sync_1w__parameterized0' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'ram_async_1r_sync_1w__parameterized0' (depth 5) (33#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_async_1r_sync_1w.v:28)[7])  [VLOG-401]
info:    synthesizing module 'ram_async_1r_sync_1w__parameterized1' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_async_1r_sync_1w.v:28)[7])  [VLOG-400]
warning: replacing case/wildcard equality operator !== with logical equality operator != ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_async_1r_sync_1w.v:73)[41])  [VLOG-153]
info:    module 'ram_async_1r_sync_1w__parameterized1' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'ram_async_1r_sync_1w__parameterized1' (depth 5) (33#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_async_1r_sync_1w.v:28)[7])  [VLOG-401]
info:    synthesizing module 'syntax_decoding' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/syntax_decoding.v:18)[7])  [VLOG-400]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/syntax_decoding.v:158)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/syntax_decoding.v:222)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/syntax_decoding.v:276)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/syntax_decoding.v:382)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/syntax_decoding.v:417)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/syntax_decoding.v:442)[7])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/syntax_decoding.v:451)[7])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/syntax_decoding.v:460)[7])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/syntax_decoding.v:503)[4])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/syntax_decoding.v:510)[4])  [VLOG-502]
info:    module 'syntax_decoding' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'syntax_decoding' (depth 5) (34#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/syntax_decoding.v:18)[7])  [VLOG-401]
info:    synthesizing module 'cavlc_decoder' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/cavlc_decoder.v:18)[7])  [VLOG-400]
info:    synthesizing module 'nC_decoding' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/nC_decoding.v:18)[7])  [VLOG-400]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/nC_decoding.v:138)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/nC_decoding.v:152)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/nC_decoding.v:220)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/nC_decoding.v:234)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/nC_decoding.v:309)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/nC_decoding.v:511)[4])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/nC_decoding.v:516)[4])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/nC_decoding.v:509)[3])  [VLOG-502]
info:    module 'nC_decoding' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'nC_decoding' (depth 6) (35#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/nC_decoding.v:18)[7])  [VLOG-401]
info:    synthesizing module 'ram_async_1r_sync_1w__parameterized2' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_async_1r_sync_1w.v:28)[7])  [VLOG-400]
warning: replacing case/wildcard equality operator !== with logical equality operator != ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_async_1r_sync_1w.v:73)[41])  [VLOG-153]
info:    module 'ram_async_1r_sync_1w__parameterized2' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'ram_async_1r_sync_1w__parameterized2' (depth 6) (35#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_async_1r_sync_1w.v:28)[7])  [VLOG-401]
info:    synthesizing module 'ram_async_1r_sync_1w__parameterized3' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_async_1r_sync_1w.v:28)[7])  [VLOG-400]
warning: replacing case/wildcard equality operator !== with logical equality operator != ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_async_1r_sync_1w.v:73)[41])  [VLOG-153]
info:    module 'ram_async_1r_sync_1w__parameterized3' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'ram_async_1r_sync_1w__parameterized3' (depth 6) (35#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_async_1r_sync_1w.v:28)[7])  [VLOG-401]
info:    synthesizing module 'NumCoeffTrailingOnes_decoding' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/NumCoeffTrailingOnes_decoding.v:18)[7])  [VLOG-400]
info:    module 'NumCoeffTrailingOnes_decoding' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'NumCoeffTrailingOnes_decoding' (depth 6) (36#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/NumCoeffTrailingOnes_decoding.v:18)[7])  [VLOG-401]
info:    synthesizing module 'level_decoding' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/level_decoding.v:25)[7])  [VLOG-400]
info:    module 'level_decoding' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'level_decoding' (depth 6) (37#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/level_decoding.v:25)[7])  [VLOG-401]
info:    synthesizing module 'total_zeros_decoding' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/total_zeros_decoding.v:18)[7])  [VLOG-400]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/total_zeros_decoding.v:38)[3])  [VLOG-502]
info:    module 'total_zeros_decoding' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'total_zeros_decoding' (depth 6) (38#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/total_zeros_decoding.v:18)[7])  [VLOG-401]
info:    synthesizing module 'run_decoding' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/run_decoding.v:18)[7])  [VLOG-400]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/run_decoding.v:176)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/run_decoding.v:193)[5])  [VLOG-502]
info:    module 'run_decoding' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'run_decoding' (depth 6) (39#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/run_decoding.v:18)[7])  [VLOG-401]
info:    synthesizing module 'end_of_blk_decoding' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/end_of_blk_decoding.v:30)[7])  [VLOG-400]
info:    module 'end_of_blk_decoding' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'end_of_blk_decoding' (depth 6) (40#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/end_of_blk_decoding.v:30)[7])  [VLOG-401]
info:    synthesizing module 'cavlc_consumed_bits_decoding' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/cavlc_consumed_bits_decoding.v:18)[7])  [VLOG-400]
info:    module 'cavlc_consumed_bits_decoding' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'cavlc_consumed_bits_decoding' (depth 6) (41#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/cavlc_consumed_bits_decoding.v:18)[7])  [VLOG-401]
info:    module 'cavlc_decoder' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'ram_async_1r_sync_1w__parameterized3' for 2 instances  [NL-105]
info:    done synthesizing module 'cavlc_decoder' (depth 5) (42#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/cavlc_decoder.v:18)[7])  [VLOG-401]
info:    synthesizing module 'bs_decoding' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bs_decoding.v:18)[7])  [VLOG-400]
info:    synthesizing module 'mv_diff_GE4' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bs_decoding.v:897)[7])  [VLOG-400]
info:    module 'mv_diff_GE4' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'mv_diff_GE4' (depth 6) (43#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bs_decoding.v:897)[7])  [VLOG-401]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bs_decoding.v:132)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bs_decoding.v:217)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bs_decoding.v:277)[5])  [VLOG-502]
info:    module 'bs_decoding' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'mv_diff_GE4' for 16 instances  [NL-105]
info:    done synthesizing module 'bs_decoding' (depth 5) (44#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/bs_decoding.v:18)[7])  [VLOG-401]
info:    module 'BitStream_controller' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'ram_async_1r_sync_1w__parameterized1' for 2 instances  [NL-105]
info:    done synthesizing module 'BitStream_controller' (depth 4) (45#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/BitStream_controller.v:18)[7])  [VLOG-401]
info:    synthesizing module 'reconstruction' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/reconstruction.v:28)[7])  [VLOG-400]
info:    synthesizing module 'rec_gclk_gen' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/rec_gclk_gen.v:18)[7])  [VLOG-400]
info:    module 'rec_gclk_gen' assigned to power domain '/PD_TOP'  [NL-138]
warning: inferring latch for variable 'l_OneD_en_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/rec_gclk_gen.v:160)[12])  [VLOG-566]
warning: inferring latch for variable 'l_TwoD_en_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/rec_gclk_gen.v:170)[12])  [VLOG-566]
warning: inferring latch for variable 'l_rescale_en_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/rec_gclk_gen.v:189)[34], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/rec_gclk_gen.v:188)[12])  [VLOG-566]
warning: inferring latch for variable 'l_rounding_en_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/rec_gclk_gen.v:199)[12])  [VLOG-566]
warning: inferring latch for variable 'l_intra_mbAddrA_luma_ena_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/rec_gclk_gen.v:222)[12])  [VLOG-566]
warning: inferring latch for variable 'l_intra_mbAddrA_Cb_ena_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/rec_gclk_gen.v:238)[12])  [VLOG-566]
warning: inferring latch for variable 'l_intra_mbAddrA_Cr_ena_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/rec_gclk_gen.v:253)[12])  [VLOG-566]
warning: inferring latch for variable 'l_intra_mbAddrB_ena_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/rec_gclk_gen.v:270)[12])  [VLOG-566]
warning: inferring latch for variable 'l_intra_mbAddrC_luma_ena_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/rec_gclk_gen.v:282)[12])  [VLOG-566]
warning: inferring latch for variable 'l_intra_mbAddrD_ena_reg' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/rec_gclk_gen.v:308)[12])  [VLOG-566]
-------> Message [VLOG-566] suppressed 11 times
info:    done synthesizing module 'rec_gclk_gen' (depth 5) (46#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/rec_gclk_gen.v:18)[7])  [VLOG-401]
info:    synthesizing module 'hybrid_pipeline_ctrl' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/hybrid_pipeline_ctrl.v:24)[7])  [VLOG-400]
info:    module 'hybrid_pipeline_ctrl' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'hybrid_pipeline_ctrl' (depth 5) (47#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/hybrid_pipeline_ctrl.v:24)[7])  [VLOG-401]
info:    synthesizing module 'IQIT' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/IQIT.v:31)[7])  [VLOG-400]
info:    synthesizing module 'butterfly' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/IQIT.v:771)[7])  [VLOG-400]
info:    module 'butterfly' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'butterfly' (depth 6) (48#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/IQIT.v:771)[7])  [VLOG-401]
info:    synthesizing module 'mod6' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/IQIT.v:793)[7])  [VLOG-400]
info:    module 'mod6' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'mod6' (depth 6) (49#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/IQIT.v:793)[7])  [VLOG-401]
info:    synthesizing module 'div6' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/IQIT.v:809)[7])  [VLOG-400]
info:    module 'div6' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'div6' (depth 6) (50#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/IQIT.v:809)[7])  [VLOG-401]
info:    synthesizing module 'rescale_shift' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/IQIT.v:828)[7])  [VLOG-400]
info:    module 'rescale_shift' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'rescale_shift' (depth 6) (51#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/IQIT.v:828)[7])  [VLOG-401]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/IQIT.v:638)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/IQIT.v:680)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/IQIT.v:736)[3])  [VLOG-502]
info:    module 'IQIT' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'rescale_shift' for 4 instances  [NL-105]
info:    done synthesizing module 'IQIT' (depth 5) (52#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/IQIT.v:31)[7])  [VLOG-401]
info:    synthesizing module 'Intra_pred_top' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_top.v:18)[7])  [VLOG-400]
info:    synthesizing module 'Intra_pred_pipeline' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:18)[7])  [VLOG-400]
info:    synthesizing module 'plane_HV_precomputation' (depth 7) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:662)[7])  [VLOG-400]
info:    '+' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:694)[28], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:693)[34])  [DP-100]
info:    module 'plane_HV_precomputation' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'plane_HV_precomputation' (depth 7) (53#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:662)[7])  [VLOG-401]
info:    synthesizing module 'plane_bc_precomputation' (depth 7) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:644)[7])  [VLOG-400]
info:    module 'plane_bc_precomputation' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'plane_bc_precomputation' (depth 7) (54#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:644)[7])  [VLOG-401]
info:    synthesizing module 'plane_a_precomputation' (depth 7) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:635)[7])  [VLOG-400]
info:    module 'plane_a_precomputation' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'plane_a_precomputation' (depth 7) (55#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:635)[7])  [VLOG-401]
info:    synthesizing module 'main_seed_precomputation' (depth 7) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:697)[7])  [VLOG-400]
info:    module 'main_seed_precomputation' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'main_seed_precomputation' (depth 7) (56#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:697)[7])  [VLOG-401]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:157)[5])  [VLOG-502]
info:    'merge' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:317)[2], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:318)[3], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:318)[57], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:318)[74], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:319)[2], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:319)[7], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:321)[4], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:322)[5], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/... (message truncated)
, (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:325)[6], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:325)[17], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:325)[27], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:326)[4], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:327)[5], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:329)[2], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:330)[3])  [DP-100]
info:    module 'Intra_pred_pipeline' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Intra_pred_pipeline' (depth 6) (57#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_pipeline.v:18)[7])  [VLOG-401]
info:    synthesizing module 'Intra_pred_reg_ctrl' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_reg_ctrl.v:18)[7])  [VLOG-400]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_reg_ctrl.v:129)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_reg_ctrl.v:221)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_reg_ctrl.v:254)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_reg_ctrl.v:287)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_reg_ctrl.v:363)[3])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_reg_ctrl.v:391)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_reg_ctrl.v:401)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_reg_ctrl.v:813)[3])  [VLOG-502]
info:    module 'Intra_pred_reg_ctrl' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Intra_pred_reg_ctrl' (depth 6) (58#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_reg_ctrl.v:18)[7])  [VLOG-401]
info:    synthesizing module 'Intra_pred_PE' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_PE.v:18)[7])  [VLOG-400]
info:    synthesizing module 'PE' (depth 7) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_PE.v:1588)[7])  [VLOG-400]
info:    module 'PE' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'PE' (depth 7) (59#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_PE.v:1588)[7])  [VLOG-401]
info:    module 'Intra_pred_PE' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'PE' for 4 instances  [NL-105]
info:    done synthesizing module 'Intra_pred_PE' (depth 6) (60#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_PE.v:18)[7])  [VLOG-401]
info:    synthesizing module 'ram_sync_1r_sync_1w' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_sync_1r_sync_1w.v:29)[7])  [VLOG-400]
info:    module 'ram_sync_1r_sync_1w' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'ram_sync_1r_sync_1w' (depth 6) (61#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_sync_1r_sync_1w.v:29)[7])  [VLOG-401]
info:    module 'Intra_pred_top' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Intra_pred_top' (depth 5) (62#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Intra_pred_top.v:18)[7])  [VLOG-401]
info:    synthesizing module 'Inter_pred_top' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_top.v:23)[7])  [VLOG-400]
info:    synthesizing module 'Inter_pred_pipeline' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_pipeline.v:22)[7])  [VLOG-400]
info:    '>' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_pipeline.v:554)[39], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_pipeline.v:544)[43])  [DP-100]
info:    '>' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_pipeline.v:552)[39], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_pipeline.v:544)[43])  [DP-100]
info:    module 'Inter_pred_pipeline' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Inter_pred_pipeline' (depth 6) (63#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_pipeline.v:22)[7])  [VLOG-401]
info:    synthesizing module 'Inter_pred_reg_ctrl' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_reg_ctrl.v:19)[7])  [VLOG-400]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_reg_ctrl.v:194)[6])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_reg_ctrl.v:249)[6])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_reg_ctrl.v:304)[6])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_reg_ctrl.v:359)[6])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_reg_ctrl.v:417)[6])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_reg_ctrl.v:446)[6])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_reg_ctrl.v:488)[6])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_reg_ctrl.v:530)[6])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_reg_ctrl.v:575)[6])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_reg_ctrl.v:610)[6])  [VLOG-502]
-------> Message [VLOG-502] suppressed 46 times
info:    module 'Inter_pred_reg_ctrl' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Inter_pred_reg_ctrl' (depth 6) (64#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_reg_ctrl.v:19)[7])  [VLOG-401]
info:    synthesizing module 'Inter_pred_sliding_window' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_sliding_window.v:20)[7])  [VLOG-400]
info:    module 'Inter_pred_sliding_window' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Inter_pred_sliding_window' (depth 6) (65#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_sliding_window.v:20)[7])  [VLOG-401]
info:    synthesizing module 'Inter_pred_LPE' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:18)[7])  [VLOG-400]
info:    synthesizing module 'filterV_6tap' (depth 7) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:550)[7])  [VLOG-400]
info:    '+' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:574)[41], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:572)[41])  [DP-100]
info:    '+' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:572)[41], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:567)[27])  [DP-100]
info:    module 'filterV_6tap' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'filterV_6tap' (depth 7) (66#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:550)[7])  [VLOG-401]
info:    synthesizing module 'filterH_6tap' (depth 7) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:520)[7])  [VLOG-400]
info:    module 'filterH_6tap' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'filterH_6tap' (depth 7) (67#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:520)[7])  [VLOG-401]
info:    synthesizing module 'bilinear' (depth 7) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:581)[7])  [VLOG-400]
info:    module 'bilinear' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'bilinear' (depth 7) (68#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:581)[7])  [VLOG-401]
info:    module 'Inter_pred_LPE' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'bilinear' for 4 instances  [NL-105]
info:    uniquifying module 'filterV_6tap' for 4 instances  [NL-105]
info:    uniquifying module 'filterH_6tap' for 9 instances  [NL-105]
info:    done synthesizing module 'Inter_pred_LPE' (depth 6) (69#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:18)[7])  [VLOG-401]
info:    synthesizing module 'Inter_pred_CPE' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_CPE.v:18)[7])  [VLOG-400]
info:    synthesizing module 'CPE' (depth 7) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_CPE.v:79)[7])  [VLOG-400]
info:    synthesizing module 'CPE_base' (depth 8) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_CPE.v:116)[7])  [VLOG-400]
info:    module 'CPE_base' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'CPE_base' (depth 8) (70#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_CPE.v:116)[7])  [VLOG-401]
info:    module 'CPE' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'CPE_base' for 4 instances  [NL-105]
info:    done synthesizing module 'CPE' (depth 7) (71#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_CPE.v:79)[7])  [VLOG-401]
info:    module 'Inter_pred_CPE' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Inter_pred_CPE' (depth 6) (72#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_CPE.v:18)[7])  [VLOG-401]
info:    module 'Inter_pred_top' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Inter_pred_top' (depth 5) (73#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_top.v:23)[7])  [VLOG-401]
info:    synthesizing module 'sum' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/sum.v:19)[7])  [VLOG-400]
info:    synthesizing module 'sum_PE' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/sum.v:499)[7])  [VLOG-400]
info:    module 'sum_PE' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'sum_PE' (depth 6) (74#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/sum.v:499)[7])  [VLOG-401]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/sum.v:138)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/sum.v:153)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/sum.v:164)[5])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/sum.v:210)[4])  [VLOG-502]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/sum.v:394)[3])  [VLOG-502]
info:    module 'sum' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'sum_PE' for 4 instances  [NL-105]
info:    done synthesizing module 'sum' (depth 5) (75#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/sum.v:19)[7])  [VLOG-401]
info:    synthesizing module 'DF_top' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_top.v:18)[7])  [VLOG-400]
info:    synthesizing module 'DF_pipeline' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:18)[7])  [VLOG-400]
info:    synthesizing module 'absolute' (depth 7) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:789)[7])  [VLOG-400]
info:    module 'absolute' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'absolute' (depth 7) (76#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:789)[7])  [VLOG-401]
info:    synthesizing module 'clip_to_c' (depth 7) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:796)[7])  [VLOG-400]
info:    module 'clip_to_c' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'clip_to_c' (depth 7) (77#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:796)[7])  [VLOG-401]
info:    synthesizing module 'bs4_strong_FIR' (depth 7) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:812)[7])  [VLOG-400]
info:    module 'bs4_strong_FIR' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'bs4_strong_FIR' (depth 7) (78#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:812)[7])  [VLOG-401]
info:    synthesizing module 'bs4_weak_FIR' (depth 7) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:847)[7])  [VLOG-400]
info:    module 'bs4_weak_FIR' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'bs4_weak_FIR' (depth 7) (79#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:847)[7])  [VLOG-401]
info:    '>' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:216)[77], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:209)[33])  [DP-100]
info:    '>' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:217)[77], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:210)[33])  [DP-100]
info:    '>' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:218)[77], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:211)[33])  [DP-100]
info:    '>' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:219)[77], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:212)[33])  [DP-100]
info:    module 'DF_pipeline' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'bs4_weak_FIR' for 2 instances  [NL-105]
info:    uniquifying module 'clip_to_c' for 3 instances  [NL-105]
info:    uniquifying module 'absolute' for 6 instances  [NL-105]
info:    done synthesizing module 'DF_pipeline' (depth 6) (80#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_pipeline.v:18)[7])  [VLOG-401]
info:    synthesizing module 'DF_reg_ctrl' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_reg_ctrl.v:18)[7])  [VLOG-400]
info:    module 'DF_reg_ctrl' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'DF_reg_ctrl' (depth 6) (81#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_reg_ctrl.v:18)[7])  [VLOG-401]
info:    synthesizing module 'DF_mem_ctrl' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_mem_ctrl.v:18)[7])  [VLOG-400]
info:    'merge' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_mem_ctrl.v:527)[51], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_mem_ctrl.v:529)[76], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_mem_ctrl.v:529)[114])  [DP-100]
info:    module 'DF_mem_ctrl' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'DF_mem_ctrl' (depth 6) (82#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_mem_ctrl.v:18)[7])  [VLOG-401]
info:    synthesizing module 'ram_sync_1r_sync_1w__parameterized0' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_sync_1r_sync_1w.v:29)[7])  [VLOG-400]
info:    module 'ram_sync_1r_sync_1w__parameterized0' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'ram_sync_1r_sync_1w__parameterized0' (depth 6) (82#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_sync_1r_sync_1w.v:29)[7])  [VLOG-401]
info:    synthesizing module 'ram_sync_1r_sync_1w__parameterized1' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_sync_1r_sync_1w.v:29)[7])  [VLOG-400]
info:    module 'ram_sync_1r_sync_1w__parameterized1' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'ram_sync_1r_sync_1w__parameterized1' (depth 6) (82#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_sync_1r_sync_1w.v:29)[7])  [VLOG-401]
info:    module 'DF_top' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'DF_top' (depth 5) (83#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/DF_top.v:18)[7])  [VLOG-401]
info:    synthesizing module 'rec_DF_RAM_ctrl' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/rec_DF_RAM_ctrl.v:20)[7])  [VLOG-400]
info:    module 'rec_DF_RAM_ctrl' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'rec_DF_RAM_ctrl' (depth 5) (84#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/rec_DF_RAM_ctrl.v:20)[7])  [VLOG-401]
info:    synthesizing module 'ram_sync_1r_sync_1w__parameterized2' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_sync_1r_sync_1w.v:29)[7])  [VLOG-400]
info:    module 'ram_sync_1r_sync_1w__parameterized2' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'ram_sync_1r_sync_1w__parameterized2' (depth 5) (84#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ram_sync_1r_sync_1w.v:29)[7])  [VLOG-401]
info:    synthesizing module 'ext_RAM_ctrl' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ext_RAM_ctrl.v:20)[7])  [VLOG-400]
info:    module 'ext_RAM_ctrl' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'ext_RAM_ctrl' (depth 5) (85#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/ext_RAM_ctrl.v:20)[7])  [VLOG-401]
info:    module 'reconstruction' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'reconstruction' (depth 4) (86#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/reconstruction.v:28)[7])  [VLOG-401]
info:    module 'nova' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'nova' (depth 3) (87#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/nova.v:18)[7])  [VLOG-401]
info:    module 'nova_wrapper' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'nova_wrapper' (depth 2) (88#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip/nova_wrapper.v:12)[7])  [VLOG-401]
info:    synthesizing module 'hpdmc' (depth 2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc.v:18)[7])  [VLOG-400]
info:    synthesizing module 'hpdmc_ctlif' (depth 3) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_ctlif.v:18)[7])  [VLOG-400]
info:    module 'hpdmc_ctlif' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'hpdmc_ctlif' (depth 3) (89#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_ctlif.v:18)[7])  [VLOG-401]
info:    synthesizing module 'hpdmc_mgmt' (depth 3) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_mgmt.v:18)[7])  [VLOG-400]
info:    case statement is not full and has no default ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_mgmt.v:225)[1])  [VLOG-502]
info:    module 'hpdmc_mgmt' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'hpdmc_mgmt' (depth 3) (90#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_mgmt.v:18)[7])  [VLOG-401]
info:    synthesizing module 'hpdmc_busif' (depth 3) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_busif.v:20)[7])  [VLOG-400]
info:    module 'hpdmc_busif' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'hpdmc_busif' (depth 3) (91#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_busif.v:20)[7])  [VLOG-401]
info:    synthesizing module 'hpdmc_datactl' (depth 3) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_datactl.v:18)[7])  [VLOG-400]
info:    synthesizing module 'hpdmc_banktimer' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_banktimer.v:18)[7])  [VLOG-400]
info:    module 'hpdmc_banktimer' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'hpdmc_banktimer' (depth 4) (92#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_banktimer.v:18)[7])  [VLOG-401]
info:    module 'hpdmc_datactl' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'hpdmc_datactl' (depth 3) (93#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_datactl.v:18)[7])  [VLOG-401]
info:    synthesizing module 'hpdmc_ddrio' (depth 3) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/spartan6/hpdmc_ddrio.v:18)[7])  [VLOG-400]
info:    synthesizing module 'hpdmc_iobuf32' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/spartan6/hpdmc_iobuf32.v:25)[7])  [VLOG-400]
info:    synthesizing module 'IOBUF' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/lib_cells/ddr_pad_lib.v:2)[7])  [VLOG-400]
info:    module 'IOBUF' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'IOBUF' (depth 5) (94#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/lib_cells/ddr_pad_lib.v:2)[7])  [VLOG-401]
info:    module 'hpdmc_iobuf32' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'hpdmc_iobuf32' (depth 4) (95#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/spartan6/hpdmc_iobuf32.v:25)[7])  [VLOG-401]
info:    synthesizing module 'hpdmc_oddr32' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/spartan6/hpdmc_oddr32.v:25)[7])  [VLOG-400]
info:    synthesizing module 'ODDR2' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/lib_cells/ddr_alignment.v:39)[7])  [VLOG-400]
info:    module 'ODDR2' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'ODDR2' (depth 5) (96#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/lib_cells/ddr_alignment.v:39)[7])  [VLOG-401]
info:    module 'hpdmc_oddr32' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'hpdmc_oddr32' (depth 4) (97#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/spartan6/hpdmc_oddr32.v:25)[7])  [VLOG-401]
info:    synthesizing module 'hpdmc_iddr32' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/spartan6/hpdmc_iddr32.v:25)[7])  [VLOG-400]
info:    synthesizing module 'IDDR2' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/lib_cells/ddr_alignment.v:2)[7])  [VLOG-400]
info:    module 'IDDR2' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'IDDR2' (depth 5) (98#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/lib_cells/ddr_alignment.v:2)[7])  [VLOG-401]
info:    module 'hpdmc_iddr32' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'hpdmc_iddr32' (depth 4) (99#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/spartan6/hpdmc_iddr32.v:25)[7])  [VLOG-401]
info:    synthesizing module 'hpdmc_oddr4' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/spartan6/hpdmc_oddr4.v:25)[7])  [VLOG-400]
info:    module 'hpdmc_oddr4' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'hpdmc_oddr4' (depth 4) (100#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/spartan6/hpdmc_oddr4.v:25)[7])  [VLOG-401]
info:    synthesizing module 'hpdmc_obuft4' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/spartan6/hpdmc_obuft4.v:25)[7])  [VLOG-400]
info:    synthesizing module 'OBUFT' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/lib_cells/ddr_pad_lib.v:15)[7])  [VLOG-400]
info:    module 'OBUFT' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'OBUFT' (depth 5) (101#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/lib_cells/ddr_pad_lib.v:15)[7])  [VLOG-401]
info:    module 'hpdmc_obuft4' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'hpdmc_obuft4' (depth 4) (102#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/spartan6/hpdmc_obuft4.v:25)[7])  [VLOG-401]
info:    module 'hpdmc_ddrio' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'ODDR2' for 36 instances  [NL-105]
info:    uniquifying module 'hpdmc_oddr4' for 3 instances  [NL-105]
info:    uniquifying module 'IDDR2' for 32 instances  [NL-105]
info:    uniquifying module 'hpdmc_oddr32' for 2 instances  [NL-105]
info:    done synthesizing module 'hpdmc_ddrio' (depth 3) (103#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/spartan6/hpdmc_ddrio.v:18)[7])  [VLOG-401]
info:    module 'hpdmc' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'hpdmc_banktimer' for 4 instances  [NL-105]
info:    done synthesizing module 'hpdmc' (depth 2) (104#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc.v:18)[7])  [VLOG-401]
info:    synthesizing module 'hpdmc__parameterized0' (depth 2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc.v:18)[7])  [VLOG-400]
info:    synthesizing module 'hpdmc_ctlif__parameterized0' (depth 3) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_ctlif.v:18)[7])  [VLOG-400]
info:    module 'hpdmc_ctlif__parameterized0' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'hpdmc_ctlif__parameterized0' (depth 3) (104#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_ctlif.v:18)[7])  [VLOG-401]
info:    module 'hpdmc__parameterized0' assigned to power domain '/PD_TOP'  [NL-138]
info:    module 'hpdmc_datactl' assigned to power domain '/PD_TOP'  [NL-138]
info:    module 'hpdmc_banktimer' assigned to power domain '/PD_TOP'  [NL-138]
info:    module 'hpdmc_mgmt' assigned to power domain '/PD_TOP'  [NL-138]
info:    module 'hpdmc_busif' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'hpdmc_banktimer__91_2' for 4 instances  [NL-105]
info:    done synthesizing module 'hpdmc__parameterized0' (depth 2) (104#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc.v:18)[7])  [VLOG-401]
info:    synthesizing module 'hpdmc__parameterized1' (depth 2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc.v:18)[7])  [VLOG-400]
info:    synthesizing module 'hpdmc_ctlif__parameterized1' (depth 3) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_ctlif.v:18)[7])  [VLOG-400]
info:    module 'hpdmc_ctlif__parameterized1' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'hpdmc_ctlif__parameterized1' (depth 3) (104#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc_ctlif.v:18)[7])  [VLOG-401]
info:    module 'hpdmc__parameterized1' assigned to power domain '/PD_TOP'  [NL-138]
info:    module 'hpdmc_datactl' assigned to power domain '/PD_TOP'  [NL-138]
info:    module 'hpdmc_banktimer' assigned to power domain '/PD_TOP'  [NL-138]
info:    module 'hpdmc_mgmt' assigned to power domain '/PD_TOP'  [NL-138]
info:    module 'hpdmc_busif' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'hpdmc_banktimer__92_2' for 4 instances  [NL-105]
info:    done synthesizing module 'hpdmc__parameterized1' (depth 2) (104#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/hpdmc/trunk/hpdmc_ddr32/rtl/hpdmc.v:18)[7])  [VLOG-401]
info:    synthesizing module 'usb_sys' (depth 2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip/usb_sys.v:1)[7])  [VLOG-400]
info:    synthesizing module 'usbf_top' (depth 3) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_top.v:109)[7])  [VLOG-400]
info:    synthesizing module 'usbf_utmi_if' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_utmi_if.v:100)[7])  [VLOG-400]
info:    synthesizing module 'usbf_utmi_ls' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_utmi_ls.v:98)[7])  [VLOG-400]
info:    module 'usbf_utmi_ls' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usbf_utmi_ls' (depth 5) (105#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_utmi_ls.v:98)[7])  [VLOG-401]
info:    module 'usbf_utmi_if' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usbf_utmi_if' (depth 4) (106#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_utmi_if.v:100)[7])  [VLOG-401]
info:    synthesizing module 'usbf_pl' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_pl.v:93)[7])  [VLOG-400]
info:    synthesizing module 'usbf_pd' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_pd.v:94)[7])  [VLOG-400]
info:    synthesizing module 'usbf_crc5' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_crc5.v:75)[7])  [VLOG-400]
info:    module 'usbf_crc5' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usbf_crc5' (depth 6) (107#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_crc5.v:75)[7])  [VLOG-401]
info:    synthesizing module 'usbf_crc16' (depth 6) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_crc16.v:75)[7])  [VLOG-400]
info:    module 'usbf_crc16' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usbf_crc16' (depth 6) (108#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_crc16.v:75)[7])  [VLOG-401]
info:    module 'usbf_pd' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usbf_pd' (depth 5) (109#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_pd.v:94)[7])  [VLOG-401]
info:    synthesizing module 'usbf_pa' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_pa.v:87)[7])  [VLOG-400]
info:    module 'usbf_pa' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usbf_pa' (depth 5) (110#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_pa.v:87)[7])  [VLOG-401]
info:    synthesizing module 'usbf_idma' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_idma.v:103)[7])  [VLOG-400]
info:    module 'usbf_idma' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usbf_idma' (depth 5) (111#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_idma.v:103)[7])  [VLOG-401]
info:    synthesizing module 'usbf_pe' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_pe.v:109)[7])  [VLOG-400]
info:    module 'usbf_pe' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usbf_pe' (depth 5) (112#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_pe.v:109)[7])  [VLOG-401]
info:    module 'usbf_pl' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'usbf_crc16' for 2 instances  [NL-105]
info:    done synthesizing module 'usbf_pl' (depth 4) (113#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_pl.v:93)[7])  [VLOG-401]
info:    synthesizing module 'usbf_mem_arb' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_mem_arb.v:83)[7])  [VLOG-400]
info:    module 'usbf_mem_arb' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usbf_mem_arb' (depth 4) (114#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_mem_arb.v:83)[7])  [VLOG-401]
info:    synthesizing module 'usbf_rf' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_rf.v:102)[7])  [VLOG-400]
info:    synthesizing module 'usbf_ep_rf' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_ep_rf.v:87)[7])  [VLOG-400]
info:    module 'usbf_ep_rf' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usbf_ep_rf' (depth 5) (115#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_ep_rf.v:87)[7])  [VLOG-401]
info:    synthesizing module 'usbf_ep_rf_dummy' (depth 5) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_ep_rf_dummy.v:70)[7])  [VLOG-400]
info:    module 'usbf_ep_rf_dummy' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usbf_ep_rf_dummy' (depth 5) (116#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_ep_rf_dummy.v:70)[7])  [VLOG-401]
info:    module 'usbf_rf' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'usbf_ep_rf_dummy' for 12 instances  [NL-105]
info:    done synthesizing module 'usbf_rf' (depth 4) (117#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_rf.v:102)[7])  [VLOG-401]
info:    synthesizing module 'usbf_wb' (depth 4) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_wb.v:88)[7])  [VLOG-400]
info:    module 'usbf_wb' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usbf_wb' (depth 4) (118#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_wb.v:88)[7])  [VLOG-401]
info:    module 'usbf_top' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usbf_top' (depth 3) (119#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb/trunk/rtl/verilog/usbf_top.v:109)[7])  [VLOG-401]
warning: width (14) of port connection 'sram_adr_o' does not match port width (15) of module 'usbf_top' ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip/usb_sys.v:95)[14])  [VLOG-514]
info:    synthesizing module 'MemGen_32_14' (depth 3) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mem_wrapper/MemGen_32_14.v:1)[7])  [VLOG-400]
info:    module 'MemGen_32_14' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'MemGen_32_14' (depth 3) (120#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/mem_wrapper/MemGen_32_14.v:1)[7])  [VLOG-401]
info:    module 'usb_sys' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usb_sys' (depth 2) (121#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip/usb_sys.v:1)[7])  [VLOG-401]
info:    synthesizing module 'usb_phy' (depth 2) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb_phy/trunk/rtl/verilog/usb_phy.v:72)[7])  [VLOG-400]
info:    synthesizing module 'usb_tx_phy' (depth 3) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb_phy/trunk/rtl/verilog/usb_tx_phy.v:74)[7])  [VLOG-400]
info:    module 'usb_tx_phy' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usb_tx_phy' (depth 3) (122#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb_phy/trunk/rtl/verilog/usb_tx_phy.v:74)[7])  [VLOG-401]
info:    synthesizing module 'usb_rx_phy' (depth 3) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb_phy/trunk/rtl/verilog/usb_rx_phy.v:76)[7])  [VLOG-400]
info:    module 'usb_rx_phy' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usb_rx_phy' (depth 3) (123#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb_phy/trunk/rtl/verilog/usb_rx_phy.v:76)[7])  [VLOG-401]
info:    module 'usb_phy' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'usb_phy' (depth 2) (124#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/usb_phy/trunk/rtl/verilog/usb_phy.v:72)[7])  [VLOG-401]
info:    module 'demo_chip' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'demo_chip' (depth 1) (125#125) ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/demo_chip/demo_chip.v:16)[7])  [VLOG-401]
info:    uniquifying module 'ram_sync_1r_sync_1w__parameterized2' for 2 instances  [NL-105]
info:    uniquifying module 'nova_wrapper' for 2 instances  [NL-105]
info:    uniquifying module 'MemGen_32_12' for 2 instances  [NL-105]
info:    uniquifying module 'OBUFT' for 4 instances  [NL-105]
info:    uniquifying module 'IOBUF' for 32 instances  [NL-105]
info:    uniquifying module 'hpdmc_ddrio' for 3 instances  [NL-105]
info:    uniquifying module 'hpdmc__parameterized0' for 2 instances  [NL-105]
finished synthesize at 00:01:45(cpu)/1:56:09(wall) 499MB(vsz)/751MB(peak)
> set_route_layer_max_usage metal2 0.5
> set_route_layer_max_usage metal3 0.8
> set_route_layer_max_usage metal6 0.8
> write_design /home/vlsi/Desktop/oasys_rtl_qs_ekit/output/odb/2_synthesized.odb
info:    design 'demo_chip' has no physical info  [WRITE-120]
warning: WrSdc.. design 'demo_chip' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/Desktop/oasys_rtl_qs_ekit/constraints/demo_chip_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_chip
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> set clock_period        60.0
> set sysclk_multiplier   40
> set usbclk_multiplier   8 
> set clock_margin        0.20
> set pad_load            10  
> set transition          0.1
> set io_clock_period     [ expr ${clock_period} / ${sysclk_multiplier} ]
> set io_clock_period_ddr [ expr ${io_clock_period} / 2 ]
> 
> #  ------------------------------------------------------------------
> #     Clock definitions
> #  ------------------------------------------------------------------
> # PLL input clock 10MHz
> create_clock -name lfxt_clk -period ${clock_period} [ get_ports lfxt_clk ]
> 
> # Main system clock - 400MHz
> create_generated_clock \
    -name sysclk \
    -source [ get_pins i_MAIN_PLL/REF ] \
    -multiply_by ${sysclk_multiplier} \
    -add -master_clock lfxt_clk \
    [ get_pins i_MAIN_PLL/PLLOUT ]
> 
> # USB clock - 60MHz
> create_generated_clock \
    -name usbclk \
    -source [ get_pins i_USB_PLL/REF ] \
    -multiply_by ${usbclk_multiplier} \
    -add -master_clock lfxt_clk \
    [ get_pins i_USB_PLL/PLLOUT ]
> 
> # Scan mode clocks 
> create_clock -name sysclk_byp -period ${clock_period} [ get_ports sysclk_byp ]
> create_clock -name usbclk_byp -period ${clock_period} [ get_ports usbclk_byp ]
> 
> # Virtual clock for I/O timing
> create_clock -name vsysclk -period ${io_clock_period}
> 
> # Virtual clock for ddr timing
> create_clock -name vsysclk_ddr -period ${io_clock_period_ddr}
> 
> 
> # Apply uncertainties to clocks
> set_clock_uncertainty -setup ${clock_margin} [ get_clocks sysclk ] 
> set_clock_uncertainty -setup ${clock_margin} [ get_clocks usbclk ] 
> 
> #  ------------------------------------------------------------------
> #     port timings
> #  ------------------------------------------------------------------
> set_input_delay 0.4 [get_ports usb_minus]
> set_input_delay 0.4 [get_ports usb_plus]
> set_input_delay  -clock vsysclk [ expr 0.4 *${io_clock_period}  ] \
    [ remove_from_collection [ all_inputs ] [ get_ports { lfxt_clk usb_plus usb_minus ddr*dq }] ]
> set_output_delay -clock vsysclk [ expr 0.3 * ${io_clock_period} ] \
    [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> # DDR input timings
> set_input_delay  -clock vsysclk_ddr [ expr 0.4 * ${io_clock_period_ddr} ] \
        [ get_ports {  ddr*dq* }]
> 
> #  ------------------------------------------------------------------
> #     external conditions
> #  ------------------------------------------------------------------
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> 
> #  ------------------------------------------------------------------
> #     Exceptions
> #  ------------------------------------------------------------------
> 
> 
> # NMI and reset are asynchronous
> 
> set_false_path   -from [ get_ports nmi ]
# set_false_path -from nmi
> set_false_path   -from [ get_ports reset_n ]
# set_false_path -from reset_n
> 
> # Power up/down will take long time --> set false paths
> 
> set_false_path -through [  get_pins {nova0/power_control nova0/power_ack nova1/power_control nova1/power_ack i_usbf/*power_control i_usbf/*power_ack }]
# set_false_pathwarning: could not find 2 objects:
             i_usbf/*power_ack
             i_usbf/*power_control
 -through nova0/power_control nova0/power_ack nova1/power_control nova1/power_ack
> 
> # All crossings are async
> set_clock_groups -asynchronous \
    -group lfxt_clk \
    -group sysclk   \
    -group usbclk
> 
> # Block scan clocks with case analysis
> set_case_analysis 0 [ get_ports   scan_mode  ]
> 
> 
> 
> 
> #############################################################################NOVA SDC#####################################################################################
> ##
> ##set clock_period        2.5
> ##set clock_margin        0.0
> ##
> ##create_clock -name clk -period ${clock_period} [  get_pins { nova*/clk nova*/clk_reg } ]
> ##set_clock_uncertainty -setup ${clock_margin}   [ get_clocks clk ] 
> ##
> ##set_input_delay  -clock clk [ expr 0.5 * $clock_period ] [ remove_from_collection [ all_inputs ] [ get_pins { nova*/clk nova*/clk_reg } ] ]
> ##
> ##set_input_delay  -clock clk [ expr 0.1 * $clock_period ] [ get_ports { reset_n } ]
> ##
> ##
> ##set_output_delay -clock clk [ expr 0.3 * $clock_period ] [ all_outputs ]
> ##
> ### Block feed through paths
> ##set_multicycle_path 2 -setup -from [ all_inputs ] -to [ all_outputs ]
> ##set_multicycle_path 1 -hold  -from [ all_inputs ] -to [ all_outputs ]
> ##
> ######################################################################Processor SDC##################################################################
> ##
> ##set clock_period    2.5
> ##set clock_margin    0.0
> ##
> ##create_clock -name clock -period ${clock_period} [ get_pins i_cpu_sys/clock ]
> ##
> ##
> ##set_clock_uncertainty -setup ${clock_margin}   [ get_clocks clock ] 
> ##
> ##set_input_delay  -clock clock [ expr 0.7 * $clock_period ] [ remove_from_collection [ all_inputs ] [ get_pins i_cpu_sys/clock ] ]
> ##
> ##set_output_delay -clock clock [ expr 0.3 * $clock_period ] [ all_outputs ]
> ##
> ##
> #########################################################
> #
> #
> set_input_delay 0.7 [get_ports usb_minus]
> set_input_delay 0.7 [get_ports usb_plus]
> 
> 
> report_design_metrics
Report Physical info: 
------------------------+---------+-----------+------------
                        |         |Area (squm)|Leakage (uW)
------------------------+---------+-----------+------------
Design Name             |demo_chip|           |            
  Total Instances       |   361924|    1385517|   10710.182
    Macros              |       50|     594589|    6218.599
    Pads                |      317|      59794|       6.262
    Phys                |        0|          0|       0.000
    Blackboxes          |        0|          0|       0.000
    Cells               |   361557|     731134|    4485.321
      Buffers           |        0|          0|       0.000
      Inverters         |    34046|      18112|      94.493
      Clock-Gates       |     6926|      27635|      86.759
      Combinational     |   257301|     293515|    1474.617
      Latches           |       78|        207|       0.664
      FlipFlops         |    63206|     391664|    2828.789
       Single-Bit FF    |    63206|     391664|    2828.789
       Multi-Bit FF     |        0|          0|       0.000
       Clock-Gated      |    61429|           |            
       Bits             |    63206|     391664|    2828.789
         Load-Enabled   |        0|           |            
         Clock-Gated    |    61429|           |            
  Tristate Pin Count    |        0|           |            
Physical Info           |Unplaced |           |            
  Chip Size (mm x mm)   |         |          0|            
  Fixed Cell Area       |         |          0|            
    Phys Only           |        0|          0|            
  Placeable Area        |         |          0|            
  Movable Cell Area     |         |    1385517|            
  Utilization (%)       |         |           |            
  Chip Utilization (%)  |         |           |            
  Total Wire Length (mm)|    0.000|           |            
  Longest Wire (mm)     |         |           |            
  Average Wire (mm)     |         |           |            
------------------------+---------+-----------+------------
> all_inputs
> group_path -name I2R -from { ddr0_dq[31] ddr0_dq[30] ddr0_dq[29] ddr0_dq[28] ddr0_dq[27] ddr0_dq[26] ddr0_dq[25] ddr0_dq[24] ddr0_dq[23] ddr0_dq[22] ddr0_dq[21] ddr0_dq[20] ddr0_dq[19] ddr0_dq[18] ddr0_dq[17] ddr0_dq[16] ddr0_dq[15] ddr0_dq[14] ddr0_dq[13] ddr0_dq[12] ddr0_dq[11] ddr0_dq[10] ddr0_dq[9] ddr0_dq[8] ddr0_dq[7] ddr0_dq[6] ddr0_dq[5] ddr0_dq[4] ddr0_dq[3] ddr0_dq[2] ddr0_dq[1] ddr0_dq[0] ddr0_dqs[3] ddr0_dqs[2] ddr0_dqs[1] ddr0_dqs[0] ddr1_dq[31] ddr1_dq[30] ddr1_dq[29] ddr1_dq[28] ddr1_dq[27] ddr1_dq[26] ddr1_dq[25] ddr1_dq[24] ddr1_dq[23] ddr1_dq[22] ddr1_dq[21] ddr1_dq[20] ddr1_dq[19] ddr1_dq[18] ddr1_dq[17] ddr1_dq[16] ddr1_dq[15] ddr1_dq[14] ddr1_dq[13] ddr1_dq[12] ddr1_dq[11] ddr1_dq[10] ddr1_dq[9] ddr1_dq[8] ddr1_dq[7] ddr1_dq[6] ddr1_dq[5] ddr1_dq[4] ddr1_dq[3] ddr1_dq[2] ddr1_dq[1] ddr1_dq[0] ddr1_dqs[3] ddr1_dqs[2] ddr1_dqs[1] ddr1_dqs[0] ddr2_dq[31] ddr2_dq[30] ddr2_dq[29] ddr2_dq[28] ddr2_dq[27] ddr2_dq[26] ddr2_dq[25] ddr2_dq[24] ddr2_dq[23] ddr2_dq[22] ddr2_dq[21] ddr2_dq[20] ddr2_dq... (message truncated)
# group_path -from {ddr0_dq[31]} {ddr0_dq[30]} {ddr0_dq[29]} {ddr0_dq[28]} {ddr0_dq[27]} {ddr0_dq[26]} {ddr0_dq[25]} {ddr0_dq[24]} {ddr0_dq[23]} {ddr0_dq[22]} {ddr0_dq[21]} {ddr0_dq[20]} {ddr0_dq[19]} {ddr0_dq[18]} {ddr0_dq[17]} {ddr0_dq[16]} {ddr0_dq[15]} {ddr0_dq[14]} {ddr0_dq[13]} {ddr0_dq[12]} {ddr0_dq[11]} {ddr0_dq[10]} {ddr0_dq[9]} {ddr0_dq[8]} {ddr0_dq[7]} {ddr0_dq[6]} {ddr0_dq[5]} {ddr0_dq[4]} {ddr0_dq[3]} {ddr0_dq[2]} {ddr0_dq[1]} {ddr0_dq[0]} {ddr0_dqs[3]} {ddr0_dqs[2]} {ddr0_dqs[1]} {ddr0_dqs[0]} {ddr1_dq[31]} {ddr1_dq[30]} {ddr1_dq[29]} {ddr1_dq[28]} {ddr1_dq[27]} {ddr1_dq[26]} {ddr1_dq[25]} {ddr1_dq[24]} {ddr1_dq[23]} {ddr1_dq[22]} {ddr1_dq[21]} {ddr1_dq[20]} {ddr1_dq[19]} {ddr1_dq[18]} {ddr1_dq[17]} {ddr1_dq[16]} {ddr1_dq[15]} {ddr1_dq[14]} {ddr1_dq[13]} {ddr1_dq[12]} {ddr1_dq[11]} {ddr1_dq[10]} {ddr1_dq[9]} {ddr1_dq[8]} {ddr1_dq[7]} {ddr1_dq[6]} {ddr1_dq[5]} {ddr1_dq[4]} {ddr1_dq[3]} {ddr1_dq[2]} {ddr1_dq[1]} {ddr1_dq[0]} {ddr1_dqs[3]} {ddr1_dqs[2]} {ddr1_dqs[1]} {ddr1_dqs[0]} {ddr2_dq[31]} {ddr2_dq[30]} {ddr2_dq[29]} {ddr2_dq[28]} {ddr2_dq[27]} {ddr2_dq[26]} {ddr2_dq[25]} {ddr2_dq[24]} {ddr2_dq[23]} {ddr2_dq[22]} {ddr2_dq[21]} {ddr2_dq[20]} {ddr2_dq[19]} {ddr2_dq[18]} {ddr2_dq[17]} {ddr2_dq[16]} {ddr2_dq[15]} {ddr2_dq[14]} {ddr2_dq[13]} {ddr2_dq[12]} {ddr2_dq[11]} {ddr2_dq[10]} {ddr2_dq[9]} {ddr2_dq[8]} {ddr2_dq[7]} {ddr2_dq[6]} {ddr2_dq[5]} {ddr2_dq[4]} {ddr2_dq[3]} {ddr2_dq[2]} {ddr2_dq[1]} {ddr2_dq[0]} {ddr2_dqs[3]} {ddr2_dqs[2]} {ddr2_dqs[1]} {ddr2_dqs[0]} {ddr3_dq[31]} {ddr3_dq[30]} {ddr3_dq[29]} {ddr3_dq[28]} {ddr3_dq[27]} {ddr3_dq[26]} {ddr3_dq[25]} {ddr3_dq[24]} {ddr3_dq[23]} {ddr3_dq[22]} {ddr3_dq[21]} {ddr3_dq[20]} {ddr3_dq[19]} {ddr3_dq[18]} {ddr3_dq[17]} {ddr3_dq[16]} {ddr3_dq[15]} {ddr3_dq[14]} {ddr3_dq[13]} {ddr3_dq[12]} {ddr3_dq[11]} {ddr3_dq[10]} {ddr3_dq[9]} {ddr3_dq[8]} {ddr3_dq[7]} {ddr3_dq[6]} {ddr3_dq[5]} {ddr3_dq[4]} {ddr3_dq[3]} {ddr3_dq[2]} {ddr3_dq[1]} {ddr3_dq[0]} {ddr3_dqs[3]} {ddr3_dqs[2]} {ddr3_dqs[1]} {ddr3_dqs[0]} usb_plus usb_minus reset_n {BS_data_0[15]} {BS_data_0[14]} {BS_data_0[13]} {BS_data_0[12]} {BS_data_0[11]} {BS_data_0[10]} {BS_data_0[9]} {BS_data_0[8]} {BS_data_0[7]} {BS_data_0[6]} {BS_data_0[5]} {BS_data_0[4]} {BS_data_0[3]} {BS_data_0[2]} {BS_data_0[1]} {BS_data_0[0]} {BS_data_1[15]} {BS_data_1[14]} {BS_data_1[13]} {BS_data_1[12]} {BS_data_1[11]} {BS_data_1[10]} {BS_data_1[9]} {BS_data_1[8]} {BS_data_1[7]} {BS_data_1[6]} {BS_data_1[5]} {BS_data_1[4]} {BS_data_1[3]} {BS_data_1[2]} {BS_data_1[1]} {BS_data_1[0]} lfxt_clk nmi scan_mode sysclk_byp usbclk_byp
> all_inputs
> all_outputs
> group_path -name I2O -from { ddr0_dq[31] ddr0_dq[30] ddr0_dq[29] ddr0_dq[28] ddr0_dq[27] ddr0_dq[26] ddr0_dq[25] ddr0_dq[24] ddr0_dq[23] ddr0_dq[22] ddr0_dq[21] ddr0_dq[20] ddr0_dq[19] ddr0_dq[18] ddr0_dq[17] ddr0_dq[16] ddr0_dq[15] ddr0_dq[14] ddr0_dq[13] ddr0_dq[12] ddr0_dq[11] ddr0_dq[10] ddr0_dq[9] ddr0_dq[8] ddr0_dq[7] ddr0_dq[6] ddr0_dq[5] ddr0_dq[4] ddr0_dq[3] ddr0_dq[2] ddr0_dq[1] ddr0_dq[0] ddr0_dqs[3] ddr0_dqs[2] ddr0_dqs[1] ddr0_dqs[0] ddr1_dq[31] ddr1_dq[30] ddr1_dq[29] ddr1_dq[28] ddr1_dq[27] ddr1_dq[26] ddr1_dq[25] ddr1_dq[24] ddr1_dq[23] ddr1_dq[22] ddr1_dq[21] ddr1_dq[20] ddr1_dq[19] ddr1_dq[18] ddr1_dq[17] ddr1_dq[16] ddr1_dq[15] ddr1_dq[14] ddr1_dq[13] ddr1_dq[12] ddr1_dq[11] ddr1_dq[10] ddr1_dq[9] ddr1_dq[8] ddr1_dq[7] ddr1_dq[6] ddr1_dq[5] ddr1_dq[4] ddr1_dq[3] ddr1_dq[2] ddr1_dq[1] ddr1_dq[0] ddr1_dqs[3] ddr1_dqs[2] ddr1_dqs[1] ddr1_dqs[0] ddr2_dq[31] ddr2_dq[30] ddr2_dq[29] ddr2_dq[28] ddr2_dq[27] ddr2_dq[26] ddr2_dq[25] ddr2_dq[24] ddr2_dq[23] ddr2_dq[22] ddr2_dq[21] ddr2_dq[20] ddr2_dq... (message truncated)
# group_path -from {ddr0_dq[31]} {ddr0_dq[30]} {ddr0_dq[29]} {ddr0_dq[28]} {ddr0_dq[27]} {ddr0_dq[26]} {ddr0_dq[25]} {ddr0_dq[24]} {ddr0_dq[23]} {ddr0_dq[22]} {ddr0_dq[21]} {ddr0_dq[20]} {ddr0_dq[19]} {ddr0_dq[18]} {ddr0_dq[17]} {ddr0_dq[16]} {ddr0_dq[15]} {ddr0_dq[14]} {ddr0_dq[13]} {ddr0_dq[12]} {ddr0_dq[11]} {ddr0_dq[10]} {ddr0_dq[9]} {ddr0_dq[8]} {ddr0_dq[7]} {ddr0_dq[6]} {ddr0_dq[5]} {ddr0_dq[4]} {ddr0_dq[3]} {ddr0_dq[2]} {ddr0_dq[1]} {ddr0_dq[0]} {ddr0_dqs[3]} {ddr0_dqs[2]} {ddr0_dqs[1]} {ddr0_dqs[0]} {ddr1_dq[31]} {ddr1_dq[30]} {ddr1_dq[29]} {ddr1_dq[28]} {ddr1_dq[27]} {ddr1_dq[26]} {ddr1_dq[25]} {ddr1_dq[24]} {ddr1_dq[23]} {ddr1_dq[22]} {ddr1_dq[21]} {ddr1_dq[20]} {ddr1_dq[19]} {ddr1_dq[18]} {ddr1_dq[17]} {ddr1_dq[16]} {ddr1_dq[15]} {ddr1_dq[14]} {ddr1_dq[13]} {ddr1_dq[12]} {ddr1_dq[11]} {ddr1_dq[10]} {ddr1_dq[9]} {ddr1_dq[8]} {ddr1_dq[7]} {ddr1_dq[6]} {ddr1_dq[5]} {ddr1_dq[4]} {ddr1_dq[3]} {ddr1_dq[2]} {ddr1_dq[1]} {ddr1_dq[0]} {ddr1_dqs[3]} {ddr1_dqs[2]} {ddr1_dqs[1]} {ddr1_dqs[0]} {ddr2_dq[31]} {ddr2_dq[30]} {ddr2_dq[29]} {ddr2_dq[28]} {ddr2_dq[27]} {ddr2_dq[26]} {ddr2_dq[25]} {ddr2_dq[24]} {ddr2_dq[23]} {ddr2_dq[22]} {ddr2_dq[21]} {ddr2_dq[20]} {ddr2_dq[19]} {ddr2_dq[18]} {ddr2_dq[17]} {ddr2_dq[16]} {ddr2_dq[15]} {ddr2_dq[14]} {ddr2_dq[13]} {ddr2_dq[12]} {ddr2_dq[11]} {ddr2_dq[10]} {ddr2_dq[9]} {ddr2_dq[8]} {ddr2_dq[7]} {ddr2_dq[6]} {ddr2_dq[5]} {ddr2_dq[4]} {ddr2_dq[3]} {ddr2_dq[2]} {ddr2_dq[1]} {ddr2_dq[0]} {ddr2_dqs[3]} {ddr2_dqs[2]} {ddr2_dqs[1]} {ddr2_dqs[0]} {ddr3_dq[31]} {ddr3_dq[30]} {ddr3_dq[29]} {ddr3_dq[28]} {ddr3_dq[27]} {ddr3_dq[26]} {ddr3_dq[25]} {ddr3_dq[24]} {ddr3_dq[23]} {ddr3_dq[22]} {ddr3_dq[21]} {ddr3_dq[20]} {ddr3_dq[19]} {ddr3_dq[18]} {ddr3_dq[17]} {ddr3_dq[16]} {ddr3_dq[15]} {ddr3_dq[14]} {ddr3_dq[13]} {ddr3_dq[12]} {ddr3_dq[11]} {ddr3_dq[10]} {ddr3_dq[9]} {ddr3_dq[8]} {ddr3_dq[7]} {ddr3_dq[6]} {ddr3_dq[5]} {ddr3_dq[4]} {ddr3_dq[3]} {ddr3_dq[2]} {ddr3_dq[1]} {ddr3_dq[0]} {ddr3_dqs[3]} {ddr3_dqs[2]} {ddr3_dqs[1]} {ddr3_dqs[0]} usb_plus usb_minus reset_n {BS_data_0[15]} {BS_data_0[14]} {BS_data_0[13]} {BS_data_0[12]} {BS_data_0[11]} {BS_data_0[10]} {BS_data_0[9]} {BS_data_0[8]} {BS_data_0[7]} {BS_data_0[6]} {BS_data_0[5]} {BS_data_0[4]} {BS_data_0[3]} {BS_data_0[2]} {BS_data_0[1]} {BS_data_0[0]} {BS_data_1[15]} {BS_data_1[14]} {BS_data_1[13]} {BS_data_1[12]} {BS_data_1[11]} {BS_data_1[10]} {BS_data_1[9]} {BS_data_1[8]} {BS_data_1[7]} {BS_data_1[6]} {BS_data_1[5]} {BS_data_1[4]} {BS_data_1[3]} {BS_data_1[2]} {BS_data_1[1]} {BS_data_1[0]} lfxt_clk nmi scan_mode sysclk_byp usbclk_byp -to mclk BS_ren_0 {BS_addr_0[16]} {BS_addr_0[15]} {BS_addr_0[14]} {BS_addr_0[13]} {BS_addr_0[12]} {BS_addr_0[11]} {BS_addr_0[10]} {BS_addr_0[9]} {BS_addr_0[8]} {BS_addr_0[7]} {BS_addr_0[6]} {BS_addr_0[5]} {BS_addr_0[4]} {BS_addr_0[3]} {BS_addr_0[2]} {BS_addr_0[1]} {BS_addr_0[0]} BS_ren_1 {BS_addr_1[16]} {BS_addr_1[15]} {BS_addr_1[14]} {BS_addr_1[13]} {BS_addr_1[12]} {BS_addr_1[11]} {BS_addr_1[10]} {BS_addr_1[9]} {BS_addr_1[8]} {BS_addr_1[7]} {BS_addr_1[6]} {BS_addr_1[5]} {BS_addr_1[4]} {BS_addr_1[3]} {BS_addr_1[2]} {BS_addr_1[1]} {BS_addr_1[0]} ddr0_cke ddr0_cs_n ddr0_we_n ddr0_cas_n ddr0_ras_n {ddr0_adr[12]} {ddr0_adr[11]} {ddr0_adr[10]} {ddr0_adr[9]} {ddr0_adr[8]} {ddr0_adr[7]} {ddr0_adr[6]} {ddr0_adr[5]} {ddr0_adr[4]} {ddr0_adr[3]} {ddr0_adr[2]} {ddr0_adr[1]} {ddr0_adr[0]} {ddr0_ba[1]} {ddr0_ba[0]} {ddr0_dm[3]} {ddr0_dm[2]} {ddr0_dm[1]} {ddr0_dm[0]} ddr1_cke ddr1_cs_n ddr1_we_n ddr1_cas_n ddr1_ras_n {ddr1_adr[12]} {ddr1_adr[11]} {ddr1_adr[10]} {ddr1_adr[9]} {ddr1_adr[8]} {ddr1_adr[7]} {ddr1_adr[6]} {ddr1_adr[5]} {ddr1_adr[4]} {ddr1_adr[3]} {ddr1_adr[2]} {ddr1_adr[1]} {ddr1_adr[0]} {ddr1_ba[1]} {ddr1_ba[0]} {ddr1_dm[3]} {ddr1_dm[2]} {ddr1_dm[1]} {ddr1_dm[0]} ddr2_cke ddr2_cs_n ddr2_we_n ddr2_cas_n ddr2_ras_n {ddr2_adr[12]} {ddr2_adr[11]} {ddr2_adr[10]} {ddr2_adr[9]} {ddr2_adr[8]} {ddr2_adr[7]} {ddr2_adr[6]} {ddr2_adr[5]} {ddr2_adr[4]} {ddr2_adr[3]} {ddr2_adr[2]} {ddr2_adr[1]} {ddr2_adr[0]} {ddr2_ba[1]} {ddr2_ba[0]} {ddr2_dm[3]} {ddr2_dm[2]} {ddr2_dm[1]} {ddr2_dm[0]} ddr3_cke ddr3_cs_n ddr3_we_n ddr3_cas_n ddr3_ras_n {ddr3_adr[12]} {ddr3_adr[11]} {ddr3_adr[10]} {ddr3_adr[9]} {ddr3_adr[8]} {ddr3_adr[7]} {ddr3_adr[6]} {ddr3_adr[5]} {ddr3_adr[4]} {ddr3_adr[3]} {ddr3_adr[2]} {ddr3_adr[1]} {ddr3_adr[0]} {ddr3_ba[1]} {ddr3_ba[0]} {ddr3_dm[3]} {ddr3_dm[2]} {ddr3_dm[1]} {ddr3_dm[0]} {ddr0_dq[31]} {ddr0_dq[30]} {ddr0_dq[29]} {ddr0_dq[28]} {ddr0_dq[27]} {ddr0_dq[26]} {ddr0_dq[25]} {ddr0_dq[24]} {ddr0_dq[23]} {ddr0_dq[22]} {ddr0_dq[21]} {ddr0_dq[20]} {ddr0_dq[19]} {ddr0_dq[18]} {ddr0_dq[17]} {ddr0_dq[16]} {ddr0_dq[15]} {ddr0_dq[14]} {ddr0_dq[13]} {ddr0_dq[12]} {ddr0_dq[11]} {ddr0_dq[10]} {ddr0_dq[9]} {ddr0_dq[8]} {ddr0_dq[7]} {ddr0_dq[6]} {ddr0_dq[5]} {ddr0_dq[4]} {ddr0_dq[3]} {ddr0_dq[2]} {ddr0_dq[1]} {ddr0_dq[0]} {ddr0_dqs[3]} {ddr0_dqs[2]} {ddr0_dqs[1]} {ddr0_dqs[0]} {ddr1_dq[31]} {ddr1_dq[30]} {ddr1_dq[29]} {ddr1_dq[28]} {ddr1_dq[27]} {ddr1_dq[26]} {ddr1_dq[25]} {ddr1_dq[24]} {ddr1_dq[23]} {ddr1_dq[22]} {ddr1_dq[21]} {ddr1_dq[20]} {ddr1_dq[19]} {ddr1_dq[18]} {ddr1_dq[17]} {ddr1_dq[16]} {ddr1_dq[15]} {ddr1_dq[14]} {ddr1_dq[13]} {ddr1_dq[12]} {ddr1_dq[11]} {ddr1_dq[10]} {ddr1_dq[9]} {ddr1_dq[8]} {ddr1_dq[7]} {ddr1_dq[6]} {ddr1_dq[5]} {ddr1_dq[4]} {ddr1_dq[3]} {ddr1_dq[2]} {ddr1_dq[1]} {ddr1_dq[0]} {ddr1_dqs[3]} {ddr1_dqs[2]} {ddr1_dqs[1]} {ddr1_dqs[0]} {ddr2_dq[31]} {ddr2_dq[30]} {ddr2_dq[29]} {ddr2_dq[28]} {ddr2_dq[27]} {ddr2_dq[26]} {ddr2_dq[25]} {ddr2_dq[24]} {ddr2_dq[23]} {ddr2_dq[22]} {ddr2_dq[21]} {ddr2_dq[20]} {ddr2_dq[19]} {ddr2_dq[18]} {ddr2_dq[17]} {ddr2_dq[16]} {ddr2_dq[15]} {ddr2_dq[14]} {ddr2_dq[13]} {ddr2_dq[12]} {ddr2_dq[11]} {ddr2_dq[10]} {ddr2_dq[9]} {ddr2_dq[8]} {ddr2_dq[7]} {ddr2_dq[6]} {ddr2_dq[5]} {ddr2_dq[4]} {ddr2_dq[3]} {ddr2_dq[2]} {ddr2_dq[1]} {ddr2_dq[0]} {ddr2_dqs[3]} {ddr2_dqs[2]} {ddr2_dqs[1]} {ddr2_dqs[0]} {ddr3_dq[31]} {ddr3_dq[30]} {ddr3_dq[29]} {ddr3_dq[28]} {ddr3_dq[27]} {ddr3_dq[26]} {ddr3_dq[25]} {ddr3_dq[24]} {ddr3_dq[23]} {ddr3_dq[22]} {ddr3_dq[21]} {ddr3_dq[20]} {ddr3_dq[19]} {ddr3_dq[18]} {ddr3_dq[17]} {ddr3_dq[16]} {ddr3_dq[15]} {ddr3_dq[14]} {ddr3_dq[13]} {ddr3_dq[12]} {ddr3_dq[11]} {ddr3_dq[10]} {ddr3_dq[9]} {ddr3_dq[8]} {ddr3_dq[7]} {ddr3_dq[6]} {ddr3_dq[5]} {ddr3_dq[4]} {ddr3_dq[3]} {ddr3_dq[2]} {ddr3_dq[1]} {ddr3_dq[0]} {ddr3_dqs[3]} {ddr3_dqs[2]} {ddr3_dqs[1]} {ddr3_dqs[0]} usb_plus usb_minus
> all_outputs
> group_path -name R2O -to { mclk BS_ren_0 BS_addr_0[16] BS_addr_0[15] BS_addr_0[14] BS_addr_0[13] BS_addr_0[12] BS_addr_0[11] BS_addr_0[10] BS_addr_0[9] BS_addr_0[8] BS_addr_0[7] BS_addr_0[6] BS_addr_0[5] BS_addr_0[4] BS_addr_0[3] BS_addr_0[2] BS_addr_0[1] BS_addr_0[0] BS_ren_1 BS_addr_1[16] BS_addr_1[15] BS_addr_1[14] BS_addr_1[13] BS_addr_1[12] BS_addr_1[11] BS_addr_1[10] BS_addr_1[9] BS_addr_1[8] BS_addr_1[7] BS_addr_1[6] BS_addr_1[5] BS_addr_1[4] BS_addr_1[3] BS_addr_1[2] BS_addr_1[1] BS_addr_1[0] ddr0_cke ddr0_cs_n ddr0_we_n ddr0_cas_n ddr0_ras_n ddr0_adr[12] ddr0_adr[11] ddr0_adr[10] ddr0_adr[9] ddr0_adr[8] ddr0_adr[7] ddr0_adr[6] ddr0_adr[5] ddr0_adr[4] ddr0_adr[3] ddr0_adr[2] ddr0_adr[1] ddr0_adr[0] ddr0_ba[1] ddr0_ba[0] ddr0_dm[3] ddr0_dm[2] ddr0_dm[1] ddr0_dm[0] ddr1_cke ddr1_cs_n ddr1_we_n ddr1_cas_n ddr1_ras_n ddr1_adr[12] ddr1_adr[11] ddr1_adr[10] ddr1_adr[9] ddr1_adr[8] ddr1_adr[7] ddr1_adr[6] ddr1_adr[5] ddr1_adr[4] ddr1_adr[3] ddr1_adr[2] ddr1_adr[1] ddr1_adr[0] ddr1_ba[1] ddr1_ba[0] ddr1_dm[3]... (message truncated)
# group_path -to mclk BS_ren_0 {BS_addr_0[16]} {BS_addr_0[15]} {BS_addr_0[14]} {BS_addr_0[13]} {BS_addr_0[12]} {BS_addr_0[11]} {BS_addr_0[10]} {BS_addr_0[9]} {BS_addr_0[8]} {BS_addr_0[7]} {BS_addr_0[6]} {BS_addr_0[5]} {BS_addr_0[4]} {BS_addr_0[3]} {BS_addr_0[2]} {BS_addr_0[1]} {BS_addr_0[0]} BS_ren_1 {BS_addr_1[16]} {BS_addr_1[15]} {BS_addr_1[14]} {BS_addr_1[13]} {BS_addr_1[12]} {BS_addr_1[11]} {BS_addr_1[10]} {BS_addr_1[9]} {BS_addr_1[8]} {BS_addr_1[7]} {BS_addr_1[6]} {BS_addr_1[5]} {BS_addr_1[4]} {BS_addr_1[3]} {BS_addr_1[2]} {BS_addr_1[1]} {BS_addr_1[0]} ddr0_cke ddr0_cs_n ddr0_we_n ddr0_cas_n ddr0_ras_n {ddr0_adr[12]} {ddr0_adr[11]} {ddr0_adr[10]} {ddr0_adr[9]} {ddr0_adr[8]} {ddr0_adr[7]} {ddr0_adr[6]} {ddr0_adr[5]} {ddr0_adr[4]} {ddr0_adr[3]} {ddr0_adr[2]} {ddr0_adr[1]} {ddr0_adr[0]} {ddr0_ba[1]} {ddr0_ba[0]} {ddr0_dm[3]} {ddr0_dm[2]} {ddr0_dm[1]} {ddr0_dm[0]} ddr1_cke ddr1_cs_n ddr1_we_n ddr1_cas_n ddr1_ras_n {ddr1_adr[12]} {ddr1_adr[11]} {ddr1_adr[10]} {ddr1_adr[9]} {ddr1_adr[8]} {ddr1_adr[7]} {ddr1_adr[6]} {ddr1_adr[5]} {ddr1_adr[4]} {ddr1_adr[3]} {ddr1_adr[2]} {ddr1_adr[1]} {ddr1_adr[0]} {ddr1_ba[1]} {ddr1_ba[0]} {ddr1_dm[3]} {ddr1_dm[2]} {ddr1_dm[1]} {ddr1_dm[0]} ddr2_cke ddr2_cs_n ddr2_we_n ddr2_cas_n ddr2_ras_n {ddr2_adr[12]} {ddr2_adr[11]} {ddr2_adr[10]} {ddr2_adr[9]} {ddr2_adr[8]} {ddr2_adr[7]} {ddr2_adr[6]} {ddr2_adr[5]} {ddr2_adr[4]} {ddr2_adr[3]} {ddr2_adr[2]} {ddr2_adr[1]} {ddr2_adr[0]} {ddr2_ba[1]} {ddr2_ba[0]} {ddr2_dm[3]} {ddr2_dm[2]} {ddr2_dm[1]} {ddr2_dm[0]} ddr3_cke ddr3_cs_n ddr3_we_n ddr3_cas_n ddr3_ras_n {ddr3_adr[12]} {ddr3_adr[11]} {ddr3_adr[10]} {ddr3_adr[9]} {ddr3_adr[8]} {ddr3_adr[7]} {ddr3_adr[6]} {ddr3_adr[5]} {ddr3_adr[4]} {ddr3_adr[3]} {ddr3_adr[2]} {ddr3_adr[1]} {ddr3_adr[0]} {ddr3_ba[1]} {ddr3_ba[0]} {ddr3_dm[3]} {ddr3_dm[2]} {ddr3_dm[1]} {ddr3_dm[0]} {ddr0_dq[31]} {ddr0_dq[30]} {ddr0_dq[29]} {ddr0_dq[28]} {ddr0_dq[27]} {ddr0_dq[26]} {ddr0_dq[25]} {ddr0_dq[24]} {ddr0_dq[23]} {ddr0_dq[22]} {ddr0_dq[21]} {ddr0_dq[20]} {ddr0_dq[19]} {ddr0_dq[18]} {ddr0_dq[17]} {ddr0_dq[16]} {ddr0_dq[15]} {ddr0_dq[14]} {ddr0_dq[13]} {ddr0_dq[12]} {ddr0_dq[11]} {ddr0_dq[10]} {ddr0_dq[9]} {ddr0_dq[8]} {ddr0_dq[7]} {ddr0_dq[6]} {ddr0_dq[5]} {ddr0_dq[4]} {ddr0_dq[3]} {ddr0_dq[2]} {ddr0_dq[1]} {ddr0_dq[0]} {ddr0_dqs[3]} {ddr0_dqs[2]} {ddr0_dqs[1]} {ddr0_dqs[0]} {ddr1_dq[31]} {ddr1_dq[30]} {ddr1_dq[29]} {ddr1_dq[28]} {ddr1_dq[27]} {ddr1_dq[26]} {ddr1_dq[25]} {ddr1_dq[24]} {ddr1_dq[23]} {ddr1_dq[22]} {ddr1_dq[21]} {ddr1_dq[20]} {ddr1_dq[19]} {ddr1_dq[18]} {ddr1_dq[17]} {ddr1_dq[16]} {ddr1_dq[15]} {ddr1_dq[14]} {ddr1_dq[13]} {ddr1_dq[12]} {ddr1_dq[11]} {ddr1_dq[10]} {ddr1_dq[9]} {ddr1_dq[8]} {ddr1_dq[7]} {ddr1_dq[6]} {ddr1_dq[5]} {ddr1_dq[4]} {ddr1_dq[3]} {ddr1_dq[2]} {ddr1_dq[1]} {ddr1_dq[0]} {ddr1_dqs[3]} {ddr1_dqs[2]} {ddr1_dqs[1]} {ddr1_dqs[0]} {ddr2_dq[31]} {ddr2_dq[30]} {ddr2_dq[29]} {ddr2_dq[28]} {ddr2_dq[27]} {ddr2_dq[26]} {ddr2_dq[25]} {ddr2_dq[24]} {ddr2_dq[23]} {ddr2_dq[22]} {ddr2_dq[21]} {ddr2_dq[20]} {ddr2_dq[19]} {ddr2_dq[18]} {ddr2_dq[17]} {ddr2_dq[16]} {ddr2_dq[15]} {ddr2_dq[14]} {ddr2_dq[13]} {ddr2_dq[12]} {ddr2_dq[11]} {ddr2_dq[10]} {ddr2_dq[9]} {ddr2_dq[8]} {ddr2_dq[7]} {ddr2_dq[6]} {ddr2_dq[5]} {ddr2_dq[4]} {ddr2_dq[3]} {ddr2_dq[2]} {ddr2_dq[1]} {ddr2_dq[0]} {ddr2_dqs[3]} {ddr2_dqs[2]} {ddr2_dqs[1]} {ddr2_dqs[0]} {ddr3_dq[31]} {ddr3_dq[30]} {ddr3_dq[29]} {ddr3_dq[28]} {ddr3_dq[27]} {ddr3_dq[26]} {ddr3_dq[25]} {ddr3_dq[24]} {ddr3_dq[23]} {ddr3_dq[22]} {ddr3_dq[21]} {ddr3_dq[20]} {ddr3_dq[19]} {ddr3_dq[18]} {ddr3_dq[17]} {ddr3_dq[16]} {ddr3_dq[15]} {ddr3_dq[14]} {ddr3_dq[13]} {ddr3_dq[12]} {ddr3_dq[11]} {ddr3_dq[10]} {ddr3_dq[9]} {ddr3_dq[8]} {ddr3_dq[7]} {ddr3_dq[6]} {ddr3_dq[5]} {ddr3_dq[4]} {ddr3_dq[3]} {ddr3_dq[2]} {ddr3_dq[1]} {ddr3_dq[0]} {ddr3_dqs[3]} {ddr3_dqs[2]} {ddr3_dqs[1]} {ddr3_dqs[0]} usb_plus usb_minus
> optimize -virtual
starting optimize at 00:01:49(cpu)/1:56:14(wall) 477MB(vsz)/751MB(peak)
warning: excessively large parameter 'numMpgWorkersLocal' was reset from 4 to 1, because this host has 1 processors currently available  [MPG-206]
Log file for child PID=10330:  /home/vlsi/Desktop/oasys_rtl_qs_ekit/output/logs/synth.log_21_feb.etc/synth.log_21_feb.w1.log 
info: mapped 0 flop(s) to scan cells, excluded 0 is_dont_scan flop(s) and 0 is_dont_touch flop(s)
warning: multi-driven net 'sdram_dqs[3]' resolved to connected constant 0  [OPT-102]
warning: multi-driven net 'sdram_dqs[3]' resolved to connected constant 0  [OPT-102]
warning: multi-driven net 'ddr0_dqs[3]' resolved to connected constant 0  [OPT-102]
warning: multi-driven net 'sdram_dqs[2]' resolved to connected constant 0  [OPT-102]
warning: multi-driven net 'sdram_dqs[2]' resolved to connected constant 0  [OPT-102]
warning: multi-driven net 'ddr0_dqs[2]' resolved to connected constant 0  [OPT-102]
warning: multi-driven net 'sdram_dqs[1]' resolved to connected constant 0  [OPT-102]
warning: multi-driven net 'sdram_dqs[1]' resolved to connected constant 0  [OPT-102]
warning: multi-driven net 'ddr0_dqs[1]' resolved to connected constant 0  [OPT-102]
warning: multi-driven net 'sdram_dqs[0]' resolved to connected constant 0  [OPT-102]
info: optimized '<TOP>' area changed 0.0squm (x1), total 726676.6squm (#1, 0 secs)
info: optimized 'Intra_pred_PE__GBM0' area changed -5315.7squm (x2), total 716045.1squm (#2)
info: optimized 'Intra_pred_PE__GBM1' area changed -1158.4squm (x2), total 713728.2squm (#3)
info: optimized 'IQIT__GBM0' area changed -2046.6squm (x2), total 709635.1squm (#4)
info: optimized 'nC_decoding' area changed -1078.1squm (x2), total 707478.9squm (#5)
info:    dissolving instance 'TrapDetect' of module 'TrapDetect' in module 'Processor__GCB0'  [NL-146]
info:    dissolving instance 'MWriteData_Mux' of module 'Mux2__0_415' in module 'Processor__GCB0'  [NL-146]
info:    dissolving instance 'IDRtFwd_Mux' of module 'Mux4__0_418' in module 'Processor__GCB0'  [NL-146]
info:    dissolving instance 'MEMWB' of module 'MEMWB_Stage' in module 'Processor__GCB0'  [NL-146]
info:    dissolving instance 'EXMEM' of module 'EXMEM_Stage' in module 'Processor__GCB0'  [NL-146]
info:    dissolving instance 'EXALUImm_Mux' of module 'Mux2__6_3' in module 'Processor__GCB0'  [NL-146]
info:    dissolving instance 'EXRtFwdLnk_Mux' of module 'Mux4__6_12' in module 'Processor__GCB0'  [NL-146]
info:    dissolving instance 'EXRsFwd_Mux' of module 'Mux4__6_9' in module 'Processor__GCB0'  [NL-146]
info:    dissolving instance 'IDRsFwd_Mux' of module 'Mux4__6_6' in module 'Processor__GCB0'  [NL-146]
info:    dissolving instance 'WBMemtoReg_Mux' of module 'Mux2__6_1' in module 'Processor__GCB0'  [NL-146]
info: optimized 'Processor__GCB0' area changed -6391.7squm (x1), total 701087.1squm (#6)
info: optimized 'Processor__GCB1' area changed -1122.8squm (x1), total 699964.4squm (#7)
info: optimized 'always__0_2896__GB0' area changed -472.7squm (x2), total 699019.0squm (#8)
info: optimized 'always__0_2896__GB1' area changed -281.7squm (x2), total 698455.6squm (#9)
info: optimized 'MemGen_32_12__block' area changed -185.7squm (x1), total 698269.9squm (#10)
info: optimized 'MemGen_32_12__block__8_0' area changed -75.0squm (x1), total 698194.9squm (#11)
info: optimized 'usbf_rf__GC0' area changed -2651.2squm (x1), total 695543.7squm (#12)
info: optimized 'always__0_2896__GB2' area changed -397.9squm (x2), total 694747.9squm (#13)
info: optimized 'Intra_pred_PE__GBM2' area changed -211.2squm (x2), total 694325.4squm (#14)
info: optimized 'DF_reg_ctrl__GBM1' area changed -540.8squm (x2), total 693243.9squm (#15)
info: optimized 'reconstruction__GC0' area changed -253.8squm (x2), total 692736.4squm (#16)
info: optimized 'BitStream_controller__GCBM1' area changed -897.0squm (x2), total 690942.4squm (#17)
info: optimized 'hpdmc_ddrio__GC0' area changed -596.4squm (x4), total 688556.9squm (#18)
info: optimized 'usbf_top__GC0' area changed -305.6squm (x1), total 688251.3squm (#19)
info: optimized 'DF_reg_ctrl__GBM0' area changed -2175.3squm (x2), total 683900.6squm (#20)
info: optimized 'hpdmc__parameterized0__GCM0' area changed -564.7squm (x2), total 682771.2squm (#21)
info: optimized 'hpdmc__parameterized1__GCM0' area changed -563.4squm (x1), total 682207.8squm (#22)
info: optimized 'hpdmc__GCM0' area changed -561.5squm (x1), total 681646.2squm (#23)
info: optimized 'usbf_pl' area changed -877.5squm (x1), total 680768.8squm (#24)
info: optimized 'CPE' area changed -111.5squm (x8), total 679877.1squm (#25)
info: optimized 'Inter_pred_pipeline' area changed -1482.9squm (x2), total 676911.2squm (#26)
info: optimized 'sum' area changed -623.8squm (x2), total 675663.7squm (#27)
info: optimized 'usbf_ep_rf' area changed -682.3squm (x4), total 672934.5squm (#28)
info: optimized 'demo_chip__GC0' area changed -295.5squm (x1), total 672639.0squm (#29)
info: optimized 'Inter_mv_decoding__GBM0' area changed -3951.7squm (x2), total 664735.6squm (#30)
info: optimized 'IQIT__GBM1' area changed -213.6squm (x2), total 664308.4squm (#31)
info: optimized 'ALU__GB0' area changed -5943.5squm (x1), total 658364.9squm (#32)
info: optimized 'ALU__GB3' area changed -1037.9squm (x1), total 657326.9squm (#33)
info: optimized 'Inter_mv_decoding__GBM1' area changed -1828.8squm (x2), total 653669.4squm (#34)
info: optimized 'case__0_4530__GD' area changed -4058.9squm (x2), total 645551.7squm (#35)
info: optimized 'always__0_3374__GB0' area changed -2528.3squm (x2), total 640495.0squm (#36)
info: optimized 'bs_decoding' area changed -3366.8squm (x2), total 633761.5squm (#37)
info: optimized 'Inter_pred_sliding_window__always__0_3238' area changed -1531.6squm (x2), total 630698.2squm (#38)
info: optimized 'DF_pipeline' area changed -1569.7squm (x2), total 627558.9squm (#39)
info: optimized 'ram_sync_1r_sync_1w__parameterized2__always__0_4666' area changed -1079.2squm (x4), total 623242.2squm (#40)
info: optimized 'datapath__0_275__GD' area changed -873.8squm (x1), total 622368.4squm (#41)
info: optimized 'DF_mem_ctrl' area changed -1914.1squm (x2), total 618540.2squm (#42)
info: optimized 'BitStream_controller__GCBM0' area changed -1973.7squm (x2), total 614592.8squm (#43)
info: optimized 'ram_sync_1r_sync_1w__always__0_2772' area changed -1008.7squm (x2), total 612575.4squm (#44)
info: optimized 'Inter_pred_sliding_window__GCBM1' area changed -2312.6squm (x2), total 607950.2squm (#45)
info: optimized 'always__0_2896__GB4' area changed -3146.0squm (x2), total 601658.2squm (#46)
info: optimized 'Inter_pred_LPE' area changed -1122.8squm (x2), total 599412.6squm (#47)
info: optimized 'Intra_pred_reg_ctrl' area changed -1804.5squm (x2), total 595803.6squm (#48)
info: optimized 'cavlc_decoder__GCM0' area changed -1094.1squm (x2), total 593615.4squm (#49)
info: optimized 'RegisterFile__GB1' area changed -840.8squm (x1), total 592774.6squm (#50)
info: optimized 'always__0_2896__GB3' area changed -2609.2squm (x2), total 587556.2squm (#51)
info: optimized 'ram_sync_1r_sync_1w__parameterized0' area changed -415.8squm (x2), total 586724.7squm (#52)
info: optimized 'RegisterFile__always' area changed -487.3squm (x1), total 586237.4squm (#53)
info: optimized 'Inter_pred_sliding_window__GCBM2' area changed -684.4squm (x2), total 584868.6squm (#54)
info: optimized 'IQIT__GBM2' area changed -914.2squm (x2), total 583040.1squm (#55)
info: optimized 'always__0_3374__GB1' area changed -801.5squm (x2), total 581437.2squm (#56)
info: optimized 'Intra_pred_pipeline' area changed -875.1squm (x2), total 579686.9squm (#57)
info: optimized 'run_decoding' area changed -783.4squm (x2), total 578120.1squm (#58)
info: optimized 'always__GC0__0_4537' area changed -1302.1squm (x2), total 575516.0squm (#59)
info: optimized 'memory__GB0__0_4670' area changed 0.0squm (x4), total 575516.0squm (#60)
info: optimized 'memory__GB7' area changed 0.0squm (x2), total 575516.0squm (#61)
info: optimized 'memory__GB15' area changed 0.0squm (x2), total 575516.0squm (#62)
info: optimized 'memory__GB8' area changed 0.0squm (x2), total 575516.0squm (#63)
info: optimized 'memory__GB0__0_4532' area changed 0.0squm (x2), total 575516.0squm (#64)
info: optimized 'memory__GB0' area changed 0.0squm (x2), total 575516.0squm (#65)
info: optimized 'memory__GB6' area changed 0.0squm (x2), total 575516.0squm (#66)
info: optimized 'memory__GB14' area changed 0.0squm (x2), total 575516.0squm (#67)
info: optimized 'ram_async_1r_sync_1w__parameterized0' area changed -171.3squm (x4), total 574830.8squm (#68)
info: optimized 'MemGen_32_14__block' area changed -268.1squm (x1), total 574562.7squm (#69)
info: optimized 'memory__GB5' area changed 0.0squm (x2), total 574562.7squm (#70)
info: optimized 'memory__GB13' area changed 0.0squm (x2), total 574562.7squm (#71)
info: optimized 'memory__GB4__0_4674' area changed 0.0squm (x4), total 574562.7squm (#72)
info: optimized 'ram_async_1r_sync_1w__parameterized2' area changed -110.7squm (x2), total 574341.4squm (#73)
info: optimized 'memory__GB4__0_4536' area changed 0.0squm (x2), total 574341.4squm (#74)
info: optimized 'memory__GB4' area changed 0.0squm (x2), total 574341.4squm (#75)
info: optimized 'memory__GB12' area changed 0.0squm (x2), total 574341.4squm (#76)
info: optimized 'memory__GB3__0_4673' area changed 0.0squm (x4), total 574341.4squm (#77)
info: optimized 'DF_reg_ctrl__GBM2' area changed -989.5squm (x2), total 572362.3squm (#78)
info: optimized 'memory__GB3__0_4535' area changed 0.0squm (x2), total 572362.3squm (#79)
info: optimized 'memory__GB11' area changed 0.0squm (x2), total 572362.3squm (#80)
info: optimized 'ram_async_1r_sync_1w' area changed -90.4squm (x2), total 572181.4squm (#81)
info: optimized 'memory__GB3' area changed 0.0squm (x2), total 572181.4squm (#82)
info: optimized 'case__0_4529__GD' area changed 0.0squm (x2), total 572181.4squm (#83)
info: optimized 'memory__GB2__0_4672' area changed 0.0squm (x4), total 572181.4squm (#84)
info: optimized 'memory__GB2__0_4534' area changed 0.0squm (x2), total 572181.4squm (#85)
info: optimized 'memory__GB2' area changed 0.0squm (x2), total 572181.4squm (#86)
info: optimized 'memory__GB10' area changed 0.0squm (x2), total 572181.4squm (#87)
info: optimized 'memory__GB1__0_4671' area changed 0.0squm (x4), total 572181.4squm (#88)
info: optimized 'memory__GB9' area changed 0.0squm (x2), total 572181.4squm (#89)
info: optimized 'memory__GB1__0_4533' area changed 0.0squm (x2), total 572181.4squm (#90)
info: optimized 'memory__GB1' area changed 0.0squm (x2), total 572181.4squm (#91)
info: optimized 'always__GC0__0_4675' area changed -253.8squm (x4), total 571166.4squm (#92)
info: optimized 'always__GC0' area changed -232.2squm (x2), total 570701.9squm (#93)
info: optimized 'Inter_pred_reg_ctrl__GC0' area changed -10.6squm (x2), total 570680.6squm (#94)
info: optimized 'cpu_sys__GCD0' area changed -25.3squm (x1), total 570655.4squm (#95)
info: optimized 'nova_wrapper__GC0' area changed -11.2squm (x2), total 570633.1squm (#96)
info: optimized 'always__0_4528__GB2' area changed 0.0squm (x2), total 570633.1squm (#97)
info: optimized 'Inter_pred_CPE__GC0' area changed -6.4squm (x2), total 570620.2squm (#98)
info: optimized 'DF_top__GC0' area changed 0.0squm (x2), total 570620.2squm (#99)
info: optimized 'Intra_pred_top__GC0' area changed 0.0squm (x2), total 570620.2squm (#100)
info: optimized '<TOP>' area changed 0.0squm (x1), total 570620.2squm (#101, 0 secs)
info: optimized 'Processor__GCB0' area changed -12.0squm (x1), total 570608.3squm (#102)
info: optimized 'Processor__GCB1' area changed -81.1squm (x1), total 570527.2squm (#103)
info: optimized 'usbf_top__GC0' area changed -208.8squm (x1), total 570318.4squm (#104)
info: optimized 'demo_chip__GC0' area changed -491.0squm (x1), total 569827.3squm (#105)
info: optimized 'Intra_pred_PE__GBM0' area changed 0.0squm (x2), total 569827.3squm (#106)
info: optimized 'ALU__GB3' area changed -5131.4squm (x1), total 564695.9squm (#107)
info: optimized 'RegisterFile__GB1' area changed -1817.6squm (x1), total 562878.4squm (#108)
info: optimized 'Intra_pred_PE__GBM1' area changed -55.1squm (x2), total 562768.2squm (#109)
info: optimized 'usbf_ep_rf' area changed -1267.5squm (x4), total 557698.2squm (#110)
info: optimized 'Intra_pred_PE__GBM2' area changed -29.5squm (x2), total 557639.2squm (#111)
info: optimized 'hpdmc__parameterized1__GCM0' area changed -1515.4squm (x1), total 556123.8squm (#112)
info: optimized 'hpdmc__parameterized0__GCM0' area changed -1515.9squm (x2), total 553091.9squm (#113)
info: optimized 'hpdmc__GCM0' area changed -644.8squm (x1), total 552447.1squm (#114)
info: optimized 'usbf_rf__GC0' area changed -818.2squm (x1), total 551628.9squm (#115)
info: optimized 'cpu_sys__GCD0' area changed -35.4squm (x1), total 551593.6squm (#116)
info: optimized 'datapath__0_275__GD' area changed -2655.7squm (x1), total 548937.8squm (#117)
info: optimized 'DF_pipeline' area changed -22.1squm (x2), total 548893.7squm (#118)
info: optimized 'ALU__GB0' area changed -1623.7squm (x1), total 547270.0squm (#119)
info: optimized 'hpdmc_ddrio__GC0' area changed 0.0squm (x4), total 547270.0squm (#120)
info: optimized 'nova_wrapper__GC0' area changed -146.3squm (x2), total 546977.4squm (#121)
info: optimized 'bs_decoding' area changed 0.0squm (x2), total 546977.4squm (#122)
info: optimized 'BitStream_controller__GCBM0' area changed -8.2squm (x2), total 546960.9squm (#123)
info: optimized 'IQIT__GBM0' area changed 0.0squm (x2), total 546960.9squm (#124)
info: optimized 'usbf_pl' area changed -1.1squm (x1), total 546959.8squm (#125)
info: optimized 'DF_mem_ctrl' area changed -18.9squm (x2), total 546922.1squm (#126)
info: optimized 'Inter_pred_pipeline' area changed -2.4squm (x2), total 546917.2squm (#127)
info: optimized 'MemGen_32_12__block__8_0' area changed -116.5squm (x1), total 546800.8squm (#128)
info: optimized 'cavlc_decoder__GCM0' area changed -2.9squm (x2), total 546794.9squm (#129)
info: optimized 'BitStream_controller__GCBM1' area changed -1.9squm (x2), total 546791.2squm (#130)
info: optimized 'IQIT__GBM1' area changed 0.0squm (x2), total 546791.2squm (#131)
info: optimized 'MemGen_32_12__block' area changed -5.9squm (x1), total 546785.4squm (#132)
info: optimized '<TOP>' area changed 0.0squm (x1), total 546785.4squm (#133, 1 secs)
info: optimized 'RegisterFile__always' area changed -7201.7squm (x1), total 539583.7squm (#134)
info: optimized 'usbf_rf__GC0' area changed -228.8squm (x1), total 539354.9squm (#135)
info: optimized 'demo_chip__GC0' area changed -77.1squm (x1), total 539277.8squm (#136)
info: optimized 'usbf_top__GC0' area changed -171.3squm (x1), total 539106.4squm (#137)
info: optimized 'usbf_ep_rf' area changed 0.0squm (x4), total 539106.4squm (#138)
info: optimized 'hpdmc__parameterized1__GCM0' area changed 0.0squm (x1), total 539106.4squm (#139)
info: optimized 'hpdmc__parameterized0__GCM0' area changed 0.0squm (x2), total 539106.4squm (#140)
info: optimized 'usbf_pl' area changed -464.7squm (x1), total 538641.8squm (#141)
info: optimized 'datapath__0_275__GD' area changed -2606.3squm (x1), total 536035.5squm (#142)
info: optimized 'hpdmc__GCM0' area changed 0.0squm (x1), total 536035.5squm (#143)
info: optimized 'reconstruction__GC0' area changed -18.6squm (x1), total 536016.9squm (#144)
info: optimized 'reconstruction__GC0__87_281' area changed -37.2squm (x1), total 535979.6squm (#145)
info: optimized 'nova_wrapper__GC0' area changed 0.0squm (x2), total 535979.6squm (#146)
info: optimized 'BitStream_controller__GCBM0' area changed -83.3squm (x2), total 535813.1squm (#147)
info: optimized 'Intra_pred_PE__GBM2' area changed -14.6squm (x2), total 535783.9squm (#148)
info: optimized 'Intra_pred_PE__GBM1' area changed 0.0squm (x2), total 535783.9squm (#149)
info: optimized 'Processor__GCB1' area changed 0.0squm (x1), total 535783.9squm (#150)
info: optimized 'Processor__GCB0' area changed -1.1squm (x1), total 535782.8squm (#151)
info: optimized 'hpdmc_ddrio__GC0' area changed -0.5squm (x3), total 535781.2squm (#152)
info: optimized 'hpdmc_ddrio__GC0__89_518' area changed 0.0squm (x1), total 535781.2squm (#153)
info: optimized 'ALU__GB0' area changed -218.9squm (x1), total 535562.2squm (#154)
info: optimized '<TOP>' area changed 0.0squm (x1), total 535562.2squm (#155, 0 secs)
info: optimized 'usbf_top__GC0' area changed -30.6squm (x1), total 535531.7squm (#156)
info: optimized 'usbf_pl' area changed -697.5squm (x1), total 534834.2squm (#157)
info: optimized 'usbf_rf__GC0' area changed 0.0squm (x1), total 534834.2squm (#158)
info: optimized 'DF_mem_ctrl' area changed 0.0squm (x1), total 534834.2squm (#159)
info: optimized 'DF_mem_ctrl__57_178' area changed -6.4squm (x1), total 534827.9squm (#160)
info: optimized 'Inter_pred_pipeline' area changed 0.0squm (x1), total 534827.9squm (#161)
info: optimized 'Inter_pred_pipeline__37_167' area changed -2.9squm (x1), total 534824.9squm (#162)
info: optimized 'hpdmc__GCM0' area changed -870.6squm (x1), total 533954.3squm (#163)
info: optimized '<TOP>' area changed 0.0squm (x1), total 533954.3squm (#164, 0 secs)
info: optimized 'hpdmc__GCM0' area changed 0.0squm (x1), total 533954.3squm (#165)
info: optimized 'reconstruction__GC0' area changed -18.6squm (x1), total 533935.7squm (#166)
info: optimized 'usbf_rf__GC0' area changed -30.6squm (x1), total 533905.1squm (#167)
info: optimized 'usbf_pl' area changed 0.0squm (x1), total 533905.1squm (#168)
info: optimized 'hpdmc_ddrio__GC0__89_518' area changed -0.5squm (x1), total 533904.6squm (#169)
info: optimized '<TOP>' area changed 0.0squm (x1), total 533904.6squm (#170, 0 secs)
info: optimized 'DF_mem_ctrl' area changed -6.4squm (x1), total 533898.2squm (#171)
info: optimized 'Inter_pred_pipeline' area changed -2.9squm (x1), total 533895.2squm (#172)
info: optimized 'usbf_top__GC0' area changed -37.2squm (x1), total 533858.0squm (#173)
info: optimized 'usbf_ep_rf' area changed -35.6squm (x4), total 533715.4squm (#174)
info: optimized '<TOP>' area changed 0.0squm (x1), total 533715.4squm (#175, 0 secs)
done optimizing area at 00:17:59(cpu)/2:12:39(wall) 465MB(vsz)/771MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'demo_chip' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 533715.4squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -2576.1ps
info: activated path group I2R @ -133.5ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ -826.0ps
info: (0) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[7]' (path group default) @ -2576.1ps(1/2) (28 secs)
info: (1) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out2[7]' (path group default) @ -2225.5ps(1/2) (9 secs)
info: (2) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[6]' (path group default) @ -1753.7ps(1/2) (13 secs)
info: (3) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out0[6]' (path group default) @ -1726.3ps(1/2) (3 secs)
info: (4) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out0[6]' (path group default) @ -1699.8ps(1/2) (7 secs)
info: (5) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out1[6]' (path group default) @ -1627.0ps(1/2) (4 secs)
info: (6) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[6]' (path group default) @ -1560.6ps(1/2) (23 secs)
info: (7) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out0[6]' (path group default) @ -1555.5ps(1/2) (11 secs)
info: (8) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[6]' (path group default) @ -1545.2ps(1/2) (9 secs)
info: (9) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[6]' (path group default) @ -1542.1ps(1/2) (3 secs)
info: (10) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[6]' (path group default) @ -1540.3ps(1/2) (2 secs)
info: (11) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[6]' (path group default) @ -1539.6ps(1/2) (3 secs)
info: (12) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[6]' (path group default) @ -1539.3ps(1/2) (2 secs)
info: (13) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[6]' (path group default) @ -1537.4ps(1/2) (3 secs)
info: (14) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[6]' (path group default) @ -1530.4ps(1/2) (1 secs)
-------> Message [OPT-102] suppressed 38 times
info:    '+' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[60], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:569)[27], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:570)[18], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[24])  [DP-100]
info:    '+' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[60], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:569)[27], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:570)[18], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[24])  [DP-100]
info:    '+' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[60], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:569)[27], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:570)[18], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[24])  [DP-100]
info:    '+' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[60], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:569)[27], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:570)[18], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[24])  [DP-100]
info:    '+' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[60], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:569)[27], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:570)[18], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[24])  [DP-100]
info:    '+' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[60], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:569)[27], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:570)[18], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[24])  [DP-100]
info:    '+' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[60], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:569)[27], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:570)[18], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[24])  [DP-100]
info:    '+' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[60], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:569)[27], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:570)[18], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[24])  [DP-100]
info:    '+' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:572)[41], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:567)[27])  [DP-100]
info:    '+' operator could not be merged with '+' operator due to loss of accuracy ((/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[60], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:569)[27], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:570)[18], (/home/vlsi/Desktop/oasys_rtl_qs_ekit/demo_chip_rtl/rtl/nova/tags/Start/src/Inter_pred_LPE.v:571)[24])  [DP-100]
info: optimization accepted active group hill climbing move (-1659.8/regenerate.Afd 129.4ps)
info: (15) optimizing 'nova0/nova/BitStream_controller/mvy_mbAddrB_RF/data_in[22]' (path group default) @ -1344.6ps(1/2) (253 secs)
info: (16) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrD_window[1]' (path group default) @ -1292.1ps(1/2) (5 secs)
info: (17) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_25/Inter_ref_04_02[1]' (path group default) @ -1212.3ps(1/2) (4 secs)
info: (18) optimizing 'nova0/nova/BitStream_controller/mvx_mbAddrB_RF/data_in[23]' (path group default) @ -1208.0ps(1/2) (4 secs)
info: (19) optimizing 'nova0/nova/BitStream_controller/mvy_mbAddrB_RF/data_in[21]' (path group default) @ -1166.5ps(1/2) (1 secs)
info: (20) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[7]' (path group default) @ -1160.8ps(1/2) (1 secs)
info: (21) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[4]' (path group default) @ -1171.8ps(1/2) (2 secs)
info: (22) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[17]' (path group default) @ -1160.8ps(1/2) (7 secs)
info: (23) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[17]' (path group default) @ -1141.7ps(1/2) (1 secs)
info: optimization accepted active group hill climbing move (-1143.7/regenerate.Afd 2.0ps)
info: optimization accepted active group hill climbing move (-1869.6/regenerate.Id 727.9ps)
info: (24) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[2]' (path group default) @ -1172.6ps(1/2) (16 secs)
info: (25) optimizing 'nova1/nova/BitStream_controller/mvx_mbAddrB_RF/data_in[23]' (path group default) @ -1106.3ps(1/2) (8 secs)
info: (26) optimizing 'nova0/nova/reconstruction/sum/Intra_pred_PE3_out[7]' (path group default) @ -1081.2ps(1/2) (6 secs)
info: (27) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out1[7]' (path group default) @ -1096.6ps(1/2) (0 secs)
info: (28) optimizing 'nova0/nova/BitStream_controller/mvy_mbAddrB_RF/data_in[21]' (path group default) @ -1051.7ps(1/2) (1 secs)
info: (29) optimizing 'nova0/nova/BitStream_controller/mvx_mbAddrB_RF/data_in[23]' (path group default) @ -1047.2ps(1/2) (6 secs)
info: (30) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrC_dout[1]' (path group default) @ -1026.0ps(1/2) (2 secs)
info: (31) optimizing 'nova1/nova/reconstruction/sum/Intra_pred_PE3_out[7]' (path group default) @ -1024.7ps(1/2) (3 secs)
info: (32) optimizing 'nova0/nova/reconstruction/sum/Intra_pred_PE3_out[7]' (path group default) @ -1022.9ps(1/2) (2 secs)
info: (33) optimizing 'nova0/nova/BitStream_controller/i_0/mvy_mbAddrC_din[7]' (path group default) @ -1018.3ps(1/2) (3 secs)
info: optimization accepted active group hill climbing move (-1515.7/regenerate.Afd 497.4ps)
info: (34) optimizing 'nova0/nova/BitStream_controller/mvy_mbAddrB_RF/data_in[19]' (path group default) @ -1006.7ps(1/2) (17 secs)
info: (35) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrD_window[2]' (path group default) @ -1002.7ps(1/2) (3 secs)
info: (36) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[7]' (path group default) @ -973.6ps(1/2) (6 secs)
info: (37) optimizing 'nova1/nova/BitStream_controller/i_0/mvy_mbAddrC_din[5]' (path group default) @ -972.0ps(1/2) (3 secs)
info: (38) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[7]' (path group default) @ -950.2ps(1/2) (0 secs)
info: (39) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_LPE/Inter_H_window_1_0[2]' (path group default) @ -938.4ps(1/2) (1 secs)
info: (40) optimizing 'nova0/nova/BitStream_controller/i_0/mvy_mbAddrC_din[5]' (path group default) @ -935.5ps(1/2) (12 secs)
info: (41) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrD_window[0]' (path group default) @ -923.5ps(1/2) (29 secs)
info: (42) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[6]' (path group default) @ -915.2ps(1/2) (3 secs)
info: (43) optimizing 'nova0/nova/BitStream_controller/i_0/mvy_mbAddrC_din[5]' (path group default) @ -915.0ps(1/2) (9 secs)
info: optimization accepted active group hill climbing move (-993.3/regenerate.Afd 78.3ps)
info: (44) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_LPE/Inter_H_window_4_6[4]' (path group default) @ -914.5ps(1/2) (8 secs)
info: (45) optimizing 'nova0/nova/BitStream_controller/i_0/mvx_mbAddrC_din[4]' (path group default) @ -914.0ps(1/2) (32 secs)
info: (46) optimizing 'nova0/nova/BitStream_controller/i_0/mvx_mbAddrC_din[4]' (path group default) @ -912.0ps(1/2) (12 secs)
info: (47) optimizing 'nova0/nova/BitStream_controller/i_0/mvy_mbAddrC_din[5]' (path group default) @ -911.4ps(1/2) (3 secs)
info: optimization accepted active group hill climbing move (-1012.4/regenerate.Id 101.0ps)
info: (48) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[6]' (path group default) @ -905.0ps(1/2) (16 secs)
info: (49) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg10[0]' (path group default) @ -897.9ps(1/2) (73 secs)
info: (50) optimizing 'nova0/nova/BitStream_controller/i_0/mvx_mbAddrC_din[4]' (path group default) @ -889.7ps(1/2) (1 secs)
info: (51) optimizing 'nova0/nova/BitStream_controller/i_0/mvx_mbAddrC_din[4]' (path group default) @ -886.0ps(1/2) (4 secs)
info: (52) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg10[0]' (path group default) @ -839.2ps(1/2) (34 secs)
info: (53) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg10[0]' (path group default) @ -787.2ps(1/2) (1 secs)
info: (54) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out0[6]' (path group default) @ -770.6ps(1/2) (2 secs)
info: optimization accepted active group hill climbing move (-918.0/regenerate.Afd 147.4ps)
info: (55) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out1[6]' (path group default) @ -769.6ps(1/2) (17 secs)
info: (56) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out0[6]' (path group default) @ -738.2ps(1/2) (7 secs)
info: (57) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[6]' (path group default) @ -732.8ps(1/2) (7 secs)
info: (58) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[6]' (path group default) @ -723.2ps(1/2) (17 secs)
info: (59) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[6]' (path group default) @ -719.7ps(1/2) (17 secs)
info: (60) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_LPE/Inter_H_window_3_7[1]' (path group default) @ -715.6ps(1/2) (25 secs)
info: (61) optimizing 'nova1/nova/reconstruction/rec_DF_RAM0/i_103/data_in[31]' (path group default) @ -713.5ps(1/2) (15 secs)
info: (62) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[3]' (path group default) @ -711.9ps(1/2) (3 secs)
info: (63) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_LPE/Inter_H_window_1_7[1]' (path group default) @ -708.6ps(1/2) (16 secs)
info: (64) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg1[1]' (path group default) @ -707.7ps(1/2) (19 secs)
info: (65) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_LPE/Inter_H_window_1_5[1]' (path group default) @ -707.9ps(1/2) (4 secs)
info: optimization accepted active group hill climbing move (-768.2/regenerate.Id 60.3ps)
info: (66) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_LPE/Inter_H_window_1_7[1]' (path group default) @ -729.5ps(1/2) (29 secs)
info: (67) optimizing 'nova0/nova/BitStream_controller/i_0/mvy_mbAddrC_din[5]' (path group default) @ -691.4ps(1/2) (659 secs)
info: (68) optimizing 'nova1/nova/BitStream_controller/i_0/mvy_mbAddrC_din[5]' (path group default) @ -658.0ps(1/2) (2 secs)
info: (69) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[2]' (path group default) @ -653.7ps(1/2) (1 secs)
info: optimization accepted active group hill climbing move (-655.6/regenerate.Afd 1.9ps)
info: (70) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[23]' (path group default) @ -649.2ps(1/2) (2 secs)
info: (71) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg3[1]' (path group default) @ -644.0ps(1/2) (4 secs)
info: (72) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[2]' (path group default) @ -643.4ps(1/2) (2 secs)
info: (73) optimizing 'nova0/nova/reconstruction/rec_DF_RAM1/i_103/data_in[1]' (path group default) @ -626.4ps(1/2) (11 secs)
info: (74) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg0[4]' (path group default) @ -602.9ps(1/2) (5 secs)
info: (75) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[16]' (path group default) @ -584.8ps(1/2) (7 secs)
info: (76) optimizing 'nova0/nova/reconstruction/rec_DF_RAM1/i_103/data_in[24]' (path group default) @ -577.4ps(1/2) (11 secs)
info: (77) optimizing 'nova0/nova/reconstruction/rec_DF_RAM1/i_101/data_in[24]' (path group default) @ -575.5ps(1/2) (5 secs)
info: (78) optimizing 'nova0/nova/reconstruction/rec_DF_RAM1/i_96/data_in[24]' (path group default) @ -575.5ps(1/2) (4 secs)
info: (79) optimizing 'i_0/I8[26]' (path group default) @ -573.1ps(1/2) (6 secs)
info: (80) optimizing 'i_0/I8[26]' (path group default) @ -572.2ps(1/2) (1 secs)
info: (81) optimizing 'nova1/nova/reconstruction/IQIT/i_52/I16[5]' (path group default) @ -571.7ps(1/2) (1 secs)
info: (82) optimizing 'nova0/nova/reconstruction/IQIT/i_52/I16[5]' (path group default) @ -563.7ps(1/2) (5 secs)
info: (83) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_mbAddrB_RAM/i_94/data_in[0]' (path group default) @ -561.1ps(1/2) (2 secs)
info: (84) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_mbAddrB_RAM/i_93/data_in[0]' (path group default) @ -561.1ps(1/2) (3 secs)
info: (85) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_mbAddrB_RAM/i_92/data_in[0]' (path group default) @ -561.0ps(1/2) (1 secs)
info: (86) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_mbAddrB_RAM/i_88/data_in[0]' (path group default) @ -560.9ps(1/2) (2 secs)
info: (87) optimizing 'nova0/nova/BitStream_controller/i_0/mvy_mbAddrC_din[6]' (path group default) @ -560.1ps(1/2) (5 secs)
info: (88) optimizing 'nova0/nova/reconstruction/IQIT/i_52/I16[5]' (path group default) @ -546.0ps(1/2) (20 secs)
info: (89) optimizing 'i_0/I8[1]' (path group default) @ -531.6ps(1/2) (3 secs)
info: (90) optimizing 'i_0/I8[0]' (path group default) @ -533.1ps(1/2) (9 secs)
info: (91) optimizing 'nova0/nova/BitStream_controller/i_0/pc[6]' (path group default) @ -515.3ps(1/2) (3 secs)
info: (92) optimizing 'nova0/nova/reconstruction/sum/Intra_pred_PE3_out[0]' (path group default) @ -507.7ps(1/2) (1 secs)
info: (93) optimizing 'nova0/nova/BitStream_controller/i_0/mvy_mbAddrC_din[2]' (path group default) @ -505.7ps(1/2) (1 secs)
info: (94) optimizing 'i_0/dis_frame_RAM_din[0]' (path group default) @ -468.2ps(1/2) (10 secs)
info: (95) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[5]' (path group default) @ -464.8ps(1/2) (14 secs)
info: optimization accepted active group hill climbing move (-576.2/regenerate.NAfd 75.5ps)
info: (96) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[5]' (path group default) @ -463.2ps(1/2) (22 secs)
info: (97) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[5]' (path group default) @ -454.9ps(1/2) (5 secs)
info: (98) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/mb_type_general[3]' (path group default) @ -454.0ps(1/2) (110 secs)
info: (99) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out2[3]' (path group default) @ -441.6ps(1/2) (1 secs)
info: (100) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[23]' (path group default) @ -436.8ps(1/2) (16 secs)
info: (101) optimizing 'nova0/nova/BitStream_controller/i_0/pc[6]' (path group default) @ -433.5ps(1/2) (2 secs)
info: (102) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[24]' (path group default) @ -432.0ps(1/2) (1 secs)
info: (103) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[24]' (path group default) @ -396.4ps(1/2) (13 secs)
info: (104) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg5[1]' (path group default) @ -374.5ps(1/2) (11 secs)
info: (105) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg5[1]' (path group default) @ -371.8ps(1/2) (2 secs)
info: (106) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[24]' (path group default) @ -370.8ps(1/2) (1 secs)
info: (107) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg0[4]' (path group default) @ -357.1ps(1/2) (16 secs)
info: (108) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[13]' (path group default) @ -360.3ps(1/2) (12 secs)
info: (109) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_35/p_9[7]' (path group default) @ -336.2ps(1/2) (52 secs)
info: (110) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/mb_type_general[3]' (path group default) @ -334.8ps(1/2) (2 secs)
info: (111) optimizing 'nova0/nova/reconstruction/IQIT/i_52/D[15]' (path group default) @ -332.7ps(1/2) (5 secs)
info: (112) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_35/p_9[7]' (path group default) @ -331.5ps(1/2) (2 secs)
info: trying repartition rtl-partition
info: Repartitioning rtl-partition Inter_mv_decoding__GBM0 instance nova0/nova/BitStream_controller/Inter_mv_decoding/i_35
info: Repartitioning rtl-partition Inter_mv_decoding__GBM1 instance nova0/nova/BitStream_controller/Inter_mv_decoding/i_0
info: repartitioned rtl for critical pin 'nova1/nova/BitStream_controller/Inter_mv_decoding/mvx_mbAddrA_reg[31]/D' @ -331.5ps (post repartition slack @ -331.5ps)
info: (113) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/p_9[7]' (path group default) @ -331.5ps(1/2) (5 secs)
info: trying repartition rtl-partition
One More Try ...
info: (114) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/p_9[7]' (path group default) @ -331.5ps(1/2) (0 secs)
info: (115) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[28]' (path group default) @ -331.0ps(1/2) (4 secs)
info: (116) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[28]' (path group default) @ -331.0ps(1/2) (1 secs)
info: (117) optimizing 'i_0/I8[0]' (path group default) @ -316.7ps(1/2) (5 secs)
info: (118) optimizing 'nova0/nova/reconstruction/DF_top/DF_mem_ctrl/mb_num_v_DF[0]' (path group default) @ -312.0ps(1/2) (9 secs)
info: (119) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out2[4]' (path group default) @ -309.2ps(1/2) (2 secs)
info: (120) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[18]' (path group default) @ -308.1ps(1/2) (10 secs)
info: (121) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[29]' (path group default) @ -307.6ps(1/2) (1 secs)
info: (122) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[5]' (path group default) @ -305.8ps(1/2) (2 secs)
info: (123) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrC_dout[5]' (path group default) @ -305.3ps(1/2) (24 secs)
info: (124) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[6]' (path group default) @ -303.6ps(1/2) (3 secs)
info: (125) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[28]' (path group default) @ -290.2ps(1/2) (21 secs)
info: (126) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[28]' (path group default) @ -289.5ps(1/2) (3 secs)
info: (127) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[4]' (path group default) @ -288.2ps(1/2) (3 secs)
info: (128) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[18]' (path group default) @ -286.9ps(1/2) (0 secs)
info: (129) optimizing 'i_0/dis_frame_RAM_din[7]' (path group default) @ -286.4ps(1/2) (3 secs)
info: (130) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -286.0ps(1/2) (2 secs)
info: (131) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[4]' (path group default) @ -285.2ps(1/2) (3 secs)
info: (132) optimizing 'nova0/nova/BitStream_controller/i_0/pc[6]' (path group default) @ -283.6ps(1/2) (4 secs)
info: (133) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out2[6]' (path group default) @ -282.7ps(1/2) (1 secs)
info: (134) optimizing 'nova0/nova/BitStream_controller/i_0/mvy_mbAddrC_din[0]' (path group default) @ -281.4ps(1/2) (11 secs)
info: (135) optimizing 'nova0/nova/reconstruction/DF_top/DF_mem_ctrl/mb_num_v_DF[1]' (path group default) @ -279.5ps(1/2) (5 secs)
info: (136) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[28]' (path group default) @ -272.6ps(1/2) (1 secs)
info: (137) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -268.9ps(1/2) (7 secs)
info: (138) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out0[7]' (path group default) @ -265.2ps(1/2) (2 secs)
info: optimization accepted active group hill climbing move (-278.1/regenerate.E 12.9ps)
info: (139) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[4]' (path group default) @ -266.2ps(1/2) (6 secs)
info: (140) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out0[7]' (path group default) @ -263.7ps(1/2) (9 secs)
info: (141) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[4]' (path group default) @ -265.6ps(1/2) (5 secs)
info: (142) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out0[7]' (path group default) @ -263.7ps(1/2) (1 secs)
info: (143) optimizing 'i_0/dis_frame_RAM_din[7]' (path group default) @ -260.4ps(1/2) (14 secs)
info: (144) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -259.0ps(1/2) (3 secs)
info: (145) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -257.4ps(1/2) (6 secs)
info: (146) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrC_dout[5]' (path group default) @ -257.1ps(1/2) (2 secs)
info: (147) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out2[6]' (path group default) @ -257.1ps(1/2) (2 secs)
info: (148) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out2[6]' (path group default) @ -254.6ps(1/2) (4 secs)
info: (149) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out2[6]' (path group default) @ -254.6ps(1/2) (5 secs)
info: (150) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[18]' (path group default) @ -243.9ps(1/2) (281 secs)
info: (151) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrC_dout[7]' (path group default) @ -241.8ps(1/2) (5 secs)
info: (152) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -239.1ps(1/2) (2 secs)
info: (153) optimizing 'i_0/I8[15]' (path group default) @ -238.9ps(1/2) (5 secs)
info: (154) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -236.5ps(1/2) (3 secs)
info: (155) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[20]' (path group default) @ -235.3ps(1/2) (1 secs)
info: (156) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[28]' (path group default) @ -234.5ps(1/2) (2 secs)
info: (157) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrC_dout[5]' (path group default) @ -234.1ps(1/2) (3 secs)
info: (158) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -232.5ps(1/2) (3 secs)
info: (159) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[18]' (path group default) @ -229.5ps(1/2) (2 secs)
info: (160) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[28]' (path group default) @ -228.7ps(1/2) (3 secs)
info: (161) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[24]' (path group default) @ -228.6ps(1/2) (2 secs)
info: (162) optimizing 'nova0/nova/reconstruction/DF_top/DF_mem_ctrl/dis_frame_RAM_wr_addr[13]' (path group default) @ -226.3ps(1/2) (3 secs)
info: (163) optimizing 'i_0/dis_frame_RAM_din[15]' (path group default) @ -224.0ps(1/2) (2 secs)
info: (164) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[24]' (path group default) @ -223.4ps(1/2) (3 secs)
info: (165) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out0[7]' (path group default) @ -222.9ps(1/2) (2 secs)
info: (166) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out2[6]' (path group default) @ -221.0ps(1/2) (3 secs)
info: (167) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[4]' (path group default) @ -220.6ps(1/2) (3 secs)
info: (168) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg2[1]' (path group default) @ -217.8ps(1/2) (268 secs)
info: (169) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/p_9[7]' (path group default) @ -217.0ps(1/2) (2 secs)
info: (170) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg1[1]' (path group default) @ -215.3ps(1/2) (7 secs)
info: (171) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg1[1]' (path group default) @ -214.8ps(1/2) (5 secs)
info: (172) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -214.6ps(1/2) (2 secs)
info: (173) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -214.6ps(1/2) (6 secs)
info: (174) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -214.6ps(1/2) (4 secs)
info: (175) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -212.0ps(1/2) (6 secs)
info: (176) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrC_dout[5]' (path group default) @ -210.8ps(1/2) (1 secs)
info: (177) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -210.2ps(1/2) (3 secs)
info: (178) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[24]' (path group default) @ -208.9ps(1/2) (2 secs)
info: (179) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[24]' (path group default) @ -207.4ps(1/2) (8 secs)
info: (180) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[24]' (path group default) @ -205.3ps(1/2) (2 secs)
info: (181) optimizing 'nova0/nova/reconstruction/sum/Intra_pred_PE3_out[7]' (path group default) @ -202.2ps(1/2) (5 secs)
info: (182) optimizing 'nova1/nova/reconstruction/sum/Intra_pred_PE3_out[7]' (path group default) @ -200.6ps(1/2) (3 secs)
info: (183) optimizing 'nova0/nova/BitStream_controller/i_0/pc[5]' (path group default) @ -196.8ps(1/2) (120 secs)
info: (184) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[4]' (path group default) @ -196.5ps(1/2) (2 secs)
info: (185) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/p_7[7]' (path group default) @ -196.3ps(1/2) (3 secs)
info: (186) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[0]' (path group default) @ -194.8ps(1/2) (1 secs)
info: (187) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/p_7[7]' (path group default) @ -193.5ps(1/2) (2 secs)
info: (188) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[4]' (path group default) @ -192.6ps(1/2) (6 secs)
info: (189) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[0]' (path group default) @ -192.4ps(1/2) (10 secs)
info: (190) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[4]' (path group default) @ -192.0ps(1/2) (8 secs)
info: (191) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[4]' (path group default) @ -191.6ps(1/2) (10 secs)
info: (192) optimizing 'nova0/nova/reconstruction/IQIT/i_52/I18[4]' (path group default) @ -190.0ps(1/2) (543 secs)
info: (193) optimizing 'nova0/nova/BitStream_controller/i_0/pc[5]' (path group default) @ -189.6ps(1/2) (5 secs)
info: (194) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -186.3ps(1/2) (2 secs)
info: (195) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/p_7[7]' (path group default) @ -185.2ps(1/2) (1 secs)
info: (196) optimizing 'nova0/nova/BitStream_controller/i_0/pc[5]' (path group default) @ -185.8ps(1/2) (4 secs)
info: (197) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -184.7ps(1/2) (3 secs)
info: (198) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/p_7[7]' (path group default) @ -183.7ps(1/2) (3 secs)
info: (199) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrD_window[0]' (path group default) @ -182.8ps(1/2) (8 secs)
info: optimization accepted active group hill climbing move (-195.8/regenerate.NNG 9.5ps)
info: (200) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_LPE/Inter_H_window_1_6[1]' (path group default) @ -182.6ps(1/2) (6 secs)
info: (201) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_mbAddrB_RAM/i_1/rd_addr[6]' (path group default) @ -182.3ps(1/2) (5 secs)
info: (202) optimizing 'nova0/nova/BitStream_controller/i_0/pc[5]' (path group default) @ -182.2ps(1/2) (35 secs)
info: (203) optimizing 'nova0/nova/BitStream_controller/i_0/pc[5]' (path group default) @ -182.2ps(1/2) (2 secs)
info: (204) optimizing 'nova0/nova/BitStream_controller/i_0/pc[5]' (path group default) @ -182.2ps(1/2) (4 secs)
info: optimization accepted active group hill climbing move (-335.1/regenerate.Afd 152.9ps)
info: (205) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out0[5]' (path group default) @ -182.2ps(1/2) (13 secs)
info: (206) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out0[5]' (path group default) @ -195.9ps(1/2) (5 secs)
info: (207) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out0[5]' (path group default) @ -181.6ps(1/2) (4 secs)
info: (208) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out0[5]' (path group default) @ -180.5ps(1/2) (2 secs)
info: (209) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out0[5]' (path group default) @ -180.0ps(1/2) (2 secs)
info: (210) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg7[0]' (path group default) @ -179.4ps(1/2) (2 secs)
info: (211) optimizing 'i_0/dis_frame_RAM_din[8]' (path group default) @ -178.5ps(1/2) (4 secs)
info: (212) optimizing 'i_0/dis_frame_RAM_din[8]' (path group default) @ -179.8ps(1/2) (10 secs)
info: optimization accepted active group hill climbing move (-207.5/regenerate.Afd 27.7ps)
info: (213) optimizing 'nova0/nova/reconstruction/sum/Intra_pred_PE3_out[2]' (path group default) @ -176.4ps(1/2) (5 secs)
info: (214) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[4]' (path group default) @ -173.1ps(1/2) (5 secs)
info: (215) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -172.4ps(1/2) (12 secs)
info: (216) optimizing 'nova0/nova/BitStream_controller/cavlc_decoder/i_0/TrailingOnes[0]' (path group default) @ -165.1ps(1/2) (8 secs)
info: (217) optimizing 'nova1/nova/reconstruction/rec_DF_RAM0/i_103/data_in[31]' (path group default) @ -162.6ps(1/2) (2 secs)
info: (218) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_35/mvy_mbAddrB_dout[20]' (path group default) @ -161.3ps(1/2) (2 secs)
info: (219) optimizing 'nova0/nova/BitStream_controller/cavlc_decoder/i_0/TrailingOnes[0]' (path group default) @ -160.9ps(1/2) (8 secs)
info: (220) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg1[4]' (path group default) @ -184.0ps(1/2) (6 secs)
info: (221) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg1[1]' (path group default) @ -180.6ps(1/2) (4 secs)
info: (222) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/p_7[7]' (path group default) @ -176.7ps(1/2) (2 secs)
info: (223) optimizing 'ddr2_dq[31]' (path group R2O) @ -175.5ps(1/2) (1 secs)
info: (224) optimizing 'ddr2_dq[31]' (path group R2O) @ -175.5ps(1/2) (2 secs)
nothing on critical path
info: trying repartition rtl-partition
info: Repartitioning rtl-partition Inter_mv_decoding__GBM1 instance nova1/nova/BitStream_controller/Inter_mv_decoding/i_0
info: Repartitioning rtl-partition Inter_mv_decoding__GBM0 instance nova1/nova/BitStream_controller/Inter_mv_decoding/i_35
info: Repartitioning rtl-partition BitStream_controller__GCBM0 instance nova1/nova/BitStream_controller/i_0
info: Repartitioning rtl-partition BitStream_controller__GCBM1 instance nova1/nova/BitStream_controller/i_1
info: repartitioned rtl for critical pin 'nova1/nova/BitStream_controller/Inter_mv_decoding/mvx_CurrMb0_reg[7]/D' @ -175.3ps (post repartition slack @ -174.7ps)
info: (225) optimizing 'ddr2_dq[31]' (path group R2O) @ -174.7ps(1/2) (6 secs)
nothing on critical path
info: trying repartition rtl-partition
One More Try ...
info: (226) optimizing 'ddr2_dq[31]' (path group R2O) @ -174.7ps(1/2) (0 secs)
nothing on critical path
info: trying repartition rtl-partition
info: finished path group R2O @ -174.7ps
info: (227) optimizing 'nova1/nova/reconstruction/rec_DF_RAM0/i_103/data_in[23]' (path group default) @ -172.6ps(1/3) (1 secs)
info: (228) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[17]' (path group default) @ -168.6ps(1/3) (1 secs)
info: (229) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[17]' (path group default) @ -167.6ps(1/3) (8 secs)
info: (230) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg1[1]' (path group default) @ -166.9ps(1/3) (6 secs)
info: (231) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrC_dout[6]' (path group default) @ -165.7ps(1/3) (3 secs)
info: (232) optimizing 'nova0/nova/reconstruction/DF_top/DF_mem_ctrl/dis_frame_RAM_wr_addr[13]' (path group default) @ -160.5ps(1/3) (3 secs)
info: (233) optimizing 'nova0/nova/reconstruction/rec_DF_RAM1/i_103/data_in[7]' (path group default) @ -159.1ps(1/3) (4 secs)
info: (234) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[26]' (path group default) @ -152.7ps(1/3) (6 secs)
info: (235) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrC_dout[7]' (path group default) @ -151.8ps(1/3) (2 secs)
info: (236) optimizing 'nova0/nova/reconstruction/sum/Intra_pred_PE3_out[2]' (path group default) @ -150.8ps(1/3) (1 secs)
info: (237) optimizing 'nova1/nova/BitStream_controller/i_0/cavlc_consumed_bits_len[0]' (path group default) @ -149.6ps(1/3) (7 secs)
info: optimization accepted active group hill climbing move (-195.9/regenerate.Df 46.3ps)
info: (238) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrC_dout[0]' (path group default) @ -171.2ps(1/3) (6 secs)
info: (239) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrC_dout[1]' (path group default) @ -168.8ps(1/3) (1 secs)
info: (240) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrD_window[4]' (path group default) @ -161.8ps(1/3) (5 secs)
info: (241) optimizing 'nova1/nova/reconstruction/rec_DF_RAM0/i_103/data_in[30]' (path group default) @ -161.0ps(1/3) (4 secs)
info: (242) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[17]' (path group default) @ -157.8ps(1/3) (4 secs)
info: (243) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[17]' (path group default) @ -157.8ps(1/3) (1 secs)
info: (244) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -149.2ps(1/3) (10 secs)
info: (245) optimizing 'nova0/nova/reconstruction/rec_DF_RAM1/i_103/data_in[24]' (path group default) @ -148.3ps(1/3) (2 secs)
info: (246) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[4]' (path group default) @ -146.8ps(1/3) (10 secs)
info: (247) optimizing 'nova0/nova/BitStream_controller/i_0/pc[6]' (path group default) @ -144.7ps(1/3) (5 secs)
info: (248) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[26]' (path group default) @ -143.7ps(1/3) (3 secs)
info: (249) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[28]' (path group default) @ -141.9ps(1/3) (10 secs)
info: (250) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[26]' (path group default) @ -141.5ps(1/3) (3 secs)
info: (251) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[28]' (path group default) @ -141.5ps(1/3) (3 secs)
info: (252) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[1]' (path group default) @ -140.7ps(1/3) (8 secs)
info: (253) optimizing 'nova0/nova/BitStream_controller/i_0/pc[5]' (path group default) @ -140.0ps(1/3) (7 secs)
info: (254) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[1]' (path group default) @ -137.0ps(1/3) (2 secs)
info: (255) optimizing 'nova0/nova/BitStream_controller/i_0/pc[5]' (path group default) @ -136.6ps(1/3) (5 secs)
info: (256) optimizing 'nova0/nova/BitStream_controller/i_0/pc[5]' (path group default) @ -136.6ps(1/3) (4 secs)
info: (257) optimizing 'nova0/nova/BitStream_controller/i_0/pc[5]' (path group default) @ -136.6ps(1/3) (5 secs)
info: (258) optimizing 'nova0/nova/BitStream_controller/i_0/pc[5]' (path group default) @ -136.6ps(1/3) (7 secs)
info: (259) optimizing 'nova0/nova/BitStream_controller/i_0/pc[5]' (path group default) @ -135.8ps(1/3) (3 secs)
info: (260) optimizing 'nova0/nova/BitStream_controller/i_0/pc[5]' (path group default) @ -135.7ps(1/3) (4 secs)
info: optimization accepted active group hill climbing move (-218.1/regenerate.Afd 82.4ps)
info: optimization accepted active group hill climbing move (-138.7/regenerate.Afd 3.0ps)
info: (261) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[2]' (path group default) @ -135.0ps(1/3) (7 secs)
info: (262) optimizing 'nova0_ddr0/ddrio/i_0/O[31]' (path group I2R) @ -133.5ps(1/3) (1 secs)
info: trying repartition rtl-partition
One More Try ...
info: (263) optimizing 'nova0_ddr0/ddrio/i_0/O[31]' (path group I2R) @ -133.5ps(1/3) (1 secs)
info: trying repartition rtl-partition
info: finished path group I2R @ -133.5ps
info: (264) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrC_dout[7]' (path group default) @ -133.1ps(1/4) (2 secs)
info: (265) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrC_dout[7]' (path group default) @ -132.4ps(1/4) (2 secs)
info: optimization accepted active group hill climbing move (-179.4/regenerate.Df 47.0ps)
info: (266) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrC_dout[6]' (path group default) @ -137.9ps(1/4) (7 secs)
info: (267) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg7[1]' (path group default) @ -134.7ps(1/4) (9 secs)
info: (268) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg7[1]' (path group default) @ -161.8ps(1/4) (2 secs)
info: (269) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out0[5]' (path group default) @ -160.9ps(1/4) (4 secs)
info: (270) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out0[5]' (path group default) @ -133.6ps(1/4) (2 secs)
info: (271) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out0[5]' (path group default) @ -133.6ps(1/4) (4 secs)
info: (272) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[24]' (path group default) @ -133.0ps(1/4) (9 secs)
info: (273) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrC_dout[1]' (path group default) @ -131.7ps(1/4) (8 secs)
info: (274) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[0]' (path group default) @ -131.0ps(1/4) (7 secs)
info: (275) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_PE/i_1/I10[1]' (path group default) @ -130.2ps(1/4) (8 secs)
info: (276) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_LPE/Inter_H_window_4_6[1]' (path group default) @ -166.6ps(1/4) (22 secs)
info: (277) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_LPE/Inter_H_window_4_6[1]' (path group default) @ -157.5ps(1/4) (2 secs)
info: (278) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_PE/i_1/I11[0]' (path group default) @ -151.5ps(1/4) (44 secs)
info: (279) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_LPE/Inter_H_window_1_6[1]' (path group default) @ -149.2ps(1/4) (37 secs)
info: (280) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_LPE/Inter_H_window_1_6[1]' (path group default) @ -148.4ps(1/4) (78 secs)
info: (281) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_LPE/Inter_H_window_4_6[1]' (path group default) @ -147.3ps(1/4) (25 secs)
info: (282) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[8]' (path group default) @ -144.5ps(1/4) (40 secs)
info: (283) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[2]' (path group default) @ -144.3ps(1/4) (7 secs)
info: (284) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_LPE/Inter_H_window_1_6[1]' (path group default) @ -145.9ps(1/4) (27 secs)
info: (285) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[2]' (path group default) @ -136.2ps(1/4) (66 secs)
info: (286) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_LPE/Inter_H_window_1_6[1]' (path group default) @ -134.0ps(1/4) (13 secs)
info: (287) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mb_type_general[3]' (path group default) @ -127.9ps(1/4) (330 secs)
info: (288) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_PE/i_1/PE2_IsShift_reg' (path group default) @ -126.0ps(1/4) (4 secs)
info: (289) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[0]' (path group default) @ -124.4ps(1/4) (5 secs)
info: (290) optimizing 'nova1/nova/BitStream_controller/i_0/cavlc_consumed_bits_len[0]' (path group default) @ -124.2ps(1/4) (5 secs)
info: (291) optimizing 'nova1/nova/BitStream_controller/i_0/cavlc_consumed_bits_len[0]' (path group default) @ -124.0ps(1/4) (5 secs)
info: (292) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_pred_PE/i_1/I10[1]' (path group default) @ -123.0ps(1/4) (4 secs)
info: (293) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[14]' (path group default) @ -120.5ps(1/4) (4 secs)
info: (294) optimizing 'nova1/nova/BitStream_controller/i_0/cavlc_consumed_bits_len[0]' (path group default) @ -118.9ps(1/4) (5 secs)
info: (295) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[14]' (path group default) @ -118.6ps(1/4) (3 secs)
info: (296) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[2]' (path group default) @ -118.5ps(1/4) (4 secs)
info: (297) optimizing 'nova1/nova/BitStream_controller/i_0/cavlc_consumed_bits_len[0]' (path group default) @ -118.3ps(1/4) (7 secs)
info: (298) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[16]' (path group default) @ -117.9ps(1/4) (4 secs)
info: (299) optimizing 'nova1/nova/BitStream_controller/i_0/cavlc_consumed_bits_len[0]' (path group default) @ -117.6ps(1/4) (4 secs)
info: (300) optimizing 'nova1/nova/BitStream_controller/i_0/cavlc_consumed_bits_len[0]' (path group default) @ -117.6ps(1/4) (3 secs)
info: optimization accepted active group hill climbing move (-214.4/regenerate.Afd 96.8ps)
info: (301) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[14]' (path group default) @ -117.0ps(1/4) (5 secs)
info: (302) optimizing 'nova1/nova/reconstruction/rec_DF_RAM0/i_103/data_in[30]' (path group default) @ -116.4ps(1/4) (5 secs)
info: (303) optimizing 'nova1/nova/reconstruction/DF_top/DF_mem_ctrl/mb_num_v_DF[3]' (path group default) @ -116.1ps(1/4) (3 secs)
info: (304) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -115.7ps(1/4) (2 secs)
info: (305) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -115.7ps(1/4) (5 secs)
info: (306) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[24]' (path group default) @ -115.6ps(1/4) (4 secs)
info: (307) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[10]' (path group default) @ -115.5ps(1/4) (3 secs)
info: (308) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[9]' (path group default) @ -114.3ps(1/4) (4 secs)
info: (309) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrD_window[0]' (path group default) @ -113.7ps(1/4) (5 secs)
info: (310) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[0]' (path group default) @ -112.2ps(1/4) (3 secs)
info: (311) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[2]' (path group default) @ -111.3ps(1/4) (7 secs)
info: (312) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[0]' (path group default) @ -109.8ps(1/4) (4 secs)
info: (313) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out0[6]' (path group default) @ -105.8ps(1/4) (16 secs)
info: (314) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[24]' (path group default) @ -104.0ps(1/4) (6 secs)
info: (315) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -103.6ps(1/4) (4 secs)
info: (316) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[5]' (path group default) @ -102.7ps(1/4) (3 secs)
info: (317) optimizing 'nova1/nova/BitStream_controller/i_29/I2[0]' (path group default) @ -101.2ps(1/4) (3 secs)
info: (318) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out0[6]' (path group default) @ -101.0ps(1/4) (2 secs)
info: (319) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -100.6ps(1/4) (3 secs)
info: (320) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -100.6ps(1/4) (10 secs)
info: (321) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -100.6ps(1/4) (4 secs)
info: (322) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[6]' (path group default) @ -100.4ps(1/4) (44 secs)
info: (323) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[6]' (path group default) @ -100.4ps(1/4) (6 secs)
info: (324) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrC_dout[1]' (path group default) @ -99.5ps(1/4) (163 secs)
info: (325) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[0]' (path group default) @ -99.3ps(1/4) (8 secs)
info: optimization accepted active group hill climbing move (-152.6/regenerate.Id 53.3ps)
info: (326) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -99.0ps(1/4) (16 secs)
info: (327) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -99.0ps(1/4) (4 secs)
info: (328) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -97.3ps(1/4) (8 secs)
info: (329) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[5]' (path group default) @ -94.1ps(1/4) (4 secs)
info: (330) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[5]' (path group default) @ -94.1ps(1/4) (4 secs)
info: (331) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[5]' (path group default) @ -93.4ps(1/4) (10 secs)
info: (332) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_LPE/Inter_H_window_1_6[1]' (path group default) @ -93.8ps(1/4) (66 secs)
info: (333) optimizing 'nova1/nova/reconstruction/rec_DF_RAM0/i_103/data_in[31]' (path group default) @ -93.1ps(1/4) (10 secs)
info: (334) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -93.0ps(1/4) (6 secs)
info: (335) optimizing 'nova1/nova/reconstruction/rec_DF_RAM0/i_103/data_in[31]' (path group default) @ -92.4ps(1/4) (605 secs)
info: (336) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[23]' (path group default) @ -92.3ps(1/4) (3 secs)
info: (337) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_mbAddrB_RAM/i_95/data_in[7]' (path group default) @ -91.8ps(1/4) (5 secs)
info: optimization accepted active group hill climbing move (-278.4/regenerate.Afd 186.6ps)
info: (338) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[0]' (path group default) @ -90.4ps(1/4) (15 secs)
info: (339) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out0[6]' (path group default) @ -89.1ps(1/4) (4 secs)
info: (340) optimizing 'nova0/nova/BitStream_controller/i_0/pc[5]' (path group default) @ -88.5ps(1/4) (662 secs)
info: optimization accepted active group hill climbing move (-89.6/regenerate.E 1.1ps)
info: (341) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[5]' (path group default) @ -87.7ps(1/4) (4 secs)
info: (342) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_PE/i_1/in1[5]' (path group default) @ -86.8ps(1/4) (5 secs)
info: (343) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg0[0]' (path group default) @ -85.8ps(1/4) (6 secs)
info: (344) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_PE/i_1/I18[4]' (path group default) @ -84.4ps(1/4) (4 secs)
info: (345) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out3[5]' (path group default) @ -84.4ps(1/4) (11 secs)
info: (346) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[16]' (path group default) @ -84.4ps(1/4) (1863 secs)
info: (347) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -83.7ps(1/4) (5 secs)
info: (348) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mb_type_general[0]' (path group default) @ -83.0ps(1/4) (5 secs)
info: (349) optimizing 'nova0/nova/BitStream_controller/cavlc_decoder/i_0/TrailingOnes[1]' (path group default) @ -82.1ps(1/4) (4 secs)
info: optimization accepted active group hill climbing move (-157.7/regenerate.NAfd 75.3ps)
info: (350) optimizing 'nova1/nova/BitStream_controller/mvy_mbAddrB_RF/data_in[29]' (path group default) @ -80.3ps(1/4) (5 secs)
info: (351) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[8]' (path group default) @ -77.1ps(1/4) (2 secs)
info: (352) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -76.5ps(1/4) (17 secs)
info: (353) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -76.5ps(1/4) (6 secs)
info: (354) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -76.5ps(1/4) (1 secs)
info: (355) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -76.5ps(1/4) (3 secs)
info: (356) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[0]' (path group default) @ -74.5ps(1/4) (9 secs)
info: (357) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out3[5]' (path group default) @ -74.3ps(1/4) (5 secs)
info: (358) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -74.1ps(1/4) (16 secs)
info: (359) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -73.7ps(1/4) (6 secs)
info: (360) optimizing 'nova1/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg0[0]' (path group default) @ -72.6ps(1/4) (10 secs)
info: (361) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[16]' (path group default) @ -70.7ps(1/4) (3 secs)
info: (362) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[0]' (path group default) @ -70.3ps(1/4) (5 secs)
info: (363) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[1]' (path group default) @ -70.1ps(1/4) (3 secs)
info: (364) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg0[1]' (path group default) @ -69.3ps(1/4) (11 secs)
info: (365) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -68.3ps(1/4) (3 secs)
info: (366) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[0]' (path group default) @ -67.4ps(1/4) (3 secs)
info: (367) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[24]' (path group default) @ -65.7ps(1/4) (7 secs)
info: (368) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrD_window[4]' (path group default) @ -65.6ps(1/4) (6 secs)
info: optimization accepted active group hill climbing move (-90.2/regenerate.Df 24.6ps)
info: (369) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg0[0]' (path group default) @ -95.2ps(1/4) (71 secs)
info: (370) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -94.9ps(1/4) (7 secs)
info: (371) optimizing 'nova0/nova/BitStream_controller/mvy_mbAddrB_RF/data_in[30]' (path group default) @ -98.0ps(1/4) (78 secs)
info: (372) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg13[2]' (path group default) @ -91.5ps(1/4) (20 secs)
info: (373) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrA_reg13[2]' (path group default) @ -90.8ps(1/4) (98 secs)
info: (374) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[18]' (path group default) @ -86.6ps(1/4) (8 secs)
info: (375) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrD_window[6]' (path group default) @ -83.7ps(1/4) (6 secs)
info: (376) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -82.2ps(1/4) (4 secs)
info: (377) optimizing 'nova0/nova/reconstruction/rec_DF_RAM1/i_103/data_in[24]' (path group default) @ -80.5ps(1/4) (144 secs)
info: (378) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_pipeline/Intra_mbAddrD_window[6]' (path group default) @ -79.1ps(1/4) (3 secs)
info: (379) optimizing 'nova0/nova/reconstruction/rec_DF_RAM1/i_103/data_in[24]' (path group default) @ -78.4ps(1/4) (4 secs)
info: (380) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[18]' (path group default) @ -76.5ps(1/4) (10 secs)
info: (381) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -75.7ps(1/4) (4 secs)
info: (382) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[23]' (path group default) @ -73.4ps(1/4) (204 secs)
info: (383) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -73.1ps(1/4) (4 secs)
info: (384) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -73.1ps(1/4) (4 secs)
info: (385) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[30]' (path group default) @ -71.4ps(1/4) (19 secs)
info: (386) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -71.2ps(1/4) (190 secs)
info: (387) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[23]' (path group default) @ -69.5ps(1/4) (299 secs)
info: (388) optimizing 'nova0/nova/reconstruction/Intra_pred_top/Intra_pred_PE/i_1/in0[8]' (path group default) @ -69.4ps(1/4) (4 secs)
info: (389) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[30]' (path group default) @ -69.3ps(1/4) (7 secs)
info: (390) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -69.2ps(1/4) (4 secs)
info: trying repartition rtl-partition
info: Repartitioning rtl-partition Inter_pred_sliding_window__GCBM1 instance nova0/nova/reconstruction/Inter_pred_top/Inter_pred_sliding_window/i_13
info: Repartitioning rtl-partition Inter_pred_sliding_window__GCBM2 instance nova0/nova/reconstruction/Inter_pred_top/Inter_pred_sliding_window/i_0
info: Repartitioning rtl-partition BitStream_controller__GCBM0 instance nova0/nova/BitStream_controller/i_0
info: Repartitioning rtl-partition BitStream_controller__GCBM1 instance nova0/nova/BitStream_controller/i_1
info: repartitioned rtl for critical pin 'nova0/nova/reconstruction/sum/blk4x4_pred_output14_reg[5]/D' @ -69.2ps (post repartition slack @ -69.5ps)
info: (391) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -69.5ps(1/4) (6 secs)
info: (392) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out0[6]' (path group default) @ -66.7ps(1/4) (7 secs)
info: (393) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -66.2ps(1/4) (11 secs)
info: (394) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -67.8ps(1/4) (18 secs)
info: (395) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[10]' (path group default) @ -66.7ps(1/4) (8 secs)
info: (396) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -66.6ps(1/4) (12 secs)
info: (397) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_LPE/Inter_H_window_1_6[2]' (path group default) @ -66.0ps(1/4) (11 secs)
info: (398) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out1[5]' (path group default) @ -66.0ps(1/4) (6 secs)
info: (399) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out1[5]' (path group default) @ -66.0ps(1/4) (4 secs)
info: (400) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[0]' (path group default) @ -65.0ps(1/4) (17 secs)
info: (401) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[0]' (path group default) @ -62.5ps(1/4) (12 secs)
info: (402) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[0]' (path group default) @ -61.2ps(1/4) (5 secs)
info: (403) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[0]' (path group default) @ -60.1ps(1/4) (4 secs)
info: (404) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[0]' (path group default) @ -60.2ps(1/4) (9 secs)
info: optimization accepted active group hill climbing move (-92.4/regenerate.Afd 32.2ps)
info: (405) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[8]' (path group default) @ -60.0ps(1/4) (11 secs)
info: (406) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -59.6ps(1/4) (2 secs)
info: (407) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -59.6ps(1/4) (4 secs)
info: trying repartition rtl-partition
info: Repartitioning rtl-partition always__0_2896__GB0 instance nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234
info: Repartitioning rtl-partition Inter_pred_reg_ctrl__GC0 instance nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0
info: repartitioned rtl for critical pin 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/Inter_ref_03_00_reg[6]/D' @ -59.6ps (post repartition slack @ -60.6ps)
info: (408) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/ref_frame_RAM_dout[26]' (path group default) @ -60.6ps(1/4) (8 secs)
info: (409) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/ref_frame_RAM_dout[29]' (path group default) @ -62.4ps(1/4) (2 secs)
info: (410) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/ref_frame_RAM_dout[16]' (path group default) @ -64.0ps(1/4) (3 secs)
info: (411) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/ref_frame_RAM_dout[16]' (path group default) @ -64.0ps(1/4) (2 secs)
info: (412) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/ref_frame_RAM_dout[16]' (path group default) @ -63.7ps(1/4) (2 secs)
info: optimization accepted active group hill climbing move (-80.1/regenerate.Id 16.4ps)
info: (413) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[1]' (path group default) @ -58.8ps(1/4) (5 secs)
info: (414) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -56.9ps(1/4) (4 secs)
info: (415) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[1]' (path group default) @ -56.9ps(1/4) (51 secs)
info: (416) optimizing 'nova1/nova/reconstruction/DF_top/DF_pipeline' (path group default) @ -56.2ps(1/4) (7 secs)
info: (417) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -56.1ps(1/4) (2 secs)
info: (418) optimizing 'nova0/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -55.2ps(1/4) (5 secs)
info: (419) optimizing 'nova0/nova/reconstruction/rec_DF_RAM1/i_103/data_in[24]' (path group default) @ -53.7ps(1/4) (8 secs)
info: (420) optimizing 'nova0/nova/reconstruction/rec_DF_RAM1/i_103/data_in[24]' (path group default) @ -53.7ps(1/4) (1 secs)
info: (421) optimizing 'nova0/nova/reconstruction/rec_DF_RAM1/i_103/data_in[24]' (path group default) @ -53.1ps(1/4) (6 secs)
info: (422) optimizing 'nova0/nova/reconstruction/rec_DF_RAM1/i_103/data_in[24]' (path group default) @ -51.9ps(1/4) (16 secs)
info: (423) optimizing 'nova0/nova/reconstruction/rec_DF_RAM1/i_103/data_in[24]' (path group default) @ -51.9ps(1/4) (7 secs)
info: trying repartition rtl-partition
One More Try ...
info: (424) optimizing 'nova0/nova/reconstruction/rec_DF_RAM1/i_103/data_in[24]' (path group default) @ -51.9ps(1/4) (23 secs)
info: trying repartition rtl-partition
info: finished path group default @ -51.9ps
info: reactivating path groups
info: reactivated path group default @ -51.9ps
info: reactivated path group I2R @ -133.5ps
info: reactivated path group R2O @ -69.9ps
info: (425) optimizing 'nova0_ddr0/ddrio/i_0/O[31]' (path group I2R) @ -133.5ps(1/2) (24 secs)
info: (426) optimizing 'nova0_ddr2/ddrio/i_0/O[31]' (path group I2R) @ -133.5ps(1/2) (1 secs)
info: (427) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[1]' (path group default) @ -73.6ps(1/2) (1 secs)
info: (428) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[1]' (path group default) @ -73.6ps(1/2) (1 secs)
info: (429) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[1]' (path group default) @ -73.6ps(1/2) (3 secs)
info: (430) optimizing 'ddr0_dq[31]' (path group R2O) @ -69.6ps(1/2) (15 secs)
nothing on critical path
info: (431) optimizing 'ddr0_dq[31]' (path group R2O) @ -69.6ps(1/2) (0 secs)
nothing on critical path
info: trying repartition rtl-partition
One More Try ...
info: (432) optimizing 'ddr0_dq[31]' (path group R2O) @ -69.6ps(1/2) (0 secs)
nothing on critical path
info: trying repartition rtl-partition
info: finished path group R2O @ -69.6ps
info: (433) optimizing 'nova0/nova/reconstruction/rec_DF_RAM1/i_103/data_in[24]' (path group default) @ -51.9ps(1/3) (1 secs)
info: (434) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[10]' (path group default) @ -49.3ps(1/3) (2 secs)
info: (435) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[2]' (path group default) @ -50.0ps(1/3) (5 secs)
info: (436) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[10]' (path group default) @ -49.3ps(1/3) (5 secs)
info: (437) optimizing 'nova0/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[10]' (path group default) @ -48.7ps(1/3) (2 secs)
info: (438) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[6]' (path group default) @ -47.6ps(1/3) (6 secs)
info: (439) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[2]' (path group default) @ -47.2ps(1/3) (4 secs)
info: (440) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[1]' (path group default) @ -51.0ps(1/3) (5 secs)
info: (441) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[3]' (path group default) @ -49.1ps(1/3) (5 secs)
info: (442) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[3]' (path group default) @ -47.2ps(1/3) (4 secs)
info: (443) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrC_dout[6]' (path group default) @ -47.0ps(1/3) (5 secs)
info: (444) optimizing 'nova1/nova/reconstruction/sum/Inter_pred_out2[5]' (path group default) @ -46.6ps(1/3) (5 secs)
info: (445) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[17]' (path group default) @ -46.4ps(1/3) (2 secs)
info: (446) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[17]' (path group default) @ -46.4ps(1/3) (2 secs)
info: (447) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[22]' (path group default) @ -46.3ps(1/3) (6 secs)
info: (448) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[20]' (path group default) @ -45.9ps(1/3) (1 secs)
info: (449) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvy_mbAddrB_dout[20]' (path group default) @ -45.9ps(1/3) (8 secs)
info: (450) optimizing 'nova1/nova/BitStream_controller/Inter_mv_decoding/i_0/mvx_mbAddrB_dout[25]' (path group default) @ -45.8ps(1/3) (4 secs)
info: (451) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[2]' (path group default) @ -45.6ps(1/3) (4 secs)
info: (452) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[6]' (path group default) @ -47.6ps(1/3) (4 secs)
info: (453) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[2]' (path group default) @ -50.5ps(1/3) (3 secs)
info: (454) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[2]' (path group default) @ -50.5ps(1/3) (3 secs)
info: (455) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[2]' (path group default) @ -50.5ps(1/3) (11 secs)
info: (456) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[2]' (path group default) @ -50.5ps(1/3) (5 secs)
info: (457) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[2]' (path group default) @ -50.5ps(1/3) (10 secs)
info: trying repartition rtl-partition
One More Try ...
info: (458) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[2]' (path group default) @ -50.5ps(1/3) (1 secs)
info: (459) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[2]' (path group default) @ -49.8ps(1/3) (3 secs)
info: (460) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[2]' (path group default) @ -49.8ps(1/3) (10 secs)
info: (461) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[2]' (path group default) @ -46.9ps(1/3) (13 secs)
info: (462) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[2]' (path group default) @ -46.9ps(1/3) (0 secs)
info: (463) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[2]' (path group default) @ -46.9ps(1/3) (4 secs)
info: (464) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[2]' (path group default) @ -46.4ps(1/3) (4 secs)
info: trying repartition rtl-partition
One More Try ...
info: (465) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[2]' (path group default) @ -46.4ps(1/3) (10 secs)
info: (466) optimizing 'nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0/D[2]' (path group default) @ -46.4ps(1/3) (10 secs)
info: trying repartition rtl-partition
info: finished path group default @ -46.4ps
info: (467) optimizing 'nova0_ddr2/ddrio/i_0/O[31]' (path group I2R) @ -15.7ps(1/4) (7 secs)
info: trying repartition rtl-partition
One More Try ...
info: (468) optimizing 'nova0_ddr2/ddrio/i_0/O[31]' (path group I2R) @ -15.7ps(1/4) (1 secs)
info: trying repartition rtl-partition
info: finished path group I2R @ -15.7ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module demo_chip
info: skipped 'demo_chip__GC0' [0] (1#64)
info: optimized 'nova_wrapper__GC0' area recovered 0.0 squm (x2), total 0.0 squm (2#64), 0.05 secs
info: skipped 'ram_async_1r_sync_1w' [0] (3#64)
info: optimized 'ram_async_1r_sync_1w__parameterized0' area recovered 12.8 squm (x4), total 12.8 squm (4#64), 0.88 secs
info: optimized 'bs_decoding' area recovered 0.0 squm (x2), total 12.8 squm (5#64), 0.05 secs
info: optimized 'BitStream_controller__GTE0' area recovered 4.5 squm (x1), total 17.3 squm (6#64), 1.09 secs
info: optimized 'BitStream_controller__GTE1' area recovered 23.9 squm (x1), total 41.2 squm (7#64), 0.42 secs
info: skipped 'BitStream_controller__GTE2' [1] (8#64)
info: optimized 'Inter_mv_decoding__GTE0' area recovered 584.9 squm (x1), total 626.2 squm (9#64), 24.06 secs
info: optimized 'ram_async_1r_sync_1w__parameterized2' area recovered 0.0 squm (x2), total 626.2 squm (10#64), 0.07 secs
info: optimized 'nC_decoding' area recovered 9.6 squm (x2), total 635.7 squm (11#64), 1.28 secs
info: optimized 'run_decoding' area recovered 22.9 squm (x2), total 658.6 squm (12#64), 1.96 secs
info: skipped 'cavlc_decoder__GCM0' [1] (13#64)
info: skipped 'sum' [0] (14#64)
info: skipped 'reconstruction__GC0' [0] (15#64)
info: skipped 'IQIT__GBM0' [1] (16#64)
info: skipped 'IQIT__GBM1' [0] (17#64)
info: optimized 'IQIT__GBM2' area recovered 218.7 squm (x2), total 877.3 squm (18#64), 3.44 secs
info: skipped 'Inter_pred_LPE' [0] (19#64)
info: optimized 'Inter_pred_pipeline' area recovered 99.5 squm (x1), total 976.8 squm (20#64), 3.61 secs
info: skipped 'CPE' [0] (21#64)
info: skipped 'Inter_pred_CPE__GC0' [0] (22#64)
info: optimized 'Inter_pred_sliding_window__always__0_3238' area recovered 450.1 squm (x2), total 1426.8 squm (23#64), 11.54 secs
info: optimized 'Inter_pred_sliding_window__GTE0' area recovered 29.0 squm (x1), total 1455.8 squm (24#64), 15.79 secs
info: skipped 'always__0_2896__GB1' [0] (25#64)
info: optimized 'always__0_2896__GB2' area recovered 0.5 squm (x2), total 1456.3 squm (26#64), 0.47 secs
info: skipped 'always__0_2896__GB3' [0] (27#64)
info: skipped 'always__0_2896__GB4' [0] (28#64)
info: skipped 'Inter_pred_reg_ctrl__GTE0' [0] (29#64)
info: skipped 'DF_mem_ctrl' [1] (30#64)
info: optimized 'ram_sync_1r_sync_1w__parameterized0' area recovered 0.0 squm (x2), total 1456.3 squm (31#64), 0.43 secs
info: optimized 'DF_pipeline' area recovered 59.6 squm (x2), total 1515.9 squm (32#64), 5.60 secs
info: optimized 'DF_top__GC0' area recovered 0.0 squm (x2), total 1515.9 squm (33#64), 0.02 secs
info: optimized 'DF_reg_ctrl__GBM0' area recovered 2.1 squm (x2), total 1518.1 squm (34#64), 0.56 secs
info: optimized 'DF_reg_ctrl__GBM1' area recovered 0.0 squm (x2), total 1518.1 squm (35#64), 0.12 secs
info: skipped 'DF_reg_ctrl__GBM2' [0] (36#64)
info: optimized 'ram_sync_1r_sync_1w__parameterized2__always__0_4666' area recovered 0.0 squm (x4), total 1518.1 squm (37#64), 0.19 secs
info: skipped 'Intra_pred_reg_ctrl' [0] (38#64)
info: optimized 'Intra_pred_pipeline' area recovered 218.1 squm (x2), total 1736.2 squm (39#64), 4.90 secs
info: optimized 'Intra_pred_top__GC0' area recovered 0.0 squm (x2), total 1736.2 squm (40#64), 0.03 secs
info: optimized 'Intra_pred_PE__GBM0' area recovered 197.9 squm (x2), total 1934.1 squm (41#64), 4.27 secs
info: optimized 'Intra_pred_PE__GBM1' area recovered 83.0 squm (x2), total 2017.1 squm (42#64), 3.25 secs
info: optimized 'Intra_pred_PE__GBM2' area recovered 325.1 squm (x2), total 2342.1 squm (43#64), 5.99 secs
info: optimized 'ram_sync_1r_sync_1w__always__0_2772' area recovered 0.0 squm (x2), total 2342.1 squm (44#64), 0.08 secs
info: optimized 'Processor__GCB1' area recovered 0.0 squm (x1), total 2342.1 squm (45#64), 0.01 secs
info: optimized 'hpdmc__parameterized0__GCM0' area recovered 0.0 squm (x2), total 2342.1 squm (46#64), 0.02 secs
info: skipped 'hpdmc_ddrio__GC0' [0] (47#64)
info: optimized 'hpdmc__GCM0' area recovered 0.0 squm (x1), total 2342.1 squm (48#64), 0.00 secs
info: skipped 'hpdmc_ddrio__GC0__89_518' [0] (49#64)
info: optimized 'BitStream_controller__0_6288__GTE0' area recovered 9.0 squm (x1), total 2351.2 squm (50#64), 1.11 secs
info: optimized 'BitStream_controller__0_6288__GTE1' area recovered 59.1 squm (x1), total 2410.2 squm (51#64), 4.95 secs
info: optimized 'Inter_mv_decoding__0_6286__GTE0' area recovered 458.6 squm (x1), total 2868.8 squm (52#64), 19.45 secs
info: skipped 'reconstruction__GC0__87_281' [0] (53#64)
info: optimized 'Inter_pred_pipeline__37_167' area recovered 97.4 squm (x1), total 2966.2 squm (54#64), 5.95 secs
info: optimized 'Inter_pred_sliding_window__GCBM1' area recovered 51.6 squm (x1), total 3017.8 squm (55#64), 12.57 secs
info: optimized 'Inter_pred_sliding_window__GCBM2' area recovered 26.1 squm (x1), total 3043.8 squm (56#64), 1.58 secs
info: skipped 'Inter_pred_reg_ctrl__GC0' [0] (57#64)
info: optimized 'DF_mem_ctrl__57_178' area recovered 47.1 squm (x1), total 3090.9 squm (58#64), 1.72 secs
info: optimized 'hpdmc__parameterized1__GCM0' area recovered 0.0 squm (x1), total 3090.9 squm (59#64), 0.03 secs
info: optimized 'usbf_pl' area recovered 6.1 squm (x1), total 3097.0 squm (60#64), 1.28 secs
info: optimized 'usbf_top__GC0' area recovered 2.4 squm (x1), total 3099.4 squm (61#64), 0.32 secs
info: skipped 'usbf_ep_rf' [0] (62#64)
info: optimized 'usbf_rf__GC0' area recovered 0.0 squm (x1), total 3099.4 squm (63#64), 0.07 secs
info: optimized 'MemGen_32_14__block' area recovered 0.0 squm (x1), total 3099.4 squm (64#64), 0.13 secs
info: area recovery done, total area reduction: 3099.43squm (0.50%), slack: -58.7ps (0.0ps) (150 secs / 1.4%)
done optimizing virtual at 03:09:42(cpu)/5:06:47(wall) 632MB(vsz)/903MB(peak)
finished optimize at 03:09:42(cpu)/5:06:47(wall) 632MB(vsz)/903MB(peak)
> write_design /home/vlsi/Desktop/oasys_rtl_qs_ekit/output/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: nova0_ddr1/ddrio/iddr_dq_iddr10_Q1_reg/Q
    (Clocked by sysclk F)
Endpoint: nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/Inter_ref_00_08_reg[2]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 431.5
    (Clock shift: 750.0, minus Uncertainty: 200.0, plus Latency 0.0, minus Setup time: 118.5)
Data arrival time: 477.9
Slack: -46.4
Logic depth: 11
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
(DT) i_MAIN_PLL/PLLOUT   {generated_clock}        f      0.0      0.0      0.0                        0.0      0.0                     /PD_TOP        (0.85)
i_sys_clk_mux/A->Z       MUX2_X2_LVT             ff      0.0      0.0      0.0      0.0      0.0      0.0      0.0     57              /PD_TOP        (0.85)
i_nova0_cg/A1->ZN        AND2_X2_LVT             ff      0.0      0.0      0.0      0.0      0.0      0.0      0.0    718              /PD_TOP        (0.85)
i_0_6_0/A->ZN            INV_X4_LVT              fr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     76              /PD_TOP        (0.85)
nova0_ddr1/ddrio/iddr_dq_iddr31_clk_gate_Q1_reg/CK->GCK
                         CLKGATETST_X2_LVT       rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32              /PD_TOP        (0.85)
nova0_ddr1/ddrio/iddr_dq_iddr10_Q1_reg/CK->Q
                         SDFF_X2_HVT#*           rf    349.7    349.7    349.7      0.0      0.0      4.4     27.9      2              /PD_TOP        (0.85)
i_0_3_33/A->ZN           INV_X8_LVT              fr    354.4      4.7      4.5      0.2     10.2      0.6      4.2      1              /PD_TOP        (0.85)
i_0_3_16/A2->ZN          NAND2_X4_LVT            rf    358.9      4.5      4.5      0.0      2.4      0.6      4.2      1              /PD_TOP        (0.85)
i_0_3_13/A2->ZN          NAND2_X4_LVT            fr    374.1     15.2     15.2      0.0      2.5      0.6     23.3      1              /PD_TOP        (0.85)
i_0_3_10/A->ZN           INV_X8_LVT              rf    376.7      2.6      2.6      0.0     12.5      4.6      8.0      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/i_0_0_32/A1->ZN
                         NAND2_X4_LVT            fr    383.1      6.4      6.1      0.3      0.8      0.6      4.0      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/i_0_0_30/A1->ZN
                         NAND2_X4_LVT            rf    388.8      5.7      5.7      0.0      5.4      7.6     11.0      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0_2_198/A1->ZN
                         NAND2_X4_LVT            fr    397.7      8.9      8.2      0.7      3.8      1.4      8.6      2              /PD_TOP        (0.85)
nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0_2_193/A1->ZN
                         NAND3_X4_LVT            rf    406.3      8.6      8.6      0.0      7.1      1.3      8.1      2              /PD_TOP        (0.85)
nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0_2_195/A1->ZN
                         NAND2_X4_LVT            fr    414.5      8.2      8.2      0.0      6.0      1.4      8.2      2              /PD_TOP        (0.85)
nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0_2_86/A1->ZN
                         NAND4_X4_LVT*           rf    446.8     32.3     32.3      0.0      6.9      0.7    103.9     23              /PD_TOP        (0.85)
nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/rt_shieldBuf__38__38__4/A->Z
                         BUF_X1_LVT#*            ff    477.2     30.4     30.4      0.0     10.2     17.3     33.0     18              /PD_TOP        (0.85)
nova0/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/Inter_ref_00_08_reg[2]/D
                         SDFFR_X2_HVT#            f    477.9      0.7               0.7     10.2                                       /PD_TOP        (0.85)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ddr1_dq[31]
    (Clocked by vsysclk_ddr R)
Endpoint: nova0_ddr1/ddrio/iddr_dq_iddr31_Q1_reg/D
    (Clocked by sysclk F)
Path Group: I2R
Data required time: 329.2
    (Clock shift: 750.0, minus Uncertainty: 200.0, plus Latency 0.0, minus Setup time: 220.8)
Data arrival time: 344.9
Slack: -15.7
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr1_dq[31]              {set_input_delay}        r    300.0    300.0    300.0                        0.0      0.0      1                                   
nova0_ddr1/ddrio/iobuf_dq/iobuf31/U1/PAD->C
                         PADBID                  rr    344.8     44.8     44.8      0.0               2.5      5.1      2              /PD_TOP        (0.85)
nova0_ddr1/ddrio/iddr_dq_iddr31_Q1_reg/D
                         SDFF_X1_HVT#             r    344.9      0.1               0.1     12.0                                       /PD_TOP        (0.85)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: nova0/nova/BitStream_controller/BitStream_parser_FSM/slice_data_state_reg[2]/Q
    (Clocked by sysclk R)
Endpoint: ddr0_dq[31]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1050.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 450.0)
Data arrival time: 1108.7
Slack: -58.7
Logic depth: 78
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
(DT) i_MAIN_PLL/PLLOUT   {generated_clock}        r      0.0      0.0      0.0                        0.0      0.0                     /PD_TOP        (0.85)
i_sys_clk_mux/A->Z       MUX2_X2_LVT             rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     57              /PD_TOP        (0.85)
i_nova0_cg/A1->ZN        AND2_X2_LVT             rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0    718              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_32/A1->ZN
                         AND2_X2_LVT             rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     15              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/BitStream_parser_FSM/clk_gate_slice_data_state_reg/CK->GCK
                         CLKGATETST_X2_LVT       rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0      4              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/BitStream_parser_FSM/slice_data_state_reg[2]/CK->Q
                         SDFFR_X2_LVT#*          rf    100.7    100.7    100.7      0.0      0.0     12.5    201.4     24              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/BitStream_parser_FSM/i_11_26/A2->ZN
                         NAND2_X4_LVT            fr    117.0     16.3     15.9      0.4     10.2      0.6     23.3      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/BitStream_parser_FSM/i_11_23/A->ZN
                         INV_X8_LVT              rf    119.6      2.6      2.6      0.0     12.5      1.4      8.6      2              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/BitStream_parser_FSM/i_11_22/A1->ZN
                         NAND3_X4_LVT*           fr    134.5     14.9     14.9      0.0      0.8      0.6     23.4      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/BitStream_parser_FSM/i_11_21/A->ZN
                         INV_X8_LVT              rf    137.7      3.2      3.2      0.0     10.2      0.6     23.3      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/BitStream_parser_FSM/i_15_17/A->ZN
                         INV_X8_LVT              fr    141.6      3.9      3.9      0.0      1.5      0.6      4.6      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/BitStream_parser_FSM/i_15_28/A2->ZN
                         NAND3_X4_LVT*           rf    156.6     15.0     15.0      0.0      2.5      0.6     23.4      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/BitStream_parser_FSM/i_15_29/A->ZN
                         INV_X8_LVT              fr    161.2      4.6      4.6      0.0     10.2      0.6      4.6      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/BitStream_parser_FSM/i_15_48/A2->ZN
                         NAND3_X4_LVT*           rf    176.2     15.0     15.0      0.0      2.5      0.6     23.4      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/BitStream_parser_FSM/i_15_49/A->ZN
                         INV_X32_LVT             fr    185.6      9.4      9.4      0.0     10.2      2.2     93.2      4              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/i_0_31_69/A->ZN
                         INV_X8_LVT              rf    187.4      1.8      1.8      0.0      6.9      0.6      4.0      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/i_0_31_71/A1->ZN
                         NAND2_X4_LVT            fr    200.9     13.5     13.5      0.0      0.6      0.6     23.3      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/i_0_31_72/A->ZN
                         INV_X32_LVT             rf    208.6      7.7      7.7      0.0     12.5     51.8    404.2     59              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/NumCoeffTrailingOnes_decoding/i_0_44/A->ZN
                         INV_X8_LVT              fr    217.5      8.9      7.7      1.2      5.4      4.3     22.1      6              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/NumCoeffTrailingOnes_decoding/i_0_33/A1->ZN
                         NAND2_X4_LVT            rf    226.1      8.6      8.5      0.1      5.7      0.6     23.3      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/NumCoeffTrailingOnes_decoding/i_0_32/A->ZN
                         INV_X8_LVT              fr    231.1      5.0      5.0      0.0      6.2      1.2      8.2      2              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/NumCoeffTrailingOnes_decoding/i_0_31/A1->ZN
                         NAND2_X4_LVT            rf    239.3      8.2      8.2      0.0      3.1      0.6     23.3      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/NumCoeffTrailingOnes_decoding/i_0_30/A->ZN
                         INV_X8_LVT              fr    249.6     10.3     10.3      0.0      6.2      2.7     35.1      4              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/NumCoeffTrailingOnes_decoding/i_9_2/A->ZN
                         INV_X8_LVT              rf    251.6      2.0      1.9      0.1      8.0      0.6      4.0      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/NumCoeffTrailingOnes_decoding/i_9_0/A1->ZN
                         NAND2_X4_LVT*           fr    276.1     24.5     24.5      0.0      0.6      6.9     80.3     10              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/NumCoeffTrailingOnes_decoding/i_6_414/A->ZN
                         INV_X8_LVT              rf    279.4      3.3      3.1      0.2     10.2      3.3     20.4      5              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/NumCoeffTrailingOnes_decoding/i_6_412/B1->ZN
                         OAI21_X4_LVT*           fr    313.8     34.4     34.3      0.1      1.4      0.6     23.4      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/NumCoeffTrailingOnes_decoding/i_6_411/A->ZN
                         INV_X8_LVT              rf    316.2      2.4      2.4      0.0     14.4      0.6      4.0      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/NumCoeffTrailingOnes_decoding/i_6_400/B1->ZN
                         OAI21_X4_LVT            fr    332.9     16.7     16.7      0.0      0.6      0.7      4.1      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/NumCoeffTrailingOnes_decoding/i_6_399/A1->ZN
                         NAND2_X4_LVT            rf    337.6      4.7      4.7      0.0     12.7      0.7      4.1      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/NumCoeffTrailingOnes_decoding/i_6_512/A1->ZN
                         NAND4_X4_LVT            fr    345.8      8.2      8.2      0.0      2.5      0.7      4.3      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/NumCoeffTrailingOnes_decoding/i_6_466/A2->ZN
                         NAND2_X4_LVT*           rf    378.1     32.3     32.3      0.0      8.6     14.3    309.6     37              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/i_0_2_0/A->ZN
                         INV_X8_LVT              fr    383.0      4.9      4.5      0.4     10.2      0.6      4.3      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/i_0_2_9/A1->ZN
                         NAND3_X4_LVT*           rf    396.7     13.7     13.7      0.0      2.4      0.6     23.4      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/i_0_2_15/A->ZN
                         INV_X8_LVT              fr    401.1      4.4      4.4      0.0     10.2      0.6      4.0      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/i_0_2_14/A1->ZN
                         NAND2_X4_LVT            rf    409.3      8.2      8.2      0.0      2.4      0.6     23.3      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/i_0_2_13/A->ZN
                         INV_X8_LVT              fr    413.5      4.2      4.2      0.0      6.2      0.6      4.2      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/i_0_2_12/A2->ZN
                         NAND2_X4_LVT            rf    418.0      4.5      4.5      0.0      2.4      0.6      4.0      1              /PD_TOP        (0.85)
nova0/nova/BitStream_controller/cavlc_decoder/i_0_2_10/A1->ZN
                         NAND2_X4_LVT            fr    435.4     17.4     17.4      0.0      2.4     26.5     33.0      4              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_6_1/A2->ZN
                         NAND3_X4_LVT*           rf    455.7     20.3     16.1      4.2     15.1      0.6     23.4      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_6_0/A->ZN
                         INV_X8_LVT              fr    461.0      5.3      5.3      0.0     10.2      1.2      8.0      2              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_7_2/A1->ZN
                         NAND2_X4_LVT            rf    464.9      3.9      3.9      0.0      3.1      0.6      4.0      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_7_1/A1->ZN
                         NAND2_X4_LVT*           fr    494.8     29.9     29.9      0.0      2.4     26.5    145.7     35              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_8_640/A1->ZN
                         NAND2_X4_LVT*           rf    513.1     18.3     17.4      0.9     10.2      9.0     60.2     15              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_8_503/A1->ZN
                         NAND2_X4_LVT            fr    520.2      7.1      6.9      0.2     10.2      0.6      4.0      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_8_500/A1->ZN
                         NAND2_X4_LVT            rf    524.3      4.1      4.1      0.0      5.4      0.6      4.0      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_8_499/A1->ZN
                         NAND2_X4_LVT            fr    530.5      6.2      6.2      0.0      2.4      0.6      4.0      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_8_492/A1->ZN
                         NAND2_X4_LVT            rf    539.2      8.7      8.7      0.0      5.4      1.2     24.8      2              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_9_8/A->ZN
                         INV_X8_LVT              fr    543.4      4.2      4.2      0.0      6.4      0.6      4.2      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_9_7/A2->ZN
                         NAND2_X4_LVT            rf    552.2      8.8      8.8      0.0      2.4      0.6     23.3      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_9_6/A->ZN
                         INV_X8_LVT              fr    556.4      4.2      4.2      0.0      6.2      0.6      4.2      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_9_5/A2->ZN
                         NAND2_X4_LVT            rf    565.2      8.8      8.8      0.0      2.4      0.6     23.3      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_9_4/A->ZN
                         INV_X8_LVT              fr    569.3      4.1      4.1      0.0      6.2      0.6      4.0      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_9_3/A1->ZN
                         NAND2_X4_LVT            rf    577.5      8.2      8.2      0.0      2.4      0.6     23.3      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_9_2/A->ZN
                         INV_X8_LVT              fr    581.8      4.3      4.3      0.0      6.2      0.6      4.6      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_9_1/A2->ZN
                         NAND3_X4_LVT*           rf    596.8     15.0     15.0      0.0      2.5      0.6     23.4      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/IQIT/i_52_9_0/A->ZN
                         INV_X32_LVT             fr    604.2      7.4      7.4      0.0     10.2     17.8     54.6      5              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_7_9/A1->ZN
                         NOR2_X4_LVT             rf    609.2      5.0      2.2      2.8      5.1      0.7      4.4      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_7_8/C2->ZN
                         OAI211_X4_LVT*          fr    648.6     39.4     39.4      0.0      1.5      0.7     23.5      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_7_7/A->ZN
                         INV_X8_LVT              rf    650.8      2.2      2.2      0.0     10.2      0.6      4.2      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_7_0/A3->ZN
                         NOR3_X4_LVT*            fr    714.5     63.7     63.7      0.0      0.6      0.6     23.4      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_10_3/A->ZN
                         INV_X8_LVT              rf    716.7      2.2      2.2      0.0     10.2      0.6      4.2      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_10_0/A->ZN
                         OAI21_X4_LVT*           fr    738.2     21.5     21.5      0.0      0.6      5.5     37.6      9              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_22_2/A2->ZN
                         NOR2_X4_LVT*            rf    748.3     10.1     10.0      0.1     10.2      7.4     39.5      9              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_22_9/B1->ZN
                         AOI22_X4_LVT*           fr    792.9     44.6     44.4      0.2     10.2      0.7     23.5      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_22_10/A->ZN
                         INV_X8_LVT              rf    795.3      2.4      2.4      0.0     10.2      1.2      7.9      2              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_23/i_16/A1->ZN
                         NOR2_X4_LVT*            fr    828.1     32.8     32.8      0.0      0.8      1.4     26.5      2              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_23/i_17/A->ZN
                         INV_X8_LVT              rf    830.5      2.4      2.4      0.0     10.2      1.2      8.2      2              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_23/i_21/A2->ZN
                         NAND2_X4_LVT            fr    837.7      7.2      7.2      0.0      0.8      0.8      3.0      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_23/i_22/C2->ZN
                         OAI221_X4_LVT           rf    874.5     36.8     36.8      0.0      5.0      1.4     27.5      2              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_23/i_29/A->ZN
                         INV_X8_LVT              fr    879.8      5.3      5.3      0.0     10.2      1.4      8.2      2              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_23/i_38/C1->ZN
                         OAI211_X4_LVT           rf    888.1      8.3      8.3      0.0      3.1      1.6      6.9      2              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_23/i_54/C1->ZN
                         AOI221_X2_LVT           fr    937.8     49.7     49.7      0.0      7.1      1.5      8.3      2              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_23/i_55/A1->ZN
                         NAND2_X4_LVT            rf    950.6     12.8     12.8      0.0     44.7      1.3     27.6      2              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_23/i_56/A->ZN
                         INV_X8_LVT              fr    954.4      3.8      3.8      0.0      7.0      0.6      2.2      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_24_0/A1->ZN
                         OR2_X4_LVT              rr    964.4     10.0     10.0      0.0      2.0      1.2      7.8      2              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_24_2/A1->ZN
                         NOR2_X4_LVT*            rf    969.6      5.2      5.2      0.0      5.2      7.1     25.3      8              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_24_18/A->ZN
                         AOI221_X4_LVT           fr   1065.7     96.1     95.9      0.2     10.2      0.8     23.5      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/sum/i_24_19/A->ZN
                         INV_X8_LVT              rf   1069.4      3.7      3.7      0.0     10.8      1.2     31.8      6              /PD_TOP        (0.85)
nova0/nova/reconstruction/DF_top/DF_mem_ctrl/i_16_95/A1->ZN
                         NAND2_X4_LVT            fr   1077.5      8.1      6.2      1.9      1.9      0.6      4.0      1              /PD_TOP        (0.85)
nova0/nova/reconstruction/DF_top/DF_mem_ctrl/i_16_94/A1->ZN
                         NAND2_X4_LVT            rf   1086.6      9.1      9.1      0.0      5.4      0.0     26.3      4              /PD_TOP        (0.85)
nova0_ddr0/ddrio/i_0_0_71/B1->ZN
                         AOI22_X1_LVT            fr   1088.5      1.9      0.0      1.9      6.7      0.0      0.0      1              /PD_TOP        (0.85)
nova0_ddr0/ddrio/i_0_0_70/A->ZN
                         INV_X4_LVT              rf   1088.5      0.0      0.0      0.0      0.0      0.0      0.0      1              /PD_TOP        (0.85)
nova0_ddr0/ddrio/iobuf_dq/iobuf31/U1/I->PAD
                         PADBID                  ff   1108.7      0.0      0.0      0.0      0.0      0.0      0.0      1              /PD_TOP        (0.85)
ddr0_dq[31]                                       f   1108.7      0.0               0.0      0.0                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
-------> Message [DP-100] suppressed 1967 times
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    -46.4
2    |I2R    | 1.000|      0.0|    -15.7
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|    -58.7
-----+-------+------+---------+---------
> redirect -file /home/vlsi/Desktop/oasys_rtl_qs_ekit/output/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 1510.545000 -bottom 1480.545 -top 1510.545000
info:    create placement blockage 'blk_top' (0.000000 1480.545000) (1510.545000 1510.545000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 1510.545000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (1510.545000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 1510.545000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 1510.545000)  [FP-103]
> create_blockage -name blk_right -type macro -left 1480.545 -right 1510.545000 -bottom 0 -top 1510.545000
info:    create placement blockage 'blk_right' (1480.545000 0.000000) (1510.545000 1510.545000)  [FP-103]
> optimize -place
starting optimize at 03:09:47(cpu)/5:06:53(wall) 635MB(vsz)/903MB(peak)
info: mapped 0 flop(s) to scan cells, excluded 0 is_dont_scan flop(s) and 0 is_dont_touch flop(s)
info:	 floorplan : total 50 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
2 paths groups are using slack shift mode, the slacks are shifted to negative 6 gate delay (43.799999ps) 
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 300 , rtl partitions 195, cells 406  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -69 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -69 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -79 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -70 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -75 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -82 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -90 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -89 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 85.27% average utilization: 28.43%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =          11783518.00
Average Wire      =               198.11
Longest Wire      =              2701.03
Shortest Wire     =                 0.00
WNS               = -124.1ps
info:	placing 300 IO Pads
info:	placing 317 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
2 paths groups are using slack shift mode, the slacks are shifted to negative 6 gate delay (43.799999ps) 
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 195, cells 406  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -209 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -147 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -180 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -185 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack -184 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 86.17% average utilization: 27.24%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =          10731752.00
Average Wire      =               180.43
Longest Wire      =              2842.41
Shortest Wire     =                 0.00
WNS               = -263.3ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ -263.3ps
done optimize placement at 03:15:05(cpu)/5:12:17(wall) 870MB(vsz)/1307MB(peak)
finished optimize at 03:15:06(cpu)/5:12:17(wall) 870MB(vsz)/1307MB(peak)
> write_design /home/vlsi/Desktop/oasys_rtl_qs_ekit/output/odb/2_placed_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: nova0_ddr2/ddrio/iddr_dq_iddr17_Q1_reg/Q
    (Clocked by sysclk F)
Endpoint: nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/Inter_ref_03_02_reg[1]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 432.5
    (Clock shift: 750.0, minus Uncertainty: 200.0, plus Latency 0.0, minus Setup time: 117.5)
Data arrival time: 695.8
Slack: -263.3
Logic depth: 10
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
(DT) i_MAIN_PLL/PLLOUT   {generated_clock}        f      0.0      0.0      0.0                        0.0      0.0          395,  145  /PD_TOP        (0.85)
i_sys_clk_mux/A->Z       MUX2_X2_LVT             ff      0.0      0.0      0.0      0.0      0.0      0.0      0.0     57   920,  901  /PD_TOP        (0.85)
i_nova1_cg/A1->ZN        AND2_X2_LVT             ff      0.0      0.0      0.0      0.0      0.0      0.0      0.0    718   920,  901  /PD_TOP        (0.85)
i_0_4_0/A->ZN            INV_X4_LVT              fr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     76   920,  901  /PD_TOP        (0.85)
nova0_ddr2/ddrio/iddr_dq_iddr31_clk_gate_Q1_reg/CK->GCK
                         CLKGATETST_X2_LVT       rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32  1231,  593  /PD_TOP        (0.85)
nova0_ddr2/ddrio/iddr_dq_iddr17_Q1_reg/CK->Q
                         SDFF_X2_HVT#*           rf    360.0    360.0    360.0      0.0      0.0     86.1     90.4      2  1231,  593  /PD_TOP        (0.85)
i_0_0_53/A2->ZN          NAND2_X4_LVT            fr    451.1     91.1      8.4     82.7     10.2      0.6      4.2      1   920,  901  /PD_TOP        (0.85)
i_0_0_51/A2->ZN          NAND2_X4_LVT*           rf    468.1     17.0     17.0      0.0      5.5     52.4     55.8      1   920,  901  /PD_TOP        (0.85)
nova1/nova/reconstruction/i_0_0_52/A1->ZN
                         NAND2_X4_LVT            fr    514.9     46.8      6.9     39.9     10.2      0.6      4.2      1   605,  837  /PD_TOP        (0.85)
nova1/nova/reconstruction/i_0_0_53/A2->ZN
                         NAND2_X4_LVT*           rf    528.8     13.9     13.9      0.0      5.5     35.6     39.0      1   605,  837  /PD_TOP        (0.85)
nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0_2_7/A1->ZN
                         NAND2_X4_LVT            fr    554.8     26.0      7.0     19.0     10.2      0.7      4.3      1   407,  775  /PD_TOP        (0.85)
nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0_2_4/A1->ZN
                         NAND3_X4_LVT*           rf    575.7     20.9     20.9      0.0      5.5     36.4     52.1      5   407,  775  /PD_TOP        (0.85)
nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234_4_332/C1->ZN
                         AOI221_X4_LVT           fr    674.3     98.6     81.7     16.9     10.2      3.2     36.3      4   298,  638  /PD_TOP        (0.85)
nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234_4_331/A->ZN
                         INV_X32_LVT             rf    678.0      3.7      3.6      0.1     15.3     34.7     71.3     35   298,  638  /PD_TOP        (0.85)
nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234_4_134/A2->ZN
                         NAND2_X4_LVT            fr    688.9     10.9      9.4      1.5      1.5      1.4      8.5      2   298,  638  /PD_TOP        (0.85)
nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234_4_133/A->ZN
                         OAI21_X4_LVT            rf    695.7      6.8      6.8      0.0      7.0      2.7      5.6      3   298,  638  /PD_TOP        (0.85)
nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/Inter_ref_03_02_reg[1]/D
                         SDFFR_X2_HVT             f    695.8      0.1               0.1      3.9                            298,  638  /PD_TOP        (0.85)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ddr0_dq[20]
    (Clocked by vsysclk_ddr R)
Endpoint: nova0_ddr0/ddrio/iddr_dq_iddr20_Q0_reg/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 331.4
    (Clock shift: 750.0, minus Uncertainty: 200.0, plus Latency 0.0, minus Setup time: 218.6)
Data arrival time: 519.2
Slack: -187.8
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr0_dq[20]              {set_input_delay}        r    300.0    300.0    300.0                        0.0      0.0      1    94, 1495                       
nova0_ddr0/ddrio/iobuf_dq/iobuf20/U1/PAD->C
                         PADBID*                 rr    386.8     86.8     86.8      0.0             138.8    141.4      2    96, 1496  /PD_TOP        (0.85)
nova0_ddr0/ddrio/iddr_dq_iddr20_Q0_reg/D
                         SDFF_X2_HVT#             r    519.2    132.4             132.4     10.2                            907, 1317  /PD_TOP        (0.85)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: nova1/nova/BitStream_controller/BitStream_buffer/BitStream_buffer_output_reg[14]/Q
    (Clocked by sysclk R)
Endpoint: ddr2_dq[31]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1050.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 450.0)
Data arrival time: 1254.3
Slack: -204.3
Logic depth: 65
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
(DT) i_MAIN_PLL/PLLOUT   {generated_clock}        r      0.0      0.0      0.0                        0.0      0.0          395,  145  /PD_TOP        (0.85)
i_sys_clk_mux/A->Z       MUX2_X2_LVT             rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     57   920,  901  /PD_TOP        (0.85)
i_nova1_cg/A1->ZN        AND2_X2_LVT             rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0    718   920,  901  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/BitStream_buffer/clk_gate_BitStream_buffer_output_reg/CK->GCK
                         CLKGATETST_X2_LVT       rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     16   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/BitStream_buffer/BitStream_buffer_output_reg[14]/CK->Q
                         SDFF_X1_LVT*            rr     88.1     88.1     88.1      0.0      0.0      3.6    259.4     25   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_25_10/A->ZN
                         INV_X8_LVT              rf     90.4      2.3      2.2      0.1     10.2      0.6      4.2      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_25_9/A2->ZN
                         NAND2_X4_LVT*           fr    114.5     24.1     24.1      0.0      0.6      3.9     64.0      6   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_28_119/A->ZN
                         INV_X8_LVT              rf    117.0      2.5      2.4      0.1     10.2      1.2      8.4      2   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_28_68/A2->ZN
                         NAND2_X4_LVT            fr    132.1     15.1     15.1      0.0      0.8      0.6     23.3      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_28_124/A->ZN
                         INV_X8_LVT              rf    135.8      3.7      3.7      0.0     12.5      4.9     27.9      7   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_28_80/A2->ZN
                         NAND3_X4_LVT*           fr    152.4     16.6     16.5      0.1      1.7      0.6     23.4      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_28_118/A->ZN
                         INV_X8_LVT              rf    154.6      2.2      2.2      0.0     10.2      0.6      4.0      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_28_39/A1->ZN
                         NAND2_X4_LVT            fr    164.2      9.6      9.6      0.0      0.6      2.1     13.0      3   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_28_77/A1->ZN
                         NAND3_X4_LVT            rf    173.0      8.8      8.8      0.0      8.7      1.3      8.5      2   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_28_155/A2->ZN
                         NAND2_X4_LVT            fr    188.6     15.6     15.6      0.0      6.1      0.6     23.3      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_28_114/A->ZN
                         INV_X32_LVT             rf    191.7      3.1      3.1      0.0     12.5      8.2     51.8     12   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_0/i_4/B->Z
                         XOR2_X2_LVT             ff    229.7     38.0     37.8      0.2      1.3      0.6      4.0      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_1_19/A1->ZN
                         NAND2_X4_LVT            fr    236.3      6.6      6.6      0.0      6.5      0.6      4.0      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_1_21/A1->ZN
                         NAND2_X4_LVT            rf    244.7      8.4      8.4      0.0      5.4      0.6     23.3      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_1_22/A->ZN
                         INV_X8_LVT              fr    248.9      4.2      4.2      0.0      6.2      0.6      4.3      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_1_39/A1->ZN
                         NAND3_X4_LVT            rf    255.8      6.9      6.9      0.0      2.4      0.7      4.1      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_1_27/A1->ZN
                         NAND2_X4_LVT            fr    262.2      6.4      6.4      0.0      4.8      0.6      4.0      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_1_24/A1->ZN
                         NAND2_X4_LVT*           rf    285.3     23.1     23.1      0.0      5.4      7.1    120.8     11   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/syntax_decoding/i_2_82/A->ZN
                         INV_X8_LVT              fr    292.6      7.3      7.1      0.2     10.2      2.5     17.2      4   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/syntax_decoding/i_2_15/A2->ZN
                         NAND2_X4_LVT            rf    297.3      4.7      4.7      0.0      4.8      0.6      4.0      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/syntax_decoding/i_2_44/A1->ZN
                         NAND2_X4_LVT            fr    303.8      6.5      6.5      0.0      2.4      0.7      4.8      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/syntax_decoding/i_2_47/A3->ZN
                         NAND3_X4_LVT            rf    312.8      9.0      9.0      0.0      5.7      0.7      4.4      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/syntax_decoding/i_2_48/A1->ZN
                         NAND3_X4_LVT            fr    320.5      7.7      7.7      0.0      4.9      0.7      4.1      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/syntax_decoding/i_2_83/A1->ZN
                         NAND2_X4_LVT            rf    329.1      8.6      8.6      0.0      7.2      0.6     23.3      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/syntax_decoding/i_2_95/A->ZN
                         INV_X32_LVT             fr    350.9     21.8     21.8      0.0      6.2      1.4    355.4     25   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/rt_shieldBuf__19__19__16/A->Z
                         BUF_X1_LVT#*            rr    405.8     54.9     54.9      0.0     18.9      7.8     81.3     11   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_113/A2->ZN
                         NOR3_X4_LVT             rf    409.6      3.8      3.6      0.2     10.2      1.4      9.1      2   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_95/A2->ZN
                         NAND2_X4_LVT            fr    426.1     16.5     16.5      0.0      2.2      5.6     26.8      7   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_94/A2->ZN
                         NOR2_X4_LVT             rf    429.5      3.4      3.2      0.2     13.8      0.7      4.2      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_92/A->ZN
                         AOI21_X4_LVT            fr    458.3     28.8     28.8      0.0      1.5      1.5      8.7      2   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_89/A->ZN
                         OAI21_X4_LVT            rf    465.6      7.3      7.3      0.0     18.3      0.8      2.9      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_88/B->ZN
                         AOI211_X2_LVT           fr    517.0     51.4     51.4      0.0      3.4      0.8      4.5      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_81/C2->ZN
                         OAI211_X4_LVT           rf    527.6     10.6     10.6      0.0     31.3      0.9      3.2      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_80/A->ZN
                         AOI221_X2_LVT           fr    584.3     56.7     56.7      0.0      6.0      0.8      4.2      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_79/A1->ZN
                         NAND2_X4_LVT*           rf    606.3     22.0     22.0      0.0     33.9     47.8     80.8      5   552,  647  /PD_TOP        (0.85)
nova1/nova/reconstruction/i_0_9_18/A->ZN
                         INV_X8_LVT              fr    627.2     20.9      4.4     16.5     10.2      0.6      4.0      1   605,  837  /PD_TOP        (0.85)
nova1/nova/reconstruction/i_0_9_4/A1->ZN
                         NAND2_X4_LVT            rf    631.1      3.9      3.9      0.0      2.4      0.6      4.0      1   605,  837  /PD_TOP        (0.85)
nova1/nova/reconstruction/i_0_9_3/A1->ZN
                         NAND2_X4_LVT            fr    648.3     17.2     17.2      0.0      2.4     29.7     32.5      2   605,  837  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_2_0/A2->ZN
                         OR2_X4_LVT              rr    671.0     22.7      9.7     13.0     15.9      0.7      2.3      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_7_6/A1->ZN
                         OR3_X4_LVT              rr    679.9      8.9      8.9      0.0      3.2      0.7      4.1      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_7_5/B2->ZN
                         AOI21_X4_LVT            rf    684.8      4.9      4.9      0.0      4.0      0.7      3.8      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_7_0/A1->ZN
                         NOR3_X4_LVT*            fr    736.7     51.9     51.9      0.0      2.7      0.6     23.4      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_10_3/A->ZN
                         INV_X8_LVT              rf    738.9      2.2      2.2      0.0     10.2      0.6      4.2      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_10_0/A->ZN
                         OAI21_X4_LVT*           fr    760.4     21.5     21.5      0.0      0.6      5.5     37.6      9   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_22_2/A2->ZN
                         NOR2_X4_LVT*            rf    770.5     10.1     10.0      0.1     10.2      7.4     39.5      9   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_22_9/B1->ZN
                         AOI22_X4_LVT*           fr    815.1     44.6     44.4      0.2     10.2      0.7     23.5      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_22_10/A->ZN
                         INV_X8_LVT              rf    817.5      2.4      2.4      0.0     10.2      1.2      7.9      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_16/A1->ZN
                         NOR2_X4_LVT*            fr    850.3     32.8     32.8      0.0      0.8      1.4     26.5      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_17/A->ZN
                         INV_X8_LVT              rf    852.7      2.4      2.4      0.0     10.2      1.2      8.2      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_21/A2->ZN
                         NAND2_X4_LVT            fr    859.9      7.2      7.2      0.0      0.8      0.8      3.0      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_22/C2->ZN
                         OAI221_X4_LVT           rf    896.7     36.8     36.8      0.0      5.0      1.4     27.5      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_29/A->ZN
                         INV_X8_LVT              fr    902.0      5.3      5.3      0.0     10.2      1.4      8.2      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_38/C1->ZN
                         OAI211_X4_LVT           rf    910.3      8.3      8.3      0.0      3.1      1.6      6.9      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_54/C1->ZN
                         AOI221_X2_LVT           fr    960.0     49.7     49.7      0.0      7.1      1.5      8.3      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_55/A1->ZN
                         NAND2_X4_LVT            rf    972.8     12.8     12.8      0.0     44.7      1.3     27.6      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_56/A->ZN
                         INV_X8_LVT              fr    976.6      3.8      3.8      0.0      7.0      0.6      2.2      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_24_0/A1->ZN
                         OR2_X4_LVT              rr    986.6     10.0     10.0      0.0      2.0      1.2      7.8      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_24_2/A1->ZN
                         NOR2_X4_LVT*            rf    991.8      5.2      5.2      0.0      5.2      7.1     25.3      8   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_24_18/A->ZN
                         AOI221_X4_LVT           fr   1087.9     96.1     95.9      0.2     10.2      0.8     23.5      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_24_19/A->ZN
                         INV_X32_LVT             rf   1091.3      3.4      3.4      0.0     10.8      1.2     85.9      5   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/DF_top/DF_mem_ctrl/i_13_95/A1->ZN
                         NAND2_X4_LVT            fr   1153.9     62.6      6.2     56.4      1.7      0.6      4.0      1   949,  802  /PD_TOP        (0.85)
nova1/nova/reconstruction/DF_top/DF_mem_ctrl/i_13_100/A1->ZN
                         NAND2_X4_LVT*           rf   1174.9     21.0     21.0      0.0      5.4      0.0     95.5      4   949,  802  /PD_TOP        (0.85)
nova0_ddr2/ddrio/i_0_62_0/A1->ZN
                         AND2_X2_LVT             ff   1240.5     65.6      0.0     65.6     10.2      0.0      0.0      1  1231,  593  /PD_TOP        (0.85)
nova0_ddr2/ddrio/i_0_63_0/A2->ZN
                         OR2_X4_LVT              ff   1240.5      0.0      0.0      0.0      0.0      0.0      0.0      1  1231,  593  /PD_TOP        (0.85)
nova0_ddr2/ddrio/iobuf_dq/iobuf31/U1/I->PAD
                         PADBID                  ff   1254.3      0.0      0.0      0.0      0.0      0.0      0.0      1  1510,   96  /PD_TOP        (0.85)
ddr2_dq[31]                                       f   1254.3      0.0               0.0      0.0                           1495,   94                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|   -263.3
2    |I2R    | 1.000|      0.0|   -187.8
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   -204.3
-----+-------+------+---------+---------
> infer_shift_registers
Remapped 361 registers to nonScan
Identified 258 shift registers
> define_test_pin -pin SCAN_ENABLE -scan 1 -default_scan_enable -create_port
Adding Test pin SCAN_ENABLE to top Module
> define_test_pin -pin scan_mode -scan 1
> define_test_clock -pin sysclk_byp -test_domain A
> connect_clock_gating_test_pin -test_pin SCAN_ENABLE
  Uniquifying design
  Design uniquified
info:    Connecting clock gating instance 'i_usbf/i_usbf/u4/u0/clk_gate_buf0_reg' to test pin 'SCAN_ENABLE'  [DFT-235]
info:    Connecting clock gating instance 'i_usbf/i_usbf/u4/u0/clk_gate_buf1_reg' to test pin 'SCAN_ENABLE'  [DFT-235]
info:    Connecting clock gating instance 'i_usbf/i_usbf/u4/u1/clk_gate_buf0_reg' to test pin 'SCAN_ENABLE'  [DFT-235]
info:    Connecting clock gating instance 'i_usbf/i_usbf/u4/u1/clk_gate_buf1_reg' to test pin 'SCAN_ENABLE'  [DFT-235]
info:    Connecting clock gating instance 'i_usbf/i_usbf/u4/u2/clk_gate_buf0_reg' to test pin 'SCAN_ENABLE'  [DFT-235]
info:    Connecting clock gating instance 'i_usbf/i_usbf/u4/u2/clk_gate_buf1_reg' to test pin 'SCAN_ENABLE'  [DFT-235]
info:    Connecting clock gating instance 'i_usbf/i_usbf/u4/u3/clk_gate_buf0_reg' to test pin 'SCAN_ENABLE'  [DFT-235]
info:    Connecting clock gating instance 'i_usbf/i_usbf/u4/u3/clk_gate_buf1_reg' to test pin 'SCAN_ENABLE'  [DFT-235]
info:    Connecting clock gating instance 'i_usbf/i_usbf/u4/clk_gate_csr_reg' to test pin 'SCAN_ENABLE'  [DFT-235]
info:    Connecting clock gating instance 'i_usbf/i_usbf/u1/u0_clk_gate_state_reg' to test pin 'SCAN_ENABLE'  [DFT-235]
    Connected 2600 clock gating cells to testPin 'SCAN_ENABLE'
> check_dft -auto_test_clock -auto_test_pins
starting check_dft at 03:15:29(cpu)/5:12:41(wall) 783MB(vsz)/1307MB(peak)
Checking DFT rules for 'demo_chip'
  Running DFT TDRC iteration 1
  Total 59752 scanModels/flops with 0% scanable (0 pass, 59391 fail, 361 nonScan or excludeScan)
Report Check DFT: 
-----+---------------------+------+--------+------+------------------------------------------
     |Item                 |Errors|Warnings|Status|Description                               
-----+---------------------+------+--------+------+------------------------------------------
1    |internal_clock       |     0|      78|Failed|Internal Clock                            
2    |constant_clock       |     0|       0|Passed|Constant Clock                            
3    |non_clock_PI         |     0|       0|Passed|Non-Clock PI                              
4    |blocking_clock_gate  |     0|       0|Passed|Blocking clock gate                       
5    |internal_async       |     0|       3|Failed|Internal Async. Set/Reset control         
6    |constant_active_async|     0|       0|Passed|Constant active Async. Set/Reset signal   
7    |non_test_PI          |     0|       0|Passed|Unconstrained PI driving Async/ Set/Reset 
8    |async_clock_conflict |     0|       0|Passed|Async. Set/Reset signal and Clock conflict
-----+---------------------+------+--------+------+------------------------------------------
Design has 81 DFT violation(s)
finished check_dft at 03:15:50(cpu)/5:13:03(wall) 783MB(vsz)/1307MB(peak)
> report_dft_violations
Report DftViolations: 
-----+--------------------------------+------------------------------------------------------------+--------------------
     | Type                           | Pin                                                        | Affected Registers 
-----+--------------------------------+------------------------------------------------------------+--------------------
1    |internal clock driver           |i_usb_clk_mux/Z                                             |  1059              
2    |internal clock driver           |nova1/nova/reconstruction/i_0_1_16/ZN                       |  1218              
3    |internal clock driver           |i_nova1_cg/ZN                                               |  8304              
4    |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_55/ZN|     4              
5    |internal clock driver           |nova0/nova/reconstruction/i_0_1_16/ZN                       |  1218              
6    |internal clock driver           |i_nova0_cg/ZN                                               |  8304              
7    |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_55/ZN|     4              
8    |internal clock driver           |nova1/nova/reconstruction/i_0_1_17/ZN                       |  2848              
9    |internal clock driver           |nova1/nova/reconstruction/i_0_1_8/ZN                        |   128              
10   |internal clock driver           |nova1/nova/reconstruction/i_0_1_5/ZN                        |   128              
11   |internal clock driver           |nova1/nova/reconstruction/i_0_1_6/ZN                        |    64              
12   |internal clock driver           |nova1/nova/reconstruction/i_0_1_7/ZN                        |    64              
13   |internal clock driver           |nova1/nova/reconstruction/i_0_1_9/ZN                        |    32              
14   |internal clock driver           |nova1/nova/reconstruction/i_0_1_10/ZN                       |    64              
15   |internal clock driver           |nova1/nova/reconstruction/i_0_1_11/ZN                       |    48              
16   |internal clock driver           |nova1/nova/reconstruction/i_0_1_15/ZN                       |   108              
17   |internal clock driver           |nova1/nova/reconstruction/i_0_1_18/ZN                       |  1056              
18   |internal clock driver           |nova1/nova/reconstruction/i_0_1_19/ZN                       | 11296              
19   |internal clock driver           |nova1/nova/reconstruction/i_0_1_12/ZN                       |  1358              
20   |internal clock driver           |nova1/nova/reconstruction/i_0_1_4/ZN                        |   147              
21   |internal clock driver           |nova1/nova/reconstruction/i_0_1_1/ZN                        |   251              
22   |internal clock driver           |nova1/nova/reconstruction/i_0_1_3/ZN                        |   323              
23   |internal clock driver           |nova1/nova/reconstruction/i_0_1_2/ZN                        |    65              
24   |internal clock driver           |nova1/nova/reconstruction/i_0_1_13/ZN                       |   128              
25   |internal clock driver           |nova1/nova/reconstruction/i_0_1_14/ZN                       |    24              
26   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_5/ZN |   220              
27   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_4/ZN |   110              
28   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_3/ZN |   110              
29   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_10/ZN|   176              
30   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_9/ZN |   352              
31   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_8/ZN |   352              
32   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_0/ZN |    68              
33   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_6/ZN |    80              
34   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_7/ZN |    80              
35   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_11/ZN|    22              
36   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_48/ZN|     2              
37   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_42/ZN|     3              
38   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_36/ZN|     7              
39   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_32/ZN|    40              
40   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_39/ZN|     4              
41   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_15/ZN|     4              
42   |internal clock driver           |nova1/nova/BitStream_controller/bitstream_gclk_gen_i_0_37/ZN|     4              
43   |internal clock driver           |i_sys_clk_mux/Z                                             |     6              
44   |internal clock driver           |nova0/nova/reconstruction/i_0_1_17/ZN                       |  2848              
45   |internal clock driver           |nova0/nova/reconstruction/i_0_1_8/ZN                        |   128              
46   |internal clock driver           |nova0/nova/reconstruction/i_0_1_5/ZN                        |   128              
47   |internal clock driver           |nova0/nova/reconstruction/i_0_1_6/ZN                        |    64              
48   |internal clock driver           |nova0/nova/reconstruction/i_0_1_7/ZN                        |    64              
49   |internal clock driver           |nova0/nova/reconstruction/i_0_1_9/ZN                        |    32              
50   |internal clock driver           |nova0/nova/reconstruction/i_0_1_10/ZN                       |    64              
51   |internal clock driver           |nova0/nova/reconstruction/i_0_1_11/ZN                       |    48              
52   |internal clock driver           |nova0/nova/reconstruction/i_0_1_15/ZN                       |   108              
53   |internal clock driver           |nova0/nova/reconstruction/i_0_1_18/ZN                       |  1056              
54   |internal clock driver           |nova0/nova/reconstruction/i_0_1_19/ZN                       | 11296              
55   |internal clock driver           |nova0/nova/reconstruction/i_0_1_12/ZN                       |  1358              
56   |internal clock driver           |nova0/nova/reconstruction/i_0_1_4/ZN                        |   147              
57   |internal clock driver           |nova0/nova/reconstruction/i_0_1_1/ZN                        |   251              
58   |internal clock driver           |nova0/nova/reconstruction/i_0_1_3/ZN                        |   323              
59   |internal clock driver           |nova0/nova/reconstruction/i_0_1_2/ZN                        |    65              
60   |internal clock driver           |nova0/nova/reconstruction/i_0_1_13/ZN                       |   128              
61   |internal clock driver           |nova0/nova/reconstruction/i_0_1_14/ZN                       |    24              
62   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_5/ZN |   220              
63   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_4/ZN |   110              
64   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_3/ZN |   110              
65   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_10/ZN|   176              
66   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_9/ZN |   352              
67   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_8/ZN |   352              
68   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_0/ZN |    68              
69   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_6/ZN |    80              
70   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_11/ZN|    22              
71   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_48/ZN|     2              
72   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_42/ZN|     3              
73   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_36/ZN|     7              
74   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_32/ZN|    40              
75   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_15/ZN|     4              
76   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_37/ZN|     4              
77   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_39/ZN|     4              
78   |internal clock driver           |nova0/nova/BitStream_controller/bitstream_gclk_gen_i_0_7/ZN |    80              
79   |internal async. set/reset driver|nova1/reset_n_sync_reg/Q                                    |  4313              
80   |internal async. set/reset driver|reset_n_pad/C                                               |     2              
81   |internal async. set/reset driver|nova0/reset_n_sync_reg/Q                                    |  4313              
-----+--------------------------------+------------------------------------------------------------+--------------------
> write_design /home/vlsi/Desktop/oasys_rtl_qs_ekit/output/odb/2_pre_fix_dft.odb
> fix_dft_violations -type all -test_clock sysclk_byp -test_control scan_mode
Created 3 gates to fix Async violation(s)
Created 78 muxes to fix clock violation(s)
Replaced 0 clock-gating cells to fix clock-gating violation(s)
> check_dft
starting check_dft at 03:16:07(cpu)/5:13:20(wall) 844MB(vsz)/1307MB(peak)
Checking DFT rules for 'demo_chip'
  Running DFT TDRC iteration 1
  Total 59752 scanModels/flops with 99% scanable (59391 pass, 0 fail, 361 nonScan or excludeScan)
Report Check DFT: 
-----+---------------------+------+--------+------+------------------------------------------
     |Item                 |Errors|Warnings|Status|Description                               
-----+---------------------+------+--------+------+------------------------------------------
1    |internal_clock       |     0|       0|Passed|Internal Clock                            
2    |constant_clock       |     0|       0|Passed|Constant Clock                            
3    |non_clock_PI         |     0|       0|Passed|Non-Clock PI                              
4    |blocking_clock_gate  |     0|       0|Passed|Blocking clock gate                       
5    |internal_async       |     0|       0|Passed|Internal Async. Set/Reset control         
6    |constant_active_async|     0|       0|Passed|Constant active Async. Set/Reset signal   
7    |non_test_PI          |     0|       0|Passed|Unconstrained PI driving Async/ Set/Reset 
8    |async_clock_conflict |     0|       0|Passed|Async. Set/Reset signal and Clock conflict
-----+---------------------+------+--------+------+------------------------------------------
Design has 0 DFT violation(s)
finished check_dft at 03:16:24(cpu)/5:13:38(wall) 849MB(vsz)/1307MB(peak)
> report_dft_violations
Report DftViolations: 
-----+------+-----+--------------------
     | Type | Pin | Affected Registers 
-----+------+-----+--------------------
-----+------+-----+--------------------
-------> Message [DFT-235] suppressed 2590 times
> set_dont_scan -verbose enable_nova0_reg true
info: applied set_dont_scan = true to 1 instance(s)
> set_dont_scan -verbose enable_nova1_reg true
info: applied set_dont_scan = true to 1 instance(s)
> current_dft_partition
> define_dft_partition P1 -instances {i_cpu_sys nova1}
> define_dft_partition P2 -instances nova0
> report_dft_partitions
Report DftPartitions: 
-----+-----------+----------
     | Partition | Instance 
-----+-----------+----------
1    | P1        | i_cpu_sys
2    |           | nova1    
3    | P2        | nova0    
-----+-----------+----------
> define_scan_chain -scan_in SI_1 -scan_out SO_1 -create_port -partition P1
Defining Scan Chain scanChain_1( si:SI_1, so:SO_1 partition:P1)
Adding Scan-in pin SI_1 to top Module
Adding Scan-out pin SO_1 to top Module
> current_dft_partition P2
> define_scan_chain -scan_in SI_2 -scan_out SO_2 -create_port
Defining Scan Chain scanChain_2( si:SI_2, so:SO_2 partition:P2)
Adding Scan-in pin SI_2 to top Module
Adding Scan-out pin SO_2 to top Module
> reset_dft_partition
info:    Current DFT partition is set to 'default'  [DFT-337]
> define_scan_chain -scan_in SI_3 -scan_out SO_3 -create_port
Defining Scan Chain scanChain_3( si:SI_3, so:SO_3)
Adding Scan-in pin SI_3 to top Module
Adding Scan-out pin SO_3 to top Module
> connect_scan_chains -physical -mix_clock_edges
starting connect_scan_chains at 03:16:24(cpu)/5:13:38(wall) 849MB(vsz)/1307MB(peak)
Connecting Scan Chains for 'demo_chip'
  Uniquifying design
  Design uniquified
  Running DFT TDRC iteration 1
  Total 59752 scanModels/flops with 99% scanable (59391 pass, 0 fail, 361 nonScan or excludeScan)
  Design has 0 DFT violation(s)
  Configuring 3 scan chain(s)
    Configuring 'P1' DFT Partition
      Enabling physical aware scan chains 
      Configuring 1 scan chain(s) for 28955 scan instance(s) in 1 test clock domain(s)
        Domain A has 29080 flop(s) (29080 rise, 0 fall), 1 chain(s) (0,0)
        Assigning chain scanChain_1 to domain A (edge: rise/fall) (capacity: 29080)
    Configuring 'P2' DFT Partition
      Enabling physical aware scan chains 
      Configuring 1 scan chain(s) for 28953 scan instance(s) in 1 test clock domain(s)
        Domain A has 29078 flop(s) (29078 rise, 0 fall), 1 chain(s) (0,0)
        Assigning chain scanChain_2 to domain A (edge: rise/fall) (capacity: 29078)
    Configuring DEFAULT DFT partition 
      Enabling physical aware scan chains 
      Configuring 1 scan chain(s) for 1225 scan instance(s) in 1 test clock domain(s)
        Domain A has 1336 flop(s) (1206 rise, 130 fall), 1 chain(s) (0,0)
        Assigning chain scanChain_3 to domain A (edge: rise/fall) (capacity: 1336)
  Connecting 3 scan chain(s)
    Connecting scan chain scanChain_1 (SI_1 -> SO_1 : 29080 scanLength)
    Connecting scan chain scanChain_2 (SI_2 -> SO_2 : 29078 scanLength)
    Connecting scan chain scanChain_3 (SI_3 -> SO_3 :  1336 scanLength)
Connected 3 scan chain(s)
Resetting timing
> report_scan_chains
Report ScanChains: 
--------+-----------+--------------+--------+-----------+-----------+--------------+------------------+--------+--------+---------+-----------
 Index  | Chain     | ScanInstance | Length | TestClock | ClockEdge | Comp. Chains | Max Comp. Length | Lockup | ScanIn | ScanOut | Partition 
--------+-----------+--------------+--------+-----------+-----------+--------------+------------------+--------+--------+---------+-----------
       1|scanChain_1|   28955      |   29080|sysclk_byp |rise       |      -       |      -           |       0|SI_1    |SO_1     |P1         
       2|scanChain_2|   28953      |   29078|sysclk_byp |rise       |      -       |      -           |       0|SI_2    |SO_2     |P2         
       3|scanChain_3|    1225      |    1336|sysclk_byp |mixed      |      -       |      -           |       0|SI_3    |SO_3     | -         
--------+-----------+--------------+--------+-----------+-----------+--------------+------------------+--------+--------+---------+-----------
finished connect_scan_chains at 03:17:40(cpu)/5:14:56(wall) 810MB(vsz)/1307MB(peak)
> report_scan_chains
Report ScanChains: 
--------+-----------+--------------+--------+-----------+-----------+--------------+------------------+--------+--------+---------+-----------
 Index  | Chain     | ScanInstance | Length | TestClock | ClockEdge | Comp. Chains | Max Comp. Length | Lockup | ScanIn | ScanOut | Partition 
--------+-----------+--------------+--------+-----------+-----------+--------------+------------------+--------+--------+---------+-----------
       1|scanChain_1|   28955      |   29080|sysclk_byp |rise       |      -       |      -           |       0|SI_1    |SO_1     |P1         
       2|scanChain_2|   28953      |   29078|sysclk_byp |rise       |      -       |      -           |       0|SI_2    |SO_2     |P2         
       3|scanChain_3|    1225      |    1336|sysclk_byp |mixed      |      -       |      -           |       0|SI_3    |SO_3     | -         
--------+-----------+--------------+--------+-----------+-----------+--------------+------------------+--------+--------+---------+-----------
> optimize
running optimize in post-placed/post-DFT mode
starting optimize at 03:17:43(cpu)/5:14:59(wall) 810MB(vsz)/1307MB(peak)
info: mapped 363 flop(s) to scan cells, excluded 2 is_dont_scan flop(s) and 0 is_dont_touch flop(s)
info: optimizing design 'demo_chip' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 611419.9squm (#1, 1 secs)
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 86.17% average utilization: 27.24%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -321.5ps
info: activated path group I2R @ -187.8ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ -220.2ps
info: (0) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -321.5ps(1/2) (32 secs)
info: (1) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[25]' (path group default) @ -310.4ps(1/2) (3 secs)
info: (2) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[17]' (path group default) @ -263.3ps(1/2) (2 secs)
info: (3) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[17]' (path group default) @ -263.3ps(1/2) (0 secs)
Info: found 1 unplaced instances
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 86.17% average utilization: 27.24%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 198.66% average utilization: 27.24%  [PLACE-153]
info:    0.26% bins with overflow, average overflow 0.21%  [PLACE-154]
info: set slack mode to optimize shift
info: critical path placed @ -242.8ps
trying split rtl-partition @-242.8ps
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 198.66% average utilization: 27.24%  [PLACE-153]
info:    0.26% bins with overflow, average overflow 0.21%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 198.66% average utilization: 27.24%  [PLACE-153]
info:    0.26% bins with overflow, average overflow 0.21%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 198.66% average utilization: 27.24%  [PLACE-153]
info:    0.26% bins with overflow, average overflow 0.21%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 198.66% average utilization: 27.24%  [PLACE-153]
info:    0.26% bins with overflow, average overflow 0.21%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 198.66% average utilization: 27.24%  [PLACE-153]
info:    0.26% bins with overflow, average overflow 0.21%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
info: critical path placed @ -236.8ps
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
One More Try ...
info: (4) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[2]' (path group default) @ -236.8ps(1/2) (4 secs)
info: (5) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[17]' (path group default) @ -250.2ps(1/2) (3 secs)
info: set slack mode to optimize shift
trying split rtl-partition @-250.2ps
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
One More Try ...
info: (6) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[17]' (path group default) @ -250.2ps(1/2) (1 secs)
info: (7) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[17]' (path group default) @ -250.2ps(1/2) (2 secs)
info: (8) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[17]' (path group default) @ -250.2ps(1/2) (1 secs)
info: set slack mode to optimize shift
trying split rtl-partition @-250.2ps
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: finished path group default @ -250.2ps
info: (9) optimizing 'ddr2_dq[31]' (path group R2O) @ -219.5ps(1/3) (2 secs)
nothing on critical path
info: set slack mode to optimize shift
trying split rtl-partition @-219.5ps
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
One More Try ...
info: (10) optimizing 'ddr2_dq[31]' (path group R2O) @ -219.5ps(1/3) (2 secs)
nothing on critical path
info: set slack mode to optimize shift
trying split rtl-partition @-219.5ps
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: finished path group R2O @ -219.5ps
info: (11) optimizing 'nova0_ddr2/ddrio/i_0/O[10]' (path group I2R) @ -203.3ps(1/4) (1 secs)
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
trying split rtl-partition @-203.3ps
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
One More Try ...
info: (12) optimizing 'nova0_ddr2/ddrio/i_0/O[10]' (path group I2R) @ -203.3ps(1/4) (6 secs)
info: set slack mode to optimize shift
trying split rtl-partition @-203.3ps
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: finished path group I2R @ -203.3ps
info: reactivating path groups
info: reactivated path group default @ -250.2ps
info: reactivated path group I2R @ -203.3ps
info: reactivated path group R2O @ -219.5ps
info: (13) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[17]' (path group default) @ -250.2ps(1/2) (2 secs)
info: set slack mode to optimize shift
trying split rtl-partition @-250.2ps
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
One More Try ...
info: (14) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[17]' (path group default) @ -250.2ps(1/2) (3 secs)
info: (15) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[17]' (path group default) @ -250.2ps(1/2) (3 secs)
info: set slack mode to optimize shift
trying split rtl-partition @-250.2ps
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: finished path group default @ -250.2ps
info: (16) optimizing 'ddr2_dq[31]' (path group R2O) @ -219.5ps(1/3) (2 secs)
nothing on critical path
info: set slack mode to optimize shift
trying split rtl-partition @-219.5ps
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
One More Try ...
info: (17) optimizing 'ddr2_dq[31]' (path group R2O) @ -219.5ps(1/3) (1 secs)
nothing on critical path
info: set slack mode to optimize shift
trying split rtl-partition @-219.5ps
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: finished path group R2O @ -219.5ps
info: (18) optimizing 'nova0_ddr2/ddrio/i_0/O[10]' (path group I2R) @ -203.3ps(1/4) (2 secs)
info: set slack mode to optimize shift
trying split rtl-partition @-203.3ps
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
One More Try ...
info: (19) optimizing 'nova0_ddr2/ddrio/i_0/O[10]' (path group I2R) @ -203.3ps(1/4) (2 secs)
info: set slack mode to optimize shift
trying split rtl-partition @-203.3ps
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: set slack mode to optimize shift
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info: finished path group I2R @ -203.3ps
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 164.35% average utilization: 27.24%  [PLACE-153]
info:    0.44% bins with overflow, average overflow 0.31%  [PLACE-154]
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: (20) optimizing 'nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234/RefFrameOutPadding[17]' (path group default) @ -250.1ps(1/1) (16 secs)
finished optimize at 03:19:24(cpu)/5:16:42(wall) 968MB(vsz)/1307MB(peak)
> write_design /home/vlsi/Desktop/oasys_rtl_qs_ekit/output/odb/2_post_dft_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: nova0_ddr2/ddrio/iddr_dq_iddr17_Q1_reg/Q
    (Clocked by sysclk F)
Endpoint: nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/Inter_ref_03_02_reg[1]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 432.5
    (Clock shift: 750.0, minus Uncertainty: 200.0, plus Latency 0.0, minus Setup time: 117.5)
Data arrival time: 682.6
Slack: -250.1
Logic depth: 11
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
(DT) i_MAIN_PLL/PLLOUT   {generated_clock}        f      0.0      0.0      0.0                        0.0      0.0          395,  145  /PD_TOP        (0.85)
i_sys_clk_mux/A->Z       MUX2_X2_LVT             ff      0.0      0.0      0.0      0.0      0.0      0.0      0.0      1   897,  892  /PD_TOP        (0.85)
i_0_15/A->Z              MUX2_X2_LVT             ff      0.0      0.0      0.0      0.0      0.0      0.0      0.0     57   897,  892  /PD_TOP        (0.85)
i_nova1_cg/A1->ZN        AND2_X2_LVT             ff      0.0      0.0      0.0      0.0      0.0      0.0      0.0      1   897,  892  /PD_TOP        (0.85)
i_0_13/A->Z              MUX2_X2_LVT             ff      0.0      0.0      0.0      0.0      0.0      0.0      0.0    718   897,  892  /PD_TOP        (0.85)
i_0_4_0/A->ZN            INV_X4_LVT              fr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     76   897,  892  /PD_TOP        (0.85)
nova0_ddr2/ddrio/iddr_dq_iddr31_clk_gate_Q1_reg/CK->GCK
                         CLKGATETST_X2_LVT       rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     32  1231,  593  /PD_TOP        (0.85)
nova0_ddr2/ddrio/iddr_dq_iddr17_Q1_reg/CK->Q
                         SDFF_X2_HVT#*           rf    360.2    360.2    360.2      0.0      0.0     88.3     91.9      1  1231,  593  /PD_TOP        (0.85)
i_0_0_53/A2->ZN          NAND2_X4_LVT            fr    453.3     93.1      8.4     84.7     10.2      0.6      4.2      1   897,  892  /PD_TOP        (0.85)
i_0_0_51/A2->ZN          NAND2_X4_LVT*           rf    469.5     16.2     16.2      0.0      5.5     47.7     51.1      1   897,  892  /PD_TOP        (0.85)
nova1/nova/reconstruction/i_0_0_52/A1->ZN
                         NAND2_X4_LVT            fr    509.7     40.2      6.9     33.3     10.2      0.6      4.2      1   607,  835  /PD_TOP        (0.85)
nova1/nova/reconstruction/i_0_0_53/A2->ZN
                         NAND2_X4_LVT*           rf    523.4     13.7     13.7      0.0      5.5     34.8     38.3      1   607,  835  /PD_TOP        (0.85)
nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0_2_7/A1->ZN
                         NAND2_X4_LVT            fr    548.6     25.2      7.0     18.2     10.2      0.7      4.3      1   400,  788  /PD_TOP        (0.85)
nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_0_2_4/A1->ZN
                         NAND3_X4_LVT            rf    560.1     11.5     11.5      0.0      5.5      5.9     16.9      4   400,  788  /PD_TOP        (0.85)
nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/rt_shieldBuf__38__38__11/A->Z
                         BUF_X1_LVT#             ff    579.6     19.5     19.2      0.3      8.6      1.6      7.1      2   400,  757  /PD_TOP        (0.85)
nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234_4_332/C1->ZN
                         AOI221_X4_LVT           fr    661.1     81.5     81.5      0.0      5.0      3.2     36.3      4   400,  757  /PD_TOP        (0.85)
nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234_4_331/A->ZN
                         INV_X32_LVT             rf    664.8      3.7      3.6      0.1     15.3     34.7     67.9     35   400,  757  /PD_TOP        (0.85)
nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234_4_134/A2->ZN
                         NAND2_X4_LVT            fr    675.7     10.9      9.4      1.5      1.5      1.4      8.5      2   400,  757  /PD_TOP        (0.85)
nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/i_234_4_133/A->ZN
                         OAI21_X4_LVT            rf    682.5      6.8      6.8      0.0      7.0      2.7      5.3      3   400,  757  /PD_TOP        (0.85)
nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/Inter_ref_03_02_reg[1]/D
                         SDFFR_X2_HVT#            f    682.6      0.1               0.1      3.8                            400,  757  /PD_TOP        (0.85)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ddr2_dq[10]
    (Clocked by vsysclk_ddr R)
Endpoint: nova0_ddr2/ddrio/iddr_dq_iddr10_Q1_reg/D
    (Clocked by sysclk F)
Path Group: I2R
Data required time: 213.0
    (Clock shift: 750.0, minus Uncertainty: 200.0, plus Latency 0.0, minus Setup time: 337.0)
Data arrival time: 416.3
Slack: -203.3
Logic depth: 1
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ddr2_dq[10]              {set_input_delay}        r    300.0    300.0    300.0                        0.0      0.0      1  1495,  487                       
nova0_ddr2/ddrio/iobuf_dq/iobuf10/U1/PAD->C
                         PADBID*                 rr    378.4     78.4     78.4      0.0              51.0     53.8      2  1496,  488  /PD_TOP        (0.85)
nova0_ddr2/ddrio/iddr_dq_iddr10_Q1_reg/D
                         SDFF_X1_LVT#             r    416.3     37.9              37.9     10.2                           1231,  593  /PD_TOP        (0.85)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: nova1/reset_n_sync_reg/Q
    (Clocked by sysclk R)
Endpoint: ddr2_dq[31]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1050.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 450.0)
Data arrival time: 1269.6
Slack: -219.6
Logic depth: 54
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
(DT) i_MAIN_PLL/PLLOUT   {generated_clock}        r      0.0      0.0      0.0                        0.0      0.0          395,  145  /PD_TOP        (0.85)
i_sys_clk_mux/A->Z       MUX2_X2_LVT             rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0      1   897,  892  /PD_TOP        (0.85)
i_0_15/A->Z              MUX2_X2_LVT             rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     57   897,  892  /PD_TOP        (0.85)
nova1/reset_n_sync_reg/CK->Q
                         SDFFR_X2_LVT#           rf     63.7     63.7     63.7      0.0      0.0      0.8      2.8      1   925,  778  /PD_TOP        (0.85)
nova1/i_0_0/A2->ZN       OR2_X4_LVT*             ff    156.6     92.9     92.9      0.0     12.2    475.9  14465.9   5285   925,  778  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_5_12/A1->ZN
                         NAND3_X4_LVT*           fr    239.8     83.2     15.8     67.4     10.2      0.6     23.4      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_5_10/A->ZN
                         INV_X32_LVT             rf    243.5      3.7      3.7      0.0     10.2      8.3    115.0     14   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_1_43/A->ZN
                         INV_X8_LVT              fr    247.5      4.0      3.8      0.2      2.0      0.6      4.0      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_1_44/A1->ZN
                         NAND2_X4_LVT            rf    255.7      8.2      8.2      0.0      2.4      0.6     23.3      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_1_45/A->ZN
                         INV_X8_LVT              fr    259.8      4.1      4.1      0.0      6.2      0.6      4.0      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_1_49/A1->ZN
                         NAND2_X4_LVT            rf    263.7      3.9      3.9      0.0      2.4      0.6      4.0      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/i_0_1_40/A1->ZN
                         NAND2_X4_LVT*           fr    297.5     33.8     33.8      0.0      2.4     11.4    227.8     18   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/syntax_decoding/i_2_18/A->ZN
                         INV_X8_LVT              rf    299.9      2.4      2.1      0.3     10.2      0.6      3.6      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/syntax_decoding/i_2_31/A->ZN
                         XNOR2_X2_LVT            fr    320.7     20.8     20.8      0.0      0.6      0.7      4.3      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/syntax_decoding/i_2_47/A1->ZN
                         NAND3_X4_LVT            rf    328.7      8.0      8.0      0.0     16.5      0.7      4.4      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/syntax_decoding/i_2_48/A1->ZN
                         NAND3_X4_LVT            fr    336.4      7.7      7.7      0.0      4.9      0.7      4.1      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/syntax_decoding/i_2_83/A1->ZN
                         NAND2_X4_LVT            rf    345.0      8.6      8.6      0.0      7.2      0.6     23.3      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/syntax_decoding/i_2_95/A->ZN
                         INV_X32_LVT             fr    366.5     21.5     21.5      0.0      6.2      1.4    350.4     25   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/rt_shieldBuf__19__19__16/A->Z
                         BUF_X1_LVT#*            rr    421.4     54.9     54.9      0.0     18.7      7.8     81.3     11   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_113/A2->ZN
                         NOR3_X4_LVT             rf    425.2      3.8      3.6      0.2     10.2      1.4      9.1      2   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_95/A2->ZN
                         NAND2_X4_LVT            fr    441.7     16.5     16.5      0.0      2.2      5.6     26.8      7   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_94/A2->ZN
                         NOR2_X4_LVT             rf    445.1      3.4      3.2      0.2     13.8      0.7      4.2      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_92/A->ZN
                         AOI21_X4_LVT            fr    473.9     28.8     28.8      0.0      1.5      1.5      8.7      2   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_89/A->ZN
                         OAI21_X4_LVT            rf    481.2      7.3      7.3      0.0     18.3      0.8      2.9      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_88/B->ZN
                         AOI211_X2_LVT           fr    532.6     51.4     51.4      0.0      3.4      0.8      4.5      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_81/C2->ZN
                         OAI211_X4_LVT           rf    543.2     10.6     10.6      0.0     31.3      0.9      3.2      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_80/A->ZN
                         AOI221_X2_LVT           fr    599.9     56.7     56.7      0.0      6.0      0.8      4.2      1   552,  647  /PD_TOP        (0.85)
nova1/nova/BitStream_controller/CodedBlockPattern_decoding_i_0_79/A1->ZN
                         NAND2_X4_LVT*           rf    621.9     22.0     22.0      0.0     33.9     47.6     80.6      5   552,  647  /PD_TOP        (0.85)
nova1/nova/reconstruction/i_0_9_18/A->ZN
                         INV_X8_LVT              fr    643.0     21.1      4.4     16.7     10.2      0.6      4.0      1   607,  835  /PD_TOP        (0.85)
nova1/nova/reconstruction/i_0_9_4/A1->ZN
                         NAND2_X4_LVT            rf    646.9      3.9      3.9      0.0      2.4      0.6      4.0      1   607,  835  /PD_TOP        (0.85)
nova1/nova/reconstruction/i_0_9_3/A1->ZN
                         NAND2_X4_LVT            fr    663.9     17.0     17.0      0.0      2.4     29.1     31.9      2   607,  835  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_2_0/A2->ZN
                         OR2_X4_LVT              rr    686.0     22.1      9.6     12.5     15.6      0.7      2.3      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_7_6/A1->ZN
                         OR3_X4_LVT              rr    694.9      8.9      8.9      0.0      3.2      0.7      4.1      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_7_5/B2->ZN
                         AOI21_X4_LVT            rf    699.8      4.9      4.9      0.0      4.0      0.7      3.8      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_7_0/A1->ZN
                         NOR3_X4_LVT*            fr    751.7     51.9     51.9      0.0      2.7      0.6     23.4      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_10_3/A->ZN
                         INV_X8_LVT              rf    753.9      2.2      2.2      0.0     10.2      0.6      4.2      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_10_0/A->ZN
                         OAI21_X4_LVT*           fr    775.4     21.5     21.5      0.0      0.6      5.5     37.6      9   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_22_2/A2->ZN
                         NOR2_X4_LVT*            rf    785.5     10.1     10.0      0.1     10.2      7.4     39.5      9   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_22_9/B1->ZN
                         AOI22_X4_LVT*           fr    830.1     44.6     44.4      0.2     10.2      0.7     23.5      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_22_10/A->ZN
                         INV_X8_LVT              rf    832.5      2.4      2.4      0.0     10.2      1.2      7.9      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_16/A1->ZN
                         NOR2_X4_LVT*            fr    865.3     32.8     32.8      0.0      0.8      1.4     26.5      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_17/A->ZN
                         INV_X8_LVT              rf    867.7      2.4      2.4      0.0     10.2      1.2      8.2      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_21/A2->ZN
                         NAND2_X4_LVT            fr    874.9      7.2      7.2      0.0      0.8      0.8      3.0      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_22/C2->ZN
                         OAI221_X4_LVT           rf    911.7     36.8     36.8      0.0      5.0      1.4     27.5      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_29/A->ZN
                         INV_X8_LVT              fr    917.0      5.3      5.3      0.0     10.2      1.4      8.2      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_38/C1->ZN
                         OAI211_X4_LVT           rf    925.3      8.3      8.3      0.0      3.1      1.6      6.9      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_54/C1->ZN
                         AOI221_X2_LVT           fr    975.0     49.7     49.7      0.0      7.1      1.5      8.3      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_55/A1->ZN
                         NAND2_X4_LVT            rf    987.8     12.8     12.8      0.0     44.7      1.3     27.6      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_23/i_56/A->ZN
                         INV_X8_LVT              fr    991.6      3.8      3.8      0.0      7.0      0.6      2.2      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_24_0/A1->ZN
                         OR2_X4_LVT              rr   1001.6     10.0     10.0      0.0      2.0      1.2      7.8      2   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_24_2/A1->ZN
                         NOR2_X4_LVT*            rf   1006.8      5.2      5.2      0.0      5.2      7.1     25.3      8   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_24_18/A->ZN
                         AOI221_X4_LVT           fr   1102.9     96.1     95.9      0.2     10.2      0.8     23.5      1   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/sum/i_24_19/A->ZN
                         INV_X32_LVT             rf   1106.3      3.4      3.4      0.0     10.8      1.2     85.3      5   641,  659  /PD_TOP        (0.85)
nova1/nova/reconstruction/DF_top/DF_mem_ctrl/i_13_95/A1->ZN
                         NAND2_X4_LVT            fr   1168.9     62.6      6.2     56.4      1.7      0.6      4.0      1   949,  802  /PD_TOP        (0.85)
nova1/nova/reconstruction/DF_top/DF_mem_ctrl/i_13_100/A1->ZN
                         NAND2_X4_LVT*           rf   1190.2     21.3     21.3      0.0      5.4      0.0     98.9      4   949,  802  /PD_TOP        (0.85)
nova0_ddr2/ddrio/i_0_62_0/A1->ZN
                         AND2_X2_LVT             ff   1255.8     65.6      0.0     65.6     10.2      0.0      0.0      1  1231,  593  /PD_TOP        (0.85)
nova0_ddr2/ddrio/i_0_63_0/A2->ZN
                         OR2_X4_LVT              ff   1255.8      0.0      0.0      0.0      0.0      0.0      0.0      1  1231,  593  /PD_TOP        (0.85)
nova0_ddr2/ddrio/iobuf_dq/iobuf31/U1/I->PAD
                         PADBID                  ff   1269.6      0.0      0.0      0.0      0.0      0.0      0.0      1  1510,   96  /PD_TOP        (0.85)
ddr2_dq[31]                                       f   1269.6      0.0               0.0      0.0                           1495,   94                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_endpoints
Report End Points: 
-----+-------+------+-------+-----+-----+-----+------+----------------------------------------+-------------------------------------------------------------------------------------
     |Group  |Launch|Capture|Shift|Delay|Depth|Slack |Begin Point                             |End Point                                                                            
-----+-------+------+-------+-----+-----+-----+------+----------------------------------------+-------------------------------------------------------------------------------------
1    |default|sysclk|sysclk |550.0|322.4|   11|-250.1|nova0_ddr2/ddrio/iddr_dq_iddr17_Q1_reg/Q|nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/Inter_ref_03_02_reg[1]/D
2    |default|sysclk|sysclk |550.0|322.4|   11|-250.1|nova0_ddr2/ddrio/iddr_dq_iddr17_Q1_reg/Q|nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/Inter_ref_03_03_reg[1]/D
3    |default|sysclk|sysclk |550.0|322.4|   11|-250.1|nova0_ddr2/ddrio/iddr_dq_iddr17_Q1_reg/Q|nova1/nova/reconstruction/Inter_pred_top/Inter_pred_reg_ctrl/Inter_ref_03_04_reg[1]/D
-----+-------+------+-------+-----+-----+-----+------+----------------------------------------+-------------------------------------------------------------------------------------
Report End Points: 
-----+-----+-----------+-------+-----+-----+-----+------+----------------------------------------+----------------------------------------
     |Group|Launch     |Capture|Shift|Delay|Depth|Slack |Begin Point                             |End Point                               
-----+-----+-----------+-------+-----+-----+-----+------+----------------------------------------+----------------------------------------
1    |I2R  |vsysclk_ddr|sysclk |550.0|116.3|    1|-203.3|nova0_ddr2/ddrio/iobuf_dq/iobuf10/U1/PAD|nova0_ddr2/ddrio/iddr_dq_iddr10_Q1_reg/D
2    |I2R  |vsysclk_ddr|sysclk |550.0|111.0|    1|-198.0|nova0_ddr2/ddrio/iobuf_dq/iobuf0/U1/PAD |nova0_ddr2/ddrio/iddr_dq_iddr0_Q1_reg/D 
3    |I2R  |vsysclk_ddr|sysclk |550.0|103.4|    1|-190.4|nova0_ddr2/ddrio/iobuf_dq/iobuf2/U1/PAD |nova0_ddr2/ddrio/iddr_dq_iddr2_Q1_reg/D 
-----+-----+-----------+-------+-----+-----+-----+------+----------------------------------------+----------------------------------------
Report End Points: 
-----+-----+------+-------+-----+-----+-----+-----+-----------+---------
     |Group|Launch|Capture|Shift|Delay|Depth|Slack|Begin Point|End Point
-----+-----+------+-------+-----+-----+-----+-----+-----------+---------
1    |I2O  |      |       |     |     |     |     |           |         
-----+-----+------+-------+-----+-----+-----+-----+-----------+---------
Report End Points: 
-----+-----+------+-------+------+-----+-----+------+-----------+-----------
     |Group|Launch|Capture|Shift |Delay|Depth|Slack |Begin Point|End Point  
-----+-----+------+-------+------+-----+-----+------+-----------+-----------
1    |R2O  |sysclk|vsysclk|1500.0|  0.0|    0|-219.6|ddr2_dq[31]|ddr2_dq[31]
2    |R2O  |sysclk|vsysclk|1500.0|  0.0|    0|-219.6|ddr2_dq[30]|ddr2_dq[30]
3    |R2O  |sysclk|vsysclk|1500.0|  0.0|    0|-219.6|ddr2_dq[29]|ddr2_dq[29]
-----+-----+------+-------+------+-----+-----+------+-----------+-----------
> report_power
Report Power (instances with prefix '*' are included in total) : 
-----+--------------------------+--------------------+---------------------+-------------------+-----------------
     | Instance                 | Internal Power(uw) | Switching Power(uw) | Leakage Power(uw) | Total Power(uw) 
-----+--------------------------+--------------------+---------------------+-------------------+-----------------
1    |*lfxt_clk_pad             |            0.000000|             0.000000|           0.019754|         0.019754
2    |*reset_n_pad              |            0.000000|            45.086483|           0.019754|        45.106236
3    |*i_MAIN_PLL               |            0.000000|             0.000000|           0.000000|         0.000000
4    |*sysclk_byp_pad           |            0.000000|             0.000000|           0.019754|         0.019754
5    |*scan_mode_pad            |            0.000000|            51.553837|           0.019754|        51.573589
6    |*mclk_pad                 |            0.000000|             0.000000|           0.019754|         0.019754
7    |*i_USB_PLL                |            0.000000|             0.000000|           0.000000|         0.000000
8    |*usbclk_byp_pad           |            0.000000|             0.000000|           0.019754|         0.019754
9    |*i_usb_pad_minus          |            0.000000|            50.603222|           0.019754|        50.622971
10   |*i_usb_pad_plus           |            0.000000|            49.876465|           0.019754|        49.896217
11   |*i_usbf                   |          493.336761|          6246.970215|        4197.797852|     10938.104492
12   |*nova0_ddr2               |          268.191925|          2070.423340|           1.361501|      2339.976807
13   |*nova0_ddr3               |          271.542694|          1328.368286|           1.227156|      1601.138062
14   |*nova1                    |        31748.925781|        174968.421875|        1443.501465|    208160.843750
15   |*nova0_ddr0               |          216.330399|          1896.288208|           1.077715|      2113.696289
16   |*nova0_ddr1               |          271.485779|          1617.107300|           1.227156|      1889.820312
17   |*i_cpu_sys                |            5.139606|            87.955254|        2072.977783|      2166.072510
18   |*nova0                    |        31671.710938|        163758.359375|        1450.266968|    196880.328125
19   |*BS_ren_0_pad             |            0.000000|             0.000000|           0.019754|         0.019754
20   |*BS_ren_1_pad             |            0.000000|             0.000000|           0.019754|         0.019754
21   |*ddr0_cke_pad             |            0.000000|             0.000000|           0.019754|         0.019754
22   |*ddr0_cs_n_pad            |            0.000000|             0.000000|           0.019754|         0.019754
23   |*ddr0_we_n_pad            |            0.000000|             0.000000|           0.019754|         0.019754
24   |*ddr0_cas_n_pad           |            0.000000|             0.000000|           0.019754|         0.019754
25   |*ddr0_ras_n_pad           |            0.000000|             0.000000|           0.019754|         0.019754
26   |*ddr1_cke_pad             |            0.000000|             0.000000|           0.019754|         0.019754
27   |*ddr1_cs_n_pad            |            0.000000|             0.000000|           0.019754|         0.019754
28   |*ddr1_we_n_pad            |            0.000000|             0.000000|           0.019754|         0.019754
29   |*ddr1_cas_n_pad           |            0.000000|             0.000000|           0.019754|         0.019754
30   |*ddr1_ras_n_pad           |            0.000000|             0.000000|           0.019754|         0.019754
31   |*ddr2_cke_pad             |            0.000000|             0.000000|           0.019754|         0.019754
32   |*ddr2_cs_n_pad            |            0.000000|             0.000000|           0.019754|         0.019754
33   |*ddr2_we_n_pad            |            0.000000|             0.000000|           0.019754|         0.019754
34   |*ddr2_cas_n_pad           |            0.000000|             0.000000|           0.019754|         0.019754
35   |*ddr2_ras_n_pad           |            0.000000|             0.000000|           0.019754|         0.019754
36   |*ddr3_cke_pad             |            0.000000|             0.000000|           0.019754|         0.019754
37   |*ddr3_cs_n_pad            |            0.000000|             0.000000|           0.019754|         0.019754
38   |*ddr3_we_n_pad            |            0.000000|             0.000000|           0.019754|         0.019754
39   |*ddr3_cas_n_pad           |            0.000000|             0.000000|           0.019754|         0.019754
40   |*ddr3_ras_n_pad           |            0.000000|             0.000000|           0.019754|         0.019754
41   |*genblk2_0_BS_addr_1_pad  |            0.000000|             0.000000|           0.019754|         0.019754
42   |*genblk2_1_BS_addr_1_pad  |            0.000000|             0.000000|           0.019754|         0.019754
43   |*genblk2_2_BS_addr_1_pad  |            0.000000|             0.000000|           0.019754|         0.019754
44   |*genblk2_3_BS_addr_1_pad  |            0.000000|             0.000000|           0.019754|         0.019754
45   |*genblk2_4_BS_addr_1_pad  |            0.000000|             0.000000|           0.019754|         0.019754
46   |*genblk2_5_BS_addr_1_pad  |            0.000000|             0.000000|           0.019754|         0.019754
47   |*genblk2_6_BS_addr_1_pad  |            0.000000|             0.000000|           0.019754|         0.019754
48   |*genblk2_7_BS_addr_1_pad  |            0.000000|             0.000000|           0.019754|         0.019754
49   |*genblk2_8_BS_addr_1_pad  |            0.000000|             0.000000|           0.019754|         0.019754
50   |*genblk2_9_BS_addr_1_pad  |            0.000000|             0.000000|           0.019754|         0.019754
51   |*genblk2_10_BS_addr_1_pad |            0.000000|             0.000000|           0.019754|         0.019754
52   |*genblk2_11_BS_addr_1_pad |            0.000000|             0.000000|           0.019754|         0.019754
53   |*genblk2_12_BS_addr_1_pad |            0.000000|             0.000000|           0.019754|         0.019754
54   |*genblk2_13_BS_addr_1_pad |            0.000000|             0.000000|           0.019754|         0.019754
55   |*genblk2_14_BS_addr_1_pad |            0.000000|             0.000000|           0.019754|         0.019754
56   |*genblk2_15_BS_addr_1_pad |            0.000000|             0.000000|           0.019754|         0.019754
57   |*genblk2_16_BS_addr_1_pad |            0.000000|             0.000000|           0.019754|         0.019754
58   |*genblk2_0_BS_addr_0_pad  |            0.000000|             0.000000|           0.019754|         0.019754
59   |*genblk2_1_BS_addr_0_pad  |            0.000000|             0.000000|           0.019754|         0.019754
60   |*genblk2_2_BS_addr_0_pad  |            0.000000|             0.000000|           0.019754|         0.019754
61   |*genblk2_3_BS_addr_0_pad  |            0.000000|             0.000000|           0.019754|         0.019754
62   |*genblk2_4_BS_addr_0_pad  |            0.000000|             0.000000|           0.019754|         0.019754
63   |*genblk2_5_BS_addr_0_pad  |            0.000000|             0.000000|           0.019754|         0.019754
64   |*genblk2_6_BS_addr_0_pad  |            0.000000|             0.000000|           0.019754|         0.019754
65   |*genblk2_7_BS_addr_0_pad  |            0.000000|             0.000000|           0.019754|         0.019754
66   |*genblk2_8_BS_addr_0_pad  |            0.000000|             0.000000|           0.019754|         0.019754
67   |*genblk2_9_BS_addr_0_pad  |            0.000000|             0.000000|           0.019754|         0.019754
68   |*genblk2_10_BS_addr_0_pad |            0.000000|             0.000000|           0.019754|         0.019754
69   |*genblk2_11_BS_addr_0_pad |            0.000000|             0.000000|           0.019754|         0.019754
70   |*genblk2_12_BS_addr_0_pad |            0.000000|             0.000000|           0.019754|         0.019754
71   |*genblk2_13_BS_addr_0_pad |            0.000000|             0.000000|           0.019754|         0.019754
72   |*genblk2_14_BS_addr_0_pad |            0.000000|             0.000000|           0.019754|         0.019754
73   |*genblk2_15_BS_addr_0_pad |            0.000000|             0.000000|           0.019754|         0.019754
74   |*genblk2_16_BS_addr_0_pad |            0.000000|             0.000000|           0.019754|         0.019754
75   |*genblk3_0_ddr3_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
76   |*genblk3_1_ddr3_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
77   |*genblk3_2_ddr3_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
78   |*genblk3_3_ddr3_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
79   |*genblk3_4_ddr3_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
80   |*genblk3_5_ddr3_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
81   |*genblk3_6_ddr3_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
82   |*genblk3_7_ddr3_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
83   |*genblk3_8_ddr3_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
84   |*genblk3_9_ddr3_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
85   |*genblk3_10_ddr3_adr_pad  |            0.000000|             0.000000|           0.019754|         0.019754
86   |*genblk3_11_ddr3_adr_pad  |            0.000000|             0.000000|           0.019754|         0.019754
87   |*genblk3_12_ddr3_adr_pad  |            0.000000|             0.000000|           0.019754|         0.019754
88   |*genblk3_0_ddr2_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
89   |*genblk3_1_ddr2_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
90   |*genblk3_2_ddr2_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
91   |*genblk3_3_ddr2_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
92   |*genblk3_4_ddr2_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
93   |*genblk3_5_ddr2_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
94   |*genblk3_6_ddr2_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
95   |*genblk3_7_ddr2_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
96   |*genblk3_8_ddr2_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
97   |*genblk3_9_ddr2_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
98   |*genblk3_10_ddr2_adr_pad  |            0.000000|             0.000000|           0.019754|         0.019754
99   |*genblk3_11_ddr2_adr_pad  |            0.000000|             0.000000|           0.019754|         0.019754
100  |*genblk3_12_ddr2_adr_pad  |            0.000000|             0.000000|           0.019754|         0.019754
101  |*genblk3_0_ddr1_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
102  |*genblk3_1_ddr1_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
103  |*genblk3_2_ddr1_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
104  |*genblk3_3_ddr1_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
105  |*genblk3_4_ddr1_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
106  |*genblk3_5_ddr1_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
107  |*genblk3_6_ddr1_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
108  |*genblk3_7_ddr1_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
109  |*genblk3_8_ddr1_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
110  |*genblk3_9_ddr1_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
111  |*genblk3_10_ddr1_adr_pad  |            0.000000|             0.000000|           0.019754|         0.019754
112  |*genblk3_11_ddr1_adr_pad  |            0.000000|             0.000000|           0.019754|         0.019754
113  |*genblk3_12_ddr1_adr_pad  |            0.000000|             0.000000|           0.019754|         0.019754
114  |*genblk3_0_ddr0_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
115  |*genblk3_1_ddr0_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
116  |*genblk3_2_ddr0_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
117  |*genblk3_3_ddr0_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
118  |*genblk3_4_ddr0_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
119  |*genblk3_5_ddr0_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
120  |*genblk3_6_ddr0_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
121  |*genblk3_7_ddr0_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
122  |*genblk3_8_ddr0_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
123  |*genblk3_9_ddr0_adr_pad   |            0.000000|             0.000000|           0.019754|         0.019754
124  |*genblk3_10_ddr0_adr_pad  |            0.000000|             0.000000|           0.019754|         0.019754
125  |*genblk3_11_ddr0_adr_pad  |            0.000000|             0.000000|           0.019754|         0.019754
126  |*genblk3_12_ddr0_adr_pad  |            0.000000|             0.000000|           0.019754|         0.019754
127  |*genblk4_0_ddr3_ba_pad    |            0.000000|             0.000000|           0.019754|         0.019754
128  |*genblk4_1_ddr3_ba_pad    |            0.000000|             0.000000|           0.019754|         0.019754
129  |*genblk4_0_ddr2_ba_pad    |            0.000000|             0.000000|           0.019754|         0.019754
130  |*genblk4_1_ddr2_ba_pad    |            0.000000|             0.000000|           0.019754|         0.019754
131  |*genblk4_0_ddr1_ba_pad    |            0.000000|             0.000000|           0.019754|         0.019754
132  |*genblk4_1_ddr1_ba_pad    |            0.000000|             0.000000|           0.019754|         0.019754
133  |*genblk4_0_ddr0_ba_pad    |            0.000000|             0.000000|           0.019754|         0.019754
134  |*genblk4_1_ddr0_ba_pad    |            0.000000|             0.000000|           0.019754|         0.019754
135  |*genblk5_0_ddr3_dm_pad    |            0.000000|             0.000000|           0.019754|         0.019754
136  |*genblk5_1_ddr3_dm_pad    |            0.000000|             0.000000|           0.019754|         0.019754
137  |*genblk5_2_ddr3_dm_pad    |            0.000000|             0.000000|           0.019754|         0.019754
138  |*genblk5_3_ddr3_dm_pad    |            0.000000|             0.000000|           0.019754|         0.019754
139  |*genblk5_0_ddr2_dm_pad    |            0.000000|             0.000000|           0.019754|         0.019754
140  |*genblk5_1_ddr2_dm_pad    |            0.000000|             0.000000|           0.019754|         0.019754
141  |*genblk5_2_ddr2_dm_pad    |            0.000000|             0.000000|           0.019754|         0.019754
142  |*genblk5_3_ddr2_dm_pad    |            0.000000|             0.000000|           0.019754|         0.019754
143  |*genblk5_0_ddr1_dm_pad    |            0.000000|             0.000000|           0.019754|         0.019754
144  |*genblk5_1_ddr1_dm_pad    |            0.000000|             0.000000|           0.019754|         0.019754
145  |*genblk5_2_ddr1_dm_pad    |            0.000000|             0.000000|           0.019754|         0.019754
146  |*genblk5_3_ddr1_dm_pad    |            0.000000|             0.000000|           0.019754|         0.019754
147  |*genblk5_0_ddr0_dm_pad    |            0.000000|             0.000000|           0.019754|         0.019754
148  |*genblk5_1_ddr0_dm_pad    |            0.000000|             0.000000|           0.019754|         0.019754
149  |*genblk5_2_ddr0_dm_pad    |            0.000000|             0.000000|           0.019754|         0.019754
150  |*genblk5_3_ddr0_dm_pad    |            0.000000|             0.000000|           0.019754|         0.019754
151  |*genblk1_0_BS_data_0_pad  |            0.000000|            16.677292|           0.019754|        16.697046
152  |*genblk1_1_BS_data_0_pad  |            0.000000|            16.359385|           0.019754|        16.379139
153  |*genblk1_2_BS_data_0_pad  |            0.000000|            16.041479|           0.019754|        16.061234
154  |*genblk1_3_BS_data_0_pad  |            0.000000|            15.723572|           0.019754|        15.743326
155  |*genblk1_4_BS_data_0_pad  |            0.000000|            15.405666|           0.019754|        15.425420
156  |*genblk1_5_BS_data_0_pad  |            0.000000|            15.087759|           0.019754|        15.107513
157  |*genblk1_6_BS_data_0_pad  |            0.000000|            14.769854|           0.019754|        14.789608
158  |*genblk1_7_BS_data_0_pad  |            0.000000|            14.451947|           0.019754|        14.471701
159  |*genblk1_8_BS_data_0_pad  |            0.000000|            14.134040|           0.019754|        14.153794
160  |*genblk1_9_BS_data_0_pad  |            0.000000|            13.816134|           0.019754|        13.835888
161  |*genblk1_10_BS_data_0_pad |            0.000000|            13.498228|           0.019754|        13.517982
162  |*genblk1_11_BS_data_0_pad |            0.000000|            13.180322|           0.019754|        13.200076
163  |*genblk1_12_BS_data_0_pad |            0.000000|            12.862415|           0.019754|        12.882169
164  |*genblk1_13_BS_data_0_pad |            0.000000|            12.544509|           0.019754|        12.564263
165  |*genblk1_14_BS_data_0_pad |            0.000000|            12.226603|           0.019754|        12.246357
166  |*genblk1_15_BS_data_0_pad |            0.000000|            12.095490|           0.019754|        12.115244
167  |*genblk1_0_BS_data_1_pad  |            0.000000|            17.331940|           0.019754|        17.351694
168  |*genblk1_1_BS_data_1_pad  |            0.000000|            17.668747|           0.019754|        17.688499
169  |*genblk1_2_BS_data_1_pad  |            0.000000|            18.005550|           0.019754|        18.025305
170  |*genblk1_3_BS_data_1_pad  |            0.000000|            18.342354|           0.019754|        18.362108
171  |*genblk1_4_BS_data_1_pad  |            0.000000|            18.679159|           0.019754|        18.698914
172  |*genblk1_5_BS_data_1_pad  |            0.000000|            19.015966|           0.019754|        19.035721
173  |*genblk1_6_BS_data_1_pad  |            0.000000|            19.352770|           0.019754|        19.372524
174  |*genblk1_7_BS_data_1_pad  |            0.000000|            19.689573|           0.019754|        19.709328
175  |*genblk1_8_BS_data_1_pad  |            0.000000|            20.026379|           0.019754|        20.046131
176  |*genblk1_9_BS_data_1_pad  |            0.000000|            20.363184|           0.019754|        20.382938
177  |*genblk1_10_BS_data_1_pad |            0.000000|            20.699989|           0.019754|        20.719744
178  |*genblk1_11_BS_data_1_pad |            0.000000|            21.036793|           0.019754|        21.056545
179  |*genblk1_12_BS_data_1_pad |            0.000000|            21.373600|           0.019754|        21.393354
180  |*genblk1_13_BS_data_1_pad |            0.000000|            21.710405|           0.019754|        21.730160
181  |*genblk1_14_BS_data_1_pad |            0.000000|            22.047207|           0.019754|        22.066959
182  |*genblk1_15_BS_data_1_pad |            0.000000|            22.384014|           0.019754|        22.403769
183  |*i_sys_clk_mux            |            0.653925|             0.000000|           0.007784|         0.661709
184  |*i_usb_clk_mux            |            0.130785|             0.000000|           0.007784|         0.138569
185  |*i_usb_phy                |           40.739189|            96.647240|           5.336514|       142.722946
186  |*i_nova1_cg               |            0.000000|             0.000000|           0.005607|         0.005607
187  |*i_nova0_cg               |            0.000000|             0.000000|           0.005607|         0.005607
188  |*clk_gate_fml_sel_ddr3_reg|            1.081151|             0.000000|           0.012527|         1.093677
189  |*fml_sel_ddr3_reg[7]      |            2.425539|             7.249817|           0.000023|         9.675380
190  |*fml_sel_ddr3_reg[6]      |            2.424706|             7.231303|           0.000023|         9.656031
191  |*fml_sel_ddr3_reg[5]      |            2.424706|             7.231303|           0.000023|         9.656031
192  |*fml_sel_ddr3_reg[4]      |            2.424706|             7.231303|           0.000023|         9.656031
193  |*fml_sel_ddr3_reg[3]      |            2.424706|             7.231303|           0.000023|         9.656031
194  |*fml_sel_ddr3_reg[2]      |            2.424706|             7.231303|           0.000023|         9.656031
195  |*fml_sel_ddr3_reg[1]      |            2.424706|             7.231303|           0.000023|         9.656031
196  |*fml_sel_ddr3_reg[0]      |            2.424706|             7.231303|           0.000023|         9.656031
197  |*nova1_data_extend_reg[31]|            1.734367|             8.256868|           0.000023|         9.991258
198  |*nova1_data_extend_reg[30]|            1.721957|             8.197787|           0.000023|         9.919767
199  |*nova1_data_extend_reg[29]|            1.759985|             8.378833|           0.000023|        10.138841
200  |*nova1_data_extend_reg[28]|            1.719186|             8.184595|           0.000023|         9.903804
201  |*nova1_data_extend_reg[27]|            1.733191|             8.251267|           0.000023|         9.984481
202  |*nova1_data_extend_reg[26]|            1.759174|             8.374967|           0.000023|        10.134163
203  |*nova1_data_extend_reg[25]|            1.723276|             8.204069|           0.000023|         9.927369
204  |*nova1_data_extend_reg[24]|            1.718209|             8.179944|           0.000023|         9.898176
205  |*nova1_data_extend_reg[23]|            1.734367|             8.256868|           0.000023|         9.991258
206  |*nova1_data_extend_reg[22]|            1.721957|             8.197787|           0.000023|         9.919767
207  |*nova1_data_extend_reg[21]|            1.759985|             8.378833|           0.000023|        10.138841
208  |*nova1_data_extend_reg[20]|            1.719186|             8.184595|           0.000023|         9.903804
209  |*nova1_data_extend_reg[19]|            1.733191|             8.251267|           0.000023|         9.984481
210  |*nova1_data_extend_reg[18]|            1.759174|             8.374967|           0.000023|        10.134163
211  |*nova1_data_extend_reg[17]|            1.723276|             8.204069|           0.000023|         9.927369
212  |*nova1_data_extend_reg[16]|            1.718209|             8.179944|           0.000023|         9.898176
213  |*nova1_data_extend_reg[15]|            1.734367|             8.256868|           0.000023|         9.991258
214  |*nova1_data_extend_reg[14]|            1.721957|             8.197787|           0.000023|         9.919767
215  |*nova1_data_extend_reg[13]|            1.759985|             8.378833|           0.000023|        10.138841
216  |*nova1_data_extend_reg[12]|            1.719186|             8.184595|           0.000023|         9.903804
217  |*nova1_data_extend_reg[11]|            1.733191|             8.251267|           0.000023|         9.984481
218  |*nova1_data_extend_reg[10]|            1.759174|             8.374967|           0.000023|        10.134163
219  |*nova1_data_extend_reg[9] |            1.752365|            12.223226|           0.000023|        13.975615
220  |*nova1_data_extend_reg[8] |            1.718209|             8.179944|           0.000023|         9.898176
221  |*nova1_data_extend_reg[7] |            1.734367|             8.256868|           0.000023|         9.991258
222  |*nova1_data_extend_reg[6] |            1.721957|             8.197787|           0.000023|         9.919767
223  |*nova1_data_extend_reg[5] |            1.759985|             8.378833|           0.000023|        10.138841
224  |*nova1_data_extend_reg[4] |            1.719186|             8.184595|           0.000023|         9.903804
225  |*nova1_data_extend_reg[3] |            1.733191|             8.251267|           0.000023|         9.984481
226  |*nova1_data_extend_reg[2] |            1.759174|             8.374967|           0.000023|        10.134163
227  |*nova1_data_extend_reg[1] |            1.723276|             8.204069|           0.000023|         9.927369
228  |*nova1_data_extend_reg[0] |            1.718209|             8.179944|           0.000023|         9.898176
229  |*clk_gate_fml_sel_ddr2_reg|            1.081151|             0.000000|           0.012527|         1.093677
230  |*fml_sel_ddr2_reg[7]      |            2.425528|             9.818398|           0.000023|        12.243949
231  |*fml_sel_ddr2_reg[6]      |            2.425528|             9.818398|           0.000023|        12.243949
232  |*fml_sel_ddr2_reg[5]      |            2.425528|             9.818398|           0.000023|        12.243949
233  |*fml_sel_ddr2_reg[4]      |            2.425528|             9.818398|           0.000023|        12.243949
234  |*fml_sel_ddr2_reg[3]      |            2.425528|             9.818398|           0.000023|        12.243949
235  |*fml_sel_ddr2_reg[2]      |            2.425528|             9.818398|           0.000023|        12.243949
236  |*fml_sel_ddr2_reg[1]      |            2.425528|             9.818398|           0.000023|        12.243949
237  |*fml_sel_ddr2_reg[0]      |            2.425528|             9.818398|           0.000023|        12.243949
238  |*clk_gate_fml_sel_ddr1_reg|            1.081681|             0.000000|           0.012527|         1.094208
239  |*fml_sel_ddr1_reg[7]      |            2.424540|             7.112445|           0.000023|         9.537008
240  |*fml_sel_ddr1_reg[6]      |            2.424540|             7.112445|           0.000023|         9.537008
241  |*fml_sel_ddr1_reg[5]      |            2.424540|             7.112445|           0.000023|         9.537008
242  |*fml_sel_ddr1_reg[4]      |            2.424540|             7.112445|           0.000023|         9.537008
243  |*fml_sel_ddr1_reg[3]      |            2.424540|             7.112445|           0.000023|         9.537008
244  |*fml_sel_ddr1_reg[2]      |            2.424540|             7.112445|           0.000023|         9.537008
245  |*fml_sel_ddr1_reg[1]      |            2.424540|             7.112445|           0.000023|         9.537008
246  |*fml_sel_ddr1_reg[0]      |            2.424540|             7.112445|           0.000023|         9.537008
247  |*nova0_data_extend_reg[31]|            1.731368|             6.773708|           0.000023|         8.505099
248  |*nova0_data_extend_reg[30]|            1.718914|             6.724986|           0.000023|         8.443923
249  |*nova0_data_extend_reg[29]|            1.761212|             6.890467|           0.000023|         8.651701
250  |*nova0_data_extend_reg[28]|            1.716028|             6.713694|           0.000023|         8.429745
251  |*nova0_data_extend_reg[27]|            1.730160|             6.768982|           0.000023|         8.499165
252  |*nova0_data_extend_reg[26]|            1.760094|             6.886095|           0.000023|         8.646212
253  |*nova0_data_extend_reg[25]|            1.720222|             6.730104|           0.000023|         8.450349
254  |*nova0_data_extend_reg[24]|            1.715199|             6.710452|           0.000023|         8.425674
255  |*nova0_data_extend_reg[23]|            1.731368|             6.773708|           0.000023|         8.505099
256  |*nova0_data_extend_reg[22]|            1.718914|             6.724986|           0.000023|         8.443923
257  |*nova0_data_extend_reg[21]|            1.761212|             6.890467|           0.000023|         8.651701
258  |*nova0_data_extend_reg[20]|            1.716028|             6.713694|           0.000023|         8.429745
259  |*nova0_data_extend_reg[19]|            1.730160|             6.768982|           0.000023|         8.499165
260  |*nova0_data_extend_reg[18]|            1.760094|             6.886095|           0.000023|         8.646212
261  |*nova0_data_extend_reg[17]|            1.720222|             6.730104|           0.000023|         8.450349
262  |*nova0_data_extend_reg[16]|            1.715199|             6.710452|           0.000023|         8.425674
263  |*nova0_data_extend_reg[15]|            1.731368|             6.773708|           0.000023|         8.505099
264  |*nova0_data_extend_reg[14]|            1.718914|             6.724986|           0.000023|         8.443923
265  |*nova0_data_extend_reg[13]|            1.761212|             6.890467|           0.000023|         8.651701
266  |*nova0_data_extend_reg[12]|            1.716028|             6.713694|           0.000023|         8.429745
267  |*nova0_data_extend_reg[11]|            1.730160|             6.768982|           0.000023|         8.499165
268  |*nova0_data_extend_reg[10]|            1.760094|             6.886095|           0.000023|         8.646212
269  |*nova0_data_extend_reg[9] |            1.720222|             6.730104|           0.000023|         8.450349
270  |*nova0_data_extend_reg[8] |            1.715199|             6.710452|           0.000023|         8.425674
271  |*nova0_data_extend_reg[7] |            1.731368|             6.773708|           0.000023|         8.505099
272  |*nova0_data_extend_reg[6] |            1.718914|             6.724986|           0.000023|         8.443923
273  |*nova0_data_extend_reg[5] |            1.761212|             6.890467|           0.000023|         8.651701
274  |*nova0_data_extend_reg[4] |            1.716028|             6.713694|           0.000023|         8.429745
275  |*nova0_data_extend_reg[3] |            1.730160|             6.768982|           0.000023|         8.499165
276  |*nova0_data_extend_reg[2] |            1.760094|             6.886095|           0.000023|         8.646212
277  |*nova0_data_extend_reg[1] |            1.720222|             6.730104|           0.000023|         8.450349
278  |*nova0_data_extend_reg[0] |            1.715199|             6.710452|           0.000023|         8.425674
279  |*clk_gate_fml_sel_ddr0_reg|            1.081154|             0.000000|           0.012527|         1.093680
280  |*fml_sel_ddr0_reg[7]      |            2.425164|             8.053482|           0.000023|        10.478670
281  |*fml_sel_ddr0_reg[6]      |            2.425164|             8.053482|           0.000023|        10.478670
282  |*fml_sel_ddr0_reg[5]      |            2.425164|             8.053482|           0.000023|        10.478670
283  |*fml_sel_ddr0_reg[4]      |            2.425164|             8.053482|           0.000023|        10.478670
284  |*fml_sel_ddr0_reg[3]      |            2.425164|             8.053482|           0.000023|        10.478670
285  |*fml_sel_ddr0_reg[2]      |            2.425164|             8.053482|           0.000023|        10.478670
286  |*fml_sel_ddr0_reg[1]      |            2.425164|             8.053482|           0.000023|        10.478670
287  |*fml_sel_ddr0_reg[0]      |            2.425164|             8.053482|           0.000023|        10.478670
288  |*i_0_10_0                 |            0.232501|             0.135217|           0.003931|         0.371649
289  |*i_0_10_1                 |            0.049670|             0.076959|           0.003931|         0.130561
290  |*i_0_10_2                 |            0.189460|             0.308289|           0.003931|         0.501681
291  |*i_0_10_3                 |            0.233163|             0.135606|           0.003931|         0.372700
292  |*i_0_10_4                 |            0.049859|             0.077267|           0.003931|         0.131057
293  |*i_0_10_5                 |            0.190032|             0.309278|           0.003931|         0.503242
294  |*i_0_10_6                 |            0.238417|             0.138695|           0.003931|         0.381043
295  |*i_0_10_7                 |            0.051378|             0.079743|           0.003931|         0.135052
296  |*i_0_10_8                 |            0.194592|             0.317163|           0.003931|         0.515686
297  |*i_0_10_9                 |            0.234473|             0.136376|           0.003931|         0.374780
298  |*i_0_10_10                |            0.050234|             0.077878|           0.003931|         0.132043
299  |*i_0_10_11                |            0.191166|             0.311237|           0.003931|         0.506334
300  |*i_0_10_12                |            0.232611|             0.135281|           0.003931|         0.371823
301  |*i_0_10_13                |            0.049702|             0.077010|           0.003931|         0.130642
302  |*i_0_10_14                |            0.189555|             0.308452|           0.003931|         0.501938
303  |*i_0_10_15                |            0.238564|             0.138782|           0.003931|         0.381277
304  |*i_0_10_16                |            0.051421|             0.079814|           0.003931|         0.135166
305  |*i_0_10_17                |            0.194720|             0.317385|           0.003931|         0.516036
306  |*i_0_10_18                |            0.232991|             0.135504|           0.003931|         0.372427
307  |*i_0_10_19                |            0.049810|             0.077186|           0.003931|         0.130927
308  |*i_0_10_20                |            0.189883|             0.309020|           0.003931|         0.502835
309  |*i_0_10_21                |            0.234632|             0.136469|           0.003931|         0.375033
310  |*i_0_10_22                |            0.050280|             0.077952|           0.003931|         0.132163
311  |*i_0_10_23                |            0.124081|             2.392533|           0.002775|         2.519389
312  |*i_0_10_24                |            0.191304|             0.311475|           0.003931|         0.506710
313  |*i_0_10_25                |            0.185807|             4.059657|           0.003931|         4.249395
314  |*i_0_10_26                |            0.221966|             0.664678|           0.002775|         0.889420
315  |*i_0_10_27                |            0.232858|             0.135426|           0.003931|         0.372216
316  |*i_0_10_28                |            0.049772|             0.077124|           0.003931|         0.130827
317  |*i_0_10_29                |            0.189769|             0.308823|           0.003931|         0.502523
318  |*i_0_10_30                |            0.233526|             0.135819|           0.003931|         0.373277
319  |*i_0_10_31                |            0.049963|             0.077435|           0.003931|         0.131329
320  |*i_0_10_32                |            0.190346|             0.309821|           0.003931|         0.504098
321  |*i_0_10_33                |            0.238255|             0.138600|           0.003931|         0.380787
322  |*i_0_10_34                |            0.051330|             0.079666|           0.003931|         0.134927
323  |*i_0_10_35                |            0.194451|             0.316919|           0.003931|         0.515302
324  |*i_0_10_36                |            0.234833|             0.136587|           0.003931|         0.375351
325  |*i_0_10_37                |            0.050337|             0.078046|           0.003931|         0.132314
326  |*i_0_10_38                |            0.191477|             0.311776|           0.003931|         0.507184
327  |*i_0_10_39                |            0.232987|             0.135502|           0.003931|         0.372421
328  |*i_0_10_40                |            0.049809|             0.077184|           0.003931|         0.130924
329  |*i_0_10_41                |            0.189880|             0.309015|           0.003931|         0.502826
330  |*i_0_10_42                |            0.238362|             0.138663|           0.003931|         0.380956
331  |*i_0_10_43                |            0.051362|             0.079717|           0.003931|         0.135009
332  |*i_0_10_44                |            0.194544|             0.317080|           0.003931|         0.515556
333  |*i_0_10_45                |            0.233352|             0.135717|           0.003931|         0.373000
334  |*i_0_10_46                |            0.049913|             0.077354|           0.003931|         0.131198
335  |*i_0_10_47                |            0.190196|             0.309561|           0.003931|         0.503688
336  |*i_0_10_48                |            0.234988|             0.136678|           0.003931|         0.375597
337  |*i_0_10_49                |            0.050382|             0.078119|           0.003931|         0.132432
338  |*i_0_10_50                |            0.124080|             2.392523|           0.002775|         2.519379
339  |*i_0_10_51                |            0.191611|             0.312008|           0.003931|         0.507551
340  |*i_0_10_52                |            0.185807|             4.059641|           0.003931|         4.249379
341  |*i_0_10_53                |            0.221966|             0.664678|           0.002775|         0.889420
342  |*i_0_10_54                |            0.201088|             0.135427|           0.003931|         0.340446
343  |*i_0_10_55                |            0.049833|             0.080563|           0.003931|         0.134327
344  |*i_0_10_56                |            0.189527|             0.295641|           0.003931|         0.489099
345  |*i_0_10_57                |            0.201678|             0.135819|           0.003931|         0.341428
346  |*i_0_10_58                |            0.050024|             0.080888|           0.003931|         0.134843
347  |*i_0_10_59                |            0.190104|             0.296596|           0.003931|         0.490631
348  |*i_0_10_60                |            0.205860|             0.138600|           0.003931|         0.348391
349  |*i_0_10_61                |            0.051393|             0.083218|           0.003931|         0.138542
350  |*i_0_10_62                |            0.194202|             0.303392|           0.003931|         0.501525
351  |*i_0_10_63                |            0.202832|             0.136587|           0.003931|         0.343351
352  |*i_0_10_64                |            0.050399|             0.081526|           0.003931|         0.135856
353  |*i_0_10_65                |            0.191233|             0.298467|           0.003931|         0.493632
354  |*i_0_10_66                |            0.201202|             0.135502|           0.003931|         0.340635
355  |*i_0_10_67                |            0.049869|             0.080626|           0.003931|         0.134426
356  |*i_0_10_68                |            0.189638|             0.295825|           0.003931|         0.489394
357  |*i_0_10_69                |            0.205954|             0.138663|           0.003931|         0.348548
358  |*i_0_10_70                |            0.051425|             0.083271|           0.003931|         0.138627
359  |*i_0_10_71                |            0.194295|             0.303546|           0.003931|         0.501773
360  |*i_0_10_72                |            0.201524|             0.135717|           0.003931|         0.341172
361  |*i_0_10_73                |            0.049974|             0.080803|           0.003931|         0.134708
362  |*i_0_10_74                |            0.189953|             0.296347|           0.003931|         0.490232
363  |*i_0_10_75                |            0.202969|             0.136678|           0.003931|         0.343579
364  |*i_0_10_76                |            0.050443|             0.081602|           0.003931|         0.135976
365  |*i_0_10_77                |            0.124080|             2.392523|           0.002775|         2.519379
366  |*i_0_10_78                |            0.191367|             0.298690|           0.003931|         0.493988
367  |*i_0_10_79                |            0.185807|             4.059640|           0.003931|         4.249378
368  |*i_0_10_80                |            0.221966|             0.664678|           0.002775|         0.889420
369  |*i_0_9_0                  |            0.189219|             0.295130|           0.003931|         0.488280
370  |*i_0_9_1                  |            0.049731|             0.080390|           0.003931|         0.134053
371  |*i_0_9_2                  |            0.200773|             0.135217|           0.003931|         0.339920
372  |*i_0_9_3                  |            0.189790|             0.296076|           0.003931|         0.489798
373  |*i_0_9_4                  |            0.049920|             0.080712|           0.003931|         0.134563
374  |*i_0_9_5                  |            0.201357|             0.135606|           0.003931|         0.340894
375  |*i_0_9_6                  |            0.194343|             0.303625|           0.003931|         0.501899
376  |*i_0_9_7                  |            0.051441|             0.083299|           0.003931|         0.138671
377  |*i_0_9_8                  |            0.206003|             0.138695|           0.003931|         0.348629
378  |*i_0_9_9                  |            0.190922|             0.297952|           0.003931|         0.492805
379  |*i_0_9_10                 |            0.050296|             0.081350|           0.003931|         0.135577
380  |*i_0_9_11                 |            0.202515|             0.136376|           0.003931|         0.342822
381  |*i_0_9_12                 |            0.189313|             0.295286|           0.003931|         0.488531
382  |*i_0_9_13                 |            0.049762|             0.080443|           0.003931|         0.134137
383  |*i_0_9_14                 |            0.200869|             0.135281|           0.003931|         0.340081
384  |*i_0_9_15                 |            0.194471|             0.303837|           0.003931|         0.502240
385  |*i_0_9_16                 |            0.051484|             0.083372|           0.003931|         0.138788
386  |*i_0_9_17                 |            0.206133|             0.138782|           0.003931|         0.348846
387  |*i_0_9_18                 |            0.189641|             0.295830|           0.003931|         0.489403
388  |*i_0_9_19                 |            0.049871|             0.080628|           0.003931|         0.134430
389  |*i_0_9_20                 |            0.201205|             0.135504|           0.003931|         0.340641
390  |*i_0_9_21                 |            0.222167|             0.480775|           0.002775|         0.705717
391  |*i_0_9_22                 |            0.184300|             4.059657|           0.003931|         4.247888
392  |*i_0_9_23                 |            0.191059|             0.298180|           0.003931|         0.493171
393  |*i_0_9_24                 |            0.124081|             2.392533|           0.002775|         2.519389
394  |*i_0_9_25                 |            0.050341|             0.081428|           0.003931|         0.135701
395  |*i_0_9_26                 |            0.202655|             0.136469|           0.003931|         0.343056
396  |*i_0_11_0                 |            0.216755|             0.178865|           0.002775|         0.398395
397  |*i_0_0_0                  |            1.040602|             6.108002|           0.003931|         7.152535
398  |*i_0_0_1                  |            1.033160|             0.460194|           0.003931|         1.497285
399  |*i_0_0_2                  |            0.420218|             0.197420|           0.003931|         0.621569
400  |*i_0_0_3                  |            1.040602|             6.108002|           0.003931|         7.152535
401  |*i_0_0_5                  |            0.420218|             0.197420|           0.003931|         0.621569
402  |*i_0_0_6                  |            1.040602|             6.108002|           0.003931|         7.152535
403  |*i_0_0_7                  |            1.033160|             0.460194|           0.003931|         1.497285
404  |*i_0_0_8                  |            0.420218|             0.197420|           0.003931|         0.621569
405  |*i_0_0_9                  |            1.040602|             6.108002|           0.003931|         7.152535
406  |*i_0_0_10                 |            1.033160|             0.460194|           0.003931|         1.497285
407  |*i_0_0_11                 |            0.420218|             0.197420|           0.003931|         0.621569
408  |*i_0_0_12                 |            1.040602|             6.108002|           0.003931|         7.152535
409  |*i_0_0_13                 |            1.033160|             0.460194|           0.003931|         1.497285
410  |*i_0_0_14                 |            0.420218|             0.197420|           0.003931|         0.621569
411  |*i_0_0_15                 |            1.040602|             6.108002|           0.003931|         7.152535
412  |*i_0_0_16                 |            1.033160|             0.460194|           0.003931|         1.497285
413  |*i_0_0_17                 |            0.420218|             0.197420|           0.003931|         0.621569
414  |*i_0_0_18                 |            1.040602|             6.108002|           0.003931|         7.152535
415  |*i_0_0_20                 |            0.420218|             0.197420|           0.003931|         0.621569
416  |*i_0_0_21                 |            1.040602|             6.108002|           0.003931|         7.152535
417  |*i_0_0_22                 |            1.033160|             0.460194|           0.003931|         1.497285
418  |*i_0_0_23                 |            0.420218|             0.197420|           0.003931|         0.621569
419  |*i_0_0_24                 |            1.040602|             6.108002|           0.003931|         7.152535
420  |*i_0_0_25                 |            1.033160|             0.460194|           0.003931|         1.497285
421  |*i_0_0_26                 |            0.420218|             0.197420|           0.003931|         0.621569
422  |*i_0_0_27                 |            1.040602|             6.108002|           0.003931|         7.152535
423  |*i_0_0_28                 |            1.033160|             0.460194|           0.003931|         1.497285
424  |*i_0_0_29                 |            0.418674|             0.197420|           0.003931|         0.620025
425  |*i_0_0_30                 |            1.040602|             6.108002|           0.003931|         7.152535
426  |*i_0_0_31                 |            1.022600|             0.460194|           0.003931|         1.486726
427  |*i_0_0_32                 |            0.420218|             0.197420|           0.003931|         0.621569
428  |*i_0_0_33                 |            1.040602|             6.108002|           0.003931|         7.152535
429  |*i_0_0_34                 |            1.033160|             0.460194|           0.003931|         1.497285
430  |*i_0_0_35                 |            0.420218|             0.197420|           0.003931|         0.621569
431  |*i_0_0_36                 |            1.040602|             6.108002|           0.003931|         7.152535
432  |*i_0_0_37                 |            1.033160|             0.460194|           0.003931|         1.497285
433  |*i_0_0_38                 |            0.420218|             0.197420|           0.003931|         0.621569
434  |*i_0_0_39                 |            1.040602|             6.108002|           0.003931|         7.152535
435  |*i_0_0_40                 |            1.033160|             0.460194|           0.003931|         1.497285
436  |*i_0_0_41                 |            0.418674|             0.197420|           0.003931|         0.620025
437  |*i_0_0_42                 |            1.040602|             6.108002|           0.003931|         7.152535
438  |*i_0_0_43                 |            1.033160|             0.460194|           0.003931|         1.497285
439  |*i_0_0_44                 |            0.420218|             0.197420|           0.003931|         0.621569
440  |*i_0_0_45                 |            1.040602|             6.108002|           0.003931|         7.152535
441  |*i_0_0_46                 |            1.033160|             0.460194|           0.003931|         1.497285
442  |*i_0_0_47                 |            0.418674|             0.197420|           0.003931|         0.620025
443  |*i_0_0_48                 |            1.040602|             6.108002|           0.003931|         7.152535
444  |*i_0_0_49                 |            1.022600|             0.460194|           0.003931|         1.486726
445  |*i_0_0_50                 |            0.418674|             0.197420|           0.003931|         0.620025
446  |*i_0_0_51                 |            1.040602|             6.108002|           0.003931|         7.152535
447  |*i_0_0_52                 |            1.033160|             0.460194|           0.003931|         1.497285
448  |*i_0_0_53                 |            0.418674|             0.197420|           0.003931|         0.620025
449  |*i_0_0_54                 |            1.040602|             6.108002|           0.003931|         7.152535
450  |*i_0_0_55                 |            1.033160|             0.460194|           0.003931|         1.497285
451  |*i_0_0_56                 |            0.420218|             0.197420|           0.003931|         0.621569
452  |*i_0_0_57                 |            1.040602|             6.108002|           0.003931|         7.152535
453  |*i_0_0_58                 |            1.033160|             0.460194|           0.003931|         1.497285
454  |*i_0_0_59                 |            0.420218|             0.197420|           0.003931|         0.621569
455  |*i_0_0_60                 |            1.040602|             6.108002|           0.003931|         7.152535
456  |*i_0_0_61                 |            1.033160|             0.460194|           0.003931|         1.497285
457  |*i_0_0_62                 |            0.420218|             0.197420|           0.003931|         0.621569
458  |*i_0_0_63                 |            1.040602|             6.108002|           0.003931|         7.152535
459  |*i_0_0_64                 |            1.033160|             0.460194|           0.003931|         1.497285
460  |*i_0_0_65                 |            0.420218|             0.197420|           0.003931|         0.621569
461  |*i_0_0_66                 |            1.040602|             6.108002|           0.003931|         7.152535
462  |*i_0_0_67                 |            1.033160|             0.460194|           0.003931|         1.497285
463  |*i_0_0_68                 |            0.418674|             0.197420|           0.003931|         0.620025
464  |*i_0_0_69                 |            1.040602|             6.108002|           0.003931|         7.152535
465  |*i_0_0_70                 |            1.033160|             0.460194|           0.003931|         1.497285
466  |*i_0_0_71                 |            0.420218|             0.197420|           0.003931|         0.621569
467  |*i_0_0_72                 |            1.040602|             6.108002|           0.003931|         7.152535
468  |*i_0_0_73                 |            1.033160|             0.460194|           0.003931|         1.497285
469  |*i_0_0_74                 |            0.420218|             0.197420|           0.003931|         0.621569
470  |*i_0_0_4                  |            1.040602|             6.108002|           0.003931|         7.152535
471  |*i_0_0_19                 |            0.420218|             0.197420|           0.003931|         0.621569
472  |*i_0_0_78                 |            1.040602|             6.108002|           0.003931|         7.152535
473  |*i_0_0_75                 |            1.033160|             0.460194|           0.003931|         1.497285
474  |*i_0_0_80                 |            0.420218|             0.197420|           0.003931|         0.621569
475  |*i_0_0_81                 |            1.040602|             6.108002|           0.003931|         7.152535
476  |*i_0_0_82                 |            1.033160|             0.460194|           0.003931|         1.497285
477  |*i_0_0_83                 |            0.420218|             0.197420|           0.003931|         0.621569
478  |*i_0_0_84                 |            1.040602|             6.108002|           0.003931|         7.152535
479  |*i_0_0_85                 |            1.033160|             0.460194|           0.003931|         1.497285
480  |*i_0_0_86                 |            0.420218|             0.197420|           0.003931|         0.621569
481  |*i_0_0_87                 |            1.040602|             6.108002|           0.003931|         7.152535
482  |*i_0_0_76                 |            1.033160|             0.460194|           0.003931|         1.497285
483  |*i_0_0_89                 |            0.420218|             0.197420|           0.003931|         0.621569
484  |*i_0_0_77                 |            1.040602|             6.108002|           0.003931|         7.152535
485  |*i_0_0_79                 |            0.420218|             0.197420|           0.003931|         0.621569
486  |*i_0_0_93                 |            1.040602|             6.108002|           0.003931|         7.152535
487  |*i_0_0_94                 |            1.033160|             0.460194|           0.003931|         1.497285
488  |*i_0_0_96                 |            0.420218|             0.197420|           0.003931|         0.621569
489  |*rt_shieldBuf__98         |            0.337708|             0.995043|           0.010480|         1.343231
490  |*rt_shieldBuf__98__98__4  |            0.336356|             0.663563|           0.010480|         1.010399
491  |*rt_shieldBuf__98__98__2  |            0.337708|             0.995043|           0.010480|         1.343231
492  |*i_0_0_88                 |            1.043697|             0.460194|           0.003931|         1.507823
493  |*i_0_0_90                 |            1.043697|             0.460194|           0.003931|         1.507823
494  |*i_0_0_91                 |            3.872304|             8.758534|           0.002775|        12.633613
495  |*i_0_0_92                 |            0.930296|             0.329515|           0.002775|         1.262586
496  |*i_0_0_95                 |            1.045373|             0.460194|           0.003931|         1.509499
497  |*i_0_0_97                 |            0.941623|             0.660288|           0.002775|         1.604686
498  |*i_0_0_98                 |            0.930296|             0.329515|           0.002775|         1.262586
499  |*i_0_0_99                 |            1.045373|             0.460194|           0.003931|         1.509499
500  |*i_0_1_0                  |            1.040602|             6.108002|           0.003931|         7.152535
501  |*i_0_1_1                  |            1.033160|             0.460194|           0.003931|         1.497285
502  |*i_0_1_2                  |            0.420218|             0.197420|           0.003931|         0.621569
503  |*i_0_1_3                  |            1.040602|             6.108002|           0.003931|         7.152535
504  |*i_0_1_5                  |            0.420218|             0.197420|           0.003931|         0.621569
505  |*i_0_1_9                  |            1.040602|             6.108002|           0.003931|         7.152535
506  |*i_0_1_10                 |            1.033160|             0.460194|           0.003931|         1.497285
507  |*i_0_1_11                 |            0.420218|             0.197420|           0.003931|         0.621569
508  |*i_0_1_12                 |            1.040602|             6.108002|           0.003931|         7.152535
509  |*i_0_1_13                 |            1.033160|             0.460194|           0.003931|         1.497285
510  |*i_0_1_14                 |            0.420218|             0.197420|           0.003931|         0.621569
511  |*i_0_1_18                 |            1.040602|             6.108002|           0.003931|         7.152535
512  |*i_0_1_20                 |            0.420218|             0.197420|           0.003931|         0.621569
513  |*i_0_1_21                 |            1.040602|             6.108002|           0.003931|         7.152535
514  |*i_0_1_22                 |            1.033160|             0.460194|           0.003931|         1.497285
515  |*i_0_1_23                 |            0.420218|             0.197420|           0.003931|         0.621569
516  |*i_0_1_24                 |            1.040602|             6.108002|           0.003931|         7.152535
517  |*i_0_1_25                 |            1.033160|             0.460194|           0.003931|         1.497285
518  |*i_0_1_26                 |            0.420218|             0.197420|           0.003931|         0.621569
519  |*i_0_1_27                 |            1.040602|             6.108002|           0.003931|         7.152535
520  |*i_0_1_28                 |            1.033160|             0.460194|           0.003931|         1.497285
521  |*i_0_1_29                 |            0.418674|             0.197420|           0.003931|         0.620025
522  |*i_0_1_30                 |            1.040602|             6.108002|           0.003931|         7.152535
523  |*i_0_1_31                 |            1.022600|             0.460194|           0.003931|         1.486726
524  |*i_0_1_32                 |            0.420218|             0.197420|           0.003931|         0.621569
525  |*i_0_1_33                 |            1.040602|             6.108002|           0.003931|         7.152535
526  |*i_0_1_34                 |            1.033160|             0.460194|           0.003931|         1.497285
527  |*i_0_1_35                 |            0.420218|             0.197420|           0.003931|         0.621569
528  |*i_0_1_36                 |            1.040602|             6.108002|           0.003931|         7.152535
529  |*i_0_1_37                 |            1.033160|             0.460194|           0.003931|         1.497285
530  |*i_0_1_38                 |            0.420218|             0.197420|           0.003931|         0.621569
531  |*i_0_1_39                 |            1.040602|             6.108002|           0.003931|         7.152535
532  |*i_0_1_40                 |            1.033160|             0.460194|           0.003931|         1.497285
533  |*i_0_1_41                 |            0.418674|             0.197420|           0.003931|         0.620025
534  |*i_0_1_42                 |            1.040602|             6.108002|           0.003931|         7.152535
535  |*i_0_1_43                 |            1.033160|             0.460194|           0.003931|         1.497285
536  |*i_0_1_44                 |            0.420218|             0.197420|           0.003931|         0.621569
537  |*i_0_1_45                 |            1.040602|             6.108002|           0.003931|         7.152535
538  |*i_0_1_46                 |            1.033160|             0.460194|           0.003931|         1.497285
539  |*i_0_1_47                 |            0.418674|             0.197420|           0.003931|         0.620025
540  |*i_0_1_48                 |            1.040602|             6.108002|           0.003931|         7.152535
541  |*i_0_1_49                 |            1.022600|             0.460194|           0.003931|         1.486726
542  |*i_0_1_50                 |            0.418674|             0.197420|           0.003931|         0.620025
543  |*i_0_1_51                 |            1.040602|             6.108002|           0.003931|         7.152535
544  |*i_0_1_52                 |            1.033160|             0.460194|           0.003931|         1.497285
545  |*i_0_1_53                 |            0.418674|             0.197420|           0.003931|         0.620025
546  |*i_0_1_54                 |            1.040602|             6.108002|           0.003931|         7.152535
547  |*i_0_1_55                 |            1.033160|             0.460194|           0.003931|         1.497285
548  |*i_0_1_56                 |            0.420218|             0.197420|           0.003931|         0.621569
549  |*i_0_1_57                 |            1.040602|             6.108002|           0.003931|         7.152535
550  |*i_0_1_58                 |            1.033160|             0.460194|           0.003931|         1.497285
551  |*i_0_1_59                 |            0.420218|             0.197420|           0.003931|         0.621569
552  |*i_0_1_60                 |            1.040602|             6.108002|           0.003931|         7.152535
553  |*i_0_1_61                 |            1.033160|             0.460194|           0.003931|         1.497285
554  |*i_0_1_62                 |            0.420218|             0.197420|           0.003931|         0.621569
555  |*i_0_1_63                 |            1.040602|             6.108002|           0.003931|         7.152535
556  |*i_0_1_64                 |            1.033160|             0.460194|           0.003931|         1.497285
557  |*i_0_1_65                 |            0.420218|             0.197420|           0.003931|         0.621569
558  |*i_0_1_66                 |            1.040602|             6.108002|           0.003931|         7.152535
559  |*i_0_1_67                 |            1.033160|             0.460194|           0.003931|         1.497285
560  |*i_0_1_68                 |            0.418674|             0.197420|           0.003931|         0.620025
561  |*i_0_1_69                 |            1.040602|             6.108002|           0.003931|         7.152535
562  |*i_0_1_70                 |            1.033160|             0.460194|           0.003931|         1.497285
563  |*i_0_1_71                 |            0.420218|             0.197420|           0.003931|         0.621569
564  |*i_0_1_72                 |            1.040602|             6.108002|           0.003931|         7.152535
565  |*i_0_1_4                  |            1.033160|             0.460194|           0.003931|         1.497285
566  |*i_0_1_74                 |            0.420218|             0.197420|           0.003931|         0.621569
567  |*i_0_1_6                  |            1.040602|             6.108002|           0.003931|         7.152535
568  |*i_0_1_7                  |            0.420218|             0.197420|           0.003931|         0.621569
569  |*i_0_1_78                 |            1.040602|             6.108002|           0.003931|         7.152535
570  |*i_0_1_16                 |            1.033160|             0.460194|           0.003931|         1.497285
571  |*i_0_1_80                 |            0.420218|             0.197420|           0.003931|         0.621569
572  |*i_0_1_81                 |            1.040602|             6.108002|           0.003931|         7.152535
573  |*i_0_1_82                 |            1.033160|             0.460194|           0.003931|         1.497285
574  |*i_0_1_83                 |            0.420218|             0.197420|           0.003931|         0.621569
575  |*i_0_1_84                 |            1.040602|             6.108002|           0.003931|         7.152535
576  |*i_0_1_85                 |            1.033160|             0.460194|           0.003931|         1.497285
577  |*i_0_1_86                 |            0.420218|             0.197420|           0.003931|         0.621569
578  |*i_0_1_87                 |            1.040602|             6.108002|           0.003931|         7.152535
579  |*i_0_1_19                 |            1.033160|             0.460194|           0.003931|         1.497285
580  |*i_0_1_89                 |            0.420218|             0.197420|           0.003931|         0.621569
581  |*i_0_1_8                  |            1.040602|             6.108002|           0.003931|         7.152535
582  |*i_0_1_76                 |            0.420218|             0.197420|           0.003931|         0.621569
583  |*i_0_1_93                 |            1.040602|             6.108002|           0.003931|         7.152535
584  |*i_0_1_94                 |            1.033160|             0.460194|           0.003931|         1.497285
585  |*i_0_1_96                 |            0.420218|             0.197420|           0.003931|         0.621569
586  |*rt_shieldBuf__98__98__0  |            0.337708|             0.995043|           0.010480|         1.343231
587  |*i_0_1_15                 |            0.419819|             0.188993|           0.003931|         0.612743
588  |*i_0_1_73                 |            1.034018|             0.480714|           0.003931|         1.518663
589  |*i_0_1_17                 |            1.165206|             6.108002|           0.003931|         7.277139
590  |*i_0_1_91                 |            0.419819|             0.188993|           0.003931|         0.612743
591  |*i_0_1_75                 |            1.034018|             0.480714|           0.003931|         1.518663
592  |*i_0_1_95                 |            1.165206|             6.108002|           0.003931|         7.277139
593  |*rt_shieldBuf__98__98__1  |            0.336356|             0.663563|           0.010480|         1.010399
594  |*rt_shieldBuf__98__98__5  |            0.337708|             0.995043|           0.010480|         1.343231
595  |*i_0_1_77                 |            1.043697|             0.460194|           0.003931|         1.507823
596  |*i_0_1_79                 |            1.043697|             0.460194|           0.003931|         1.507823
597  |*i_0_1_90                 |            3.872304|             8.758534|           0.002775|        12.633613
598  |*i_0_1_88                 |            0.930296|             0.329515|           0.002775|         1.262586
599  |*i_0_1_92                 |            1.045373|             0.460194|           0.003931|         1.509499
600  |*i_0_1_97                 |            0.941623|             0.660288|           0.002775|         1.604686
601  |*i_0_1_98                 |            0.930296|             0.329515|           0.002775|         1.262586
602  |*i_0_1_99                 |            1.045373|             0.460194|           0.003931|         1.509499
603  |*i_0_2_4                  |            0.674815|             0.323814|           0.003931|         1.002560
604  |*i_0_2_5                  |            1.062056|             1.359527|           0.003931|         2.425514
605  |*i_0_2_7                  |            0.674815|             0.323814|           0.003931|         1.002560
606  |*i_0_2_8                  |            1.062056|             1.359527|           0.003931|         2.425514
607  |*i_0_2_10                 |            0.674815|             0.323814|           0.003931|         1.002560
608  |*i_0_2_11                 |            1.062056|             1.359527|           0.003931|         2.425514
609  |*i_0_2_13                 |            0.674815|             0.323814|           0.003931|         1.002560
610  |*i_0_2_14                 |            1.062056|             1.359527|           0.003931|         2.425514
611  |*i_0_2_16                 |            0.674815|             0.323814|           0.003931|         1.002560
612  |*i_0_2_17                 |            1.062056|             1.359527|           0.003931|         2.425514
613  |*i_0_2_19                 |            0.674815|             0.323814|           0.003931|         1.002560
614  |*i_0_2_20                 |            1.062056|             1.359527|           0.003931|         2.425514
615  |*i_0_2_22                 |            0.674815|             0.323814|           0.003931|         1.002560
616  |*i_0_2_23                 |            1.062056|             1.359527|           0.003931|         2.425514
617  |*i_0_2_25                 |            0.674815|             0.323814|           0.003931|         1.002560
618  |*i_0_2_26                 |            1.062056|             1.359527|           0.003931|         2.425514
619  |*i_0_2_27                 |            0.893870|             0.405769|           0.003931|         1.303571
620  |*i_0_2_28                 |            0.674815|             0.323814|           0.003931|         1.002560
621  |*i_0_2_29                 |            1.062056|             1.359527|           0.003931|         2.425514
622  |*i_0_2_30                 |            0.893870|             0.405769|           0.003931|         1.303571
623  |*i_0_2_31                 |            0.674815|             0.323814|           0.003931|         1.002560
624  |*i_0_2_32                 |            1.062056|             1.359527|           0.003931|         2.425514
625  |*i_0_2_33                 |            0.893870|             0.405769|           0.003931|         1.303571
626  |*i_0_2_34                 |            0.674815|             0.323814|           0.003931|         1.002560
627  |*i_0_2_35                 |            1.062056|             1.359527|           0.003931|         2.425514
628  |*i_0_2_36                 |            0.893870|             0.405769|           0.003931|         1.303571
629  |*i_0_2_37                 |            0.674815|             0.323814|           0.003931|         1.002560
630  |*i_0_2_38                 |            1.062056|             1.359527|           0.003931|         2.425514
631  |*i_0_2_39                 |            0.893870|             0.405769|           0.003931|         1.303571
632  |*i_0_2_40                 |            0.674815|             0.323814|           0.003931|         1.002560
633  |*i_0_2_41                 |            1.062056|             1.359527|           0.003931|         2.425514
634  |*i_0_2_42                 |            0.893870|             0.405769|           0.003931|         1.303571
635  |*i_0_2_43                 |            0.674815|             0.323814|           0.003931|         1.002560
636  |*i_0_2_44                 |            1.062056|             1.359527|           0.003931|         2.425514
637  |*i_0_2_45                 |            0.893870|             0.405769|           0.003931|         1.303571
638  |*i_0_2_46                 |            0.674815|             0.323814|           0.003931|         1.002560
639  |*i_0_2_47                 |            1.062056|             1.359527|           0.003931|         2.425514
640  |*i_0_2_48                 |            0.893870|             0.405769|           0.003931|         1.303571
641  |*i_0_2_49                 |            0.674815|             0.323814|           0.003931|         1.002560
642  |*i_0_2_50                 |            1.062056|             1.359527|           0.003931|         2.425514
643  |*i_0_2_51                 |            0.893870|             0.405769|           0.003931|         1.303571
644  |*i_0_2_52                 |            0.674815|             0.323814|           0.003931|         1.002560
645  |*i_0_2_53                 |            1.062056|             1.359527|           0.003931|         2.425514
646  |*i_0_2_54                 |            0.893870|             0.405769|           0.003931|         1.303571
647  |*i_0_2_55                 |            0.674815|             0.323814|           0.003931|         1.002560
648  |*i_0_2_56                 |            1.062056|             1.359527|           0.003931|         2.425514
649  |*i_0_2_57                 |            0.893870|             0.405769|           0.003931|         1.303571
650  |*i_0_2_58                 |            0.674815|             0.323814|           0.003931|         1.002560
651  |*i_0_2_59                 |            1.062056|             1.359527|           0.003931|         2.425514
652  |*i_0_2_60                 |            0.893870|             0.405769|           0.003931|         1.303571
653  |*i_0_2_61                 |            0.674815|             0.323814|           0.003931|         1.002560
654  |*i_0_2_62                 |            1.062056|             1.359527|           0.003931|         2.425514
655  |*i_0_2_63                 |            0.893870|             0.405769|           0.003931|         1.303571
656  |*i_0_2_64                 |            0.674815|             0.323814|           0.003931|         1.002560
657  |*i_0_2_65                 |            1.062056|             1.359527|           0.003931|         2.425514
658  |*i_0_2_66                 |            0.893870|             0.405769|           0.003931|         1.303571
659  |*i_0_2_67                 |            0.674815|             0.323814|           0.003931|         1.002560
660  |*i_0_2_68                 |            1.062056|             1.359527|           0.003931|         2.425514
661  |*i_0_2_69                 |            0.893870|             0.405769|           0.003931|         1.303571
662  |*i_0_2_70                 |            0.674815|             0.323814|           0.003931|         1.002560
663  |*i_0_2_71                 |            1.062056|             1.359527|           0.003931|         2.425514
664  |*i_0_2_12                 |            0.674815|             0.323814|           0.003931|         1.002560
665  |*i_0_2_76                 |            1.062056|             1.359527|           0.003931|         2.425514
666  |*i_0_2_82                 |            0.674815|             0.323814|           0.003931|         1.002560
667  |*i_0_2_83                 |            1.062056|             1.359527|           0.003931|         2.425514
668  |*i_0_2_85                 |            0.674815|             0.323814|           0.003931|         1.002560
669  |*i_0_2_86                 |            1.062056|             1.359527|           0.003931|         2.425514
670  |*i_0_2_3                  |            0.674815|             0.323814|           0.003931|         1.002560
671  |*i_0_2_18                 |            1.062056|             1.359527|           0.003931|         2.425514
672  |*i_0_2_95                 |            0.674815|             0.323814|           0.003931|         1.002560
673  |*i_0_2_96                 |            1.062056|             1.359527|           0.003931|         2.425514
674  |*i_0_2_90                 |            0.893870|             0.405769|           0.003931|         1.303571
675  |*i_0_2_91                 |            0.893870|             0.405769|           0.003931|         1.303571
676  |*i_0_2_77                 |            0.893870|             0.405769|           0.003931|         1.303571
677  |*i_0_2_93                 |            0.893870|             0.405769|           0.003931|         1.303571
678  |*i_0_2_0                  |            5.318687|             5.105076|           0.002775|        10.426538
679  |*i_0_2_87                 |            5.421339|             9.750148|           0.002775|        15.174261
680  |*i_0_2_21                 |            0.898705|             0.405769|           0.003931|         1.308405
681  |*i_0_2_24                 |            0.898705|             0.405769|           0.003931|         1.308405
682  |*i_0_2_72                 |            0.898705|             0.405769|           0.003931|         1.308405
683  |*i_0_2_73                 |            0.898705|             0.405769|           0.003931|         1.308405
684  |*i_0_2_74                 |            0.898705|             0.405769|           0.003931|         1.308405
685  |*i_0_2_75                 |            0.893870|             0.405769|           0.003931|         1.303571
686  |*i_0_2_84                 |            0.898705|             0.405769|           0.003931|         1.308405
687  |*i_0_2_88                 |            0.893870|             0.405769|           0.003931|         1.303571
688  |*i_0_2_97                 |            0.898705|             0.405769|           0.003931|         1.308405
689  |*i_0_2_6                  |            0.674135|             0.309992|           0.003931|         0.988058
690  |*i_0_2_9                  |            0.899370|             0.423862|           0.003931|         1.327163
691  |*i_0_2_78                 |            1.100006|             1.359527|           0.003931|         2.463464
692  |*i_0_2_1                  |            0.674135|             0.309992|           0.003931|         0.988058
693  |*i_0_2_2                  |            0.899370|             0.423862|           0.003931|         1.327163
694  |*i_0_2_15                 |            1.100006|             1.359527|           0.003931|         2.463464
695  |*i_0_2_89                 |            0.674135|             0.309992|           0.003931|         0.988058
696  |*i_0_2_92                 |            0.899370|             0.423862|           0.003931|         1.327163
697  |*i_0_2_94                 |            1.100006|             1.359527|           0.003931|         2.463464
698  |*i_0_2_79                 |            0.674135|             0.309992|           0.003931|         0.988058
699  |*i_0_2_80                 |            0.899370|             0.423862|           0.003931|         1.327163
700  |*i_0_2_81                 |            1.100006|             1.359527|           0.003931|         2.463464
701  |*i_0_3_0                  |            1.062056|             1.359527|           0.003931|         2.425514
702  |*i_0_3_2                  |            0.674815|             0.323814|           0.003931|         1.002560
703  |*i_0_3_3                  |            1.062056|             1.359527|           0.003931|         2.425514
704  |*i_0_3_5                  |            0.674815|             0.323814|           0.003931|         1.002560
705  |*i_0_3_6                  |            1.062056|             1.359527|           0.003931|         2.425514
706  |*i_0_3_8                  |            0.674815|             0.323814|           0.003931|         1.002560
707  |*i_0_3_9                  |            1.062056|             1.359527|           0.003931|         2.425514
708  |*i_0_3_11                 |            0.674815|             0.323814|           0.003931|         1.002560
709  |*i_0_3_12                 |            1.062056|             1.359527|           0.003931|         2.425514
710  |*i_0_3_14                 |            0.674815|             0.323814|           0.003931|         1.002560
711  |*i_0_3_15                 |            1.062056|             1.359527|           0.003931|         2.425514
712  |*i_0_3_17                 |            0.674815|             0.323814|           0.003931|         1.002560
713  |*i_0_3_18                 |            1.062056|             1.359527|           0.003931|         2.425514
714  |*i_0_3_20                 |            0.674815|             0.323814|           0.003931|         1.002560
715  |*i_0_3_21                 |            1.062056|             1.359527|           0.003931|         2.425514
716  |*i_0_3_22                 |            0.893616|             0.405769|           0.003931|         1.303317
717  |*i_0_3_23                 |            0.674815|             0.323814|           0.003931|         1.002560
718  |*i_0_3_24                 |            1.062056|             1.359527|           0.003931|         2.425514
719  |*i_0_3_26                 |            0.674815|             0.323814|           0.003931|         1.002560
720  |*i_0_3_27                 |            1.100006|             1.359527|           0.003931|         2.463464
721  |*i_0_3_28                 |            0.894352|             0.423862|           0.003931|         1.322145
722  |*i_0_3_29                 |            0.674135|             0.309992|           0.003931|         0.988058
723  |*i_0_3_10                 |            1.370019|             1.359527|           0.002775|         2.732322
724  |*i_0_3_13                 |            1.067781|             2.768906|           0.003931|         3.840618
725  |*i_0_3_16                 |            0.687662|             0.323814|           0.003931|         1.015407
726  |*i_0_3_33                 |            1.367996|             0.502339|           0.002775|         1.873111
727  |*i_0_3_35                 |            1.367996|             0.502339|           0.002775|         1.873111
728  |*i_0_3_36                 |            1.062056|             1.359527|           0.003931|         2.425514
729  |*i_0_3_37                 |            0.893616|             0.405769|           0.003931|         1.303317
730  |*i_0_3_38                 |            0.674815|             0.323814|           0.003931|         1.002560
731  |*i_0_3_39                 |            1.062056|             1.359527|           0.003931|         2.425514
732  |*i_0_3_40                 |            0.893616|             0.405769|           0.003931|         1.303317
733  |*i_0_3_41                 |            0.674815|             0.323814|           0.003931|         1.002560
734  |*i_0_3_44                 |            0.687662|             0.323814|           0.003931|         1.015407
735  |*i_0_3_45                 |            0.222146|             0.502340|           0.002775|         0.727261
736  |*i_0_3_47                 |            1.367996|             0.502339|           0.002775|         1.873111
737  |*i_0_3_48                 |            1.062056|             1.359527|           0.003931|         2.425514
738  |*i_0_3_49                 |            0.893616|             0.405769|           0.003931|         1.303317
739  |*i_0_3_50                 |            0.674815|             0.323814|           0.003931|         1.002560
740  |*i_0_3_51                 |            1.100006|             1.359527|           0.003931|         2.463464
741  |*i_0_3_52                 |            0.894352|             0.423862|           0.003931|         1.322145
742  |*i_0_3_53                 |            0.674135|             0.309992|           0.003931|         0.988058
743  |*i_0_3_54                 |            1.370019|             1.359527|           0.002775|         2.732322
744  |*i_0_3_55                 |            1.067781|             2.768906|           0.003931|         3.840618
745  |*i_0_3_56                 |            0.687662|             0.323814|           0.003931|         1.015407
746  |*i_0_3_57                 |            1.367996|             0.502339|           0.002775|         1.873111
747  |*i_0_3_59                 |            1.367996|             0.502339|           0.002775|         1.873111
748  |*i_0_3_60                 |            1.062056|             1.359527|           0.003931|         2.425514
749  |*i_0_3_61                 |            0.893616|             0.405769|           0.003931|         1.303317
750  |*i_0_3_62                 |            0.674815|             0.323814|           0.003931|         1.002560
751  |*i_0_3_63                 |            1.062056|             1.359527|           0.003931|         2.425514
752  |*i_0_3_64                 |            0.893616|             0.405769|           0.003931|         1.303317
753  |*i_0_3_65                 |            0.674815|             0.323814|           0.003931|         1.002560
754  |*i_0_3_66                 |            1.062056|             1.359527|           0.003931|         2.425514
755  |*i_0_3_67                 |            0.893616|             0.405769|           0.003931|         1.303317
756  |*i_0_3_68                 |            0.674815|             0.323814|           0.003931|         1.002560
757  |*i_0_3_69                 |            1.062056|             1.359527|           0.003931|         2.425514
758  |*i_0_3_70                 |            0.893616|             0.405769|           0.003931|         1.303317
759  |*i_0_3_71                 |            0.674815|             0.323814|           0.003931|         1.002560
760  |*i_0_3_72                 |            1.062056|             1.359527|           0.003931|         2.425514
761  |*i_0_3_73                 |            0.893616|             0.405769|           0.003931|         1.303317
762  |*i_0_3_74                 |            0.674815|             0.323814|           0.003931|         1.002560
763  |*i_0_3_30                 |            0.687662|             0.323814|           0.003931|         1.015407
764  |*i_0_3_78                 |            1.367996|             0.502339|           0.002775|         1.873111
765  |*i_0_3_80                 |            1.367996|             0.502339|           0.002775|         1.873111
766  |*i_0_3_81                 |            1.062056|             1.359527|           0.003931|         2.425514
767  |*i_0_3_82                 |            0.893616|             0.405769|           0.003931|         1.303317
768  |*i_0_3_83                 |            0.674815|             0.323814|           0.003931|         1.002560
769  |*i_0_3_93                 |            1.062056|             1.359527|           0.003931|         2.425514
770  |*i_0_3_95                 |            0.674815|             0.323814|           0.003931|         1.002560
771  |*i_0_3_96                 |            1.062056|             1.359527|           0.003931|         2.425514
772  |*i_0_3_98                 |            0.674815|             0.323814|           0.003931|         1.002560
773  |*i_0_3_4                  |            1.062056|             1.359527|           0.003931|         2.425514
774  |*i_0_3_19                 |            0.674815|             0.323814|           0.003931|         1.002560
775  |*i_0_3_105                |            1.062056|             1.359527|           0.003931|         2.425514
776  |*i_0_3_108                |            0.674815|             0.323814|           0.003931|         1.002560
777  |*i_0_3_97                 |            0.893616|             0.405769|           0.003931|         1.303317
778  |*i_0_3_1                  |            0.674135|             0.309992|           0.003931|         0.988058
779  |*i_0_3_7                  |            1.100006|             1.359527|           0.003931|         2.463464
780  |*i_0_3_90                 |            0.674135|             0.309992|           0.003931|         0.988058
781  |*i_0_3_109                |            1.100006|             1.359527|           0.003931|         2.463464
782  |*i_0_3_75                 |            1.067781|             2.768906|           0.003931|         3.840618
783  |*i_0_3_76                 |            1.370019|             1.359527|           0.002775|         2.732322
784  |*i_0_3_32                 |            1.067781|             2.768906|           0.003931|         3.840618
785  |*i_0_3_34                 |            1.370019|             1.359527|           0.002775|         2.732322
786  |*i_0_3_42                 |            0.893616|             0.405769|           0.003931|         1.303317
787  |*i_0_3_43                 |            0.893616|             0.405769|           0.003931|         1.303317
788  |*i_0_3_46                 |            0.893616|             0.405769|           0.003931|         1.303317
789  |*i_0_3_58                 |            0.893616|             0.405769|           0.003931|         1.303317
790  |*i_0_3_77                 |            0.893616|             0.405769|           0.003931|         1.303317
791  |*i_0_3_79                 |            0.893616|             0.405769|           0.003931|         1.303317
792  |*i_0_3_84                 |            0.893616|             0.405769|           0.003931|         1.303317
793  |*i_0_3_85                 |            0.893616|             0.405769|           0.003931|         1.303317
794  |*i_0_3_88                 |            0.674135|             0.309992|           0.003931|         0.988058
795  |*i_0_3_92                 |            1.100006|             1.359527|           0.003931|         2.463464
796  |*i_0_3_25                 |            0.674135|             0.309992|           0.003931|         0.988058
797  |*i_0_3_31                 |            1.100006|             1.359527|           0.003931|         2.463464
798  |*i_0_3_86                 |            5.302354|             4.640587|           0.002775|         9.945716
799  |*i_0_3_87                 |            5.427622|            10.217282|           0.002775|        15.647679
800  |*i_0_3_89                 |            0.899872|             0.423862|           0.003931|         1.327665
801  |*i_0_3_99                 |            0.916154|             0.405769|           0.003931|         1.325855
802  |*i_0_3_100                |            0.916154|             0.405769|           0.003931|         1.325855
803  |*i_0_3_101                |            0.899872|             0.423862|           0.003931|         1.327665
804  |*i_0_3_103                |            0.899872|             0.423862|           0.003931|         1.327665
805  |*i_0_3_104                |            0.899872|             0.423862|           0.003931|         1.327665
806  |*i_0_3_91                 |            0.899213|             0.405769|           0.003931|         1.308914
807  |*i_0_3_94                 |            0.899213|             0.405769|           0.003931|         1.308914
808  |*i_0_3_102                |            0.899213|             0.405769|           0.003931|         1.308914
809  |*i_0_3_106                |            0.910556|             0.405769|           0.003931|         1.320257
810  |*i_0_3_107                |            0.916154|             0.405769|           0.003931|         1.325855
811  |*i_0_4_0                  |            0.337165|             0.000000|           0.002775|         0.339940
812  |*i_0_5_0                  |            0.029671|            73.473343|           0.002775|        73.505791
813  |*i_0_6_0                  |            0.337165|             0.000000|           0.002775|         0.339940
814  |*i_0_7_0                  |            0.309068|             0.000000|           0.002775|         0.311843
815  |*i_0_8_0                  |            0.676569|             0.245708|           0.005607|         0.927885
816  |*i_0_12                   |            0.182475|             0.000000|           0.007784|         0.190259
817  |*i_0_13                   |            0.986775|             0.000000|           0.007784|         0.994559
818  |*i_0_14                   |            0.986775|             0.000000|           0.007784|         0.994559
819  |*i_0_15                   |            0.912375|             0.000000|           0.007784|         0.920159
820  |*enable_nova1_reg         |            0.000000|             0.000000|           0.016704|         0.016704
821  |*enable_nova0_reg         |            0.000000|             0.000000|           0.016704|         0.016704
822  |*i_1_1                    |            1.072011|            96.024345|           0.004361|        97.100716
823  |                          |                    |                     |                   |                 
824  |*TOTAL                    |        65584.882812|        354405.875000|        9180.430664|    429171.218750
-----+--------------------------+--------------------+---------------------+-------------------+-----------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|   -250.1
2    |I2R    | 1.000|      0.0|   -203.3
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   -219.6
-----+-------+------+---------+---------

-------------------------------------

Synthesis, optimization, DFT complete

-------------------------------------

