Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Oct  7 11:59:22 2023
| Host         : yrraadi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Stopwatch_timing_summary_routed.rpt -pb Stopwatch_timing_summary_routed.pb -rpx Stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : Stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (73)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (55)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btnC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dividerB/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (73)
-------------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (55)
-------------------------------
 There are 55 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.502        0.000                      0                   90        0.120        0.000                      0                   90        3.000        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        193.502        0.000                      0                   90        0.437        0.000                      0                   90       13.360        0.000                       0                    57  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      193.530        0.000                      0                   90        0.437        0.000                      0                   90       13.360        0.000                       0                    57  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        193.502        0.000                      0                   90        0.120        0.000                      0                   90  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      193.502        0.000                      0                   90        0.120        0.000                      0                   90  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.502ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.828ns (13.901%)  route 5.128ns (86.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          1.138     5.062    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.504   198.509    dividerB/clk_out1
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[28]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205   198.564    dividerB/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.564    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                193.502    

Slack (MET) :             193.502ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.828ns (13.901%)  route 5.128ns (86.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          1.138     5.062    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.504   198.509    dividerB/clk_out1
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[29]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205   198.564    dividerB/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.564    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                193.502    

Slack (MET) :             193.502ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.828ns (13.901%)  route 5.128ns (86.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          1.138     5.062    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.504   198.509    dividerB/clk_out1
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[30]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205   198.564    dividerB/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.564    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                193.502    

Slack (MET) :             193.502ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.828ns (13.901%)  route 5.128ns (86.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          1.138     5.062    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.504   198.509    dividerB/clk_out1
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[31]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205   198.564    dividerB/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.564    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                193.502    

Slack (MET) :             193.555ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.828ns (14.052%)  route 5.064ns (85.948%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          2.408     4.483    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.607 r  dividerB/slowCtr[5]_P_i_1/O
                         net (fo=3, routed)           0.391     4.998    dividerB/slowCtr[5]_P_i_1_n_0
    SLICE_X59Y19         FDPE                                         r  dividerB/slowCtr_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.507   198.512    dividerB/clk_out1
    SLICE_X59Y19         FDPE                                         r  dividerB/slowCtr_reg[0]_P/C
                         clock pessimism              0.564   199.075    
                         clock uncertainty           -0.318   198.758    
    SLICE_X59Y19         FDPE (Setup_fdpe_C_CE)      -0.205   198.553    dividerB/slowCtr_reg[0]_P
  -------------------------------------------------------------------
                         required time                        198.553    
                         arrival time                          -4.998    
  -------------------------------------------------------------------
                         slack                                193.555    

Slack (MET) :             193.604ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[4]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.828ns (14.171%)  route 5.015ns (85.829%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          2.408     4.483    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.607 r  dividerB/slowCtr[5]_P_i_1/O
                         net (fo=3, routed)           0.342     4.948    dividerB/slowCtr[5]_P_i_1_n_0
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.507   198.512    dividerB/clk_out1
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/C
                         clock pessimism              0.564   199.075    
                         clock uncertainty           -0.318   198.758    
    SLICE_X59Y20         FDPE (Setup_fdpe_C_CE)      -0.205   198.553    dividerB/slowCtr_reg[4]_P
  -------------------------------------------------------------------
                         required time                        198.553    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                193.604    

Slack (MET) :             193.604ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[5]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.828ns (14.171%)  route 5.015ns (85.829%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          2.408     4.483    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.607 r  dividerB/slowCtr[5]_P_i_1/O
                         net (fo=3, routed)           0.342     4.948    dividerB/slowCtr[5]_P_i_1_n_0
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.507   198.512    dividerB/clk_out1
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[5]_P/C
                         clock pessimism              0.564   199.075    
                         clock uncertainty           -0.318   198.758    
    SLICE_X59Y20         FDPE (Setup_fdpe_C_CE)      -0.205   198.553    dividerB/slowCtr_reg[5]_P
  -------------------------------------------------------------------
                         required time                        198.553    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                193.604    

Slack (MET) :             193.642ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.828ns (14.238%)  route 4.988ns (85.762%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 198.508 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          0.997     4.921    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y26         FDCE                                         r  dividerB/counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.503   198.508    dividerB/clk_out1
    SLICE_X61Y26         FDCE                                         r  dividerB/counter_reg[26]/C
                         clock pessimism              0.578   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X61Y26         FDCE (Setup_fdce_C_CE)      -0.205   198.563    dividerB/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.563    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                193.642    

Slack (MET) :             193.802ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 0.828ns (14.641%)  route 4.827ns (85.359%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 198.508 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          0.837     4.761    dividerB/counter[31]_i_1_n_0
    SLICE_X59Y26         FDCE                                         r  dividerB/counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.503   198.508    dividerB/clk_out1
    SLICE_X59Y26         FDCE                                         r  dividerB/counter_reg[24]/C
                         clock pessimism              0.578   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X59Y26         FDCE (Setup_fdce_C_CE)      -0.205   198.563    dividerB/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.563    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                193.802    

Slack (MET) :             193.802ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 0.828ns (14.641%)  route 4.827ns (85.359%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 198.508 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          0.837     4.761    dividerB/counter[31]_i_1_n_0
    SLICE_X59Y26         FDCE                                         r  dividerB/counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.503   198.508    dividerB/clk_out1
    SLICE_X59Y26         FDCE                                         r  dividerB/counter_reg[25]/C
                         clock pessimism              0.578   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X59Y26         FDCE (Setup_fdce_C_CE)      -0.205   198.563    dividerB/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.563    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                193.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 dividerB/slowCtr_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.231ns (40.436%)  route 0.340ns (59.564%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.586    -0.595    dividerB/clk_out1
    SLICE_X59Y19         FDPE                                         r  dividerB/slowCtr_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  dividerB/slowCtr_reg[0]_P/Q
                         net (fo=5, routed)           0.239    -0.215    dividerB/slowCtr_reg[0]_P_n_0
    SLICE_X59Y19         LUT4 (Prop_lut4_I2_O)        0.045    -0.170 r  dividerB/slowCtr[2]_i_2/O
                         net (fo=1, routed)           0.101    -0.069    dividerB/slowCtr[2]_i_2_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.045    -0.024 r  dividerB/slowCtr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    dividerB/slowCtr[2]_i_1_n_0
    SLICE_X60Y19         FDCE                                         r  dividerB/slowCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.854    -0.836    dividerB/clk_out1
    SLICE_X60Y19         FDCE                                         r  dividerB/slowCtr_reg[2]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.120    -0.461    dividerB/slowCtr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 dividerB/slowCtr_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.118%)  route 0.376ns (66.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.587    -0.594    dividerB/clk_out1
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  dividerB/slowCtr_reg[0]_C/Q
                         net (fo=6, routed)           0.376    -0.078    dividerB/slowCtr_reg[0]_C_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.033 r  dividerB/slowCtr[0]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.033    dividerB/slowCtr[0]_C_i_1_n_0
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.855    -0.835    dividerB/clk_out1
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[0]_C/C
                         clock pessimism              0.240    -0.594    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.092    -0.502    dividerB/slowCtr_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.361ns (63.199%)  route 0.210ns (36.801%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.581    -0.600    dividerB/clk_out1
    SLICE_X59Y25         FDCE                                         r  dividerB/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  dividerB/counter_reg[23]/Q
                         net (fo=2, routed)           0.110    -0.349    dividerB/counter[23]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.240 r  dividerB/counter_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.100    -0.140    dividerB/counter0[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.111    -0.029 r  dividerB/counter[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    dividerB/p_1_in[23]
    SLICE_X59Y25         FDCE                                         r  dividerB/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.848    -0.842    dividerB/clk_out1
    SLICE_X59Y25         FDCE                                         r  dividerB/counter_reg[23]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.091    -0.509    dividerB/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.585    -0.596    dividerB/clk_out1
    SLICE_X61Y20         FDCE                                         r  dividerB/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  dividerB/counter_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.390    dividerB/counter[2]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.045    -0.345 r  dividerB/counter[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.345    dividerB/counter[3]_i_4_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.280 r  dividerB/counter_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.119    dividerB/counter0[2]
    SLICE_X61Y20         LUT5 (Prop_lut5_I0_O)        0.108    -0.011 r  dividerB/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    dividerB/p_1_in[2]
    SLICE_X61Y20         FDCE                                         r  dividerB/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.853    -0.837    dividerB/clk_out1
    SLICE_X61Y20         FDCE                                         r  dividerB/counter_reg[2]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.092    -0.504    dividerB/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.359ns (61.211%)  route 0.227ns (38.789%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.581    -0.600    dividerB/clk_out1
    SLICE_X61Y24         FDCE                                         r  dividerB/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  dividerB/counter_reg[18]/Q
                         net (fo=2, routed)           0.066    -0.393    dividerB/counter[18]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.283 r  dividerB/counter_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.122    dividerB/counter0[18]
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.108    -0.014 r  dividerB/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    dividerB/p_1_in[18]
    SLICE_X61Y24         FDCE                                         r  dividerB/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.848    -0.842    dividerB/clk_out1
    SLICE_X61Y24         FDCE                                         r  dividerB/counter_reg[18]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.092    -0.508    dividerB/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.360ns (61.120%)  route 0.229ns (38.880%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.581    -0.600    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  dividerB/counter_reg[21]/Q
                         net (fo=2, routed)           0.066    -0.393    dividerB/counter[21]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.282 r  dividerB/counter_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.163    -0.119    dividerB/counter0[21]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.108    -0.011 r  dividerB/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    dividerB/p_1_in[21]
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.848    -0.842    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[21]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X61Y25         FDCE (Hold_fdce_C_D)         0.092    -0.508    dividerB/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 dividerB/slowCtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.254ns (41.651%)  route 0.356ns (58.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.586    -0.595    dividerB/clk_out1
    SLICE_X60Y19         FDCE                                         r  dividerB/slowCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  dividerB/slowCtr_reg[1]/Q
                         net (fo=9, routed)           0.243    -0.188    dividerB/slowCtr_reg_n_0_[1]
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.045    -0.143 r  dividerB/slowCtr[4]_C_i_2/O
                         net (fo=1, routed)           0.113    -0.031    dividerB/slowCtr[4]_C_i_2_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.014 r  dividerB/slowCtr[4]_C_i_1/O
                         net (fo=1, routed)           0.000     0.014    dividerB/slowCtr[4]_C_i_1_n_0
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.855    -0.835    dividerB/clk_out1
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[4]_C/C
                         clock pessimism              0.254    -0.580    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.091    -0.489    dividerB/slowCtr_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.359ns (59.748%)  route 0.242ns (40.252%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.582    -0.599    dividerB/clk_out1
    SLICE_X61Y23         FDCE                                         r  dividerB/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  dividerB/counter_reg[14]/Q
                         net (fo=37, routed)          0.081    -0.378    dividerB/counter[14]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.268 r  dividerB/counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.107    dividerB/counter0[14]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.108     0.001 r  dividerB/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     0.001    dividerB/p_1_in[14]
    SLICE_X61Y23         FDCE                                         r  dividerB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.849    -0.841    dividerB/clk_out1
    SLICE_X61Y23         FDCE                                         r  dividerB/counter_reg[14]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.092    -0.507    dividerB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 dispRot/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dispRot/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.273ns (42.420%)  route 0.371ns (57.580%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.590    -0.591    dispRot/clk_out1
    SLICE_X64Y16         FDRE                                         r  dispRot/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  dispRot/counter_reg[3]/Q
                         net (fo=1, routed)           0.371    -0.057    dispRot/counter_reg_n_0_[3]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.052 r  dispRot/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.052    dispRot/counter_reg[0]_i_1_n_4
    SLICE_X64Y16         FDRE                                         r  dispRot/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.859    -0.831    dispRot/clk_out1
    SLICE_X64Y16         FDRE                                         r  dispRot/counter_reg[3]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134    -0.457    dispRot/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 dividerB/slowCtr_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.296ns (49.121%)  route 0.307ns (50.879%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.585    -0.596    dividerB/clk_out1
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  dividerB/slowCtr_reg[4]_P/Q
                         net (fo=3, routed)           0.108    -0.347    dividerB/slowCtr_reg[4]_P_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I2_O)        0.048    -0.299 r  dividerB/slowCtr[4]_P_i_2/O
                         net (fo=1, routed)           0.199    -0.101    dividerB/slowCtr[4]_P_i_2_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I2_O)        0.107     0.006 r  dividerB/slowCtr[4]_P_i_1/O
                         net (fo=1, routed)           0.000     0.006    dividerB/slowCtr[4]_P_i_1_n_0
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.853    -0.837    dividerB/clk_out1
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/C
                         clock pessimism              0.240    -0.596    
    SLICE_X59Y20         FDPE (Hold_fdpe_C_D)         0.091    -0.505    dividerB/slowCtr_reg[4]_P
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.512    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { dividerA/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    dividerA/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y16     dispRot/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y18     dispRot/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y18     dispRot/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y19     dispRot/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y16     dispRot/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y16     dispRot/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y16     dispRot/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y17     dispRot/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y18     dispRot/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y18     dispRot/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y17     dispRot/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y17     dispRot/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y17     dispRot/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y17     dispRot/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y18     dispRot/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y18     dispRot/counter_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X61Y19     dividerB/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X61Y25     dividerB/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y16     dispRot/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y19     dispRot/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y16     dispRot/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y16     dispRot/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y16     dispRot/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X58Y18     dividerB/slowCtr_reg[4]_C/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X58Y18     dividerB/slowCtr_reg[5]_C/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X58Y18     dividerB/slowCtr_reg[0]_C/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y16     dispRot/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y18     dispRot/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dividerA/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    dividerA/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.530ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.530ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.828ns (13.901%)  route 5.128ns (86.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          1.138     5.062    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.504   198.509    dividerB/clk_out1
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[28]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.289   198.797    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205   198.592    dividerB/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.592    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                193.530    

Slack (MET) :             193.530ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.828ns (13.901%)  route 5.128ns (86.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          1.138     5.062    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.504   198.509    dividerB/clk_out1
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[29]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.289   198.797    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205   198.592    dividerB/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.592    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                193.530    

Slack (MET) :             193.530ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.828ns (13.901%)  route 5.128ns (86.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          1.138     5.062    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.504   198.509    dividerB/clk_out1
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[30]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.289   198.797    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205   198.592    dividerB/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.592    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                193.530    

Slack (MET) :             193.530ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.828ns (13.901%)  route 5.128ns (86.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          1.138     5.062    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.504   198.509    dividerB/clk_out1
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[31]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.289   198.797    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205   198.592    dividerB/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.592    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                193.530    

Slack (MET) :             193.583ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.828ns (14.052%)  route 5.064ns (85.948%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          2.408     4.483    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.607 r  dividerB/slowCtr[5]_P_i_1/O
                         net (fo=3, routed)           0.391     4.998    dividerB/slowCtr[5]_P_i_1_n_0
    SLICE_X59Y19         FDPE                                         r  dividerB/slowCtr_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.507   198.512    dividerB/clk_out1
    SLICE_X59Y19         FDPE                                         r  dividerB/slowCtr_reg[0]_P/C
                         clock pessimism              0.564   199.075    
                         clock uncertainty           -0.289   198.786    
    SLICE_X59Y19         FDPE (Setup_fdpe_C_CE)      -0.205   198.581    dividerB/slowCtr_reg[0]_P
  -------------------------------------------------------------------
                         required time                        198.581    
                         arrival time                          -4.998    
  -------------------------------------------------------------------
                         slack                                193.583    

Slack (MET) :             193.633ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[4]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.828ns (14.171%)  route 5.015ns (85.829%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          2.408     4.483    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.607 r  dividerB/slowCtr[5]_P_i_1/O
                         net (fo=3, routed)           0.342     4.948    dividerB/slowCtr[5]_P_i_1_n_0
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.507   198.512    dividerB/clk_out1
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/C
                         clock pessimism              0.564   199.075    
                         clock uncertainty           -0.289   198.786    
    SLICE_X59Y20         FDPE (Setup_fdpe_C_CE)      -0.205   198.581    dividerB/slowCtr_reg[4]_P
  -------------------------------------------------------------------
                         required time                        198.581    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                193.633    

Slack (MET) :             193.633ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[5]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.828ns (14.171%)  route 5.015ns (85.829%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          2.408     4.483    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.607 r  dividerB/slowCtr[5]_P_i_1/O
                         net (fo=3, routed)           0.342     4.948    dividerB/slowCtr[5]_P_i_1_n_0
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.507   198.512    dividerB/clk_out1
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[5]_P/C
                         clock pessimism              0.564   199.075    
                         clock uncertainty           -0.289   198.786    
    SLICE_X59Y20         FDPE (Setup_fdpe_C_CE)      -0.205   198.581    dividerB/slowCtr_reg[5]_P
  -------------------------------------------------------------------
                         required time                        198.581    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                193.633    

Slack (MET) :             193.670ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.828ns (14.238%)  route 4.988ns (85.762%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 198.508 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          0.997     4.921    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y26         FDCE                                         r  dividerB/counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.503   198.508    dividerB/clk_out1
    SLICE_X61Y26         FDCE                                         r  dividerB/counter_reg[26]/C
                         clock pessimism              0.578   199.085    
                         clock uncertainty           -0.289   198.796    
    SLICE_X61Y26         FDCE (Setup_fdce_C_CE)      -0.205   198.591    dividerB/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.591    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                193.670    

Slack (MET) :             193.830ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 0.828ns (14.641%)  route 4.827ns (85.359%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 198.508 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          0.837     4.761    dividerB/counter[31]_i_1_n_0
    SLICE_X59Y26         FDCE                                         r  dividerB/counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.503   198.508    dividerB/clk_out1
    SLICE_X59Y26         FDCE                                         r  dividerB/counter_reg[24]/C
                         clock pessimism              0.578   199.085    
                         clock uncertainty           -0.289   198.796    
    SLICE_X59Y26         FDCE (Setup_fdce_C_CE)      -0.205   198.591    dividerB/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.591    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                193.830    

Slack (MET) :             193.830ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 0.828ns (14.641%)  route 4.827ns (85.359%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 198.508 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          0.837     4.761    dividerB/counter[31]_i_1_n_0
    SLICE_X59Y26         FDCE                                         r  dividerB/counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.503   198.508    dividerB/clk_out1
    SLICE_X59Y26         FDCE                                         r  dividerB/counter_reg[25]/C
                         clock pessimism              0.578   199.085    
                         clock uncertainty           -0.289   198.796    
    SLICE_X59Y26         FDCE (Setup_fdce_C_CE)      -0.205   198.591    dividerB/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.591    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                193.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 dividerB/slowCtr_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.231ns (40.436%)  route 0.340ns (59.564%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.586    -0.595    dividerB/clk_out1
    SLICE_X59Y19         FDPE                                         r  dividerB/slowCtr_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  dividerB/slowCtr_reg[0]_P/Q
                         net (fo=5, routed)           0.239    -0.215    dividerB/slowCtr_reg[0]_P_n_0
    SLICE_X59Y19         LUT4 (Prop_lut4_I2_O)        0.045    -0.170 r  dividerB/slowCtr[2]_i_2/O
                         net (fo=1, routed)           0.101    -0.069    dividerB/slowCtr[2]_i_2_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.045    -0.024 r  dividerB/slowCtr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    dividerB/slowCtr[2]_i_1_n_0
    SLICE_X60Y19         FDCE                                         r  dividerB/slowCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.854    -0.836    dividerB/clk_out1
    SLICE_X60Y19         FDCE                                         r  dividerB/slowCtr_reg[2]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.120    -0.461    dividerB/slowCtr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 dividerB/slowCtr_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.118%)  route 0.376ns (66.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.587    -0.594    dividerB/clk_out1
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  dividerB/slowCtr_reg[0]_C/Q
                         net (fo=6, routed)           0.376    -0.078    dividerB/slowCtr_reg[0]_C_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.033 r  dividerB/slowCtr[0]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.033    dividerB/slowCtr[0]_C_i_1_n_0
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.855    -0.835    dividerB/clk_out1
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[0]_C/C
                         clock pessimism              0.240    -0.594    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.092    -0.502    dividerB/slowCtr_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.361ns (63.199%)  route 0.210ns (36.801%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.581    -0.600    dividerB/clk_out1
    SLICE_X59Y25         FDCE                                         r  dividerB/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  dividerB/counter_reg[23]/Q
                         net (fo=2, routed)           0.110    -0.349    dividerB/counter[23]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.240 r  dividerB/counter_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.100    -0.140    dividerB/counter0[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.111    -0.029 r  dividerB/counter[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    dividerB/p_1_in[23]
    SLICE_X59Y25         FDCE                                         r  dividerB/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.848    -0.842    dividerB/clk_out1
    SLICE_X59Y25         FDCE                                         r  dividerB/counter_reg[23]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.091    -0.509    dividerB/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.585    -0.596    dividerB/clk_out1
    SLICE_X61Y20         FDCE                                         r  dividerB/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  dividerB/counter_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.390    dividerB/counter[2]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.045    -0.345 r  dividerB/counter[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.345    dividerB/counter[3]_i_4_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.280 r  dividerB/counter_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.119    dividerB/counter0[2]
    SLICE_X61Y20         LUT5 (Prop_lut5_I0_O)        0.108    -0.011 r  dividerB/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    dividerB/p_1_in[2]
    SLICE_X61Y20         FDCE                                         r  dividerB/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.853    -0.837    dividerB/clk_out1
    SLICE_X61Y20         FDCE                                         r  dividerB/counter_reg[2]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.092    -0.504    dividerB/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.359ns (61.211%)  route 0.227ns (38.789%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.581    -0.600    dividerB/clk_out1
    SLICE_X61Y24         FDCE                                         r  dividerB/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  dividerB/counter_reg[18]/Q
                         net (fo=2, routed)           0.066    -0.393    dividerB/counter[18]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.283 r  dividerB/counter_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.122    dividerB/counter0[18]
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.108    -0.014 r  dividerB/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    dividerB/p_1_in[18]
    SLICE_X61Y24         FDCE                                         r  dividerB/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.848    -0.842    dividerB/clk_out1
    SLICE_X61Y24         FDCE                                         r  dividerB/counter_reg[18]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.092    -0.508    dividerB/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.360ns (61.120%)  route 0.229ns (38.880%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.581    -0.600    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  dividerB/counter_reg[21]/Q
                         net (fo=2, routed)           0.066    -0.393    dividerB/counter[21]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.282 r  dividerB/counter_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.163    -0.119    dividerB/counter0[21]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.108    -0.011 r  dividerB/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    dividerB/p_1_in[21]
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.848    -0.842    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[21]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X61Y25         FDCE (Hold_fdce_C_D)         0.092    -0.508    dividerB/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 dividerB/slowCtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.254ns (41.651%)  route 0.356ns (58.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.586    -0.595    dividerB/clk_out1
    SLICE_X60Y19         FDCE                                         r  dividerB/slowCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  dividerB/slowCtr_reg[1]/Q
                         net (fo=9, routed)           0.243    -0.188    dividerB/slowCtr_reg_n_0_[1]
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.045    -0.143 r  dividerB/slowCtr[4]_C_i_2/O
                         net (fo=1, routed)           0.113    -0.031    dividerB/slowCtr[4]_C_i_2_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.014 r  dividerB/slowCtr[4]_C_i_1/O
                         net (fo=1, routed)           0.000     0.014    dividerB/slowCtr[4]_C_i_1_n_0
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.855    -0.835    dividerB/clk_out1
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[4]_C/C
                         clock pessimism              0.254    -0.580    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.091    -0.489    dividerB/slowCtr_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.359ns (59.748%)  route 0.242ns (40.252%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.582    -0.599    dividerB/clk_out1
    SLICE_X61Y23         FDCE                                         r  dividerB/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  dividerB/counter_reg[14]/Q
                         net (fo=37, routed)          0.081    -0.378    dividerB/counter[14]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.268 r  dividerB/counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.107    dividerB/counter0[14]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.108     0.001 r  dividerB/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     0.001    dividerB/p_1_in[14]
    SLICE_X61Y23         FDCE                                         r  dividerB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.849    -0.841    dividerB/clk_out1
    SLICE_X61Y23         FDCE                                         r  dividerB/counter_reg[14]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.092    -0.507    dividerB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 dispRot/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dispRot/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.273ns (42.420%)  route 0.371ns (57.580%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.590    -0.591    dispRot/clk_out1
    SLICE_X64Y16         FDRE                                         r  dispRot/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  dispRot/counter_reg[3]/Q
                         net (fo=1, routed)           0.371    -0.057    dispRot/counter_reg_n_0_[3]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.052 r  dispRot/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.052    dispRot/counter_reg[0]_i_1_n_4
    SLICE_X64Y16         FDRE                                         r  dispRot/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.859    -0.831    dispRot/clk_out1
    SLICE_X64Y16         FDRE                                         r  dispRot/counter_reg[3]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134    -0.457    dispRot/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 dividerB/slowCtr_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.296ns (49.121%)  route 0.307ns (50.879%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.585    -0.596    dividerB/clk_out1
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  dividerB/slowCtr_reg[4]_P/Q
                         net (fo=3, routed)           0.108    -0.347    dividerB/slowCtr_reg[4]_P_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I2_O)        0.048    -0.299 r  dividerB/slowCtr[4]_P_i_2/O
                         net (fo=1, routed)           0.199    -0.101    dividerB/slowCtr[4]_P_i_2_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I2_O)        0.107     0.006 r  dividerB/slowCtr[4]_P_i_1/O
                         net (fo=1, routed)           0.000     0.006    dividerB/slowCtr[4]_P_i_1_n_0
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.853    -0.837    dividerB/clk_out1
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/C
                         clock pessimism              0.240    -0.596    
    SLICE_X59Y20         FDPE (Hold_fdpe_C_D)         0.091    -0.505    dividerB/slowCtr_reg[4]_P
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.512    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { dividerA/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    dividerA/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y16     dispRot/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y18     dispRot/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y18     dispRot/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y19     dispRot/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y16     dispRot/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y16     dispRot/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y16     dispRot/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y17     dispRot/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y18     dispRot/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y18     dispRot/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y17     dispRot/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y17     dispRot/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y17     dispRot/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y17     dispRot/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y18     dispRot/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y18     dispRot/counter_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X61Y19     dividerB/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X61Y25     dividerB/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y16     dispRot/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y19     dispRot/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y16     dispRot/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y16     dispRot/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y16     dispRot/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X58Y18     dividerB/slowCtr_reg[4]_C/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X58Y18     dividerB/slowCtr_reg[5]_C/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X58Y18     dividerB/slowCtr_reg[0]_C/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y16     dispRot/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y18     dispRot/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dividerA/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    dividerA/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  dividerA/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.502ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.828ns (13.901%)  route 5.128ns (86.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          1.138     5.062    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.504   198.509    dividerB/clk_out1
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[28]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205   198.564    dividerB/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.564    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                193.502    

Slack (MET) :             193.502ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.828ns (13.901%)  route 5.128ns (86.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          1.138     5.062    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.504   198.509    dividerB/clk_out1
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[29]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205   198.564    dividerB/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.564    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                193.502    

Slack (MET) :             193.502ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.828ns (13.901%)  route 5.128ns (86.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          1.138     5.062    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.504   198.509    dividerB/clk_out1
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[30]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205   198.564    dividerB/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.564    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                193.502    

Slack (MET) :             193.502ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.828ns (13.901%)  route 5.128ns (86.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          1.138     5.062    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.504   198.509    dividerB/clk_out1
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[31]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205   198.564    dividerB/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.564    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                193.502    

Slack (MET) :             193.555ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.828ns (14.052%)  route 5.064ns (85.948%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          2.408     4.483    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.607 r  dividerB/slowCtr[5]_P_i_1/O
                         net (fo=3, routed)           0.391     4.998    dividerB/slowCtr[5]_P_i_1_n_0
    SLICE_X59Y19         FDPE                                         r  dividerB/slowCtr_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.507   198.512    dividerB/clk_out1
    SLICE_X59Y19         FDPE                                         r  dividerB/slowCtr_reg[0]_P/C
                         clock pessimism              0.564   199.075    
                         clock uncertainty           -0.318   198.758    
    SLICE_X59Y19         FDPE (Setup_fdpe_C_CE)      -0.205   198.553    dividerB/slowCtr_reg[0]_P
  -------------------------------------------------------------------
                         required time                        198.553    
                         arrival time                          -4.998    
  -------------------------------------------------------------------
                         slack                                193.555    

Slack (MET) :             193.604ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[4]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.828ns (14.171%)  route 5.015ns (85.829%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          2.408     4.483    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.607 r  dividerB/slowCtr[5]_P_i_1/O
                         net (fo=3, routed)           0.342     4.948    dividerB/slowCtr[5]_P_i_1_n_0
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.507   198.512    dividerB/clk_out1
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/C
                         clock pessimism              0.564   199.075    
                         clock uncertainty           -0.318   198.758    
    SLICE_X59Y20         FDPE (Setup_fdpe_C_CE)      -0.205   198.553    dividerB/slowCtr_reg[4]_P
  -------------------------------------------------------------------
                         required time                        198.553    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                193.604    

Slack (MET) :             193.604ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[5]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.828ns (14.171%)  route 5.015ns (85.829%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          2.408     4.483    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.607 r  dividerB/slowCtr[5]_P_i_1/O
                         net (fo=3, routed)           0.342     4.948    dividerB/slowCtr[5]_P_i_1_n_0
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.507   198.512    dividerB/clk_out1
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[5]_P/C
                         clock pessimism              0.564   199.075    
                         clock uncertainty           -0.318   198.758    
    SLICE_X59Y20         FDPE (Setup_fdpe_C_CE)      -0.205   198.553    dividerB/slowCtr_reg[5]_P
  -------------------------------------------------------------------
                         required time                        198.553    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                193.604    

Slack (MET) :             193.642ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.828ns (14.238%)  route 4.988ns (85.762%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 198.508 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          0.997     4.921    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y26         FDCE                                         r  dividerB/counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.503   198.508    dividerB/clk_out1
    SLICE_X61Y26         FDCE                                         r  dividerB/counter_reg[26]/C
                         clock pessimism              0.578   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X61Y26         FDCE (Setup_fdce_C_CE)      -0.205   198.563    dividerB/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.563    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                193.642    

Slack (MET) :             193.802ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 0.828ns (14.641%)  route 4.827ns (85.359%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 198.508 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          0.837     4.761    dividerB/counter[31]_i_1_n_0
    SLICE_X59Y26         FDCE                                         r  dividerB/counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.503   198.508    dividerB/clk_out1
    SLICE_X59Y26         FDCE                                         r  dividerB/counter_reg[24]/C
                         clock pessimism              0.578   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X59Y26         FDCE (Setup_fdce_C_CE)      -0.205   198.563    dividerB/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.563    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                193.802    

Slack (MET) :             193.802ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 0.828ns (14.641%)  route 4.827ns (85.359%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 198.508 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          0.837     4.761    dividerB/counter[31]_i_1_n_0
    SLICE_X59Y26         FDCE                                         r  dividerB/counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.503   198.508    dividerB/clk_out1
    SLICE_X59Y26         FDCE                                         r  dividerB/counter_reg[25]/C
                         clock pessimism              0.578   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X59Y26         FDCE (Setup_fdce_C_CE)      -0.205   198.563    dividerB/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.563    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                193.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dividerB/slowCtr_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.231ns (40.436%)  route 0.340ns (59.564%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.586    -0.595    dividerB/clk_out1
    SLICE_X59Y19         FDPE                                         r  dividerB/slowCtr_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  dividerB/slowCtr_reg[0]_P/Q
                         net (fo=5, routed)           0.239    -0.215    dividerB/slowCtr_reg[0]_P_n_0
    SLICE_X59Y19         LUT4 (Prop_lut4_I2_O)        0.045    -0.170 r  dividerB/slowCtr[2]_i_2/O
                         net (fo=1, routed)           0.101    -0.069    dividerB/slowCtr[2]_i_2_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.045    -0.024 r  dividerB/slowCtr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    dividerB/slowCtr[2]_i_1_n_0
    SLICE_X60Y19         FDCE                                         r  dividerB/slowCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.854    -0.836    dividerB/clk_out1
    SLICE_X60Y19         FDCE                                         r  dividerB/slowCtr_reg[2]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.318    -0.264    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.120    -0.144    dividerB/slowCtr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dividerB/slowCtr_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.118%)  route 0.376ns (66.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.587    -0.594    dividerB/clk_out1
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  dividerB/slowCtr_reg[0]_C/Q
                         net (fo=6, routed)           0.376    -0.078    dividerB/slowCtr_reg[0]_C_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.033 r  dividerB/slowCtr[0]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.033    dividerB/slowCtr[0]_C_i_1_n_0
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.855    -0.835    dividerB/clk_out1
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[0]_C/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.318    -0.277    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.092    -0.185    dividerB/slowCtr_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.361ns (63.199%)  route 0.210ns (36.801%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.581    -0.600    dividerB/clk_out1
    SLICE_X59Y25         FDCE                                         r  dividerB/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  dividerB/counter_reg[23]/Q
                         net (fo=2, routed)           0.110    -0.349    dividerB/counter[23]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.240 r  dividerB/counter_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.100    -0.140    dividerB/counter0[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.111    -0.029 r  dividerB/counter[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    dividerB/p_1_in[23]
    SLICE_X59Y25         FDCE                                         r  dividerB/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.848    -0.842    dividerB/clk_out1
    SLICE_X59Y25         FDCE                                         r  dividerB/counter_reg[23]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.318    -0.283    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.091    -0.192    dividerB/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.585    -0.596    dividerB/clk_out1
    SLICE_X61Y20         FDCE                                         r  dividerB/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  dividerB/counter_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.390    dividerB/counter[2]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.045    -0.345 r  dividerB/counter[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.345    dividerB/counter[3]_i_4_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.280 r  dividerB/counter_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.119    dividerB/counter0[2]
    SLICE_X61Y20         LUT5 (Prop_lut5_I0_O)        0.108    -0.011 r  dividerB/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    dividerB/p_1_in[2]
    SLICE_X61Y20         FDCE                                         r  dividerB/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.853    -0.837    dividerB/clk_out1
    SLICE_X61Y20         FDCE                                         r  dividerB/counter_reg[2]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.318    -0.279    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.092    -0.187    dividerB/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.359ns (61.211%)  route 0.227ns (38.789%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.581    -0.600    dividerB/clk_out1
    SLICE_X61Y24         FDCE                                         r  dividerB/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  dividerB/counter_reg[18]/Q
                         net (fo=2, routed)           0.066    -0.393    dividerB/counter[18]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.283 r  dividerB/counter_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.122    dividerB/counter0[18]
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.108    -0.014 r  dividerB/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    dividerB/p_1_in[18]
    SLICE_X61Y24         FDCE                                         r  dividerB/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.848    -0.842    dividerB/clk_out1
    SLICE_X61Y24         FDCE                                         r  dividerB/counter_reg[18]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.318    -0.283    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.092    -0.191    dividerB/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.360ns (61.120%)  route 0.229ns (38.880%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.581    -0.600    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  dividerB/counter_reg[21]/Q
                         net (fo=2, routed)           0.066    -0.393    dividerB/counter[21]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.282 r  dividerB/counter_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.163    -0.119    dividerB/counter0[21]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.108    -0.011 r  dividerB/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    dividerB/p_1_in[21]
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.848    -0.842    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[21]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.318    -0.283    
    SLICE_X61Y25         FDCE (Hold_fdce_C_D)         0.092    -0.191    dividerB/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dividerB/slowCtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.254ns (41.651%)  route 0.356ns (58.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.586    -0.595    dividerB/clk_out1
    SLICE_X60Y19         FDCE                                         r  dividerB/slowCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  dividerB/slowCtr_reg[1]/Q
                         net (fo=9, routed)           0.243    -0.188    dividerB/slowCtr_reg_n_0_[1]
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.045    -0.143 r  dividerB/slowCtr[4]_C_i_2/O
                         net (fo=1, routed)           0.113    -0.031    dividerB/slowCtr[4]_C_i_2_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.014 r  dividerB/slowCtr[4]_C_i_1/O
                         net (fo=1, routed)           0.000     0.014    dividerB/slowCtr[4]_C_i_1_n_0
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.855    -0.835    dividerB/clk_out1
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[4]_C/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.318    -0.263    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.091    -0.172    dividerB/slowCtr_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.359ns (59.748%)  route 0.242ns (40.252%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.582    -0.599    dividerB/clk_out1
    SLICE_X61Y23         FDCE                                         r  dividerB/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  dividerB/counter_reg[14]/Q
                         net (fo=37, routed)          0.081    -0.378    dividerB/counter[14]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.268 r  dividerB/counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.107    dividerB/counter0[14]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.108     0.001 r  dividerB/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     0.001    dividerB/p_1_in[14]
    SLICE_X61Y23         FDCE                                         r  dividerB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.849    -0.841    dividerB/clk_out1
    SLICE_X61Y23         FDCE                                         r  dividerB/counter_reg[14]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.092    -0.190    dividerB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dispRot/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dispRot/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.273ns (42.420%)  route 0.371ns (57.580%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.590    -0.591    dispRot/clk_out1
    SLICE_X64Y16         FDRE                                         r  dispRot/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  dispRot/counter_reg[3]/Q
                         net (fo=1, routed)           0.371    -0.057    dispRot/counter_reg_n_0_[3]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.052 r  dispRot/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.052    dispRot/counter_reg[0]_i_1_n_4
    SLICE_X64Y16         FDRE                                         r  dispRot/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.859    -0.831    dispRot/clk_out1
    SLICE_X64Y16         FDRE                                         r  dispRot/counter_reg[3]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134    -0.140    dispRot/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dividerB/slowCtr_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.296ns (49.121%)  route 0.307ns (50.879%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.585    -0.596    dividerB/clk_out1
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  dividerB/slowCtr_reg[4]_P/Q
                         net (fo=3, routed)           0.108    -0.347    dividerB/slowCtr_reg[4]_P_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I2_O)        0.048    -0.299 r  dividerB/slowCtr[4]_P_i_2/O
                         net (fo=1, routed)           0.199    -0.101    dividerB/slowCtr[4]_P_i_2_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I2_O)        0.107     0.006 r  dividerB/slowCtr[4]_P_i_1/O
                         net (fo=1, routed)           0.000     0.006    dividerB/slowCtr[4]_P_i_1_n_0
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.853    -0.837    dividerB/clk_out1
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.318    -0.279    
    SLICE_X59Y20         FDPE (Hold_fdpe_C_D)         0.091    -0.188    dividerB/slowCtr_reg[4]_P
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.502ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.828ns (13.901%)  route 5.128ns (86.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          1.138     5.062    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.504   198.509    dividerB/clk_out1
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[28]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205   198.564    dividerB/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.564    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                193.502    

Slack (MET) :             193.502ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.828ns (13.901%)  route 5.128ns (86.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          1.138     5.062    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.504   198.509    dividerB/clk_out1
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[29]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205   198.564    dividerB/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.564    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                193.502    

Slack (MET) :             193.502ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.828ns (13.901%)  route 5.128ns (86.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          1.138     5.062    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.504   198.509    dividerB/clk_out1
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[30]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205   198.564    dividerB/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.564    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                193.502    

Slack (MET) :             193.502ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.828ns (13.901%)  route 5.128ns (86.099%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          1.138     5.062    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.504   198.509    dividerB/clk_out1
    SLICE_X61Y27         FDCE                                         r  dividerB/counter_reg[31]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X61Y27         FDCE (Setup_fdce_C_CE)      -0.205   198.564    dividerB/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.564    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                193.502    

Slack (MET) :             193.555ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.828ns (14.052%)  route 5.064ns (85.948%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          2.408     4.483    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.607 r  dividerB/slowCtr[5]_P_i_1/O
                         net (fo=3, routed)           0.391     4.998    dividerB/slowCtr[5]_P_i_1_n_0
    SLICE_X59Y19         FDPE                                         r  dividerB/slowCtr_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.507   198.512    dividerB/clk_out1
    SLICE_X59Y19         FDPE                                         r  dividerB/slowCtr_reg[0]_P/C
                         clock pessimism              0.564   199.075    
                         clock uncertainty           -0.318   198.758    
    SLICE_X59Y19         FDPE (Setup_fdpe_C_CE)      -0.205   198.553    dividerB/slowCtr_reg[0]_P
  -------------------------------------------------------------------
                         required time                        198.553    
                         arrival time                          -4.998    
  -------------------------------------------------------------------
                         slack                                193.555    

Slack (MET) :             193.604ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[4]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.828ns (14.171%)  route 5.015ns (85.829%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          2.408     4.483    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.607 r  dividerB/slowCtr[5]_P_i_1/O
                         net (fo=3, routed)           0.342     4.948    dividerB/slowCtr[5]_P_i_1_n_0
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.507   198.512    dividerB/clk_out1
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/C
                         clock pessimism              0.564   199.075    
                         clock uncertainty           -0.318   198.758    
    SLICE_X59Y20         FDPE (Setup_fdpe_C_CE)      -0.205   198.553    dividerB/slowCtr_reg[4]_P
  -------------------------------------------------------------------
                         required time                        198.553    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                193.604    

Slack (MET) :             193.604ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[5]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 0.828ns (14.171%)  route 5.015ns (85.829%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 198.512 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          2.408     4.483    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I3_O)        0.124     4.607 r  dividerB/slowCtr[5]_P_i_1/O
                         net (fo=3, routed)           0.342     4.948    dividerB/slowCtr[5]_P_i_1_n_0
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.507   198.512    dividerB/clk_out1
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[5]_P/C
                         clock pessimism              0.564   199.075    
                         clock uncertainty           -0.318   198.758    
    SLICE_X59Y20         FDPE (Setup_fdpe_C_CE)      -0.205   198.553    dividerB/slowCtr_reg[5]_P
  -------------------------------------------------------------------
                         required time                        198.553    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                193.604    

Slack (MET) :             193.642ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.828ns (14.238%)  route 4.988ns (85.762%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 198.508 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          0.997     4.921    dividerB/counter[31]_i_1_n_0
    SLICE_X61Y26         FDCE                                         r  dividerB/counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.503   198.508    dividerB/clk_out1
    SLICE_X61Y26         FDCE                                         r  dividerB/counter_reg[26]/C
                         clock pessimism              0.578   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X61Y26         FDCE (Setup_fdce_C_CE)      -0.205   198.563    dividerB/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.563    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                193.642    

Slack (MET) :             193.802ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 0.828ns (14.641%)  route 4.827ns (85.359%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 198.508 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          0.837     4.761    dividerB/counter[31]_i_1_n_0
    SLICE_X59Y26         FDCE                                         r  dividerB/counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.503   198.508    dividerB/clk_out1
    SLICE_X59Y26         FDCE                                         r  dividerB/counter_reg[24]/C
                         clock pessimism              0.578   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X59Y26         FDCE (Setup_fdce_C_CE)      -0.205   198.563    dividerB/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.563    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                193.802    

Slack (MET) :             193.802ns  (required time - arrival time)
  Source:                 dividerB/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 0.828ns (14.641%)  route 4.827ns (85.359%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 198.508 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.617    -0.895    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.439 r  dividerB/counter_reg[20]/Q
                         net (fo=2, routed)           1.422     0.984    dividerB/counter[20]
    SLICE_X61Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.108 r  dividerB/slowCtr[3]_i_9/O
                         net (fo=1, routed)           0.843     1.951    dividerB/slowCtr[3]_i_9_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.075 r  dividerB/slowCtr[3]_i_4/O
                         net (fo=44, routed)          1.725     3.800    dividerB/slowCtr[3]_i_4_n_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     3.924 r  dividerB/counter[31]_i_1/O
                         net (fo=32, routed)          0.837     4.761    dividerB/counter[31]_i_1_n_0
    SLICE_X59Y26         FDCE                                         r  dividerB/counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          1.503   198.508    dividerB/clk_out1
    SLICE_X59Y26         FDCE                                         r  dividerB/counter_reg[25]/C
                         clock pessimism              0.578   199.085    
                         clock uncertainty           -0.318   198.768    
    SLICE_X59Y26         FDCE (Setup_fdce_C_CE)      -0.205   198.563    dividerB/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.563    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                193.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dividerB/slowCtr_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.231ns (40.436%)  route 0.340ns (59.564%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.586    -0.595    dividerB/clk_out1
    SLICE_X59Y19         FDPE                                         r  dividerB/slowCtr_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 f  dividerB/slowCtr_reg[0]_P/Q
                         net (fo=5, routed)           0.239    -0.215    dividerB/slowCtr_reg[0]_P_n_0
    SLICE_X59Y19         LUT4 (Prop_lut4_I2_O)        0.045    -0.170 r  dividerB/slowCtr[2]_i_2/O
                         net (fo=1, routed)           0.101    -0.069    dividerB/slowCtr[2]_i_2_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.045    -0.024 r  dividerB/slowCtr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    dividerB/slowCtr[2]_i_1_n_0
    SLICE_X60Y19         FDCE                                         r  dividerB/slowCtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.854    -0.836    dividerB/clk_out1
    SLICE_X60Y19         FDCE                                         r  dividerB/slowCtr_reg[2]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.318    -0.264    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.120    -0.144    dividerB/slowCtr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dividerB/slowCtr_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.118%)  route 0.376ns (66.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.587    -0.594    dividerB/clk_out1
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  dividerB/slowCtr_reg[0]_C/Q
                         net (fo=6, routed)           0.376    -0.078    dividerB/slowCtr_reg[0]_C_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I5_O)        0.045    -0.033 r  dividerB/slowCtr[0]_C_i_1/O
                         net (fo=1, routed)           0.000    -0.033    dividerB/slowCtr[0]_C_i_1_n_0
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.855    -0.835    dividerB/clk_out1
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[0]_C/C
                         clock pessimism              0.240    -0.594    
                         clock uncertainty            0.318    -0.277    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.092    -0.185    dividerB/slowCtr_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.361ns (63.199%)  route 0.210ns (36.801%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.581    -0.600    dividerB/clk_out1
    SLICE_X59Y25         FDCE                                         r  dividerB/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  dividerB/counter_reg[23]/Q
                         net (fo=2, routed)           0.110    -0.349    dividerB/counter[23]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.240 r  dividerB/counter_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.100    -0.140    dividerB/counter0[23]
    SLICE_X59Y25         LUT5 (Prop_lut5_I0_O)        0.111    -0.029 r  dividerB/counter[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.029    dividerB/p_1_in[23]
    SLICE_X59Y25         FDCE                                         r  dividerB/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.848    -0.842    dividerB/clk_out1
    SLICE_X59Y25         FDCE                                         r  dividerB/counter_reg[23]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.318    -0.283    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.091    -0.192    dividerB/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.585    -0.596    dividerB/clk_out1
    SLICE_X61Y20         FDCE                                         r  dividerB/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  dividerB/counter_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.390    dividerB/counter[2]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.045    -0.345 r  dividerB/counter[3]_i_4/O
                         net (fo=1, routed)           0.000    -0.345    dividerB/counter[3]_i_4_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.280 r  dividerB/counter_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.119    dividerB/counter0[2]
    SLICE_X61Y20         LUT5 (Prop_lut5_I0_O)        0.108    -0.011 r  dividerB/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    dividerB/p_1_in[2]
    SLICE_X61Y20         FDCE                                         r  dividerB/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.853    -0.837    dividerB/clk_out1
    SLICE_X61Y20         FDCE                                         r  dividerB/counter_reg[2]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.318    -0.279    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.092    -0.187    dividerB/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.359ns (61.211%)  route 0.227ns (38.789%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.581    -0.600    dividerB/clk_out1
    SLICE_X61Y24         FDCE                                         r  dividerB/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  dividerB/counter_reg[18]/Q
                         net (fo=2, routed)           0.066    -0.393    dividerB/counter[18]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.283 r  dividerB/counter_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.122    dividerB/counter0[18]
    SLICE_X61Y24         LUT5 (Prop_lut5_I0_O)        0.108    -0.014 r  dividerB/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    dividerB/p_1_in[18]
    SLICE_X61Y24         FDCE                                         r  dividerB/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.848    -0.842    dividerB/clk_out1
    SLICE_X61Y24         FDCE                                         r  dividerB/counter_reg[18]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.318    -0.283    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.092    -0.191    dividerB/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.014    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.360ns (61.120%)  route 0.229ns (38.880%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.581    -0.600    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  dividerB/counter_reg[21]/Q
                         net (fo=2, routed)           0.066    -0.393    dividerB/counter[21]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.282 r  dividerB/counter_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.163    -0.119    dividerB/counter0[21]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.108    -0.011 r  dividerB/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    dividerB/p_1_in[21]
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.848    -0.842    dividerB/clk_out1
    SLICE_X61Y25         FDCE                                         r  dividerB/counter_reg[21]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.318    -0.283    
    SLICE_X61Y25         FDCE (Hold_fdce_C_D)         0.092    -0.191    dividerB/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dividerB/slowCtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.254ns (41.651%)  route 0.356ns (58.349%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.586    -0.595    dividerB/clk_out1
    SLICE_X60Y19         FDCE                                         r  dividerB/slowCtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  dividerB/slowCtr_reg[1]/Q
                         net (fo=9, routed)           0.243    -0.188    dividerB/slowCtr_reg_n_0_[1]
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.045    -0.143 r  dividerB/slowCtr[4]_C_i_2/O
                         net (fo=1, routed)           0.113    -0.031    dividerB/slowCtr[4]_C_i_2_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.014 r  dividerB/slowCtr[4]_C_i_1/O
                         net (fo=1, routed)           0.000     0.014    dividerB/slowCtr[4]_C_i_1_n_0
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.855    -0.835    dividerB/clk_out1
    SLICE_X58Y18         FDCE                                         r  dividerB/slowCtr_reg[4]_C/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.318    -0.263    
    SLICE_X58Y18         FDCE (Hold_fdce_C_D)         0.091    -0.172    dividerB/slowCtr_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dividerB/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.359ns (59.748%)  route 0.242ns (40.252%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.582    -0.599    dividerB/clk_out1
    SLICE_X61Y23         FDCE                                         r  dividerB/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  dividerB/counter_reg[14]/Q
                         net (fo=37, routed)          0.081    -0.378    dividerB/counter[14]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.268 r  dividerB/counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.107    dividerB/counter0[14]
    SLICE_X61Y23         LUT5 (Prop_lut5_I0_O)        0.108     0.001 r  dividerB/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     0.001    dividerB/p_1_in[14]
    SLICE_X61Y23         FDCE                                         r  dividerB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.849    -0.841    dividerB/clk_out1
    SLICE_X61Y23         FDCE                                         r  dividerB/counter_reg[14]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.092    -0.190    dividerB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dispRot/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dispRot/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.273ns (42.420%)  route 0.371ns (57.580%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.590    -0.591    dispRot/clk_out1
    SLICE_X64Y16         FDRE                                         r  dispRot/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  dispRot/counter_reg[3]/Q
                         net (fo=1, routed)           0.371    -0.057    dispRot/counter_reg_n_0_[3]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.052 r  dispRot/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.052    dispRot/counter_reg[0]_i_1_n_4
    SLICE_X64Y16         FDRE                                         r  dispRot/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.859    -0.831    dispRot/clk_out1
    SLICE_X64Y16         FDRE                                         r  dispRot/counter_reg[3]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.318    -0.274    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134    -0.140    dispRot/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dividerB/slowCtr_reg[4]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dividerB/slowCtr_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.296ns (49.121%)  route 0.307ns (50.879%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.585    -0.596    dividerB/clk_out1
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  dividerB/slowCtr_reg[4]_P/Q
                         net (fo=3, routed)           0.108    -0.347    dividerB/slowCtr_reg[4]_P_n_0
    SLICE_X58Y20         LUT4 (Prop_lut4_I2_O)        0.048    -0.299 r  dividerB/slowCtr[4]_P_i_2/O
                         net (fo=1, routed)           0.199    -0.101    dividerB/slowCtr[4]_P_i_2_n_0
    SLICE_X59Y20         LUT5 (Prop_lut5_I2_O)        0.107     0.006 r  dividerB/slowCtr[4]_P_i_1/O
                         net (fo=1, routed)           0.000     0.006    dividerB/slowCtr[4]_P_i_1_n_0
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    dividerA/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  dividerA/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    dividerA/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  dividerA/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    dividerA/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  dividerA/inst/clkout1_buf/O
                         net (fo=55, routed)          0.853    -0.837    dividerB/clk_out1
    SLICE_X59Y20         FDPE                                         r  dividerB/slowCtr_reg[4]_P/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.318    -0.279    
    SLICE_X59Y20         FDPE (Hold_fdpe_C_D)         0.091    -0.188    dividerB/slowCtr_reg[4]_P
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.194    





