Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/AAA/Documents/GitHub/NCUE_ISE/project1/project1/addr4bit_addr4bit_sch_tb_isim_beh.exe -prj C:/Users/AAA/Documents/GitHub/NCUE_ISE/project1/project1/addr4bit_addr4bit_sch_tb_beh.prj work.addr4bit_addr4bit_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/AAA/Documents/GitHub/NCUE_ISE/project1/project1/haddr.vf" into library work
Analyzing Verilog file "C:/Users/AAA/Documents/GitHub/NCUE_ISE/project1/project1/faddr.vf" into library work
Analyzing Verilog file "C:/Users/AAA/Documents/GitHub/NCUE_ISE/project1/project1/addr4bit.vf" into library work
Analyzing Verilog file "C:/Users/AAA/Documents/GitHub/NCUE_ISE/project1/project1/addr4bit_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module XOR2
Compiling module AND2
Compiling module haddr_MUSER_addr4bit
Compiling module OR2
Compiling module faddr_MUSER_addr4bit
Compiling module GND
Compiling module addr4bit
Compiling module addr4bit_addr4bit_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 9 Verilog Units
Built simulation executable C:/Users/AAA/Documents/GitHub/NCUE_ISE/project1/project1/addr4bit_addr4bit_sch_tb_isim_beh.exe
Fuse Memory Usage: 28284 KB
Fuse CPU Usage: 436 ms
