###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        81954   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        65351   # Number of read row buffer hits
num_read_cmds                  =        81954   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        16618   # Number of ACT commands
num_pre_cmds                   =        16602   # Number of PRE commands
num_ondemand_pres              =         4649   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6578156   # Cyles of rank active rank.0
rank_active_cycles.1           =      5969039   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3421844   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4030961   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        73756   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          186   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           54   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           40   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           36   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           13   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           14   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           16   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            9   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7824   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        43849   # Read request latency (cycles)
read_latency[40-59]            =        18128   # Read request latency (cycles)
read_latency[60-79]            =         7553   # Read request latency (cycles)
read_latency[80-99]            =         1952   # Read request latency (cycles)
read_latency[100-119]          =         1605   # Read request latency (cycles)
read_latency[120-139]          =         1175   # Read request latency (cycles)
read_latency[140-159]          =          679   # Read request latency (cycles)
read_latency[160-179]          =          474   # Read request latency (cycles)
read_latency[180-199]          =          473   # Read request latency (cycles)
read_latency[200-]             =         6066   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.30439e+08   # Read energy
act_energy                     =  4.54668e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.64249e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.93486e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.10477e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.72468e+09   # Active standby energy rank.1
average_read_latency           =      77.1834   # Average read request latency (cycles)
average_interarrival           =      121.998   # Average request interarrival latency (cycles)
total_energy                   =  1.24874e+10   # Total energy (pJ)
average_power                  =      1248.74   # Average power (mW)
average_bandwidth              =     0.699341   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        81049   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        62329   # Number of read row buffer hits
num_read_cmds                  =        81049   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        18740   # Number of ACT commands
num_pre_cmds                   =        18726   # Number of PRE commands
num_ondemand_pres              =         6782   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6309161   # Cyles of rank active rank.0
rank_active_cycles.1           =      6238299   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3690839   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3761701   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        72797   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          219   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           84   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           45   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           39   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           19   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           11   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           16   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           10   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7802   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        42706   # Read request latency (cycles)
read_latency[40-59]            =        17561   # Read request latency (cycles)
read_latency[60-79]            =         9041   # Read request latency (cycles)
read_latency[80-99]            =         2115   # Read request latency (cycles)
read_latency[100-119]          =         1948   # Read request latency (cycles)
read_latency[120-139]          =         1339   # Read request latency (cycles)
read_latency[140-159]          =          677   # Read request latency (cycles)
read_latency[160-179]          =          532   # Read request latency (cycles)
read_latency[180-199]          =          515   # Read request latency (cycles)
read_latency[200-]             =         4615   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =   3.2679e+08   # Read energy
act_energy                     =  5.12726e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.7716e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.80562e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.93692e+09   # Active standby energy rank.0
act_stb_energy.1               =   3.8927e+09   # Active standby energy rank.1
average_read_latency           =      63.5735   # Average read request latency (cycles)
average_interarrival           =       123.36   # Average request interarrival latency (cycles)
total_energy                   =  1.24895e+10   # Total energy (pJ)
average_power                  =      1248.95   # Average power (mW)
average_bandwidth              =     0.691618   # Average bandwidth
