// Seed: 1047757939
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    inout logic id_1,
    output id_2,
    output uwire id_3
);
  logic id_4;
  assign id_3[1] = 1;
  assign id_1 = 1;
endmodule
