/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 96 88 264 104)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "CLOCK_50" (rect 5 0 60 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 32 104 96 128))
)
(pin
	(output)
	(rect 528 184 704 200)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "LEDR[0]" (rect 90 0 132 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 704 200 768 224))
)
(pin
	(output)
	(rect 784 104 960 120)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "HEX0[6..0]" (rect 90 0 143 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 816 128 888 168))
)
(pin
	(bidir)
	(rect 96 8 272 24)
	(text "BIDIR" (rect 151 0 175 10)(font "Arial" (font_size 6)))
	(text "GPIO_1[35..0]" (rect 16 0 86 12)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 120 4)(pt 98 4))
		(line (pt 176 8)(pt 124 8))
		(line (pt 120 12)(pt 98 12))
		(line (pt 98 4)(pt 94 8))
		(line (pt 98 12)(pt 94 8))
		(line (pt 120 4)(pt 124 8))
		(line (pt 124 8)(pt 120 12))
	)
	(flipy)
	(text "VCC" (rect 152 7 172 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 8 24 80 64))
)
(symbol
	(rect 608 80 768 160)
	(text "decoder7" (rect 5 0 49 12)(font "Arial" ))
	(text "inst" (rect 8 64 25 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "In[3..0]" (rect 0 0 35 12)(font "Arial" ))
		(text "In[3..0]" (rect 21 27 56 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 160 32)
		(output)
		(text "Out[6..0]" (rect 0 0 43 12)(font "Arial" ))
		(text "Out[6..0]" (rect 103 27 146 39)(font "Arial" ))
		(line (pt 160 32)(pt 144 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 144 64))
	)
)
(symbol
	(rect 296 64 504 176)
	(text "teclado" (rect 5 0 40 12)(font "Arial" ))
	(text "inst3" (rect 8 96 30 113)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "CLOCK_50" (rect 0 0 55 12)(font "Arial" ))
		(text "CLOCK_50" (rect 21 27 76 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 208 48)
		(output)
		(text "tecla[3..0]" (rect 0 0 49 12)(font "Arial" ))
		(text "tecla[3..0]" (rect 146 43 195 55)(font "Arial" ))
		(line (pt 208 48)(pt 192 48)(line_width 3))
	)
	(port
		(pt 208 64)
		(output)
		(text "ready" (rect 0 0 28 12)(font "Arial" ))
		(text "ready" (rect 164 59 192 71)(font "Arial" ))
		(line (pt 208 64)(pt 192 64))
	)
	(port
		(pt 208 32)
		(bidir)
		(text "GPIO_1[35..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "GPIO_1[35..0]" (rect 131 27 201 39)(font "Arial" ))
		(line (pt 208 32)(pt 192 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 192 96))
	)
)
(connector
	(pt 504 112)
	(pt 608 112)
	(bus)
)
(connector
	(pt 504 96)
	(pt 520 96)
	(bus)
)
(connector
	(pt 768 112)
	(pt 784 112)
	(bus)
)
(connector
	(pt 264 96)
	(pt 296 96)
)
(connector
	(pt 504 128)
	(pt 520 128)
)
(connector
	(pt 520 128)
	(pt 520 192)
)
(connector
	(pt 520 192)
	(pt 528 192)
)
(connector
	(pt 520 96)
	(pt 520 16)
	(bus)
)
(connector
	(pt 272 16)
	(pt 520 16)
	(bus)
)
