INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lbW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'lhW' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'reluD' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:79]
INFO: [VRFC 10-2458] undeclared symbol multD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/controller.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'stallE' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:92]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'writedata2M' is not allowed [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:117]
INFO: [VRFC 10-2458] undeclared symbol mulM, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:247]
INFO: [VRFC 10-2458] undeclared symbol mem_ce, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/datapath.v:248]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/divWrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divWrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greatercmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greatercmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/greateroreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greateroreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol jrstallD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/hazard.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lesscmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lesscmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/lessoreqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lessoreqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mips.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mydatamem
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:98]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/new/mydatamem.v:102]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75230/Desktop/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
