Rectnet: instantiated net with 30 neurons and 75 edges
,,,,,,,,,,,,,,,,,,,,,,,,,..................................................Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:57:01 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(41): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 41
Warning (10229): Verilog HDL Expression warning at top.v(42): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 42
Warning (10229): Verilog HDL Expression warning at top.v(43): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 43
Warning (10229): Verilog HDL Expression warning at top.v(44): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 44
Warning (10229): Verilog HDL Expression warning at top.v(45): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 45
Warning (10229): Verilog HDL Expression warning at top.v(63): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 63
Warning (10229): Verilog HDL Expression warning at top.v(93): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 93
Warning (10229): Verilog HDL Expression warning at top.v(109): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 109
Warning (10229): Verilog HDL Expression warning at top.v(125): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 125
Warning (10229): Verilog HDL Expression warning at top.v(169): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 169
Warning (10229): Verilog HDL Expression warning at top.v(185): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 185
Warning (10229): Verilog HDL Expression warning at top.v(201): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 201
Warning (10229): Verilog HDL Expression warning at top.v(231): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 231
Warning (10229): Verilog HDL Expression warning at top.v(275): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 275
Warning (10229): Verilog HDL Expression warning at top.v(305): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 305
Warning (10229): Verilog HDL Expression warning at top.v(335): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 335
Warning (10229): Verilog HDL Expression warning at top.v(358): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 358
Warning (10229): Verilog HDL Expression warning at top.v(381): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 381
Warning (10229): Verilog HDL Expression warning at top.v(404): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 404
Warning (10229): Verilog HDL Expression warning at top.v(427): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 427
Warning (10229): Verilog HDL Expression warning at top.v(457): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 457
Warning (10229): Verilog HDL Expression warning at top.v(487): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 487
Warning (10229): Verilog HDL Expression warning at top.v(503): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 503
Warning (10229): Verilog HDL Expression warning at top.v(533): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 533
Warning (10229): Verilog HDL Expression warning at top.v(570): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 570
Warning (10229): Verilog HDL Expression warning at top.v(586): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 586
Warning (10229): Verilog HDL Expression warning at top.v(602): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 602
Warning (10229): Verilog HDL Expression warning at top.v(618): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 618
Warning (10229): Verilog HDL Expression warning at top.v(634): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 634
Warning (10229): Verilog HDL Expression warning at top.v(671): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 671
Warning (10229): Verilog HDL Expression warning at top.v(701): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 701
Warning (10229): Verilog HDL Expression warning at top.v(738): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 738
Warning (10229): Verilog HDL Expression warning at top.v(761): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 761
Warning (10229): Verilog HDL Expression warning at top.v(791): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 791
Warning (10229): Verilog HDL Expression warning at top.v(835): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 835
Warning (10259): Verilog HDL error at top.v(974): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 974
Warning (10259): Verilog HDL error at top.v(976): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 976
Warning (10229): Verilog HDL Expression warning at top.v(997): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 997
Warning (10259): Verilog HDL error at top.v(1001): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1001
Warning (10259): Verilog HDL error at top.v(1002): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1002
Warning (10229): Verilog HDL Expression warning at top.v(1042): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1042
Warning (10259): Verilog HDL error at top.v(1046): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1046
Warning (10259): Verilog HDL error at top.v(1047): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1047
Warning (10259): Verilog HDL error at top.v(1058): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1058
Warning (10229): Verilog HDL Expression warning at top.v(1075): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1075
Warning (10259): Verilog HDL error at top.v(1079): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1079
Warning (10259): Verilog HDL error at top.v(1080): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1080
Warning (10259): Verilog HDL error at top.v(1092): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1092
Warning (10229): Verilog HDL Expression warning at top.v(1108): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1108
Warning (10259): Verilog HDL error at top.v(1112): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1112
Warning (10259): Verilog HDL error at top.v(1113): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1113
Warning (10259): Verilog HDL error at top.v(1127): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1127
Warning (10229): Verilog HDL Expression warning at top.v(1165): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1165
Warning (10259): Verilog HDL error at top.v(1169): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1169
Warning (10259): Verilog HDL error at top.v(1170): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1170
Warning (10229): Verilog HDL Expression warning at top.v(1198): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1198
Warning (10259): Verilog HDL error at top.v(1202): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1202
Warning (10259): Verilog HDL error at top.v(1203): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1203
Warning (10229): Verilog HDL Expression warning at top.v(1231): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1231
Warning (10259): Verilog HDL error at top.v(1235): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1235
Warning (10259): Verilog HDL error at top.v(1236): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1236
Warning (10259): Verilog HDL error at top.v(1247): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1247
Warning (10259): Verilog HDL error at top.v(1248): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1248
Warning (10259): Verilog HDL error at top.v(1249): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1249
Warning (10229): Verilog HDL Expression warning at top.v(1276): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1276
Warning (10259): Verilog HDL error at top.v(1280): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1280
Warning (10259): Verilog HDL error at top.v(1281): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1281
Warning (10259): Verilog HDL error at top.v(1292): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1292
Warning (10259): Verilog HDL error at top.v(1296): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1296
Warning (10259): Verilog HDL error at top.v(1297): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1297
Warning (10229): Verilog HDL Expression warning at top.v(1333): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1333
Warning (10259): Verilog HDL error at top.v(1337): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1337
Warning (10259): Verilog HDL error at top.v(1338): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1338
Warning (10259): Verilog HDL error at top.v(1349): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1349
Warning (10259): Verilog HDL error at top.v(1350): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1350
Warning (10259): Verilog HDL error at top.v(1352): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1352
Warning (10229): Verilog HDL Expression warning at top.v(1378): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1378
Warning (10259): Verilog HDL error at top.v(1382): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1382
Warning (10259): Verilog HDL error at top.v(1383): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1383
Warning (10259): Verilog HDL error at top.v(1394): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1394
Warning (10259): Verilog HDL error at top.v(1395): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1395
Warning (10259): Verilog HDL error at top.v(1397): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1397
Warning (10229): Verilog HDL Expression warning at top.v(1423): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1423
Warning (10259): Verilog HDL error at top.v(1427): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1427
Warning (10259): Verilog HDL error at top.v(1428): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1428
Warning (10259): Verilog HDL error at top.v(1440): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1440
Warning (10229): Verilog HDL Expression warning at top.v(1462): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1462
Warning (10259): Verilog HDL error at top.v(1466): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1466
Warning (10259): Verilog HDL error at top.v(1467): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1467
Warning (10259): Verilog HDL error at top.v(1480): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1480
Warning (10229): Verilog HDL Expression warning at top.v(1501): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1501
Warning (10259): Verilog HDL error at top.v(1505): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1505
Warning (10259): Verilog HDL error at top.v(1506): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1506
Warning (10259): Verilog HDL error at top.v(1517): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1517
Warning (10259): Verilog HDL error at top.v(1519): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1519
Warning (10229): Verilog HDL Expression warning at top.v(1540): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1540
Warning (10259): Verilog HDL error at top.v(1544): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1544
Warning (10259): Verilog HDL error at top.v(1545): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1545
Warning (10259): Verilog HDL error at top.v(1556): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1556
Warning (10259): Verilog HDL error at top.v(1557): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1557
Warning (10229): Verilog HDL Expression warning at top.v(1579): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1579
Warning (10259): Verilog HDL error at top.v(1583): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1583
Warning (10259): Verilog HDL error at top.v(1584): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1584
Warning (10259): Verilog HDL error at top.v(1596): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1596
Warning (10259): Verilog HDL error at top.v(1597): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1597
Warning (10259): Verilog HDL error at top.v(1598): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1598
Warning (10229): Verilog HDL Expression warning at top.v(1624): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1624
Warning (10259): Verilog HDL error at top.v(1628): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1628
Warning (10259): Verilog HDL error at top.v(1629): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1629
Warning (10259): Verilog HDL error at top.v(1640): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1640
Warning (10259): Verilog HDL error at top.v(1642): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1642
Warning (10259): Verilog HDL error at top.v(1643): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1643
Warning (10229): Verilog HDL Expression warning at top.v(1669): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1669
Warning (10259): Verilog HDL error at top.v(1673): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1673
Warning (10259): Verilog HDL error at top.v(1674): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1674
Warning (10259): Verilog HDL error at top.v(1685): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1685
Warning (10259): Verilog HDL error at top.v(1686): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1686
Warning (10229): Verilog HDL Expression warning at top.v(1702): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1702
Warning (10259): Verilog HDL error at top.v(1706): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1706
Warning (10259): Verilog HDL error at top.v(1707): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1707
Warning (10259): Verilog HDL error at top.v(1721): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1721
Warning (10229): Verilog HDL Expression warning at top.v(1747): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1747
Warning (10259): Verilog HDL error at top.v(1751): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1751
Warning (10259): Verilog HDL error at top.v(1752): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1752
Warning (10259): Verilog HDL error at top.v(1764): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1764
Warning (10259): Verilog HDL error at top.v(1765): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1765
Warning (10259): Verilog HDL error at top.v(1766): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1766
Warning (10229): Verilog HDL Expression warning at top.v(1798): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1798
Warning (10259): Verilog HDL error at top.v(1802): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1802
Warning (10259): Verilog HDL error at top.v(1803): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1803
Warning (10229): Verilog HDL Expression warning at top.v(1831): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1831
Warning (10259): Verilog HDL error at top.v(1835): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1835
Warning (10259): Verilog HDL error at top.v(1836): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1836
Warning (10259): Verilog HDL error at top.v(1847): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1847
Warning (10259): Verilog HDL error at top.v(1848): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1848
Warning (10229): Verilog HDL Expression warning at top.v(1864): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1864
Warning (10259): Verilog HDL error at top.v(1868): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1868
Warning (10259): Verilog HDL error at top.v(1869): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1869
Warning (10259): Verilog HDL error at top.v(1881): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1881
Warning (10229): Verilog HDL Expression warning at top.v(1897): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1897
Warning (10259): Verilog HDL error at top.v(1901): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1901
Warning (10259): Verilog HDL error at top.v(1902): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1902
Warning (10229): Verilog HDL Expression warning at top.v(1930): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1930
Warning (10259): Verilog HDL error at top.v(1934): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1934
Warning (10259): Verilog HDL error at top.v(1935): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1935
Warning (10259): Verilog HDL error at top.v(1946): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1946
Warning (10259): Verilog HDL error at top.v(1948): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1948
Warning (10229): Verilog HDL Expression warning at top.v(1981): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1981
Warning (10259): Verilog HDL error at top.v(1985): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1985
Warning (10259): Verilog HDL error at top.v(1986): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1986
Warning (10259): Verilog HDL error at top.v(1999): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1999
Warning (10259): Verilog HDL error at top.v(2000): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2000
Warning (10229): Verilog HDL Expression warning at top.v(2026): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2026
Warning (10259): Verilog HDL error at top.v(2030): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2030
Warning (10259): Verilog HDL error at top.v(2031): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2031
Warning (10259): Verilog HDL error at top.v(2042): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2042
Warning (10259): Verilog HDL error at top.v(2045): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2045
Warning (10229): Verilog HDL Expression warning at top.v(2077): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2077
Warning (10259): Verilog HDL error at top.v(2081): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2081
Warning (10259): Verilog HDL error at top.v(2082): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2082
Warning (10259): Verilog HDL error at top.v(2093): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2093
Warning (10259): Verilog HDL error at top.v(2094): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2094
Warning (10259): Verilog HDL error at top.v(2095): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2095
Warning (10229): Verilog HDL Expression warning at top.v(2116): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2116
Warning (10259): Verilog HDL error at top.v(2120): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2120
Warning (10259): Verilog HDL error at top.v(2121): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2121
Warning (10259): Verilog HDL error at top.v(2135): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2135
Warning (10229): Verilog HDL Expression warning at top.v(2161): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2161
Warning (10259): Verilog HDL error at top.v(2165): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2165
Warning (10259): Verilog HDL error at top.v(2166): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2166
Warning (10259): Verilog HDL error at top.v(2177): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2177
Warning (10259): Verilog HDL error at top.v(2180): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2180
Warning (10229): Verilog HDL Expression warning at top.v(2218): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2218
Warning (10259): Verilog HDL error at top.v(2222): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2222
Warning (10259): Verilog HDL error at top.v(2223): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2223
Warning (10229): Verilog HDL Expression warning at top.v(2275): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2275
Warning (10229): Verilog HDL Expression warning at top.v(2276): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2276
Warning (10229): Verilog HDL Expression warning at top.v(2277): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2277
Warning (10229): Verilog HDL Expression warning at top.v(2278): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2278
Warning (10229): Verilog HDL Expression warning at top.v(2279): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2279
Warning (10229): Verilog HDL Expression warning at top.v(2280): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2280
Warning (10229): Verilog HDL Expression warning at top.v(2281): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2281
Warning (10229): Verilog HDL Expression warning at top.v(2282): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2282
Warning (10229): Verilog HDL Expression warning at top.v(2283): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2283
Warning (10229): Verilog HDL Expression warning at top.v(2284): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2284
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(888): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 888
Warning (10230): Verilog HDL assignment warning at top.v(977): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 977
Warning (10230): Verilog HDL assignment warning at top.v(991): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 991
Warning (10230): Verilog HDL assignment warning at top.v(1017): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1017
Warning (10230): Verilog HDL assignment warning at top.v(1036): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1036
Warning (10230): Verilog HDL assignment warning at top.v(1060): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1060
Warning (10230): Verilog HDL assignment warning at top.v(1069): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1069
Warning (10230): Verilog HDL assignment warning at top.v(1093): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1093
Warning (10230): Verilog HDL assignment warning at top.v(1102): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1102
Warning (10230): Verilog HDL assignment warning at top.v(1130): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1130
Warning (10230): Verilog HDL assignment warning at top.v(1159): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1159
Warning (10230): Verilog HDL assignment warning at top.v(1183): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1183
Warning (10230): Verilog HDL assignment warning at top.v(1192): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1192
Warning (10230): Verilog HDL assignment warning at top.v(1216): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1216
Warning (10230): Verilog HDL assignment warning at top.v(1225): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1225
Warning (10230): Verilog HDL assignment warning at top.v(1251): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1251
Warning (10230): Verilog HDL assignment warning at top.v(1270): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1270
Warning (10230): Verilog HDL assignment warning at top.v(1298): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1298
Warning (10230): Verilog HDL assignment warning at top.v(1327): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1327
Warning (10230): Verilog HDL assignment warning at top.v(1350): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1350
Warning (10230): Verilog HDL assignment warning at top.v(1353): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1353
Warning (10230): Verilog HDL assignment warning at top.v(1372): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1372
Warning (10230): Verilog HDL assignment warning at top.v(1398): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1398
Warning (10230): Verilog HDL assignment warning at top.v(1417): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1417
Warning (10230): Verilog HDL assignment warning at top.v(1442): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1442
Warning (10230): Verilog HDL assignment warning at top.v(1456): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1456
Warning (10230): Verilog HDL assignment warning at top.v(1481): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1481
Warning (10230): Verilog HDL assignment warning at top.v(1495): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1495
Warning (10230): Verilog HDL assignment warning at top.v(1520): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1520
Warning (10230): Verilog HDL assignment warning at top.v(1534): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1534
Warning (10230): Verilog HDL assignment warning at top.v(1559): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1559
Warning (10230): Verilog HDL assignment warning at top.v(1573): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1573
Warning (10230): Verilog HDL assignment warning at top.v(1599): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1599
Warning (10230): Verilog HDL assignment warning at top.v(1618): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1618
Warning (10230): Verilog HDL assignment warning at top.v(1644): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1644
Warning (10230): Verilog HDL assignment warning at top.v(1663): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1663
Warning (10230): Verilog HDL assignment warning at top.v(1685): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1685
Warning (10230): Verilog HDL assignment warning at top.v(1687): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1687
Warning (10230): Verilog HDL assignment warning at top.v(1696): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1696
Warning (10230): Verilog HDL assignment warning at top.v(1722): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1722
Warning (10230): Verilog HDL assignment warning at top.v(1741): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1741
Warning (10230): Verilog HDL assignment warning at top.v(1768): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1768
Warning (10230): Verilog HDL assignment warning at top.v(1792): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1792
Warning (10230): Verilog HDL assignment warning at top.v(1816): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1816
Warning (10230): Verilog HDL assignment warning at top.v(1825): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1825
Warning (10230): Verilog HDL assignment warning at top.v(1849): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1849
Warning (10230): Verilog HDL assignment warning at top.v(1858): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1858
Warning (10230): Verilog HDL assignment warning at top.v(1882): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1882
Warning (10230): Verilog HDL assignment warning at top.v(1891): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1891
Warning (10230): Verilog HDL assignment warning at top.v(1915): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1915
Warning (10230): Verilog HDL assignment warning at top.v(1924): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1924
Warning (10230): Verilog HDL assignment warning at top.v(1951): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1951
Warning (10230): Verilog HDL assignment warning at top.v(1975): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1975
Warning (10230): Verilog HDL assignment warning at top.v(2001): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2001
Warning (10230): Verilog HDL assignment warning at top.v(2020): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2020
Warning (10230): Verilog HDL assignment warning at top.v(2047): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2047
Warning (10230): Verilog HDL assignment warning at top.v(2071): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2071
Warning (10230): Verilog HDL assignment warning at top.v(2094): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2094
Warning (10230): Verilog HDL assignment warning at top.v(2096): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2096
Warning (10230): Verilog HDL assignment warning at top.v(2110): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2110
Warning (10230): Verilog HDL assignment warning at top.v(2136): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2136
Warning (10230): Verilog HDL assignment warning at top.v(2155): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2155
Warning (10230): Verilog HDL assignment warning at top.v(2183): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2183
Warning (10230): Verilog HDL assignment warning at top.v(2212): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2212
Warning (10230): Verilog HDL assignment warning at top.v(2303): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 2303
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 1390 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 1218 logic cells
    Info (21062): Implemented 105 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 313 warnings
    Info: Peak virtual memory: 1255 megabytes
    Info: Processing ended: Tue Apr 25 21:58:06 2017
    Info: Elapsed time: 00:01:05
    Info: Total CPU time (on all processors): 00:02:16
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:58:23 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 344 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 400 registers into blocks of type DSP block
    Extra Info (176220): Created 240 register duplicates
Error (184036): Cannot place the following 3 DSP cells -- a legal placement which satisfies all the DSP requirements could not be found
    Info (184037): Node "Mult12~8"
    Info (184037): Node "Mult27~8"
    Info (184037): Node "Mult26~8"
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:25
Error (11802): Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error: Quartus Prime Fitter was unsuccessful. 2 errors, 4 warnings
    Error: Peak virtual memory: 1534 megabytes
    Error: Processing ended: Tue Apr 25 21:59:31 2017
    Error: Elapsed time: 00:01:08
    Error: Total CPU time (on all processors): 00:01:08
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
Traceback (most recent call last):
  File "toplevel/size_test.py", line 78, in <module>
    brd.build(top)
  File "/home/cactus/proj/migen-playground/builder.py", line 8, in build
    plat.build(module) 
  File "/home/cactus/progs/migen/migen/build/altera/platform.py", line 22, in build
    return self.toolchain.build(self, *args, **kwargs)
  File "/home/cactus/progs/migen/migen/build/altera/quartus.py", line 138, in build
    _run_quartus(build_name, toolchain_path)
  File "/home/cactus/progs/migen/migen/build/altera/quartus.py", line 112, in _run_quartus
    raise OSError("Subprocess failed")
OSError: Subprocess failed
