$date
	Fri Oct 23 11:18:22 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module programable_8_bit_microprocessor_tb $end
$var wire 24 ! MW [23:0] $end
$var wire 8 " MICROADDRESS [7:0] $end
$var wire 8 # DATA_OUT [7:0] $end
$var reg 8 $ DATA_IN_A [7:0] $end
$var reg 8 % DATA_IN_B [7:0] $end
$var reg 1 & GO_BAR $end
$var reg 1 ' JAM $end
$var reg 4 ( OPCODE [3:0] $end
$var reg 1 ) RESET $end
$var reg 1 * SYSTEM_CLK $end
$scope module CS $end
$var wire 24 + microword [23:0] $end
$var wire 8 , microaddress [7:0] $end
$var wire 13 - control_bits [23:11] $end
$var reg 3 . ALU_DEST [23:21] $end
$var reg 5 / ALU_FUNC [19:15] $end
$var reg 1 0 A_SOURCE $end
$var reg 4 1 BOP [12:9] $end
$var reg 1 2 B_SOURCE $end
$var reg 1 3 CIN $end
$var reg 1 4 COUNT $end
$var reg 4 5 MICRO_AD_HIGH [7:4] $end
$var reg 4 6 MICRO_AD_LOW [3:0] $end
$upscope $end
$scope module uut $end
$var wire 8 7 DATA_IN_A [7:0] $end
$var wire 8 8 DATA_IN_B [7:0] $end
$var wire 1 9 EIL_BAR $end
$var wire 1 & GO_BAR $end
$var wire 1 ' JAM $end
$var wire 24 : MW [23:0] $end
$var wire 4 ; OPCODE [3:0] $end
$var wire 1 ) RESET $end
$var wire 1 * SYSTEM_CLK $end
$var wire 4 < STATUS_BITS [3:0] $end
$var wire 8 = MICROADDRESS [7:0] $end
$var wire 8 > DATA_OUT [7:0] $end
$var wire 11 ? CONTROL_BITS [23:13] $end
$scope module CONTROL_SECTION $end
$var wire 8 @ BUFFER_IN [7:0] $end
$var wire 1 A COND_OUT $end
$var wire 4 B COUNTER_IN_HIGH_SIG [7:4] $end
$var wire 1 9 EIL_BAR $end
$var wire 1 & GO_BAR $end
$var wire 1 C HIGH $end
$var wire 8 D HIGH8 [7:0] $end
$var wire 1 ' JAM $end
$var wire 1 E LOW $end
$var wire 24 F MW [23:0] $end
$var wire 1 G NOTHING $end
$var wire 4 H OPCODE [3:0] $end
$var wire 1 ) RESET $end
$var wire 1 * SYSTEM_CLK $end
$var wire 4 I STATUS_BITS [3:0] $end
$var wire 1 J MPC_LOAD_BAR $end
$var wire 4 K MICRO_AD_LOW [3:0] $end
$var wire 4 L MICRO_AD_HIGH [7:4] $end
$var wire 8 M MICROADDRESS [7:0] $end
$var wire 1 N COUNT $end
$var wire 11 O CONTROL_BITS [23:13] $end
$var wire 4 P BOP [12:9] $end
$scope module COND_SELECT $end
$var wire 1 Q A $end
$var wire 1 R B $end
$var wire 1 S C $end
$var wire 1 T D0 $end
$var wire 1 E D1 $end
$var wire 1 U D2 $end
$var wire 1 V D3 $end
$var wire 1 & D4 $end
$var wire 1 W D5 $end
$var wire 1 E D6 $end
$var wire 1 E D7 $end
$var wire 1 E EN_BAR $end
$var wire 1 A W $end
$var wire 1 G Y $end
$upscope $end
$scope module COUNTER_8 $end
$var wire 1 N COUNT $end
$var wire 4 X COUNTER_IN_HIGH [7:4] $end
$var wire 4 Y COUNTER_IN_LOW [3:0] $end
$var wire 8 Z COUNTER_OUT [7:0] $end
$var wire 1 ) RESET $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 J MPC_LOAD_BAR $end
$upscope $end
$scope module MUX8 $end
$var wire 8 [ A8 [7:0] $end
$var wire 8 \ B8 [7:0] $end
$var wire 1 E EN_BAR $end
$var wire 1 ' S $end
$var wire 8 ] Y8 [7:0] $end
$scope module MUX0 $end
$var wire 1 ^ A $end
$var wire 1 _ B $end
$var wire 1 E EN_BAR $end
$var wire 1 ' S $end
$var wire 1 ` Y $end
$scope module U1 $end
$var wire 1 ^ A $end
$var wire 1 _ B $end
$var wire 1 E EN $end
$var wire 1 ' S $end
$var reg 1 ` Y $end
$upscope $end
$upscope $end
$scope module MUX1 $end
$var wire 1 a A $end
$var wire 1 b B $end
$var wire 1 E EN_BAR $end
$var wire 1 ' S $end
$var wire 1 c Y $end
$scope module U1 $end
$var wire 1 a A $end
$var wire 1 b B $end
$var wire 1 E EN $end
$var wire 1 ' S $end
$var reg 1 c Y $end
$upscope $end
$upscope $end
$scope module MUX2 $end
$var wire 1 d A $end
$var wire 1 e B $end
$var wire 1 E EN_BAR $end
$var wire 1 ' S $end
$var wire 1 f Y $end
$scope module U1 $end
$var wire 1 d A $end
$var wire 1 e B $end
$var wire 1 E EN $end
$var wire 1 ' S $end
$var reg 1 f Y $end
$upscope $end
$upscope $end
$scope module MUX3 $end
$var wire 1 g A $end
$var wire 1 h B $end
$var wire 1 E EN_BAR $end
$var wire 1 ' S $end
$var wire 1 i Y $end
$scope module U1 $end
$var wire 1 g A $end
$var wire 1 h B $end
$var wire 1 E EN $end
$var wire 1 ' S $end
$var reg 1 i Y $end
$upscope $end
$upscope $end
$scope module MUX4 $end
$var wire 1 j A $end
$var wire 1 k B $end
$var wire 1 E EN_BAR $end
$var wire 1 ' S $end
$var wire 1 l Y $end
$scope module U1 $end
$var wire 1 j A $end
$var wire 1 k B $end
$var wire 1 E EN $end
$var wire 1 ' S $end
$var reg 1 l Y $end
$upscope $end
$upscope $end
$scope module MUX5 $end
$var wire 1 m A $end
$var wire 1 n B $end
$var wire 1 E EN_BAR $end
$var wire 1 ' S $end
$var wire 1 o Y $end
$scope module U1 $end
$var wire 1 m A $end
$var wire 1 n B $end
$var wire 1 E EN $end
$var wire 1 ' S $end
$var reg 1 o Y $end
$upscope $end
$upscope $end
$scope module MUX6 $end
$var wire 1 p A $end
$var wire 1 q B $end
$var wire 1 E EN_BAR $end
$var wire 1 ' S $end
$var wire 1 r Y $end
$scope module U1 $end
$var wire 1 p A $end
$var wire 1 q B $end
$var wire 1 E EN $end
$var wire 1 ' S $end
$var reg 1 r Y $end
$upscope $end
$upscope $end
$scope module MUX7 $end
$var wire 1 s A $end
$var wire 1 t B $end
$var wire 1 E EN_BAR $end
$var wire 1 ' S $end
$var wire 1 u Y $end
$scope module U1 $end
$var wire 1 s A $end
$var wire 1 t B $end
$var wire 1 E EN $end
$var wire 1 ' S $end
$var reg 1 u Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module OPCODEDEC0 $end
$var wire 1 9 EIL_BAR $end
$var wire 1 v LOW $end
$var wire 4 w MW_AD_HIGH [7:4] $end
$var wire 4 x MW_BOP [12:9] $end
$var wire 4 y OPCODE [3:0] $end
$var wire 4 z TO_COUNTER [7:4] $end
$var wire 1 { W1 $end
$scope module U1 $end
$var wire 4 | A4 [3:0] $end
$var wire 4 } B4 [3:0] $end
$var wire 1 v EN_BAR $end
$var wire 4 ~ Y4 [3:0] $end
$var wire 1 { S $end
$scope module MUX0 $end
$var wire 1 !" A $end
$var wire 1 "" B $end
$var wire 1 v EN_BAR $end
$var wire 1 #" Y $end
$var wire 1 { S $end
$scope module U1 $end
$var wire 1 !" A $end
$var wire 1 "" B $end
$var wire 1 v EN $end
$var wire 1 { S $end
$var reg 1 #" Y $end
$upscope $end
$upscope $end
$scope module MUX1 $end
$var wire 1 $" A $end
$var wire 1 %" B $end
$var wire 1 v EN_BAR $end
$var wire 1 &" Y $end
$var wire 1 { S $end
$scope module U1 $end
$var wire 1 $" A $end
$var wire 1 %" B $end
$var wire 1 v EN $end
$var wire 1 { S $end
$var reg 1 &" Y $end
$upscope $end
$upscope $end
$scope module MUX2 $end
$var wire 1 '" A $end
$var wire 1 (" B $end
$var wire 1 v EN_BAR $end
$var wire 1 )" Y $end
$var wire 1 { S $end
$scope module U1 $end
$var wire 1 '" A $end
$var wire 1 (" B $end
$var wire 1 v EN $end
$var wire 1 { S $end
$var reg 1 )" Y $end
$upscope $end
$upscope $end
$scope module MUX3 $end
$var wire 1 *" A $end
$var wire 1 +" B $end
$var wire 1 v EN_BAR $end
$var wire 1 ," Y $end
$var wire 1 { S $end
$scope module U1 $end
$var wire 1 *" A $end
$var wire 1 +" B $end
$var wire 1 v EN $end
$var wire 1 { S $end
$var reg 1 ," Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module U2 $end
$var wire 1 -" A $end
$var wire 1 ." B $end
$var wire 1 /" C $end
$var wire 1 0" D $end
$var reg 1 { Y $end
$upscope $end
$upscope $end
$scope module XOR_2 $end
$var wire 1 1" A $end
$var wire 1 A B $end
$var wire 1 J Y $end
$upscope $end
$upscope $end
$scope module PROCESSOR_SECTION $end
$var wire 8 2" ALU_OUT [7:0] $end
$var wire 11 3" CONTROL_BITS [23:13] $end
$var wire 8 4" DATA_IN_A [7:0] $end
$var wire 8 5" DATA_IN_B [7:0] $end
$var wire 8 6" DATA_OUT [7:0] $end
$var wire 8 7" DATA_OUT_A [7:0] $end
$var wire 8 8" DATA_OUT_B [7:0] $end
$var wire 8 9" DATA_OUT_TA [7:0] $end
$var wire 8 :" DATA_OUT_TB [7:0] $end
$var wire 1 9 EIL_BAR $end
$var wire 8 ;" IN_ZP [7:0] $end
$var wire 1 <" LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 4 =" STATUS_BITS [3:0] $end
$var wire 1 >" CIN $end
$var wire 1 ?" B_SOURCE $end
$var wire 1 @" A_SOURCE $end
$var wire 8 A" ALU_IN_B [7:0] $end
$var wire 8 B" ALU_IN_A [7:0] $end
$var wire 5 C" ALU_FUNC [19:15] $end
$var wire 3 D" ALU_DEST [23:21] $end
$scope module ALU1 $end
$var wire 5 E" ALU_FUNC [19:15] $end
$var wire 1 F" C4 $end
$var wire 1 G" C8 $end
$var wire 1 >" CIN $end
$var wire 8 H" OUT8 [7:0] $end
$var wire 1 I" Z $end
$var wire 8 J" IN_B [7:0] $end
$var wire 8 K" IN_A [7:0] $end
$upscope $end
$scope module F_REGISTER $end
$var wire 8 L" DATA_IN [7:0] $end
$var wire 8 M" DATA_OUT [7:0] $end
$var wire 1 N" ENABLE_CLK $end
$var wire 1 * SYSTEM_CLK $end
$upscope $end
$scope module MUX_A $end
$var wire 8 O" A8 [7:0] $end
$var wire 8 P" B8 [7:0] $end
$var wire 1 <" EN_BAR $end
$var wire 1 @" S $end
$var wire 8 Q" Y8 [7:0] $end
$scope module MUX0 $end
$var wire 1 R" A $end
$var wire 1 S" B $end
$var wire 1 <" EN_BAR $end
$var wire 1 @" S $end
$var wire 1 T" Y $end
$scope module U1 $end
$var wire 1 R" A $end
$var wire 1 S" B $end
$var wire 1 <" EN $end
$var wire 1 @" S $end
$var reg 1 T" Y $end
$upscope $end
$upscope $end
$scope module MUX1 $end
$var wire 1 U" A $end
$var wire 1 V" B $end
$var wire 1 <" EN_BAR $end
$var wire 1 @" S $end
$var wire 1 W" Y $end
$scope module U1 $end
$var wire 1 U" A $end
$var wire 1 V" B $end
$var wire 1 <" EN $end
$var wire 1 @" S $end
$var reg 1 W" Y $end
$upscope $end
$upscope $end
$scope module MUX2 $end
$var wire 1 X" A $end
$var wire 1 Y" B $end
$var wire 1 <" EN_BAR $end
$var wire 1 @" S $end
$var wire 1 Z" Y $end
$scope module U1 $end
$var wire 1 X" A $end
$var wire 1 Y" B $end
$var wire 1 <" EN $end
$var wire 1 @" S $end
$var reg 1 Z" Y $end
$upscope $end
$upscope $end
$scope module MUX3 $end
$var wire 1 [" A $end
$var wire 1 \" B $end
$var wire 1 <" EN_BAR $end
$var wire 1 @" S $end
$var wire 1 ]" Y $end
$scope module U1 $end
$var wire 1 [" A $end
$var wire 1 \" B $end
$var wire 1 <" EN $end
$var wire 1 @" S $end
$var reg 1 ]" Y $end
$upscope $end
$upscope $end
$scope module MUX4 $end
$var wire 1 ^" A $end
$var wire 1 _" B $end
$var wire 1 <" EN_BAR $end
$var wire 1 @" S $end
$var wire 1 `" Y $end
$scope module U1 $end
$var wire 1 ^" A $end
$var wire 1 _" B $end
$var wire 1 <" EN $end
$var wire 1 @" S $end
$var reg 1 `" Y $end
$upscope $end
$upscope $end
$scope module MUX5 $end
$var wire 1 a" A $end
$var wire 1 b" B $end
$var wire 1 <" EN_BAR $end
$var wire 1 @" S $end
$var wire 1 c" Y $end
$scope module U1 $end
$var wire 1 a" A $end
$var wire 1 b" B $end
$var wire 1 <" EN $end
$var wire 1 @" S $end
$var reg 1 c" Y $end
$upscope $end
$upscope $end
$scope module MUX6 $end
$var wire 1 d" A $end
$var wire 1 e" B $end
$var wire 1 <" EN_BAR $end
$var wire 1 @" S $end
$var wire 1 f" Y $end
$scope module U1 $end
$var wire 1 d" A $end
$var wire 1 e" B $end
$var wire 1 <" EN $end
$var wire 1 @" S $end
$var reg 1 f" Y $end
$upscope $end
$upscope $end
$scope module MUX7 $end
$var wire 1 g" A $end
$var wire 1 h" B $end
$var wire 1 <" EN_BAR $end
$var wire 1 @" S $end
$var wire 1 i" Y $end
$scope module U1 $end
$var wire 1 g" A $end
$var wire 1 h" B $end
$var wire 1 <" EN $end
$var wire 1 @" S $end
$var reg 1 i" Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module MUX_B $end
$var wire 8 j" A8 [7:0] $end
$var wire 8 k" B8 [7:0] $end
$var wire 1 <" EN_BAR $end
$var wire 1 ?" S $end
$var wire 8 l" Y8 [7:0] $end
$scope module MUX0 $end
$var wire 1 m" A $end
$var wire 1 n" B $end
$var wire 1 <" EN_BAR $end
$var wire 1 ?" S $end
$var wire 1 o" Y $end
$scope module U1 $end
$var wire 1 m" A $end
$var wire 1 n" B $end
$var wire 1 <" EN $end
$var wire 1 ?" S $end
$var reg 1 o" Y $end
$upscope $end
$upscope $end
$scope module MUX1 $end
$var wire 1 p" A $end
$var wire 1 q" B $end
$var wire 1 <" EN_BAR $end
$var wire 1 ?" S $end
$var wire 1 r" Y $end
$scope module U1 $end
$var wire 1 p" A $end
$var wire 1 q" B $end
$var wire 1 <" EN $end
$var wire 1 ?" S $end
$var reg 1 r" Y $end
$upscope $end
$upscope $end
$scope module MUX2 $end
$var wire 1 s" A $end
$var wire 1 t" B $end
$var wire 1 <" EN_BAR $end
$var wire 1 ?" S $end
$var wire 1 u" Y $end
$scope module U1 $end
$var wire 1 s" A $end
$var wire 1 t" B $end
$var wire 1 <" EN $end
$var wire 1 ?" S $end
$var reg 1 u" Y $end
$upscope $end
$upscope $end
$scope module MUX3 $end
$var wire 1 v" A $end
$var wire 1 w" B $end
$var wire 1 <" EN_BAR $end
$var wire 1 ?" S $end
$var wire 1 x" Y $end
$scope module U1 $end
$var wire 1 v" A $end
$var wire 1 w" B $end
$var wire 1 <" EN $end
$var wire 1 ?" S $end
$var reg 1 x" Y $end
$upscope $end
$upscope $end
$scope module MUX4 $end
$var wire 1 y" A $end
$var wire 1 z" B $end
$var wire 1 <" EN_BAR $end
$var wire 1 ?" S $end
$var wire 1 {" Y $end
$scope module U1 $end
$var wire 1 y" A $end
$var wire 1 z" B $end
$var wire 1 <" EN $end
$var wire 1 ?" S $end
$var reg 1 {" Y $end
$upscope $end
$upscope $end
$scope module MUX5 $end
$var wire 1 |" A $end
$var wire 1 }" B $end
$var wire 1 <" EN_BAR $end
$var wire 1 ?" S $end
$var wire 1 ~" Y $end
$scope module U1 $end
$var wire 1 |" A $end
$var wire 1 }" B $end
$var wire 1 <" EN $end
$var wire 1 ?" S $end
$var reg 1 ~" Y $end
$upscope $end
$upscope $end
$scope module MUX6 $end
$var wire 1 !# A $end
$var wire 1 "# B $end
$var wire 1 <" EN_BAR $end
$var wire 1 ?" S $end
$var wire 1 ## Y $end
$scope module U1 $end
$var wire 1 !# A $end
$var wire 1 "# B $end
$var wire 1 <" EN $end
$var wire 1 ?" S $end
$var reg 1 ## Y $end
$upscope $end
$upscope $end
$scope module MUX7 $end
$var wire 1 $# A $end
$var wire 1 %# B $end
$var wire 1 <" EN_BAR $end
$var wire 1 ?" S $end
$var wire 1 &# Y $end
$scope module U1 $end
$var wire 1 $# A $end
$var wire 1 %# B $end
$var wire 1 <" EN $end
$var wire 1 ?" S $end
$var reg 1 &# Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module REGISTERA $end
$var wire 8 '# DATA_IN [7:0] $end
$var wire 8 (# DATA_OUT [7:0] $end
$var wire 1 9 ENABLE_CLK $end
$var wire 1 * SYSTEM_CLK $end
$upscope $end
$scope module REGISTERB $end
$var wire 8 )# DATA_IN [7:0] $end
$var wire 8 *# DATA_OUT [7:0] $end
$var wire 1 9 ENABLE_CLK $end
$var wire 1 * SYSTEM_CLK $end
$upscope $end
$scope module TEMP_REGISTER_A $end
$var wire 8 +# DATA_IN [7:0] $end
$var wire 8 ,# DATA_OUT [7:0] $end
$var wire 1 -# ENABLE_CLK $end
$var wire 1 * SYSTEM_CLK $end
$upscope $end
$scope module TEMP_REGISTER_B $end
$var wire 8 .# DATA_IN [7:0] $end
$var wire 8 /# DATA_OUT [7:0] $end
$var wire 1 0# ENABLE_CLK $end
$var wire 1 * SYSTEM_CLK $end
$upscope $end
$scope module ZP_BIT1 $end
$var wire 8 1# F8 [7:0] $end
$var wire 1 2# ZP_BAR $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
12#
b11110000 1#
10#
b11110000 /#
b11110000 .#
1-#
b11110000 ,#
b11110000 +#
b11110000 *#
b0 )#
b11110000 (#
b0 '#
1&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
1|"
1{"
1z"
1y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
b11110000 l"
b11110000 k"
b11110000 j"
1i"
1h"
1g"
1f"
1e"
1d"
1c"
1b"
1a"
1`"
1_"
1^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
b11110000 Q"
b11110000 P"
b11110000 O"
1N"
b11110000 M"
b11110000 L"
b11110000 K"
b11110000 J"
1I"
b11110000 H"
1G"
1F"
b11111 E"
b111 D"
b11111 C"
b11110000 B"
b11110000 A"
1@"
1?"
1>"
b1111 ="
0<"
b11110000 ;"
b11110000 :"
b11110000 9"
b11110000 8"
b11110000 7"
b11110000 6"
b0 5"
b0 4"
b11111111111 3"
b11110000 2"
11"
10"
1/"
1."
1-"
0,"
1+"
0*"
0)"
1("
0'"
0&"
1%"
0$"
0#"
1""
0!"
b0xx ~
b1111 }
b0 |
0{
b0xx z
b0 y
b1111 x
b1111 w
0v
1u
1t
1s
1r
1q
1p
1o
1n
1m
1l
1k
1j
0i
1h
0g
0f
1e
0d
0c
1b
0a
0`
1_
0^
b11110000 ]
b11111111 \
b11110000 [
b11110000 Z
b111 Y
b0xx X
1W
1V
1U
1T
1S
1R
1Q
b1111 P
b11111111111 O
1N
b11110000 M
b1111 L
b111 K
0J
b1111 I
b0 H
1G
b111111111111111111110111 F
0E
b11111111 D
1C
b0xx B
1A
b11110000 @
b11111111111 ?
b11110000 >
b11110000 =
b1111 <
b0 ;
b111111111111111111110111 :
19
b0 8
b0 7
b111 6
b1111 5
14
13
12
b1111 1
10
b11111 /
b111 .
b11111111111 -
b11110000 ,
b111111111111111111110111 +
0*
0)
b0 (
0'
0&
b0 %
b0 $
b11110000 #
b11110000 "
b111111111111111111110111 !
$end
#10
1*
#15
1)
#20
0*
#30
1*
#35
0)
#40
0*
#50
1*
#60
0*
#70
1*
#75
b0x1 B
b0x1 X
b0x1 z
b0x1 ~
1#"
1!"
1&
b11 %
b11 8
b11 5"
b11 )#
b100 $
b100 7
b100 4"
b100 '#
b1 (
b1 ;
b1 H
b1 y
b1 |
#80
0*
#90
1*
#95
0&
#100
0*
#110
1*
#120
0*
#130
1*
#140
0*
#150
1*
#160
0*
#170
1*
#180
0*
#190
1*
#195
0#"
b1x B
b1x X
b1x z
b1x ~
1&"
0!"
1$"
1&
b10 %
b10 8
b10 5"
b10 )#
b111 $
b111 7
b111 4"
b111 '#
b10 (
b10 ;
b10 H
b10 y
b10 |
#200
0*
#210
1*
#215
0&
#220
0*
#230
1*
#240
0*
#250
1*
#260
0*
#270
1*
#280
0*
#290
1*
#300
0*
#310
1*
#320
0*
#330
1*
#335
