{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770673116219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770673116220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 16:38:36 2026 " "Processing started: Mon Feb 09 16:38:36 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770673116220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1770673116220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1770673116220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1770673116502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1770673116502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770673121441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770673121441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tutorial_tb " "Found entity 1: tutorial_tb" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770673121443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770673121443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770673121445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770673121445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770673121447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770673121447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "bus.v" "" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770673121449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770673121449 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1770673121462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:RA " "Elaborating entity \"register\" for hierarchy \"register:RA\"" {  } { { "datapath.v" "RA" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1770673121463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add " "Elaborating entity \"adder\" for hierarchy \"adder:add\"" {  } { { "datapath.v" "add" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1770673121465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus\"" {  } { { "datapath.v" "bus" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1770673121466 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q bus.v(17) " "Verilog HDL Always Construct warning at bus.v(17): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "bus.v" "" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/bus.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1770673121466 "|datapath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] bus.v(19) " "Inferred latch for \"q\[0\]\" at bus.v(19)" {  } { { "bus.v" "" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/bus.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770673121467 "|datapath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] bus.v(19) " "Inferred latch for \"q\[1\]\" at bus.v(19)" {  } { { "bus.v" "" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/bus.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770673121467 "|datapath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] bus.v(19) " "Inferred latch for \"q\[2\]\" at bus.v(19)" {  } { { "bus.v" "" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/bus.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770673121467 "|datapath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] bus.v(19) " "Inferred latch for \"q\[3\]\" at bus.v(19)" {  } { { "bus.v" "" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/bus.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770673121467 "|datapath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] bus.v(19) " "Inferred latch for \"q\[4\]\" at bus.v(19)" {  } { { "bus.v" "" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/bus.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770673121467 "|datapath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] bus.v(19) " "Inferred latch for \"q\[5\]\" at bus.v(19)" {  } { { "bus.v" "" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/bus.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770673121467 "|datapath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] bus.v(19) " "Inferred latch for \"q\[6\]\" at bus.v(19)" {  } { { "bus.v" "" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/bus.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770673121467 "|datapath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] bus.v(19) " "Inferred latch for \"q\[7\]\" at bus.v(19)" {  } { { "bus.v" "" { Text "C:/intelFPGA/18.1/elec374/CPU_Base/bus.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1770673121467 "|datapath|Bus:bus"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770673121506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 16:38:41 2026 " "Processing ended: Mon Feb 09 16:38:41 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770673121506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770673121506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770673121506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1770673121506 ""}
