## Intro
work in progress, do not attempt to use this for anything useful

## Requirements

- Icarus Verilog (`iverilog`)
- Yosys for synthesis
- openFPGA