$date
	Sun Apr 23 14:52:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_tb $end
$var wire 1 ! out $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ sel $end
$scope module dut $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ sel $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
1"
0!
$end
#100000
1!
1#
0"
#200000
0!
0$
#300000
1!
1"
#400000
0!
1$
0#
0"
#500000
