
Test_BH1750.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082a8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08008448  08008448  00018448  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008844  08008844  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008844  08008844  00018844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800884c  0800884c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800884c  0800884c  0001884c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008850  08008850  00018850  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008854  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000198  200001dc  08008a30  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000374  08008a30  00020374  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c7b2  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ce7  00000000  00000000  0002c9be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a88  00000000  00000000  0002e6a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009e8  00000000  00000000  0002f130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016855  00000000  00000000  0002fb18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d550  00000000  00000000  0004636d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088df3  00000000  00000000  000538bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dc6b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b6c  00000000  00000000  000dc700  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008430 	.word	0x08008430

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08008430 	.word	0x08008430

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <BH1750_Init>:

//
//	Initialization.
//
BH1750_STATUS BH1750_Init(I2C_HandleTypeDef *hi2c)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
	bh1750_i2c = hi2c;
 8000ec4:	4a0a      	ldr	r2, [pc, #40]	; (8000ef0 <BH1750_Init+0x34>)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	6013      	str	r3, [r2, #0]
	if(BH1750_OK == BH1750_Reset())
 8000eca:	f000 f813 	bl	8000ef4 <BH1750_Reset>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d107      	bne.n	8000ee4 <BH1750_Init+0x28>
	{
		if(BH1750_OK == BH1750_SetMtreg(BH1750_DEFAULT_MTREG)) // Set default value;
 8000ed4:	2045      	movs	r0, #69	; 0x45
 8000ed6:	f000 f859 	bl	8000f8c <BH1750_SetMtreg>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d101      	bne.n	8000ee4 <BH1750_Init+0x28>
			return BH1750_OK;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	e000      	b.n	8000ee6 <BH1750_Init+0x2a>
	}
	return BH1750_ERROR;
 8000ee4:	2301      	movs	r3, #1
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	200001f8 	.word	0x200001f8

08000ef4 <BH1750_Reset>:

//
//	Reset all registers to default value.
//
BH1750_STATUS BH1750_Reset(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af02      	add	r7, sp, #8
	uint8_t tmp = 0x07;
 8000efa:	2307      	movs	r3, #7
 8000efc:	71fb      	strb	r3, [r7, #7]
	if(HAL_OK == HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp, 1, 10))
 8000efe:	4b09      	ldr	r3, [pc, #36]	; (8000f24 <BH1750_Reset+0x30>)
 8000f00:	6818      	ldr	r0, [r3, #0]
 8000f02:	1dfa      	adds	r2, r7, #7
 8000f04:	230a      	movs	r3, #10
 8000f06:	9300      	str	r3, [sp, #0]
 8000f08:	2301      	movs	r3, #1
 8000f0a:	2146      	movs	r1, #70	; 0x46
 8000f0c:	f001 fce0 	bl	80028d0 <HAL_I2C_Master_Transmit>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d101      	bne.n	8000f1a <BH1750_Reset+0x26>
	//if(HAL_OK == HAL_I2C_Master_Transmit_DMA(bh1750_i2c, BH1750_ADDRESS, &tmp, 1))
		return BH1750_OK;
 8000f16:	2300      	movs	r3, #0
 8000f18:	e000      	b.n	8000f1c <BH1750_Reset+0x28>

	return BH1750_ERROR;
 8000f1a:	2301      	movs	r3, #1
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	200001f8 	.word	0x200001f8

08000f28 <BH1750_SetMode>:

//
//	Set the mode of converting. Look into bh1750_mode enum.
//
BH1750_STATUS BH1750_SetMode(BH1750_MODE Mode)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af02      	add	r7, sp, #8
 8000f2e:	4603      	mov	r3, r0
 8000f30:	71fb      	strb	r3, [r7, #7]
	if(!((Mode >> 4) || (Mode >> 5))) return BH1750_ERROR;
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	091b      	lsrs	r3, r3, #4
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d106      	bne.n	8000f4a <BH1750_SetMode+0x22>
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	095b      	lsrs	r3, r3, #5
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d101      	bne.n	8000f4a <BH1750_SetMode+0x22>
 8000f46:	2301      	movs	r3, #1
 8000f48:	e018      	b.n	8000f7c <BH1750_SetMode+0x54>
	if((Mode & 0x0F) > 3) return BH1750_ERROR;
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	f003 030c 	and.w	r3, r3, #12
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <BH1750_SetMode+0x30>
 8000f54:	2301      	movs	r3, #1
 8000f56:	e011      	b.n	8000f7c <BH1750_SetMode+0x54>

	Bh1750_Mode = Mode;
 8000f58:	79fa      	ldrb	r2, [r7, #7]
 8000f5a:	4b0a      	ldr	r3, [pc, #40]	; (8000f84 <BH1750_SetMode+0x5c>)
 8000f5c:	701a      	strb	r2, [r3, #0]
	if(HAL_OK == HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &Mode, 1, 10))
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	; (8000f88 <BH1750_SetMode+0x60>)
 8000f60:	6818      	ldr	r0, [r3, #0]
 8000f62:	1dfa      	adds	r2, r7, #7
 8000f64:	230a      	movs	r3, #10
 8000f66:	9300      	str	r3, [sp, #0]
 8000f68:	2301      	movs	r3, #1
 8000f6a:	2146      	movs	r1, #70	; 0x46
 8000f6c:	f001 fcb0 	bl	80028d0 <HAL_I2C_Master_Transmit>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d101      	bne.n	8000f7a <BH1750_SetMode+0x52>
		return BH1750_OK;
 8000f76:	2300      	movs	r3, #0
 8000f78:	e000      	b.n	8000f7c <BH1750_SetMode+0x54>

	return BH1750_ERROR;
 8000f7a:	2301      	movs	r3, #1
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	200001fc 	.word	0x200001fc
 8000f88:	200001f8 	.word	0x200001f8

08000f8c <BH1750_SetMtreg>:

//
//	Set the Measurement Time register. It allows to increase or decrease the sensitivity.
//
BH1750_STATUS BH1750_SetMtreg(uint8_t Mtreg)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af02      	add	r7, sp, #8
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef retCode;
	if (Mtreg < 31 || Mtreg > 254) {
 8000f96:	79fb      	ldrb	r3, [r7, #7]
 8000f98:	2b1e      	cmp	r3, #30
 8000f9a:	d902      	bls.n	8000fa2 <BH1750_SetMtreg+0x16>
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	2bff      	cmp	r3, #255	; 0xff
 8000fa0:	d101      	bne.n	8000fa6 <BH1750_SetMtreg+0x1a>
		return BH1750_ERROR;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e037      	b.n	8001016 <BH1750_SetMtreg+0x8a>
	}

	Bh1750_Mtreg = Mtreg;
 8000fa6:	4a1e      	ldr	r2, [pc, #120]	; (8001020 <BH1750_SetMtreg+0x94>)
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	7013      	strb	r3, [r2, #0]

	uint8_t tmp[2];

	tmp[0] = (0x40 | (Mtreg >> 5));
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	095b      	lsrs	r3, r3, #5
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	733b      	strb	r3, [r7, #12]
	tmp[1] = (0x60 | (Mtreg & 0x1F));
 8000fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fbe:	f003 031f 	and.w	r3, r3, #31
 8000fc2:	b25b      	sxtb	r3, r3
 8000fc4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000fc8:	b25b      	sxtb	r3, r3
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	737b      	strb	r3, [r7, #13]

	retCode = HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp[0], 1, 10);
 8000fce:	4b15      	ldr	r3, [pc, #84]	; (8001024 <BH1750_SetMtreg+0x98>)
 8000fd0:	6818      	ldr	r0, [r3, #0]
 8000fd2:	f107 020c 	add.w	r2, r7, #12
 8000fd6:	230a      	movs	r3, #10
 8000fd8:	9300      	str	r3, [sp, #0]
 8000fda:	2301      	movs	r3, #1
 8000fdc:	2146      	movs	r1, #70	; 0x46
 8000fde:	f001 fc77 	bl	80028d0 <HAL_I2C_Master_Transmit>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	73fb      	strb	r3, [r7, #15]
	if (HAL_OK != retCode) {
 8000fe6:	7bfb      	ldrb	r3, [r7, #15]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <BH1750_SetMtreg+0x64>
		return BH1750_ERROR;
 8000fec:	2301      	movs	r3, #1
 8000fee:	e012      	b.n	8001016 <BH1750_SetMtreg+0x8a>
	}

	retCode = HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp[1], 1, 10);
 8000ff0:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <BH1750_SetMtreg+0x98>)
 8000ff2:	6818      	ldr	r0, [r3, #0]
 8000ff4:	f107 030c 	add.w	r3, r7, #12
 8000ff8:	1c5a      	adds	r2, r3, #1
 8000ffa:	230a      	movs	r3, #10
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	2301      	movs	r3, #1
 8001000:	2146      	movs	r1, #70	; 0x46
 8001002:	f001 fc65 	bl	80028d0 <HAL_I2C_Master_Transmit>
 8001006:	4603      	mov	r3, r0
 8001008:	73fb      	strb	r3, [r7, #15]
	if (HAL_OK == retCode) {
 800100a:	7bfb      	ldrb	r3, [r7, #15]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d101      	bne.n	8001014 <BH1750_SetMtreg+0x88>
		return BH1750_OK;
 8001010:	2300      	movs	r3, #0
 8001012:	e000      	b.n	8001016 <BH1750_SetMtreg+0x8a>
	}

	return BH1750_ERROR;
 8001014:	2301      	movs	r3, #1
}
 8001016:	4618      	mov	r0, r3
 8001018:	3710      	adds	r7, #16
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	200001fd 	.word	0x200001fd
 8001024:	200001f8 	.word	0x200001f8

08001028 <BH1750_ReadLight>:

//
//	Read the converted value and calculate the result.
//
BH1750_STATUS BH1750_ReadLight(float *Result)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
	float result;
	uint8_t tmp[2];

	//if(HAL_OK == HAL_I2C_Master_Receive(bh1750_i2c, BH1750_ADDRESS, tmp, 2, 10))
	if(HAL_OK == HAL_I2C_Master_Receive_DMA(bh1750_i2c, BH1750_ADDRESS, tmp, 2))
 8001030:	4b24      	ldr	r3, [pc, #144]	; (80010c4 <BH1750_ReadLight+0x9c>)
 8001032:	6818      	ldr	r0, [r3, #0]
 8001034:	f107 0208 	add.w	r2, r7, #8
 8001038:	2302      	movs	r3, #2
 800103a:	2146      	movs	r1, #70	; 0x46
 800103c:	f001 fd46 	bl	8002acc <HAL_I2C_Master_Receive_DMA>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d138      	bne.n	80010b8 <BH1750_ReadLight+0x90>
	{
		result = (tmp[0] << 8) | (tmp[1]);
 8001046:	7a3b      	ldrb	r3, [r7, #8]
 8001048:	021b      	lsls	r3, r3, #8
 800104a:	7a7a      	ldrb	r2, [r7, #9]
 800104c:	4313      	orrs	r3, r2
 800104e:	ee07 3a90 	vmov	s15, r3
 8001052:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001056:	edc7 7a03 	vstr	s15, [r7, #12]

		if(Bh1750_Mtreg != BH1750_DEFAULT_MTREG)
 800105a:	4b1b      	ldr	r3, [pc, #108]	; (80010c8 <BH1750_ReadLight+0xa0>)
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	2b45      	cmp	r3, #69	; 0x45
 8001060:	d00f      	beq.n	8001082 <BH1750_ReadLight+0x5a>
		{
			result *= (float)((uint8_t)BH1750_DEFAULT_MTREG/(float)Bh1750_Mtreg);
 8001062:	4b19      	ldr	r3, [pc, #100]	; (80010c8 <BH1750_ReadLight+0xa0>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	ee07 3a90 	vmov	s15, r3
 800106a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800106e:	eddf 6a17 	vldr	s13, [pc, #92]	; 80010cc <BH1750_ReadLight+0xa4>
 8001072:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001076:	ed97 7a03 	vldr	s14, [r7, #12]
 800107a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800107e:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		if(Bh1750_Mode == ONETIME_HIGH_RES_MODE_2 || Bh1750_Mode == CONTINUOUS_HIGH_RES_MODE_2)
 8001082:	4b13      	ldr	r3, [pc, #76]	; (80010d0 <BH1750_ReadLight+0xa8>)
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	2b21      	cmp	r3, #33	; 0x21
 8001088:	d003      	beq.n	8001092 <BH1750_ReadLight+0x6a>
 800108a:	4b11      	ldr	r3, [pc, #68]	; (80010d0 <BH1750_ReadLight+0xa8>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	2b11      	cmp	r3, #17
 8001090:	d107      	bne.n	80010a2 <BH1750_ReadLight+0x7a>
		{
			result /= 2.0;
 8001092:	ed97 7a03 	vldr	s14, [r7, #12]
 8001096:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800109a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800109e:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		*Result = result / (float)BH1750_CONVERSION_FACTOR;
 80010a2:	ed97 7a03 	vldr	s14, [r7, #12]
 80010a6:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80010d4 <BH1750_ReadLight+0xac>
 80010aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	edc3 7a00 	vstr	s15, [r3]
		return BH1750_OK;
 80010b4:	2300      	movs	r3, #0
 80010b6:	e000      	b.n	80010ba <BH1750_ReadLight+0x92>
	}
	return BH1750_ERROR;
 80010b8:	2301      	movs	r3, #1
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3710      	adds	r7, #16
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	200001f8 	.word	0x200001f8
 80010c8:	200001fd 	.word	0x200001fd
 80010cc:	428a0000 	.word	0x428a0000
 80010d0:	200001fc 	.word	0x200001fc
 80010d4:	3f99999a 	.word	0x3f99999a

080010d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010dc:	f000 fbe6 	bl	80018ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010e0:	f000 f816 	bl	8001110 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010e4:	f000 f8fe 	bl	80012e4 <MX_GPIO_Init>
  MX_DMA_Init();
 80010e8:	f000 f8d4 	bl	8001294 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80010ec:	f000 f8a8 	bl	8001240 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80010f0:	f000 f878 	bl	80011e4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  BH1750_Init(&hi2c1); //Usa funciones bloqueantes pero va en la inicializacion
 80010f4:	4804      	ldr	r0, [pc, #16]	; (8001108 <main+0x30>)
 80010f6:	f7ff fee1 	bl	8000ebc <BH1750_Init>
  BH1750_SetMode(CONTINUOUS_HIGH_RES_MODE); //Usa funciones bloqueantes pero va en la inicializacion
 80010fa:	2010      	movs	r0, #16
 80010fc:	f7ff ff14 	bl	8000f28 <BH1750_SetMode>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //HAL_I2C_Master_Receive_DMA(&hi2c1, BH1750_ADDRESS, test, 2);
	  BH1750_ReadLight(&LuzDetectada);
 8001100:	4802      	ldr	r0, [pc, #8]	; (800110c <main+0x34>)
 8001102:	f7ff ff91 	bl	8001028 <BH1750_ReadLight>
 8001106:	e7fb      	b.n	8001100 <main+0x28>
 8001108:	20000200 	.word	0x20000200
 800110c:	20000358 	.word	0x20000358

08001110 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b094      	sub	sp, #80	; 0x50
 8001114:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001116:	f107 0320 	add.w	r3, r7, #32
 800111a:	2230      	movs	r2, #48	; 0x30
 800111c:	2100      	movs	r1, #0
 800111e:	4618      	mov	r0, r3
 8001120:	f004 fc68 	bl	80059f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001124:	f107 030c 	add.w	r3, r7, #12
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	605a      	str	r2, [r3, #4]
 800112e:	609a      	str	r2, [r3, #8]
 8001130:	60da      	str	r2, [r3, #12]
 8001132:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001134:	2300      	movs	r3, #0
 8001136:	60bb      	str	r3, [r7, #8]
 8001138:	4b28      	ldr	r3, [pc, #160]	; (80011dc <SystemClock_Config+0xcc>)
 800113a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113c:	4a27      	ldr	r2, [pc, #156]	; (80011dc <SystemClock_Config+0xcc>)
 800113e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001142:	6413      	str	r3, [r2, #64]	; 0x40
 8001144:	4b25      	ldr	r3, [pc, #148]	; (80011dc <SystemClock_Config+0xcc>)
 8001146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001148:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800114c:	60bb      	str	r3, [r7, #8]
 800114e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001150:	2300      	movs	r3, #0
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	4b22      	ldr	r3, [pc, #136]	; (80011e0 <SystemClock_Config+0xd0>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800115c:	4a20      	ldr	r2, [pc, #128]	; (80011e0 <SystemClock_Config+0xd0>)
 800115e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001162:	6013      	str	r3, [r2, #0]
 8001164:	4b1e      	ldr	r3, [pc, #120]	; (80011e0 <SystemClock_Config+0xd0>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800116c:	607b      	str	r3, [r7, #4]
 800116e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001170:	2301      	movs	r3, #1
 8001172:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001174:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001178:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800117a:	2302      	movs	r3, #2
 800117c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800117e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001182:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001184:	2304      	movs	r3, #4
 8001186:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001188:	2354      	movs	r3, #84	; 0x54
 800118a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800118c:	2302      	movs	r3, #2
 800118e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001190:	2307      	movs	r3, #7
 8001192:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001194:	f107 0320 	add.w	r3, r7, #32
 8001198:	4618      	mov	r0, r3
 800119a:	f003 fca7 	bl	8004aec <HAL_RCC_OscConfig>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80011a4:	f000 f90c 	bl	80013c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011a8:	230f      	movs	r3, #15
 80011aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011ac:	2302      	movs	r3, #2
 80011ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011b0:	2300      	movs	r3, #0
 80011b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ba:	2300      	movs	r3, #0
 80011bc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011be:	f107 030c 	add.w	r3, r7, #12
 80011c2:	2102      	movs	r1, #2
 80011c4:	4618      	mov	r0, r3
 80011c6:	f003 ff09 	bl	8004fdc <HAL_RCC_ClockConfig>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80011d0:	f000 f8f6 	bl	80013c0 <Error_Handler>
  }
}
 80011d4:	bf00      	nop
 80011d6:	3750      	adds	r7, #80	; 0x50
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	40023800 	.word	0x40023800
 80011e0:	40007000 	.word	0x40007000

080011e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011e8:	4b12      	ldr	r3, [pc, #72]	; (8001234 <MX_I2C1_Init+0x50>)
 80011ea:	4a13      	ldr	r2, [pc, #76]	; (8001238 <MX_I2C1_Init+0x54>)
 80011ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011ee:	4b11      	ldr	r3, [pc, #68]	; (8001234 <MX_I2C1_Init+0x50>)
 80011f0:	4a12      	ldr	r2, [pc, #72]	; (800123c <MX_I2C1_Init+0x58>)
 80011f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011f4:	4b0f      	ldr	r3, [pc, #60]	; (8001234 <MX_I2C1_Init+0x50>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011fa:	4b0e      	ldr	r3, [pc, #56]	; (8001234 <MX_I2C1_Init+0x50>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001200:	4b0c      	ldr	r3, [pc, #48]	; (8001234 <MX_I2C1_Init+0x50>)
 8001202:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001206:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001208:	4b0a      	ldr	r3, [pc, #40]	; (8001234 <MX_I2C1_Init+0x50>)
 800120a:	2200      	movs	r2, #0
 800120c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800120e:	4b09      	ldr	r3, [pc, #36]	; (8001234 <MX_I2C1_Init+0x50>)
 8001210:	2200      	movs	r2, #0
 8001212:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001214:	4b07      	ldr	r3, [pc, #28]	; (8001234 <MX_I2C1_Init+0x50>)
 8001216:	2200      	movs	r2, #0
 8001218:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800121a:	4b06      	ldr	r3, [pc, #24]	; (8001234 <MX_I2C1_Init+0x50>)
 800121c:	2200      	movs	r2, #0
 800121e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001220:	4804      	ldr	r0, [pc, #16]	; (8001234 <MX_I2C1_Init+0x50>)
 8001222:	f001 fa11 	bl	8002648 <HAL_I2C_Init>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800122c:	f000 f8c8 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001230:	bf00      	nop
 8001232:	bd80      	pop	{r7, pc}
 8001234:	20000200 	.word	0x20000200
 8001238:	40005400 	.word	0x40005400
 800123c:	000186a0 	.word	0x000186a0

08001240 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001244:	4b11      	ldr	r3, [pc, #68]	; (800128c <MX_USART2_UART_Init+0x4c>)
 8001246:	4a12      	ldr	r2, [pc, #72]	; (8001290 <MX_USART2_UART_Init+0x50>)
 8001248:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800124a:	4b10      	ldr	r3, [pc, #64]	; (800128c <MX_USART2_UART_Init+0x4c>)
 800124c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001250:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001252:	4b0e      	ldr	r3, [pc, #56]	; (800128c <MX_USART2_UART_Init+0x4c>)
 8001254:	2200      	movs	r2, #0
 8001256:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001258:	4b0c      	ldr	r3, [pc, #48]	; (800128c <MX_USART2_UART_Init+0x4c>)
 800125a:	2200      	movs	r2, #0
 800125c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800125e:	4b0b      	ldr	r3, [pc, #44]	; (800128c <MX_USART2_UART_Init+0x4c>)
 8001260:	2200      	movs	r2, #0
 8001262:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001264:	4b09      	ldr	r3, [pc, #36]	; (800128c <MX_USART2_UART_Init+0x4c>)
 8001266:	220c      	movs	r2, #12
 8001268:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800126a:	4b08      	ldr	r3, [pc, #32]	; (800128c <MX_USART2_UART_Init+0x4c>)
 800126c:	2200      	movs	r2, #0
 800126e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001270:	4b06      	ldr	r3, [pc, #24]	; (800128c <MX_USART2_UART_Init+0x4c>)
 8001272:	2200      	movs	r2, #0
 8001274:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001276:	4805      	ldr	r0, [pc, #20]	; (800128c <MX_USART2_UART_Init+0x4c>)
 8001278:	f004 f8d0 	bl	800541c <HAL_UART_Init>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001282:	f000 f89d 	bl	80013c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	20000314 	.word	0x20000314
 8001290:	40004400 	.word	0x40004400

08001294 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	607b      	str	r3, [r7, #4]
 800129e:	4b10      	ldr	r3, [pc, #64]	; (80012e0 <MX_DMA_Init+0x4c>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a2:	4a0f      	ldr	r2, [pc, #60]	; (80012e0 <MX_DMA_Init+0x4c>)
 80012a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012a8:	6313      	str	r3, [r2, #48]	; 0x30
 80012aa:	4b0d      	ldr	r3, [pc, #52]	; (80012e0 <MX_DMA_Init+0x4c>)
 80012ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012b2:	607b      	str	r3, [r7, #4]
 80012b4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80012b6:	2200      	movs	r2, #0
 80012b8:	2100      	movs	r1, #0
 80012ba:	200b      	movs	r0, #11
 80012bc:	f000 fc43 	bl	8001b46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80012c0:	200b      	movs	r0, #11
 80012c2:	f000 fc5c 	bl	8001b7e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80012c6:	2200      	movs	r2, #0
 80012c8:	2100      	movs	r1, #0
 80012ca:	2011      	movs	r0, #17
 80012cc:	f000 fc3b 	bl	8001b46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80012d0:	2011      	movs	r0, #17
 80012d2:	f000 fc54 	bl	8001b7e <HAL_NVIC_EnableIRQ>

}
 80012d6:	bf00      	nop
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40023800 	.word	0x40023800

080012e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b08a      	sub	sp, #40	; 0x28
 80012e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ea:	f107 0314 	add.w	r3, r7, #20
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	605a      	str	r2, [r3, #4]
 80012f4:	609a      	str	r2, [r3, #8]
 80012f6:	60da      	str	r2, [r3, #12]
 80012f8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012fa:	2300      	movs	r3, #0
 80012fc:	613b      	str	r3, [r7, #16]
 80012fe:	4b2d      	ldr	r3, [pc, #180]	; (80013b4 <MX_GPIO_Init+0xd0>)
 8001300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001302:	4a2c      	ldr	r2, [pc, #176]	; (80013b4 <MX_GPIO_Init+0xd0>)
 8001304:	f043 0304 	orr.w	r3, r3, #4
 8001308:	6313      	str	r3, [r2, #48]	; 0x30
 800130a:	4b2a      	ldr	r3, [pc, #168]	; (80013b4 <MX_GPIO_Init+0xd0>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130e:	f003 0304 	and.w	r3, r3, #4
 8001312:	613b      	str	r3, [r7, #16]
 8001314:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001316:	2300      	movs	r3, #0
 8001318:	60fb      	str	r3, [r7, #12]
 800131a:	4b26      	ldr	r3, [pc, #152]	; (80013b4 <MX_GPIO_Init+0xd0>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131e:	4a25      	ldr	r2, [pc, #148]	; (80013b4 <MX_GPIO_Init+0xd0>)
 8001320:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001324:	6313      	str	r3, [r2, #48]	; 0x30
 8001326:	4b23      	ldr	r3, [pc, #140]	; (80013b4 <MX_GPIO_Init+0xd0>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001332:	2300      	movs	r3, #0
 8001334:	60bb      	str	r3, [r7, #8]
 8001336:	4b1f      	ldr	r3, [pc, #124]	; (80013b4 <MX_GPIO_Init+0xd0>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133a:	4a1e      	ldr	r2, [pc, #120]	; (80013b4 <MX_GPIO_Init+0xd0>)
 800133c:	f043 0301 	orr.w	r3, r3, #1
 8001340:	6313      	str	r3, [r2, #48]	; 0x30
 8001342:	4b1c      	ldr	r3, [pc, #112]	; (80013b4 <MX_GPIO_Init+0xd0>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001346:	f003 0301 	and.w	r3, r3, #1
 800134a:	60bb      	str	r3, [r7, #8]
 800134c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800134e:	2300      	movs	r3, #0
 8001350:	607b      	str	r3, [r7, #4]
 8001352:	4b18      	ldr	r3, [pc, #96]	; (80013b4 <MX_GPIO_Init+0xd0>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001356:	4a17      	ldr	r2, [pc, #92]	; (80013b4 <MX_GPIO_Init+0xd0>)
 8001358:	f043 0302 	orr.w	r3, r3, #2
 800135c:	6313      	str	r3, [r2, #48]	; 0x30
 800135e:	4b15      	ldr	r3, [pc, #84]	; (80013b4 <MX_GPIO_Init+0xd0>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	607b      	str	r3, [r7, #4]
 8001368:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800136a:	2200      	movs	r2, #0
 800136c:	2120      	movs	r1, #32
 800136e:	4812      	ldr	r0, [pc, #72]	; (80013b8 <MX_GPIO_Init+0xd4>)
 8001370:	f001 f950 	bl	8002614 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001374:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001378:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800137a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800137e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	4619      	mov	r1, r3
 800138a:	480c      	ldr	r0, [pc, #48]	; (80013bc <MX_GPIO_Init+0xd8>)
 800138c:	f000 ffbe 	bl	800230c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001390:	2320      	movs	r3, #32
 8001392:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001394:	2301      	movs	r3, #1
 8001396:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139c:	2300      	movs	r3, #0
 800139e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013a0:	f107 0314 	add.w	r3, r7, #20
 80013a4:	4619      	mov	r1, r3
 80013a6:	4804      	ldr	r0, [pc, #16]	; (80013b8 <MX_GPIO_Init+0xd4>)
 80013a8:	f000 ffb0 	bl	800230c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013ac:	bf00      	nop
 80013ae:	3728      	adds	r7, #40	; 0x28
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	40023800 	.word	0x40023800
 80013b8:	40020000 	.word	0x40020000
 80013bc:	40020800 	.word	0x40020800

080013c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013c4:	b672      	cpsid	i
}
 80013c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013c8:	e7fe      	b.n	80013c8 <Error_Handler+0x8>
	...

080013cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013d2:	2300      	movs	r3, #0
 80013d4:	607b      	str	r3, [r7, #4]
 80013d6:	4b10      	ldr	r3, [pc, #64]	; (8001418 <HAL_MspInit+0x4c>)
 80013d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013da:	4a0f      	ldr	r2, [pc, #60]	; (8001418 <HAL_MspInit+0x4c>)
 80013dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013e0:	6453      	str	r3, [r2, #68]	; 0x44
 80013e2:	4b0d      	ldr	r3, [pc, #52]	; (8001418 <HAL_MspInit+0x4c>)
 80013e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ea:	607b      	str	r3, [r7, #4]
 80013ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	603b      	str	r3, [r7, #0]
 80013f2:	4b09      	ldr	r3, [pc, #36]	; (8001418 <HAL_MspInit+0x4c>)
 80013f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f6:	4a08      	ldr	r2, [pc, #32]	; (8001418 <HAL_MspInit+0x4c>)
 80013f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013fc:	6413      	str	r3, [r2, #64]	; 0x40
 80013fe:	4b06      	ldr	r3, [pc, #24]	; (8001418 <HAL_MspInit+0x4c>)
 8001400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001406:	603b      	str	r3, [r7, #0]
 8001408:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800140a:	2007      	movs	r0, #7
 800140c:	f000 fb90 	bl	8001b30 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001410:	bf00      	nop
 8001412:	3708      	adds	r7, #8
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40023800 	.word	0x40023800

0800141c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b08a      	sub	sp, #40	; 0x28
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001424:	f107 0314 	add.w	r3, r7, #20
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
 800142c:	605a      	str	r2, [r3, #4]
 800142e:	609a      	str	r2, [r3, #8]
 8001430:	60da      	str	r2, [r3, #12]
 8001432:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a4c      	ldr	r2, [pc, #304]	; (800156c <HAL_I2C_MspInit+0x150>)
 800143a:	4293      	cmp	r3, r2
 800143c:	f040 8091 	bne.w	8001562 <HAL_I2C_MspInit+0x146>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001440:	2300      	movs	r3, #0
 8001442:	613b      	str	r3, [r7, #16]
 8001444:	4b4a      	ldr	r3, [pc, #296]	; (8001570 <HAL_I2C_MspInit+0x154>)
 8001446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001448:	4a49      	ldr	r2, [pc, #292]	; (8001570 <HAL_I2C_MspInit+0x154>)
 800144a:	f043 0302 	orr.w	r3, r3, #2
 800144e:	6313      	str	r3, [r2, #48]	; 0x30
 8001450:	4b47      	ldr	r3, [pc, #284]	; (8001570 <HAL_I2C_MspInit+0x154>)
 8001452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001454:	f003 0302 	and.w	r3, r3, #2
 8001458:	613b      	str	r3, [r7, #16]
 800145a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800145c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001460:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001462:	2312      	movs	r3, #18
 8001464:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800146a:	2303      	movs	r3, #3
 800146c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800146e:	2304      	movs	r3, #4
 8001470:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001472:	f107 0314 	add.w	r3, r7, #20
 8001476:	4619      	mov	r1, r3
 8001478:	483e      	ldr	r0, [pc, #248]	; (8001574 <HAL_I2C_MspInit+0x158>)
 800147a:	f000 ff47 	bl	800230c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
 8001482:	4b3b      	ldr	r3, [pc, #236]	; (8001570 <HAL_I2C_MspInit+0x154>)
 8001484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001486:	4a3a      	ldr	r2, [pc, #232]	; (8001570 <HAL_I2C_MspInit+0x154>)
 8001488:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800148c:	6413      	str	r3, [r2, #64]	; 0x40
 800148e:	4b38      	ldr	r3, [pc, #224]	; (8001570 <HAL_I2C_MspInit+0x154>)
 8001490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001492:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 800149a:	4b37      	ldr	r3, [pc, #220]	; (8001578 <HAL_I2C_MspInit+0x15c>)
 800149c:	4a37      	ldr	r2, [pc, #220]	; (800157c <HAL_I2C_MspInit+0x160>)
 800149e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 80014a0:	4b35      	ldr	r3, [pc, #212]	; (8001578 <HAL_I2C_MspInit+0x15c>)
 80014a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014a6:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014a8:	4b33      	ldr	r3, [pc, #204]	; (8001578 <HAL_I2C_MspInit+0x15c>)
 80014aa:	2240      	movs	r2, #64	; 0x40
 80014ac:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014ae:	4b32      	ldr	r3, [pc, #200]	; (8001578 <HAL_I2C_MspInit+0x15c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014b4:	4b30      	ldr	r3, [pc, #192]	; (8001578 <HAL_I2C_MspInit+0x15c>)
 80014b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014ba:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014bc:	4b2e      	ldr	r3, [pc, #184]	; (8001578 <HAL_I2C_MspInit+0x15c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014c2:	4b2d      	ldr	r3, [pc, #180]	; (8001578 <HAL_I2C_MspInit+0x15c>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80014c8:	4b2b      	ldr	r3, [pc, #172]	; (8001578 <HAL_I2C_MspInit+0x15c>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014ce:	4b2a      	ldr	r3, [pc, #168]	; (8001578 <HAL_I2C_MspInit+0x15c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014d4:	4b28      	ldr	r3, [pc, #160]	; (8001578 <HAL_I2C_MspInit+0x15c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80014da:	4827      	ldr	r0, [pc, #156]	; (8001578 <HAL_I2C_MspInit+0x15c>)
 80014dc:	f000 fb6a 	bl	8001bb4 <HAL_DMA_Init>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 80014e6:	f7ff ff6b 	bl	80013c0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a22      	ldr	r2, [pc, #136]	; (8001578 <HAL_I2C_MspInit+0x15c>)
 80014ee:	635a      	str	r2, [r3, #52]	; 0x34
 80014f0:	4a21      	ldr	r2, [pc, #132]	; (8001578 <HAL_I2C_MspInit+0x15c>)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80014f6:	4b22      	ldr	r3, [pc, #136]	; (8001580 <HAL_I2C_MspInit+0x164>)
 80014f8:	4a22      	ldr	r2, [pc, #136]	; (8001584 <HAL_I2C_MspInit+0x168>)
 80014fa:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80014fc:	4b20      	ldr	r3, [pc, #128]	; (8001580 <HAL_I2C_MspInit+0x164>)
 80014fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001502:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001504:	4b1e      	ldr	r3, [pc, #120]	; (8001580 <HAL_I2C_MspInit+0x164>)
 8001506:	2200      	movs	r2, #0
 8001508:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800150a:	4b1d      	ldr	r3, [pc, #116]	; (8001580 <HAL_I2C_MspInit+0x164>)
 800150c:	2200      	movs	r2, #0
 800150e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001510:	4b1b      	ldr	r3, [pc, #108]	; (8001580 <HAL_I2C_MspInit+0x164>)
 8001512:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001516:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001518:	4b19      	ldr	r3, [pc, #100]	; (8001580 <HAL_I2C_MspInit+0x164>)
 800151a:	2200      	movs	r2, #0
 800151c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800151e:	4b18      	ldr	r3, [pc, #96]	; (8001580 <HAL_I2C_MspInit+0x164>)
 8001520:	2200      	movs	r2, #0
 8001522:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001524:	4b16      	ldr	r3, [pc, #88]	; (8001580 <HAL_I2C_MspInit+0x164>)
 8001526:	2200      	movs	r2, #0
 8001528:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800152a:	4b15      	ldr	r3, [pc, #84]	; (8001580 <HAL_I2C_MspInit+0x164>)
 800152c:	2200      	movs	r2, #0
 800152e:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001530:	4b13      	ldr	r3, [pc, #76]	; (8001580 <HAL_I2C_MspInit+0x164>)
 8001532:	2200      	movs	r2, #0
 8001534:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001536:	4812      	ldr	r0, [pc, #72]	; (8001580 <HAL_I2C_MspInit+0x164>)
 8001538:	f000 fb3c 	bl	8001bb4 <HAL_DMA_Init>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 8001542:	f7ff ff3d 	bl	80013c0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4a0d      	ldr	r2, [pc, #52]	; (8001580 <HAL_I2C_MspInit+0x164>)
 800154a:	639a      	str	r2, [r3, #56]	; 0x38
 800154c:	4a0c      	ldr	r2, [pc, #48]	; (8001580 <HAL_I2C_MspInit+0x164>)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001552:	2200      	movs	r2, #0
 8001554:	2100      	movs	r1, #0
 8001556:	201f      	movs	r0, #31
 8001558:	f000 faf5 	bl	8001b46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800155c:	201f      	movs	r0, #31
 800155e:	f000 fb0e 	bl	8001b7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001562:	bf00      	nop
 8001564:	3728      	adds	r7, #40	; 0x28
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	40005400 	.word	0x40005400
 8001570:	40023800 	.word	0x40023800
 8001574:	40020400 	.word	0x40020400
 8001578:	20000254 	.word	0x20000254
 800157c:	400260a0 	.word	0x400260a0
 8001580:	200002b4 	.word	0x200002b4
 8001584:	40026010 	.word	0x40026010

08001588 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b08a      	sub	sp, #40	; 0x28
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001590:	f107 0314 	add.w	r3, r7, #20
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	609a      	str	r2, [r3, #8]
 800159c:	60da      	str	r2, [r3, #12]
 800159e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a19      	ldr	r2, [pc, #100]	; (800160c <HAL_UART_MspInit+0x84>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d12b      	bne.n	8001602 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015aa:	2300      	movs	r3, #0
 80015ac:	613b      	str	r3, [r7, #16]
 80015ae:	4b18      	ldr	r3, [pc, #96]	; (8001610 <HAL_UART_MspInit+0x88>)
 80015b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b2:	4a17      	ldr	r2, [pc, #92]	; (8001610 <HAL_UART_MspInit+0x88>)
 80015b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015b8:	6413      	str	r3, [r2, #64]	; 0x40
 80015ba:	4b15      	ldr	r3, [pc, #84]	; (8001610 <HAL_UART_MspInit+0x88>)
 80015bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015c2:	613b      	str	r3, [r7, #16]
 80015c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	4b11      	ldr	r3, [pc, #68]	; (8001610 <HAL_UART_MspInit+0x88>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	4a10      	ldr	r2, [pc, #64]	; (8001610 <HAL_UART_MspInit+0x88>)
 80015d0:	f043 0301 	orr.w	r3, r3, #1
 80015d4:	6313      	str	r3, [r2, #48]	; 0x30
 80015d6:	4b0e      	ldr	r3, [pc, #56]	; (8001610 <HAL_UART_MspInit+0x88>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80015e2:	230c      	movs	r3, #12
 80015e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e6:	2302      	movs	r3, #2
 80015e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ea:	2300      	movs	r3, #0
 80015ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ee:	2300      	movs	r3, #0
 80015f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015f2:	2307      	movs	r3, #7
 80015f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015f6:	f107 0314 	add.w	r3, r7, #20
 80015fa:	4619      	mov	r1, r3
 80015fc:	4805      	ldr	r0, [pc, #20]	; (8001614 <HAL_UART_MspInit+0x8c>)
 80015fe:	f000 fe85 	bl	800230c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001602:	bf00      	nop
 8001604:	3728      	adds	r7, #40	; 0x28
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	40004400 	.word	0x40004400
 8001610:	40023800 	.word	0x40023800
 8001614:	40020000 	.word	0x40020000

08001618 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800161c:	e7fe      	b.n	800161c <NMI_Handler+0x4>

0800161e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800161e:	b480      	push	{r7}
 8001620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001622:	e7fe      	b.n	8001622 <HardFault_Handler+0x4>

08001624 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001628:	e7fe      	b.n	8001628 <MemManage_Handler+0x4>

0800162a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800162e:	e7fe      	b.n	800162e <BusFault_Handler+0x4>

08001630 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001634:	e7fe      	b.n	8001634 <UsageFault_Handler+0x4>

08001636 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001636:	b480      	push	{r7}
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800163a:	bf00      	nop
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr

08001652 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001652:	b480      	push	{r7}
 8001654:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001656:	bf00      	nop
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001664:	f000 f974 	bl	8001950 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001668:	bf00      	nop
 800166a:	bd80      	pop	{r7, pc}

0800166c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001670:	4802      	ldr	r0, [pc, #8]	; (800167c <DMA1_Stream0_IRQHandler+0x10>)
 8001672:	f000 fbc7 	bl	8001e04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	200002b4 	.word	0x200002b4

08001680 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001684:	4802      	ldr	r0, [pc, #8]	; (8001690 <DMA1_Stream6_IRQHandler+0x10>)
 8001686:	f000 fbbd 	bl	8001e04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000254 	.word	0x20000254

08001694 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001698:	4802      	ldr	r0, [pc, #8]	; (80016a4 <I2C1_EV_IRQHandler+0x10>)
 800169a:	f001 fb47 	bl	8002d2c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	20000200 	.word	0x20000200

080016a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  return 1;
 80016ac:	2301      	movs	r3, #1
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <_kill>:

int _kill(int pid, int sig)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80016c2:	f004 f96d 	bl	80059a0 <__errno>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2216      	movs	r2, #22
 80016ca:	601a      	str	r2, [r3, #0]
  return -1;
 80016cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <_exit>:

void _exit (int status)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80016e0:	f04f 31ff 	mov.w	r1, #4294967295
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f7ff ffe7 	bl	80016b8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80016ea:	e7fe      	b.n	80016ea <_exit+0x12>

080016ec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b086      	sub	sp, #24
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	60f8      	str	r0, [r7, #12]
 80016f4:	60b9      	str	r1, [r7, #8]
 80016f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f8:	2300      	movs	r3, #0
 80016fa:	617b      	str	r3, [r7, #20]
 80016fc:	e00a      	b.n	8001714 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016fe:	f3af 8000 	nop.w
 8001702:	4601      	mov	r1, r0
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	1c5a      	adds	r2, r3, #1
 8001708:	60ba      	str	r2, [r7, #8]
 800170a:	b2ca      	uxtb	r2, r1
 800170c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	3301      	adds	r3, #1
 8001712:	617b      	str	r3, [r7, #20]
 8001714:	697a      	ldr	r2, [r7, #20]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	429a      	cmp	r2, r3
 800171a:	dbf0      	blt.n	80016fe <_read+0x12>
  }

  return len;
 800171c:	687b      	ldr	r3, [r7, #4]
}
 800171e:	4618      	mov	r0, r3
 8001720:	3718      	adds	r7, #24
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}

08001726 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b086      	sub	sp, #24
 800172a:	af00      	add	r7, sp, #0
 800172c:	60f8      	str	r0, [r7, #12]
 800172e:	60b9      	str	r1, [r7, #8]
 8001730:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001732:	2300      	movs	r3, #0
 8001734:	617b      	str	r3, [r7, #20]
 8001736:	e009      	b.n	800174c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	1c5a      	adds	r2, r3, #1
 800173c:	60ba      	str	r2, [r7, #8]
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	4618      	mov	r0, r3
 8001742:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	3301      	adds	r3, #1
 800174a:	617b      	str	r3, [r7, #20]
 800174c:	697a      	ldr	r2, [r7, #20]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	429a      	cmp	r2, r3
 8001752:	dbf1      	blt.n	8001738 <_write+0x12>
  }
  return len;
 8001754:	687b      	ldr	r3, [r7, #4]
}
 8001756:	4618      	mov	r0, r3
 8001758:	3718      	adds	r7, #24
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}

0800175e <_close>:

int _close(int file)
{
 800175e:	b480      	push	{r7}
 8001760:	b083      	sub	sp, #12
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001766:	f04f 33ff 	mov.w	r3, #4294967295
}
 800176a:	4618      	mov	r0, r3
 800176c:	370c      	adds	r7, #12
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr

08001776 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001776:	b480      	push	{r7}
 8001778:	b083      	sub	sp, #12
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
 800177e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001786:	605a      	str	r2, [r3, #4]
  return 0;
 8001788:	2300      	movs	r3, #0
}
 800178a:	4618      	mov	r0, r3
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr

08001796 <_isatty>:

int _isatty(int file)
{
 8001796:	b480      	push	{r7}
 8001798:	b083      	sub	sp, #12
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800179e:	2301      	movs	r3, #1
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b085      	sub	sp, #20
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	60f8      	str	r0, [r7, #12]
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017b8:	2300      	movs	r3, #0
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3714      	adds	r7, #20
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
	...

080017c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017d0:	4a14      	ldr	r2, [pc, #80]	; (8001824 <_sbrk+0x5c>)
 80017d2:	4b15      	ldr	r3, [pc, #84]	; (8001828 <_sbrk+0x60>)
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017dc:	4b13      	ldr	r3, [pc, #76]	; (800182c <_sbrk+0x64>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d102      	bne.n	80017ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017e4:	4b11      	ldr	r3, [pc, #68]	; (800182c <_sbrk+0x64>)
 80017e6:	4a12      	ldr	r2, [pc, #72]	; (8001830 <_sbrk+0x68>)
 80017e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017ea:	4b10      	ldr	r3, [pc, #64]	; (800182c <_sbrk+0x64>)
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4413      	add	r3, r2
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d207      	bcs.n	8001808 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017f8:	f004 f8d2 	bl	80059a0 <__errno>
 80017fc:	4603      	mov	r3, r0
 80017fe:	220c      	movs	r2, #12
 8001800:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001802:	f04f 33ff 	mov.w	r3, #4294967295
 8001806:	e009      	b.n	800181c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001808:	4b08      	ldr	r3, [pc, #32]	; (800182c <_sbrk+0x64>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800180e:	4b07      	ldr	r3, [pc, #28]	; (800182c <_sbrk+0x64>)
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4413      	add	r3, r2
 8001816:	4a05      	ldr	r2, [pc, #20]	; (800182c <_sbrk+0x64>)
 8001818:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800181a:	68fb      	ldr	r3, [r7, #12]
}
 800181c:	4618      	mov	r0, r3
 800181e:	3718      	adds	r7, #24
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	20018000 	.word	0x20018000
 8001828:	00000400 	.word	0x00000400
 800182c:	2000035c 	.word	0x2000035c
 8001830:	20000378 	.word	0x20000378

08001834 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001838:	4b06      	ldr	r3, [pc, #24]	; (8001854 <SystemInit+0x20>)
 800183a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800183e:	4a05      	ldr	r2, [pc, #20]	; (8001854 <SystemInit+0x20>)
 8001840:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001844:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001848:	bf00      	nop
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	e000ed00 	.word	0xe000ed00

08001858 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001858:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001890 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800185c:	480d      	ldr	r0, [pc, #52]	; (8001894 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800185e:	490e      	ldr	r1, [pc, #56]	; (8001898 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001860:	4a0e      	ldr	r2, [pc, #56]	; (800189c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001862:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001864:	e002      	b.n	800186c <LoopCopyDataInit>

08001866 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001866:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001868:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800186a:	3304      	adds	r3, #4

0800186c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800186c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800186e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001870:	d3f9      	bcc.n	8001866 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001872:	4a0b      	ldr	r2, [pc, #44]	; (80018a0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001874:	4c0b      	ldr	r4, [pc, #44]	; (80018a4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001876:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001878:	e001      	b.n	800187e <LoopFillZerobss>

0800187a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800187a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800187c:	3204      	adds	r2, #4

0800187e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800187e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001880:	d3fb      	bcc.n	800187a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001882:	f7ff ffd7 	bl	8001834 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001886:	f004 f891 	bl	80059ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800188a:	f7ff fc25 	bl	80010d8 <main>
  bx  lr    
 800188e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001890:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001894:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001898:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800189c:	08008854 	.word	0x08008854
  ldr r2, =_sbss
 80018a0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80018a4:	20000374 	.word	0x20000374

080018a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018a8:	e7fe      	b.n	80018a8 <ADC_IRQHandler>
	...

080018ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018b0:	4b0e      	ldr	r3, [pc, #56]	; (80018ec <HAL_Init+0x40>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a0d      	ldr	r2, [pc, #52]	; (80018ec <HAL_Init+0x40>)
 80018b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018bc:	4b0b      	ldr	r3, [pc, #44]	; (80018ec <HAL_Init+0x40>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a0a      	ldr	r2, [pc, #40]	; (80018ec <HAL_Init+0x40>)
 80018c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018c8:	4b08      	ldr	r3, [pc, #32]	; (80018ec <HAL_Init+0x40>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a07      	ldr	r2, [pc, #28]	; (80018ec <HAL_Init+0x40>)
 80018ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018d4:	2003      	movs	r0, #3
 80018d6:	f000 f92b 	bl	8001b30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018da:	2000      	movs	r0, #0
 80018dc:	f000 f808 	bl	80018f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018e0:	f7ff fd74 	bl	80013cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40023c00 	.word	0x40023c00

080018f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018f8:	4b12      	ldr	r3, [pc, #72]	; (8001944 <HAL_InitTick+0x54>)
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	4b12      	ldr	r3, [pc, #72]	; (8001948 <HAL_InitTick+0x58>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	4619      	mov	r1, r3
 8001902:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001906:	fbb3 f3f1 	udiv	r3, r3, r1
 800190a:	fbb2 f3f3 	udiv	r3, r2, r3
 800190e:	4618      	mov	r0, r3
 8001910:	f000 f943 	bl	8001b9a <HAL_SYSTICK_Config>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	e00e      	b.n	800193c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2b0f      	cmp	r3, #15
 8001922:	d80a      	bhi.n	800193a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001924:	2200      	movs	r2, #0
 8001926:	6879      	ldr	r1, [r7, #4]
 8001928:	f04f 30ff 	mov.w	r0, #4294967295
 800192c:	f000 f90b 	bl	8001b46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001930:	4a06      	ldr	r2, [pc, #24]	; (800194c <HAL_InitTick+0x5c>)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001936:	2300      	movs	r3, #0
 8001938:	e000      	b.n	800193c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
}
 800193c:	4618      	mov	r0, r3
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	20000000 	.word	0x20000000
 8001948:	20000008 	.word	0x20000008
 800194c:	20000004 	.word	0x20000004

08001950 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001954:	4b06      	ldr	r3, [pc, #24]	; (8001970 <HAL_IncTick+0x20>)
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	461a      	mov	r2, r3
 800195a:	4b06      	ldr	r3, [pc, #24]	; (8001974 <HAL_IncTick+0x24>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4413      	add	r3, r2
 8001960:	4a04      	ldr	r2, [pc, #16]	; (8001974 <HAL_IncTick+0x24>)
 8001962:	6013      	str	r3, [r2, #0]
}
 8001964:	bf00      	nop
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	20000008 	.word	0x20000008
 8001974:	20000360 	.word	0x20000360

08001978 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  return uwTick;
 800197c:	4b03      	ldr	r3, [pc, #12]	; (800198c <HAL_GetTick+0x14>)
 800197e:	681b      	ldr	r3, [r3, #0]
}
 8001980:	4618      	mov	r0, r3
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	20000360 	.word	0x20000360

08001990 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f003 0307 	and.w	r3, r3, #7
 800199e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019a0:	4b0c      	ldr	r3, [pc, #48]	; (80019d4 <__NVIC_SetPriorityGrouping+0x44>)
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019a6:	68ba      	ldr	r2, [r7, #8]
 80019a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019ac:	4013      	ands	r3, r2
 80019ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019c2:	4a04      	ldr	r2, [pc, #16]	; (80019d4 <__NVIC_SetPriorityGrouping+0x44>)
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	60d3      	str	r3, [r2, #12]
}
 80019c8:	bf00      	nop
 80019ca:	3714      	adds	r7, #20
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	e000ed00 	.word	0xe000ed00

080019d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019dc:	4b04      	ldr	r3, [pc, #16]	; (80019f0 <__NVIC_GetPriorityGrouping+0x18>)
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	0a1b      	lsrs	r3, r3, #8
 80019e2:	f003 0307 	and.w	r3, r3, #7
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr
 80019f0:	e000ed00 	.word	0xe000ed00

080019f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	db0b      	blt.n	8001a1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	f003 021f 	and.w	r2, r3, #31
 8001a0c:	4907      	ldr	r1, [pc, #28]	; (8001a2c <__NVIC_EnableIRQ+0x38>)
 8001a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a12:	095b      	lsrs	r3, r3, #5
 8001a14:	2001      	movs	r0, #1
 8001a16:	fa00 f202 	lsl.w	r2, r0, r2
 8001a1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a1e:	bf00      	nop
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	e000e100 	.word	0xe000e100

08001a30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	6039      	str	r1, [r7, #0]
 8001a3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	db0a      	blt.n	8001a5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	b2da      	uxtb	r2, r3
 8001a48:	490c      	ldr	r1, [pc, #48]	; (8001a7c <__NVIC_SetPriority+0x4c>)
 8001a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4e:	0112      	lsls	r2, r2, #4
 8001a50:	b2d2      	uxtb	r2, r2
 8001a52:	440b      	add	r3, r1
 8001a54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a58:	e00a      	b.n	8001a70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	b2da      	uxtb	r2, r3
 8001a5e:	4908      	ldr	r1, [pc, #32]	; (8001a80 <__NVIC_SetPriority+0x50>)
 8001a60:	79fb      	ldrb	r3, [r7, #7]
 8001a62:	f003 030f 	and.w	r3, r3, #15
 8001a66:	3b04      	subs	r3, #4
 8001a68:	0112      	lsls	r2, r2, #4
 8001a6a:	b2d2      	uxtb	r2, r2
 8001a6c:	440b      	add	r3, r1
 8001a6e:	761a      	strb	r2, [r3, #24]
}
 8001a70:	bf00      	nop
 8001a72:	370c      	adds	r7, #12
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr
 8001a7c:	e000e100 	.word	0xe000e100
 8001a80:	e000ed00 	.word	0xe000ed00

08001a84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b089      	sub	sp, #36	; 0x24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	60b9      	str	r1, [r7, #8]
 8001a8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	f003 0307 	and.w	r3, r3, #7
 8001a96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	f1c3 0307 	rsb	r3, r3, #7
 8001a9e:	2b04      	cmp	r3, #4
 8001aa0:	bf28      	it	cs
 8001aa2:	2304      	movcs	r3, #4
 8001aa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	3304      	adds	r3, #4
 8001aaa:	2b06      	cmp	r3, #6
 8001aac:	d902      	bls.n	8001ab4 <NVIC_EncodePriority+0x30>
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	3b03      	subs	r3, #3
 8001ab2:	e000      	b.n	8001ab6 <NVIC_EncodePriority+0x32>
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8001abc:	69bb      	ldr	r3, [r7, #24]
 8001abe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac2:	43da      	mvns	r2, r3
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	401a      	ands	r2, r3
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001acc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad6:	43d9      	mvns	r1, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001adc:	4313      	orrs	r3, r2
         );
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3724      	adds	r7, #36	; 0x24
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
	...

08001aec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	3b01      	subs	r3, #1
 8001af8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001afc:	d301      	bcc.n	8001b02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001afe:	2301      	movs	r3, #1
 8001b00:	e00f      	b.n	8001b22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b02:	4a0a      	ldr	r2, [pc, #40]	; (8001b2c <SysTick_Config+0x40>)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	3b01      	subs	r3, #1
 8001b08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b0a:	210f      	movs	r1, #15
 8001b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b10:	f7ff ff8e 	bl	8001a30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b14:	4b05      	ldr	r3, [pc, #20]	; (8001b2c <SysTick_Config+0x40>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b1a:	4b04      	ldr	r3, [pc, #16]	; (8001b2c <SysTick_Config+0x40>)
 8001b1c:	2207      	movs	r2, #7
 8001b1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	e000e010 	.word	0xe000e010

08001b30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f7ff ff29 	bl	8001990 <__NVIC_SetPriorityGrouping>
}
 8001b3e:	bf00      	nop
 8001b40:	3708      	adds	r7, #8
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b46:	b580      	push	{r7, lr}
 8001b48:	b086      	sub	sp, #24
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	60b9      	str	r1, [r7, #8]
 8001b50:	607a      	str	r2, [r7, #4]
 8001b52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b58:	f7ff ff3e 	bl	80019d8 <__NVIC_GetPriorityGrouping>
 8001b5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	68b9      	ldr	r1, [r7, #8]
 8001b62:	6978      	ldr	r0, [r7, #20]
 8001b64:	f7ff ff8e 	bl	8001a84 <NVIC_EncodePriority>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b6e:	4611      	mov	r1, r2
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7ff ff5d 	bl	8001a30 <__NVIC_SetPriority>
}
 8001b76:	bf00      	nop
 8001b78:	3718      	adds	r7, #24
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b082      	sub	sp, #8
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	4603      	mov	r3, r0
 8001b86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff ff31 	bl	80019f4 <__NVIC_EnableIRQ>
}
 8001b92:	bf00      	nop
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b082      	sub	sp, #8
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f7ff ffa2 	bl	8001aec <SysTick_Config>
 8001ba8:	4603      	mov	r3, r0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
	...

08001bb4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001bc0:	f7ff feda 	bl	8001978 <HAL_GetTick>
 8001bc4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d101      	bne.n	8001bd0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e099      	b.n	8001d04 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2202      	movs	r2, #2
 8001bd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f022 0201 	bic.w	r2, r2, #1
 8001bee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001bf0:	e00f      	b.n	8001c12 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001bf2:	f7ff fec1 	bl	8001978 <HAL_GetTick>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	2b05      	cmp	r3, #5
 8001bfe:	d908      	bls.n	8001c12 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2220      	movs	r2, #32
 8001c04:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2203      	movs	r2, #3
 8001c0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e078      	b.n	8001d04 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0301 	and.w	r3, r3, #1
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d1e8      	bne.n	8001bf2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c28:	697a      	ldr	r2, [r7, #20]
 8001c2a:	4b38      	ldr	r3, [pc, #224]	; (8001d0c <HAL_DMA_Init+0x158>)
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685a      	ldr	r2, [r3, #4]
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	691b      	ldr	r3, [r3, #16]
 8001c44:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a1b      	ldr	r3, [r3, #32]
 8001c5c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c5e:	697a      	ldr	r2, [r7, #20]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c68:	2b04      	cmp	r3, #4
 8001c6a:	d107      	bne.n	8001c7c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c74:	4313      	orrs	r3, r2
 8001c76:	697a      	ldr	r2, [r7, #20]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	697a      	ldr	r2, [r7, #20]
 8001c82:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	695b      	ldr	r3, [r3, #20]
 8001c8a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	f023 0307 	bic.w	r3, r3, #7
 8001c92:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c98:	697a      	ldr	r2, [r7, #20]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca2:	2b04      	cmp	r3, #4
 8001ca4:	d117      	bne.n	8001cd6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001caa:	697a      	ldr	r2, [r7, #20]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d00e      	beq.n	8001cd6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f000 faab 	bl	8002214 <DMA_CheckFifoParam>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d008      	beq.n	8001cd6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2240      	movs	r2, #64	; 0x40
 8001cc8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2201      	movs	r2, #1
 8001cce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e016      	b.n	8001d04 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	697a      	ldr	r2, [r7, #20]
 8001cdc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f000 fa62 	bl	80021a8 <DMA_CalcBaseAndBitshift>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cec:	223f      	movs	r2, #63	; 0x3f
 8001cee:	409a      	lsls	r2, r3
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2201      	movs	r2, #1
 8001cfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001d02:	2300      	movs	r3, #0
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3718      	adds	r7, #24
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	f010803f 	.word	0xf010803f

08001d10 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b086      	sub	sp, #24
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	607a      	str	r2, [r7, #4]
 8001d1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d26:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d101      	bne.n	8001d36 <HAL_DMA_Start_IT+0x26>
 8001d32:	2302      	movs	r3, #2
 8001d34:	e040      	b.n	8001db8 <HAL_DMA_Start_IT+0xa8>
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	2201      	movs	r2, #1
 8001d3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d12f      	bne.n	8001daa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2202      	movs	r2, #2
 8001d4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	2200      	movs	r2, #0
 8001d56:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	68b9      	ldr	r1, [r7, #8]
 8001d5e:	68f8      	ldr	r0, [r7, #12]
 8001d60:	f000 f9f4 	bl	800214c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d68:	223f      	movs	r2, #63	; 0x3f
 8001d6a:	409a      	lsls	r2, r3
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f042 0216 	orr.w	r2, r2, #22
 8001d7e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d007      	beq.n	8001d98 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f042 0208 	orr.w	r2, r2, #8
 8001d96:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f042 0201 	orr.w	r2, r2, #1
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	e005      	b.n	8001db6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	2200      	movs	r2, #0
 8001dae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001db2:	2302      	movs	r3, #2
 8001db4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001db6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	2b02      	cmp	r3, #2
 8001dd2:	d004      	beq.n	8001dde <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2280      	movs	r2, #128	; 0x80
 8001dd8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e00c      	b.n	8001df8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2205      	movs	r2, #5
 8001de2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f022 0201 	bic.w	r2, r2, #1
 8001df4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001df6:	2300      	movs	r3, #0
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e10:	4b8e      	ldr	r3, [pc, #568]	; (800204c <HAL_DMA_IRQHandler+0x248>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a8e      	ldr	r2, [pc, #568]	; (8002050 <HAL_DMA_IRQHandler+0x24c>)
 8001e16:	fba2 2303 	umull	r2, r3, r2, r3
 8001e1a:	0a9b      	lsrs	r3, r3, #10
 8001e1c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e22:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e2e:	2208      	movs	r2, #8
 8001e30:	409a      	lsls	r2, r3
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	4013      	ands	r3, r2
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d01a      	beq.n	8001e70 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0304 	and.w	r3, r3, #4
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d013      	beq.n	8001e70 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f022 0204 	bic.w	r2, r2, #4
 8001e56:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e5c:	2208      	movs	r2, #8
 8001e5e:	409a      	lsls	r2, r3
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e68:	f043 0201 	orr.w	r2, r3, #1
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e74:	2201      	movs	r2, #1
 8001e76:	409a      	lsls	r2, r3
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d012      	beq.n	8001ea6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	695b      	ldr	r3, [r3, #20]
 8001e86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d00b      	beq.n	8001ea6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e92:	2201      	movs	r2, #1
 8001e94:	409a      	lsls	r2, r3
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e9e:	f043 0202 	orr.w	r2, r3, #2
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eaa:	2204      	movs	r2, #4
 8001eac:	409a      	lsls	r2, r3
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d012      	beq.n	8001edc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0302 	and.w	r3, r3, #2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d00b      	beq.n	8001edc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ec8:	2204      	movs	r2, #4
 8001eca:	409a      	lsls	r2, r3
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ed4:	f043 0204 	orr.w	r2, r3, #4
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ee0:	2210      	movs	r2, #16
 8001ee2:	409a      	lsls	r2, r3
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d043      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0308 	and.w	r3, r3, #8
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d03c      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001efe:	2210      	movs	r2, #16
 8001f00:	409a      	lsls	r2, r3
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d018      	beq.n	8001f46 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d108      	bne.n	8001f34 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d024      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	4798      	blx	r3
 8001f32:	e01f      	b.n	8001f74 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d01b      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	4798      	blx	r3
 8001f44:	e016      	b.n	8001f74 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d107      	bne.n	8001f64 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f022 0208 	bic.w	r2, r2, #8
 8001f62:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d003      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f78:	2220      	movs	r2, #32
 8001f7a:	409a      	lsls	r2, r3
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	f000 808f 	beq.w	80020a4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0310 	and.w	r3, r3, #16
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	f000 8087 	beq.w	80020a4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f9a:	2220      	movs	r2, #32
 8001f9c:	409a      	lsls	r2, r3
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	2b05      	cmp	r3, #5
 8001fac:	d136      	bne.n	800201c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f022 0216 	bic.w	r2, r2, #22
 8001fbc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	695a      	ldr	r2, [r3, #20]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fcc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d103      	bne.n	8001fde <HAL_DMA_IRQHandler+0x1da>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d007      	beq.n	8001fee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f022 0208 	bic.w	r2, r2, #8
 8001fec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ff2:	223f      	movs	r2, #63	; 0x3f
 8001ff4:	409a      	lsls	r2, r3
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2200      	movs	r2, #0
 8002006:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800200e:	2b00      	cmp	r3, #0
 8002010:	d07e      	beq.n	8002110 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	4798      	blx	r3
        }
        return;
 800201a:	e079      	b.n	8002110 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d01d      	beq.n	8002066 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d10d      	bne.n	8002054 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800203c:	2b00      	cmp	r3, #0
 800203e:	d031      	beq.n	80020a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	4798      	blx	r3
 8002048:	e02c      	b.n	80020a4 <HAL_DMA_IRQHandler+0x2a0>
 800204a:	bf00      	nop
 800204c:	20000000 	.word	0x20000000
 8002050:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002058:	2b00      	cmp	r3, #0
 800205a:	d023      	beq.n	80020a4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	4798      	blx	r3
 8002064:	e01e      	b.n	80020a4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002070:	2b00      	cmp	r3, #0
 8002072:	d10f      	bne.n	8002094 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f022 0210 	bic.w	r2, r2, #16
 8002082:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2201      	movs	r2, #1
 8002088:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2200      	movs	r2, #0
 8002090:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002098:	2b00      	cmp	r3, #0
 800209a:	d003      	beq.n	80020a4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d032      	beq.n	8002112 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020b0:	f003 0301 	and.w	r3, r3, #1
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d022      	beq.n	80020fe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2205      	movs	r2, #5
 80020bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f022 0201 	bic.w	r2, r2, #1
 80020ce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	3301      	adds	r3, #1
 80020d4:	60bb      	str	r3, [r7, #8]
 80020d6:	697a      	ldr	r2, [r7, #20]
 80020d8:	429a      	cmp	r2, r3
 80020da:	d307      	bcc.n	80020ec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d1f2      	bne.n	80020d0 <HAL_DMA_IRQHandler+0x2cc>
 80020ea:	e000      	b.n	80020ee <HAL_DMA_IRQHandler+0x2ea>
          break;
 80020ec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2201      	movs	r2, #1
 80020f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002102:	2b00      	cmp	r3, #0
 8002104:	d005      	beq.n	8002112 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	4798      	blx	r3
 800210e:	e000      	b.n	8002112 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002110:	bf00      	nop
    }
  }
}
 8002112:	3718      	adds	r7, #24
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}

08002118 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002126:	b2db      	uxtb	r3, r3
}
 8002128:	4618      	mov	r0, r3
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8002140:	4618      	mov	r0, r3
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
 8002158:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002168:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	683a      	ldr	r2, [r7, #0]
 8002170:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	2b40      	cmp	r3, #64	; 0x40
 8002178:	d108      	bne.n	800218c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	68ba      	ldr	r2, [r7, #8]
 8002188:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800218a:	e007      	b.n	800219c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	68ba      	ldr	r2, [r7, #8]
 8002192:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	60da      	str	r2, [r3, #12]
}
 800219c:	bf00      	nop
 800219e:	3714      	adds	r7, #20
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	3b10      	subs	r3, #16
 80021b8:	4a14      	ldr	r2, [pc, #80]	; (800220c <DMA_CalcBaseAndBitshift+0x64>)
 80021ba:	fba2 2303 	umull	r2, r3, r2, r3
 80021be:	091b      	lsrs	r3, r3, #4
 80021c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80021c2:	4a13      	ldr	r2, [pc, #76]	; (8002210 <DMA_CalcBaseAndBitshift+0x68>)
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	4413      	add	r3, r2
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	461a      	mov	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2b03      	cmp	r3, #3
 80021d4:	d909      	bls.n	80021ea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80021de:	f023 0303 	bic.w	r3, r3, #3
 80021e2:	1d1a      	adds	r2, r3, #4
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	659a      	str	r2, [r3, #88]	; 0x58
 80021e8:	e007      	b.n	80021fa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80021f2:	f023 0303 	bic.w	r3, r3, #3
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3714      	adds	r7, #20
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	aaaaaaab 	.word	0xaaaaaaab
 8002210:	08008460 	.word	0x08008460

08002214 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002214:	b480      	push	{r7}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800221c:	2300      	movs	r3, #0
 800221e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002224:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	699b      	ldr	r3, [r3, #24]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d11f      	bne.n	800226e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	2b03      	cmp	r3, #3
 8002232:	d856      	bhi.n	80022e2 <DMA_CheckFifoParam+0xce>
 8002234:	a201      	add	r2, pc, #4	; (adr r2, 800223c <DMA_CheckFifoParam+0x28>)
 8002236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800223a:	bf00      	nop
 800223c:	0800224d 	.word	0x0800224d
 8002240:	0800225f 	.word	0x0800225f
 8002244:	0800224d 	.word	0x0800224d
 8002248:	080022e3 	.word	0x080022e3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002250:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d046      	beq.n	80022e6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800225c:	e043      	b.n	80022e6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002262:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002266:	d140      	bne.n	80022ea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800226c:	e03d      	b.n	80022ea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	699b      	ldr	r3, [r3, #24]
 8002272:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002276:	d121      	bne.n	80022bc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	2b03      	cmp	r3, #3
 800227c:	d837      	bhi.n	80022ee <DMA_CheckFifoParam+0xda>
 800227e:	a201      	add	r2, pc, #4	; (adr r2, 8002284 <DMA_CheckFifoParam+0x70>)
 8002280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002284:	08002295 	.word	0x08002295
 8002288:	0800229b 	.word	0x0800229b
 800228c:	08002295 	.word	0x08002295
 8002290:	080022ad 	.word	0x080022ad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	73fb      	strb	r3, [r7, #15]
      break;
 8002298:	e030      	b.n	80022fc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800229e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d025      	beq.n	80022f2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022aa:	e022      	b.n	80022f2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80022b4:	d11f      	bne.n	80022f6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80022ba:	e01c      	b.n	80022f6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d903      	bls.n	80022ca <DMA_CheckFifoParam+0xb6>
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	2b03      	cmp	r3, #3
 80022c6:	d003      	beq.n	80022d0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80022c8:	e018      	b.n	80022fc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	73fb      	strb	r3, [r7, #15]
      break;
 80022ce:	e015      	b.n	80022fc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d00e      	beq.n	80022fa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	73fb      	strb	r3, [r7, #15]
      break;
 80022e0:	e00b      	b.n	80022fa <DMA_CheckFifoParam+0xe6>
      break;
 80022e2:	bf00      	nop
 80022e4:	e00a      	b.n	80022fc <DMA_CheckFifoParam+0xe8>
      break;
 80022e6:	bf00      	nop
 80022e8:	e008      	b.n	80022fc <DMA_CheckFifoParam+0xe8>
      break;
 80022ea:	bf00      	nop
 80022ec:	e006      	b.n	80022fc <DMA_CheckFifoParam+0xe8>
      break;
 80022ee:	bf00      	nop
 80022f0:	e004      	b.n	80022fc <DMA_CheckFifoParam+0xe8>
      break;
 80022f2:	bf00      	nop
 80022f4:	e002      	b.n	80022fc <DMA_CheckFifoParam+0xe8>
      break;   
 80022f6:	bf00      	nop
 80022f8:	e000      	b.n	80022fc <DMA_CheckFifoParam+0xe8>
      break;
 80022fa:	bf00      	nop
    }
  } 
  
  return status; 
 80022fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3714      	adds	r7, #20
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop

0800230c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800230c:	b480      	push	{r7}
 800230e:	b089      	sub	sp, #36	; 0x24
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002316:	2300      	movs	r3, #0
 8002318:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800231a:	2300      	movs	r3, #0
 800231c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800231e:	2300      	movs	r3, #0
 8002320:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002322:	2300      	movs	r3, #0
 8002324:	61fb      	str	r3, [r7, #28]
 8002326:	e159      	b.n	80025dc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002328:	2201      	movs	r2, #1
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	fa02 f303 	lsl.w	r3, r2, r3
 8002330:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	697a      	ldr	r2, [r7, #20]
 8002338:	4013      	ands	r3, r2
 800233a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800233c:	693a      	ldr	r2, [r7, #16]
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	429a      	cmp	r2, r3
 8002342:	f040 8148 	bne.w	80025d6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	f003 0303 	and.w	r3, r3, #3
 800234e:	2b01      	cmp	r3, #1
 8002350:	d005      	beq.n	800235e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800235a:	2b02      	cmp	r3, #2
 800235c:	d130      	bne.n	80023c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	2203      	movs	r2, #3
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	43db      	mvns	r3, r3
 8002370:	69ba      	ldr	r2, [r7, #24]
 8002372:	4013      	ands	r3, r2
 8002374:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	68da      	ldr	r2, [r3, #12]
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	005b      	lsls	r3, r3, #1
 800237e:	fa02 f303 	lsl.w	r3, r2, r3
 8002382:	69ba      	ldr	r2, [r7, #24]
 8002384:	4313      	orrs	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	69ba      	ldr	r2, [r7, #24]
 800238c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002394:	2201      	movs	r2, #1
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	43db      	mvns	r3, r3
 800239e:	69ba      	ldr	r2, [r7, #24]
 80023a0:	4013      	ands	r3, r2
 80023a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	091b      	lsrs	r3, r3, #4
 80023aa:	f003 0201 	and.w	r2, r3, #1
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	69ba      	ldr	r2, [r7, #24]
 80023be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f003 0303 	and.w	r3, r3, #3
 80023c8:	2b03      	cmp	r3, #3
 80023ca:	d017      	beq.n	80023fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	005b      	lsls	r3, r3, #1
 80023d6:	2203      	movs	r2, #3
 80023d8:	fa02 f303 	lsl.w	r3, r2, r3
 80023dc:	43db      	mvns	r3, r3
 80023de:	69ba      	ldr	r2, [r7, #24]
 80023e0:	4013      	ands	r3, r2
 80023e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	689a      	ldr	r2, [r3, #8]
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	69ba      	ldr	r2, [r7, #24]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	69ba      	ldr	r2, [r7, #24]
 80023fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f003 0303 	and.w	r3, r3, #3
 8002404:	2b02      	cmp	r3, #2
 8002406:	d123      	bne.n	8002450 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	08da      	lsrs	r2, r3, #3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	3208      	adds	r2, #8
 8002410:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002414:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	f003 0307 	and.w	r3, r3, #7
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	220f      	movs	r2, #15
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	43db      	mvns	r3, r3
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	4013      	ands	r3, r2
 800242a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	691a      	ldr	r2, [r3, #16]
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	f003 0307 	and.w	r3, r3, #7
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	4313      	orrs	r3, r2
 8002440:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	08da      	lsrs	r2, r3, #3
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	3208      	adds	r2, #8
 800244a:	69b9      	ldr	r1, [r7, #24]
 800244c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	005b      	lsls	r3, r3, #1
 800245a:	2203      	movs	r2, #3
 800245c:	fa02 f303 	lsl.w	r3, r2, r3
 8002460:	43db      	mvns	r3, r3
 8002462:	69ba      	ldr	r2, [r7, #24]
 8002464:	4013      	ands	r3, r2
 8002466:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f003 0203 	and.w	r2, r3, #3
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	fa02 f303 	lsl.w	r3, r2, r3
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	4313      	orrs	r3, r2
 800247c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800248c:	2b00      	cmp	r3, #0
 800248e:	f000 80a2 	beq.w	80025d6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002492:	2300      	movs	r3, #0
 8002494:	60fb      	str	r3, [r7, #12]
 8002496:	4b57      	ldr	r3, [pc, #348]	; (80025f4 <HAL_GPIO_Init+0x2e8>)
 8002498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800249a:	4a56      	ldr	r2, [pc, #344]	; (80025f4 <HAL_GPIO_Init+0x2e8>)
 800249c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024a0:	6453      	str	r3, [r2, #68]	; 0x44
 80024a2:	4b54      	ldr	r3, [pc, #336]	; (80025f4 <HAL_GPIO_Init+0x2e8>)
 80024a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024ae:	4a52      	ldr	r2, [pc, #328]	; (80025f8 <HAL_GPIO_Init+0x2ec>)
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	089b      	lsrs	r3, r3, #2
 80024b4:	3302      	adds	r3, #2
 80024b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	f003 0303 	and.w	r3, r3, #3
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	220f      	movs	r2, #15
 80024c6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ca:	43db      	mvns	r3, r3
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	4013      	ands	r3, r2
 80024d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a49      	ldr	r2, [pc, #292]	; (80025fc <HAL_GPIO_Init+0x2f0>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d019      	beq.n	800250e <HAL_GPIO_Init+0x202>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4a48      	ldr	r2, [pc, #288]	; (8002600 <HAL_GPIO_Init+0x2f4>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d013      	beq.n	800250a <HAL_GPIO_Init+0x1fe>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4a47      	ldr	r2, [pc, #284]	; (8002604 <HAL_GPIO_Init+0x2f8>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d00d      	beq.n	8002506 <HAL_GPIO_Init+0x1fa>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a46      	ldr	r2, [pc, #280]	; (8002608 <HAL_GPIO_Init+0x2fc>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d007      	beq.n	8002502 <HAL_GPIO_Init+0x1f6>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a45      	ldr	r2, [pc, #276]	; (800260c <HAL_GPIO_Init+0x300>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d101      	bne.n	80024fe <HAL_GPIO_Init+0x1f2>
 80024fa:	2304      	movs	r3, #4
 80024fc:	e008      	b.n	8002510 <HAL_GPIO_Init+0x204>
 80024fe:	2307      	movs	r3, #7
 8002500:	e006      	b.n	8002510 <HAL_GPIO_Init+0x204>
 8002502:	2303      	movs	r3, #3
 8002504:	e004      	b.n	8002510 <HAL_GPIO_Init+0x204>
 8002506:	2302      	movs	r3, #2
 8002508:	e002      	b.n	8002510 <HAL_GPIO_Init+0x204>
 800250a:	2301      	movs	r3, #1
 800250c:	e000      	b.n	8002510 <HAL_GPIO_Init+0x204>
 800250e:	2300      	movs	r3, #0
 8002510:	69fa      	ldr	r2, [r7, #28]
 8002512:	f002 0203 	and.w	r2, r2, #3
 8002516:	0092      	lsls	r2, r2, #2
 8002518:	4093      	lsls	r3, r2
 800251a:	69ba      	ldr	r2, [r7, #24]
 800251c:	4313      	orrs	r3, r2
 800251e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002520:	4935      	ldr	r1, [pc, #212]	; (80025f8 <HAL_GPIO_Init+0x2ec>)
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	089b      	lsrs	r3, r3, #2
 8002526:	3302      	adds	r3, #2
 8002528:	69ba      	ldr	r2, [r7, #24]
 800252a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800252e:	4b38      	ldr	r3, [pc, #224]	; (8002610 <HAL_GPIO_Init+0x304>)
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	43db      	mvns	r3, r3
 8002538:	69ba      	ldr	r2, [r7, #24]
 800253a:	4013      	ands	r3, r2
 800253c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d003      	beq.n	8002552 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800254a:	69ba      	ldr	r2, [r7, #24]
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	4313      	orrs	r3, r2
 8002550:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002552:	4a2f      	ldr	r2, [pc, #188]	; (8002610 <HAL_GPIO_Init+0x304>)
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002558:	4b2d      	ldr	r3, [pc, #180]	; (8002610 <HAL_GPIO_Init+0x304>)
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	43db      	mvns	r3, r3
 8002562:	69ba      	ldr	r2, [r7, #24]
 8002564:	4013      	ands	r3, r2
 8002566:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d003      	beq.n	800257c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002574:	69ba      	ldr	r2, [r7, #24]
 8002576:	693b      	ldr	r3, [r7, #16]
 8002578:	4313      	orrs	r3, r2
 800257a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800257c:	4a24      	ldr	r2, [pc, #144]	; (8002610 <HAL_GPIO_Init+0x304>)
 800257e:	69bb      	ldr	r3, [r7, #24]
 8002580:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002582:	4b23      	ldr	r3, [pc, #140]	; (8002610 <HAL_GPIO_Init+0x304>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	43db      	mvns	r3, r3
 800258c:	69ba      	ldr	r2, [r7, #24]
 800258e:	4013      	ands	r3, r2
 8002590:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d003      	beq.n	80025a6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800259e:	69ba      	ldr	r2, [r7, #24]
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025a6:	4a1a      	ldr	r2, [pc, #104]	; (8002610 <HAL_GPIO_Init+0x304>)
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025ac:	4b18      	ldr	r3, [pc, #96]	; (8002610 <HAL_GPIO_Init+0x304>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	43db      	mvns	r3, r3
 80025b6:	69ba      	ldr	r2, [r7, #24]
 80025b8:	4013      	ands	r3, r2
 80025ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d003      	beq.n	80025d0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80025c8:	69ba      	ldr	r2, [r7, #24]
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80025d0:	4a0f      	ldr	r2, [pc, #60]	; (8002610 <HAL_GPIO_Init+0x304>)
 80025d2:	69bb      	ldr	r3, [r7, #24]
 80025d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	3301      	adds	r3, #1
 80025da:	61fb      	str	r3, [r7, #28]
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	2b0f      	cmp	r3, #15
 80025e0:	f67f aea2 	bls.w	8002328 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80025e4:	bf00      	nop
 80025e6:	bf00      	nop
 80025e8:	3724      	adds	r7, #36	; 0x24
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	40023800 	.word	0x40023800
 80025f8:	40013800 	.word	0x40013800
 80025fc:	40020000 	.word	0x40020000
 8002600:	40020400 	.word	0x40020400
 8002604:	40020800 	.word	0x40020800
 8002608:	40020c00 	.word	0x40020c00
 800260c:	40021000 	.word	0x40021000
 8002610:	40013c00 	.word	0x40013c00

08002614 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	460b      	mov	r3, r1
 800261e:	807b      	strh	r3, [r7, #2]
 8002620:	4613      	mov	r3, r2
 8002622:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002624:	787b      	ldrb	r3, [r7, #1]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d003      	beq.n	8002632 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800262a:	887a      	ldrh	r2, [r7, #2]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002630:	e003      	b.n	800263a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002632:	887b      	ldrh	r3, [r7, #2]
 8002634:	041a      	lsls	r2, r3, #16
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	619a      	str	r2, [r3, #24]
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
	...

08002648 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d101      	bne.n	800265a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e12b      	b.n	80028b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002660:	b2db      	uxtb	r3, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	d106      	bne.n	8002674 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f7fe fed4 	bl	800141c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2224      	movs	r2, #36	; 0x24
 8002678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f022 0201 	bic.w	r2, r2, #1
 800268a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800269a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80026ac:	f002 fe8e 	bl	80053cc <HAL_RCC_GetPCLK1Freq>
 80026b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	4a81      	ldr	r2, [pc, #516]	; (80028bc <HAL_I2C_Init+0x274>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d807      	bhi.n	80026cc <HAL_I2C_Init+0x84>
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	4a80      	ldr	r2, [pc, #512]	; (80028c0 <HAL_I2C_Init+0x278>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	bf94      	ite	ls
 80026c4:	2301      	movls	r3, #1
 80026c6:	2300      	movhi	r3, #0
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	e006      	b.n	80026da <HAL_I2C_Init+0x92>
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	4a7d      	ldr	r2, [pc, #500]	; (80028c4 <HAL_I2C_Init+0x27c>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	bf94      	ite	ls
 80026d4:	2301      	movls	r3, #1
 80026d6:	2300      	movhi	r3, #0
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e0e7      	b.n	80028b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	4a78      	ldr	r2, [pc, #480]	; (80028c8 <HAL_I2C_Init+0x280>)
 80026e6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ea:	0c9b      	lsrs	r3, r3, #18
 80026ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68ba      	ldr	r2, [r7, #8]
 80026fe:	430a      	orrs	r2, r1
 8002700:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	6a1b      	ldr	r3, [r3, #32]
 8002708:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	4a6a      	ldr	r2, [pc, #424]	; (80028bc <HAL_I2C_Init+0x274>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d802      	bhi.n	800271c <HAL_I2C_Init+0xd4>
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	3301      	adds	r3, #1
 800271a:	e009      	b.n	8002730 <HAL_I2C_Init+0xe8>
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002722:	fb02 f303 	mul.w	r3, r2, r3
 8002726:	4a69      	ldr	r2, [pc, #420]	; (80028cc <HAL_I2C_Init+0x284>)
 8002728:	fba2 2303 	umull	r2, r3, r2, r3
 800272c:	099b      	lsrs	r3, r3, #6
 800272e:	3301      	adds	r3, #1
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	6812      	ldr	r2, [r2, #0]
 8002734:	430b      	orrs	r3, r1
 8002736:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	69db      	ldr	r3, [r3, #28]
 800273e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002742:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	495c      	ldr	r1, [pc, #368]	; (80028bc <HAL_I2C_Init+0x274>)
 800274c:	428b      	cmp	r3, r1
 800274e:	d819      	bhi.n	8002784 <HAL_I2C_Init+0x13c>
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	1e59      	subs	r1, r3, #1
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	005b      	lsls	r3, r3, #1
 800275a:	fbb1 f3f3 	udiv	r3, r1, r3
 800275e:	1c59      	adds	r1, r3, #1
 8002760:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002764:	400b      	ands	r3, r1
 8002766:	2b00      	cmp	r3, #0
 8002768:	d00a      	beq.n	8002780 <HAL_I2C_Init+0x138>
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	1e59      	subs	r1, r3, #1
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	fbb1 f3f3 	udiv	r3, r1, r3
 8002778:	3301      	adds	r3, #1
 800277a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800277e:	e051      	b.n	8002824 <HAL_I2C_Init+0x1dc>
 8002780:	2304      	movs	r3, #4
 8002782:	e04f      	b.n	8002824 <HAL_I2C_Init+0x1dc>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d111      	bne.n	80027b0 <HAL_I2C_Init+0x168>
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	1e58      	subs	r0, r3, #1
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6859      	ldr	r1, [r3, #4]
 8002794:	460b      	mov	r3, r1
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	440b      	add	r3, r1
 800279a:	fbb0 f3f3 	udiv	r3, r0, r3
 800279e:	3301      	adds	r3, #1
 80027a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	bf0c      	ite	eq
 80027a8:	2301      	moveq	r3, #1
 80027aa:	2300      	movne	r3, #0
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	e012      	b.n	80027d6 <HAL_I2C_Init+0x18e>
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	1e58      	subs	r0, r3, #1
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6859      	ldr	r1, [r3, #4]
 80027b8:	460b      	mov	r3, r1
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	440b      	add	r3, r1
 80027be:	0099      	lsls	r1, r3, #2
 80027c0:	440b      	add	r3, r1
 80027c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80027c6:	3301      	adds	r3, #1
 80027c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	bf0c      	ite	eq
 80027d0:	2301      	moveq	r3, #1
 80027d2:	2300      	movne	r3, #0
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <HAL_I2C_Init+0x196>
 80027da:	2301      	movs	r3, #1
 80027dc:	e022      	b.n	8002824 <HAL_I2C_Init+0x1dc>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d10e      	bne.n	8002804 <HAL_I2C_Init+0x1bc>
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	1e58      	subs	r0, r3, #1
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6859      	ldr	r1, [r3, #4]
 80027ee:	460b      	mov	r3, r1
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	440b      	add	r3, r1
 80027f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80027f8:	3301      	adds	r3, #1
 80027fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002802:	e00f      	b.n	8002824 <HAL_I2C_Init+0x1dc>
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	1e58      	subs	r0, r3, #1
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6859      	ldr	r1, [r3, #4]
 800280c:	460b      	mov	r3, r1
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	440b      	add	r3, r1
 8002812:	0099      	lsls	r1, r3, #2
 8002814:	440b      	add	r3, r1
 8002816:	fbb0 f3f3 	udiv	r3, r0, r3
 800281a:	3301      	adds	r3, #1
 800281c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002820:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002824:	6879      	ldr	r1, [r7, #4]
 8002826:	6809      	ldr	r1, [r1, #0]
 8002828:	4313      	orrs	r3, r2
 800282a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	69da      	ldr	r2, [r3, #28]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a1b      	ldr	r3, [r3, #32]
 800283e:	431a      	orrs	r2, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	430a      	orrs	r2, r1
 8002846:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002852:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	6911      	ldr	r1, [r2, #16]
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	68d2      	ldr	r2, [r2, #12]
 800285e:	4311      	orrs	r1, r2
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	6812      	ldr	r2, [r2, #0]
 8002864:	430b      	orrs	r3, r1
 8002866:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	695a      	ldr	r2, [r3, #20]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	431a      	orrs	r2, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	430a      	orrs	r2, r1
 8002882:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f042 0201 	orr.w	r2, r2, #1
 8002892:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2220      	movs	r2, #32
 800289e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3710      	adds	r7, #16
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	000186a0 	.word	0x000186a0
 80028c0:	001e847f 	.word	0x001e847f
 80028c4:	003d08ff 	.word	0x003d08ff
 80028c8:	431bde83 	.word	0x431bde83
 80028cc:	10624dd3 	.word	0x10624dd3

080028d0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b088      	sub	sp, #32
 80028d4:	af02      	add	r7, sp, #8
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	607a      	str	r2, [r7, #4]
 80028da:	461a      	mov	r2, r3
 80028dc:	460b      	mov	r3, r1
 80028de:	817b      	strh	r3, [r7, #10]
 80028e0:	4613      	mov	r3, r2
 80028e2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028e4:	f7ff f848 	bl	8001978 <HAL_GetTick>
 80028e8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	2b20      	cmp	r3, #32
 80028f4:	f040 80e0 	bne.w	8002ab8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	9300      	str	r3, [sp, #0]
 80028fc:	2319      	movs	r3, #25
 80028fe:	2201      	movs	r2, #1
 8002900:	4970      	ldr	r1, [pc, #448]	; (8002ac4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002902:	68f8      	ldr	r0, [r7, #12]
 8002904:	f001 ff1e 	bl	8004744 <I2C_WaitOnFlagUntilTimeout>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800290e:	2302      	movs	r3, #2
 8002910:	e0d3      	b.n	8002aba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002918:	2b01      	cmp	r3, #1
 800291a:	d101      	bne.n	8002920 <HAL_I2C_Master_Transmit+0x50>
 800291c:	2302      	movs	r3, #2
 800291e:	e0cc      	b.n	8002aba <HAL_I2C_Master_Transmit+0x1ea>
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2201      	movs	r2, #1
 8002924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b01      	cmp	r3, #1
 8002934:	d007      	beq.n	8002946 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f042 0201 	orr.w	r2, r2, #1
 8002944:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002954:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2221      	movs	r2, #33	; 0x21
 800295a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2210      	movs	r2, #16
 8002962:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	893a      	ldrh	r2, [r7, #8]
 8002976:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800297c:	b29a      	uxth	r2, r3
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	4a50      	ldr	r2, [pc, #320]	; (8002ac8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002986:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002988:	8979      	ldrh	r1, [r7, #10]
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	6a3a      	ldr	r2, [r7, #32]
 800298e:	68f8      	ldr	r0, [r7, #12]
 8002990:	f001 fc9c 	bl	80042cc <I2C_MasterRequestWrite>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d001      	beq.n	800299e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e08d      	b.n	8002aba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800299e:	2300      	movs	r3, #0
 80029a0:	613b      	str	r3, [r7, #16]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	695b      	ldr	r3, [r3, #20]
 80029a8:	613b      	str	r3, [r7, #16]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	613b      	str	r3, [r7, #16]
 80029b2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80029b4:	e066      	b.n	8002a84 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029b6:	697a      	ldr	r2, [r7, #20]
 80029b8:	6a39      	ldr	r1, [r7, #32]
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f001 ff98 	bl	80048f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d00d      	beq.n	80029e2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ca:	2b04      	cmp	r3, #4
 80029cc:	d107      	bne.n	80029de <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029dc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e06b      	b.n	8002aba <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e6:	781a      	ldrb	r2, [r3, #0]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029f2:	1c5a      	adds	r2, r3, #1
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029fc:	b29b      	uxth	r3, r3
 80029fe:	3b01      	subs	r3, #1
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	b29a      	uxth	r2, r3
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	695b      	ldr	r3, [r3, #20]
 8002a18:	f003 0304 	and.w	r3, r3, #4
 8002a1c:	2b04      	cmp	r3, #4
 8002a1e:	d11b      	bne.n	8002a58 <HAL_I2C_Master_Transmit+0x188>
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d017      	beq.n	8002a58 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a2c:	781a      	ldrb	r2, [r3, #0]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a38:	1c5a      	adds	r2, r3, #1
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	3b01      	subs	r3, #1
 8002a46:	b29a      	uxth	r2, r3
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a50:	3b01      	subs	r3, #1
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a58:	697a      	ldr	r2, [r7, #20]
 8002a5a:	6a39      	ldr	r1, [r7, #32]
 8002a5c:	68f8      	ldr	r0, [r7, #12]
 8002a5e:	f001 ff88 	bl	8004972 <I2C_WaitOnBTFFlagUntilTimeout>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d00d      	beq.n	8002a84 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6c:	2b04      	cmp	r3, #4
 8002a6e:	d107      	bne.n	8002a80 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a7e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e01a      	b.n	8002aba <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d194      	bne.n	80029b6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2220      	movs	r2, #32
 8002aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	e000      	b.n	8002aba <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002ab8:	2302      	movs	r3, #2
  }
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3718      	adds	r7, #24
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	00100002 	.word	0x00100002
 8002ac8:	ffff0000 	.word	0xffff0000

08002acc <HAL_I2C_Master_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	607a      	str	r2, [r7, #4]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	460b      	mov	r3, r1
 8002ada:	817b      	strh	r3, [r7, #10]
 8002adc:	4613      	mov	r3, r2
 8002ade:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b20      	cmp	r3, #32
 8002aee:	f040 810d 	bne.w	8002d0c <HAL_I2C_Master_Receive_DMA+0x240>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8002af2:	4b89      	ldr	r3, [pc, #548]	; (8002d18 <HAL_I2C_Master_Receive_DMA+0x24c>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	08db      	lsrs	r3, r3, #3
 8002af8:	4a88      	ldr	r2, [pc, #544]	; (8002d1c <HAL_I2C_Master_Receive_DMA+0x250>)
 8002afa:	fba2 2303 	umull	r2, r3, r2, r3
 8002afe:	0a1a      	lsrs	r2, r3, #8
 8002b00:	4613      	mov	r3, r2
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	4413      	add	r3, r2
 8002b06:	009a      	lsls	r2, r3, #2
 8002b08:	4413      	add	r3, r2
 8002b0a:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	3b01      	subs	r3, #1
 8002b10:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d116      	bne.n	8002b46 <HAL_I2C_Master_Receive_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2220      	movs	r2, #32
 8002b22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	f043 0220 	orr.w	r2, r3, #32
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e0e3      	b.n	8002d0e <HAL_I2C_Master_Receive_DMA+0x242>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	699b      	ldr	r3, [r3, #24]
 8002b4c:	f003 0302 	and.w	r3, r3, #2
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d0db      	beq.n	8002b0c <HAL_I2C_Master_Receive_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d101      	bne.n	8002b62 <HAL_I2C_Master_Receive_DMA+0x96>
 8002b5e:	2302      	movs	r3, #2
 8002b60:	e0d5      	b.n	8002d0e <HAL_I2C_Master_Receive_DMA+0x242>
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2201      	movs	r2, #1
 8002b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0301 	and.w	r3, r3, #1
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d007      	beq.n	8002b88 <HAL_I2C_Master_Receive_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f042 0201 	orr.w	r2, r2, #1
 8002b86:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b96:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2222      	movs	r2, #34	; 0x22
 8002b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2210      	movs	r2, #16
 8002ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2200      	movs	r2, #0
 8002bac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	893a      	ldrh	r2, [r7, #8]
 8002bb8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	4a56      	ldr	r2, [pc, #344]	; (8002d20 <HAL_I2C_Master_Receive_DMA+0x254>)
 8002bc8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8002bca:	897a      	ldrh	r2, [r7, #10]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d07b      	beq.n	8002cd0 <HAL_I2C_Master_Receive_DMA+0x204>
    {
      if (hi2c->hdmarx != NULL)
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d02a      	beq.n	8002c36 <HAL_I2C_Master_Receive_DMA+0x16a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002be4:	4a4f      	ldr	r2, [pc, #316]	; (8002d24 <HAL_I2C_Master_Receive_DMA+0x258>)
 8002be6:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bec:	4a4e      	ldr	r2, [pc, #312]	; (8002d28 <HAL_I2C_Master_Receive_DMA+0x25c>)
 8002bee:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c04:	2200      	movs	r2, #0
 8002c06:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	3310      	adds	r3, #16
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c20:	461a      	mov	r2, r3
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c26:	f7ff f873 	bl	8001d10 <HAL_DMA_Start_IT>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002c2e:	7dfb      	ldrb	r3, [r7, #23]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d139      	bne.n	8002ca8 <HAL_I2C_Master_Receive_DMA+0x1dc>
 8002c34:	e013      	b.n	8002c5e <HAL_I2C_Master_Receive_DMA+0x192>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2220      	movs	r2, #32
 8002c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2200      	movs	r2, #0
 8002c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e057      	b.n	8002d0e <HAL_I2C_Master_Receive_DMA+0x242>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002c6c:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c7c:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2200      	movs	r2, #0
 8002c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	685a      	ldr	r2, [r3, #4]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8002c94:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	685a      	ldr	r2, [r3, #4]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ca4:	605a      	str	r2, [r3, #4]
 8002ca6:	e02f      	b.n	8002d08 <HAL_I2C_Master_Receive_DMA+0x23c>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2220      	movs	r2, #32
 8002cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbc:	f043 0210 	orr.w	r2, r3, #16
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e01e      	b.n	8002d0e <HAL_I2C_Master_Receive_DMA+0x242>
      }
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	685a      	ldr	r2, [r3, #4]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8002ce6:	605a      	str	r2, [r3, #4]

      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002cf6:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d06:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	e000      	b.n	8002d0e <HAL_I2C_Master_Receive_DMA+0x242>
  }
  else
  {
    return HAL_BUSY;
 8002d0c:	2302      	movs	r3, #2
  }
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3718      	adds	r7, #24
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	20000000 	.word	0x20000000
 8002d1c:	14f8b589 	.word	0x14f8b589
 8002d20:	ffff0000 	.word	0xffff0000
 8002d24:	080043d1 	.word	0x080043d1
 8002d28:	0800457b 	.word	0x0800457b

08002d2c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b088      	sub	sp, #32
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002d34:	2300      	movs	r3, #0
 8002d36:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d44:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002d4c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d54:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002d56:	7bfb      	ldrb	r3, [r7, #15]
 8002d58:	2b10      	cmp	r3, #16
 8002d5a:	d003      	beq.n	8002d64 <HAL_I2C_EV_IRQHandler+0x38>
 8002d5c:	7bfb      	ldrb	r3, [r7, #15]
 8002d5e:	2b40      	cmp	r3, #64	; 0x40
 8002d60:	f040 80c1 	bne.w	8002ee6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	699b      	ldr	r3, [r3, #24]
 8002d6a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d10d      	bne.n	8002d9a <HAL_I2C_EV_IRQHandler+0x6e>
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8002d84:	d003      	beq.n	8002d8e <HAL_I2C_EV_IRQHandler+0x62>
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8002d8c:	d101      	bne.n	8002d92 <HAL_I2C_EV_IRQHandler+0x66>
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e000      	b.n	8002d94 <HAL_I2C_EV_IRQHandler+0x68>
 8002d92:	2300      	movs	r3, #0
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	f000 8132 	beq.w	8002ffe <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	f003 0301 	and.w	r3, r3, #1
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d00c      	beq.n	8002dbe <HAL_I2C_EV_IRQHandler+0x92>
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	0a5b      	lsrs	r3, r3, #9
 8002da8:	f003 0301 	and.w	r3, r3, #1
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d006      	beq.n	8002dbe <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f001 fe80 	bl	8004ab6 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f000 fcdc 	bl	8003774 <I2C_Master_SB>
 8002dbc:	e092      	b.n	8002ee4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	08db      	lsrs	r3, r3, #3
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d009      	beq.n	8002dde <HAL_I2C_EV_IRQHandler+0xb2>
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	0a5b      	lsrs	r3, r3, #9
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d003      	beq.n	8002dde <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002dd6:	6878      	ldr	r0, [r7, #4]
 8002dd8:	f000 fd52 	bl	8003880 <I2C_Master_ADD10>
 8002ddc:	e082      	b.n	8002ee4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	085b      	lsrs	r3, r3, #1
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d009      	beq.n	8002dfe <HAL_I2C_EV_IRQHandler+0xd2>
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	0a5b      	lsrs	r3, r3, #9
 8002dee:	f003 0301 	and.w	r3, r3, #1
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d003      	beq.n	8002dfe <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002df6:	6878      	ldr	r0, [r7, #4]
 8002df8:	f000 fd6c 	bl	80038d4 <I2C_Master_ADDR>
 8002dfc:	e072      	b.n	8002ee4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	089b      	lsrs	r3, r3, #2
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d03b      	beq.n	8002e82 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e18:	f000 80f3 	beq.w	8003002 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e1c:	69fb      	ldr	r3, [r7, #28]
 8002e1e:	09db      	lsrs	r3, r3, #7
 8002e20:	f003 0301 	and.w	r3, r3, #1
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d00f      	beq.n	8002e48 <HAL_I2C_EV_IRQHandler+0x11c>
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	0a9b      	lsrs	r3, r3, #10
 8002e2c:	f003 0301 	and.w	r3, r3, #1
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d009      	beq.n	8002e48 <HAL_I2C_EV_IRQHandler+0x11c>
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	089b      	lsrs	r3, r3, #2
 8002e38:	f003 0301 	and.w	r3, r3, #1
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d103      	bne.n	8002e48 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	f000 f94c 	bl	80030de <I2C_MasterTransmit_TXE>
 8002e46:	e04d      	b.n	8002ee4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	089b      	lsrs	r3, r3, #2
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f000 80d6 	beq.w	8003002 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	0a5b      	lsrs	r3, r3, #9
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	f000 80cf 	beq.w	8003002 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002e64:	7bbb      	ldrb	r3, [r7, #14]
 8002e66:	2b21      	cmp	r3, #33	; 0x21
 8002e68:	d103      	bne.n	8002e72 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 f9d3 	bl	8003216 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e70:	e0c7      	b.n	8003002 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002e72:	7bfb      	ldrb	r3, [r7, #15]
 8002e74:	2b40      	cmp	r3, #64	; 0x40
 8002e76:	f040 80c4 	bne.w	8003002 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 fa41 	bl	8003302 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e80:	e0bf      	b.n	8003002 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e90:	f000 80b7 	beq.w	8003002 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	099b      	lsrs	r3, r3, #6
 8002e98:	f003 0301 	and.w	r3, r3, #1
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d00f      	beq.n	8002ec0 <HAL_I2C_EV_IRQHandler+0x194>
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	0a9b      	lsrs	r3, r3, #10
 8002ea4:	f003 0301 	and.w	r3, r3, #1
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d009      	beq.n	8002ec0 <HAL_I2C_EV_IRQHandler+0x194>
 8002eac:	69fb      	ldr	r3, [r7, #28]
 8002eae:	089b      	lsrs	r3, r3, #2
 8002eb0:	f003 0301 	and.w	r3, r3, #1
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d103      	bne.n	8002ec0 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f000 fab6 	bl	800342a <I2C_MasterReceive_RXNE>
 8002ebe:	e011      	b.n	8002ee4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	089b      	lsrs	r3, r3, #2
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	f000 809a 	beq.w	8003002 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	0a5b      	lsrs	r3, r3, #9
 8002ed2:	f003 0301 	and.w	r3, r3, #1
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	f000 8093 	beq.w	8003002 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f000 fb5f 	bl	80035a0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ee2:	e08e      	b.n	8003002 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002ee4:	e08d      	b.n	8003002 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d004      	beq.n	8002ef8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	695b      	ldr	r3, [r3, #20]
 8002ef4:	61fb      	str	r3, [r7, #28]
 8002ef6:	e007      	b.n	8002f08 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	695b      	ldr	r3, [r3, #20]
 8002f06:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f08:	69fb      	ldr	r3, [r7, #28]
 8002f0a:	085b      	lsrs	r3, r3, #1
 8002f0c:	f003 0301 	and.w	r3, r3, #1
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d012      	beq.n	8002f3a <HAL_I2C_EV_IRQHandler+0x20e>
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	0a5b      	lsrs	r3, r3, #9
 8002f18:	f003 0301 	and.w	r3, r3, #1
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d00c      	beq.n	8002f3a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d003      	beq.n	8002f30 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	699b      	ldr	r3, [r3, #24]
 8002f2e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002f30:	69b9      	ldr	r1, [r7, #24]
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 ff1d 	bl	8003d72 <I2C_Slave_ADDR>
 8002f38:	e066      	b.n	8003008 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	091b      	lsrs	r3, r3, #4
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d009      	beq.n	8002f5a <HAL_I2C_EV_IRQHandler+0x22e>
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	0a5b      	lsrs	r3, r3, #9
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d003      	beq.n	8002f5a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f000 ff58 	bl	8003e08 <I2C_Slave_STOPF>
 8002f58:	e056      	b.n	8003008 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002f5a:	7bbb      	ldrb	r3, [r7, #14]
 8002f5c:	2b21      	cmp	r3, #33	; 0x21
 8002f5e:	d002      	beq.n	8002f66 <HAL_I2C_EV_IRQHandler+0x23a>
 8002f60:	7bbb      	ldrb	r3, [r7, #14]
 8002f62:	2b29      	cmp	r3, #41	; 0x29
 8002f64:	d125      	bne.n	8002fb2 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	09db      	lsrs	r3, r3, #7
 8002f6a:	f003 0301 	and.w	r3, r3, #1
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d00f      	beq.n	8002f92 <HAL_I2C_EV_IRQHandler+0x266>
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	0a9b      	lsrs	r3, r3, #10
 8002f76:	f003 0301 	and.w	r3, r3, #1
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d009      	beq.n	8002f92 <HAL_I2C_EV_IRQHandler+0x266>
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	089b      	lsrs	r3, r3, #2
 8002f82:	f003 0301 	and.w	r3, r3, #1
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d103      	bne.n	8002f92 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f000 fe33 	bl	8003bf6 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002f90:	e039      	b.n	8003006 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	089b      	lsrs	r3, r3, #2
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d033      	beq.n	8003006 <HAL_I2C_EV_IRQHandler+0x2da>
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	0a5b      	lsrs	r3, r3, #9
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d02d      	beq.n	8003006 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f000 fe60 	bl	8003c70 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002fb0:	e029      	b.n	8003006 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	099b      	lsrs	r3, r3, #6
 8002fb6:	f003 0301 	and.w	r3, r3, #1
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00f      	beq.n	8002fde <HAL_I2C_EV_IRQHandler+0x2b2>
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	0a9b      	lsrs	r3, r3, #10
 8002fc2:	f003 0301 	and.w	r3, r3, #1
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d009      	beq.n	8002fde <HAL_I2C_EV_IRQHandler+0x2b2>
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	089b      	lsrs	r3, r3, #2
 8002fce:	f003 0301 	and.w	r3, r3, #1
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d103      	bne.n	8002fde <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 fe6b 	bl	8003cb2 <I2C_SlaveReceive_RXNE>
 8002fdc:	e014      	b.n	8003008 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	089b      	lsrs	r3, r3, #2
 8002fe2:	f003 0301 	and.w	r3, r3, #1
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00e      	beq.n	8003008 <HAL_I2C_EV_IRQHandler+0x2dc>
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	0a5b      	lsrs	r3, r3, #9
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d008      	beq.n	8003008 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 fe99 	bl	8003d2e <I2C_SlaveReceive_BTF>
 8002ffc:	e004      	b.n	8003008 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002ffe:	bf00      	nop
 8003000:	e002      	b.n	8003008 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003002:	bf00      	nop
 8003004:	e000      	b.n	8003008 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003006:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003008:	3720      	adds	r7, #32
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}

0800300e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800300e:	b480      	push	{r7}
 8003010:	b083      	sub	sp, #12
 8003012:	af00      	add	r7, sp, #0
 8003014:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003016:	bf00      	nop
 8003018:	370c      	adds	r7, #12
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr

08003022 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003022:	b480      	push	{r7}
 8003024:	b083      	sub	sp, #12
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800302a:	bf00      	nop
 800302c:	370c      	adds	r7, #12
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr

08003036 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003036:	b480      	push	{r7}
 8003038:	b083      	sub	sp, #12
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800303e:	bf00      	nop
 8003040:	370c      	adds	r7, #12
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr

0800304a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800304a:	b480      	push	{r7}
 800304c:	b083      	sub	sp, #12
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003052:	bf00      	nop
 8003054:	370c      	adds	r7, #12
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr

0800305e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800305e:	b480      	push	{r7}
 8003060:	b083      	sub	sp, #12
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
 8003066:	460b      	mov	r3, r1
 8003068:	70fb      	strb	r3, [r7, #3]
 800306a:	4613      	mov	r3, r2
 800306c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800306e:	bf00      	nop
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr

0800307a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800307a:	b480      	push	{r7}
 800307c:	b083      	sub	sp, #12
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003082:	bf00      	nop
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr

0800308e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800308e:	b480      	push	{r7}
 8003090:	b083      	sub	sp, #12
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003096:	bf00      	nop
 8003098:	370c      	adds	r7, #12
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr

080030a2 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80030a2:	b480      	push	{r7}
 80030a4:	b083      	sub	sp, #12
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80030aa:	bf00      	nop
 80030ac:	370c      	adds	r7, #12
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr

080030b6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80030b6:	b480      	push	{r7}
 80030b8:	b083      	sub	sp, #12
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80030be:	bf00      	nop
 80030c0:	370c      	adds	r7, #12
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr

080030ca <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80030ca:	b480      	push	{r7}
 80030cc:	b083      	sub	sp, #12
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80030d2:	bf00      	nop
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr

080030de <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80030de:	b580      	push	{r7, lr}
 80030e0:	b084      	sub	sp, #16
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030ec:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80030f4:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fa:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003100:	2b00      	cmp	r3, #0
 8003102:	d150      	bne.n	80031a6 <I2C_MasterTransmit_TXE+0xc8>
 8003104:	7bfb      	ldrb	r3, [r7, #15]
 8003106:	2b21      	cmp	r3, #33	; 0x21
 8003108:	d14d      	bne.n	80031a6 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	2b08      	cmp	r3, #8
 800310e:	d01d      	beq.n	800314c <I2C_MasterTransmit_TXE+0x6e>
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	2b20      	cmp	r3, #32
 8003114:	d01a      	beq.n	800314c <I2C_MasterTransmit_TXE+0x6e>
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800311c:	d016      	beq.n	800314c <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	685a      	ldr	r2, [r3, #4]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800312c:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2211      	movs	r2, #17
 8003132:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2220      	movs	r2, #32
 8003140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7ff ff62 	bl	800300e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800314a:	e060      	b.n	800320e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685a      	ldr	r2, [r3, #4]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800315a:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800316a:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2220      	movs	r2, #32
 8003176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003180:	b2db      	uxtb	r3, r3
 8003182:	2b40      	cmp	r3, #64	; 0x40
 8003184:	d107      	bne.n	8003196 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f7ff ff7d 	bl	800308e <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003194:	e03b      	b.n	800320e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f7ff ff35 	bl	800300e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80031a4:	e033      	b.n	800320e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80031a6:	7bfb      	ldrb	r3, [r7, #15]
 80031a8:	2b21      	cmp	r3, #33	; 0x21
 80031aa:	d005      	beq.n	80031b8 <I2C_MasterTransmit_TXE+0xda>
 80031ac:	7bbb      	ldrb	r3, [r7, #14]
 80031ae:	2b40      	cmp	r3, #64	; 0x40
 80031b0:	d12d      	bne.n	800320e <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80031b2:	7bfb      	ldrb	r3, [r7, #15]
 80031b4:	2b22      	cmp	r3, #34	; 0x22
 80031b6:	d12a      	bne.n	800320e <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031bc:	b29b      	uxth	r3, r3
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d108      	bne.n	80031d4 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	685a      	ldr	r2, [r3, #4]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031d0:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80031d2:	e01c      	b.n	800320e <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	2b40      	cmp	r3, #64	; 0x40
 80031de:	d103      	bne.n	80031e8 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f000 f88e 	bl	8003302 <I2C_MemoryTransmit_TXE_BTF>
}
 80031e6:	e012      	b.n	800320e <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ec:	781a      	ldrb	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f8:	1c5a      	adds	r2, r3, #1
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003202:	b29b      	uxth	r3, r3
 8003204:	3b01      	subs	r3, #1
 8003206:	b29a      	uxth	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800320c:	e7ff      	b.n	800320e <I2C_MasterTransmit_TXE+0x130>
 800320e:	bf00      	nop
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b084      	sub	sp, #16
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003222:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800322a:	b2db      	uxtb	r3, r3
 800322c:	2b21      	cmp	r3, #33	; 0x21
 800322e:	d164      	bne.n	80032fa <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003234:	b29b      	uxth	r3, r3
 8003236:	2b00      	cmp	r3, #0
 8003238:	d012      	beq.n	8003260 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323e:	781a      	ldrb	r2, [r3, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324a:	1c5a      	adds	r2, r3, #1
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003254:	b29b      	uxth	r3, r3
 8003256:	3b01      	subs	r3, #1
 8003258:	b29a      	uxth	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800325e:	e04c      	b.n	80032fa <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2b08      	cmp	r3, #8
 8003264:	d01d      	beq.n	80032a2 <I2C_MasterTransmit_BTF+0x8c>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2b20      	cmp	r3, #32
 800326a:	d01a      	beq.n	80032a2 <I2C_MasterTransmit_BTF+0x8c>
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003272:	d016      	beq.n	80032a2 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003282:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2211      	movs	r2, #17
 8003288:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2220      	movs	r2, #32
 8003296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f7ff feb7 	bl	800300e <HAL_I2C_MasterTxCpltCallback>
}
 80032a0:	e02b      	b.n	80032fa <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	685a      	ldr	r2, [r3, #4]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80032b0:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032c0:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2220      	movs	r2, #32
 80032cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	2b40      	cmp	r3, #64	; 0x40
 80032da:	d107      	bne.n	80032ec <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f7ff fed2 	bl	800308e <HAL_I2C_MemTxCpltCallback>
}
 80032ea:	e006      	b.n	80032fa <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f7ff fe8a 	bl	800300e <HAL_I2C_MasterTxCpltCallback>
}
 80032fa:	bf00      	nop
 80032fc:	3710      	adds	r7, #16
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	b084      	sub	sp, #16
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003310:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003316:	2b00      	cmp	r3, #0
 8003318:	d11d      	bne.n	8003356 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800331e:	2b01      	cmp	r3, #1
 8003320:	d10b      	bne.n	800333a <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003326:	b2da      	uxtb	r2, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003332:	1c9a      	adds	r2, r3, #2
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8003338:	e073      	b.n	8003422 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800333e:	b29b      	uxth	r3, r3
 8003340:	121b      	asrs	r3, r3, #8
 8003342:	b2da      	uxtb	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800334e:	1c5a      	adds	r2, r3, #1
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003354:	e065      	b.n	8003422 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800335a:	2b01      	cmp	r3, #1
 800335c:	d10b      	bne.n	8003376 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003362:	b2da      	uxtb	r2, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800336e:	1c5a      	adds	r2, r3, #1
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003374:	e055      	b.n	8003422 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800337a:	2b02      	cmp	r3, #2
 800337c:	d151      	bne.n	8003422 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800337e:	7bfb      	ldrb	r3, [r7, #15]
 8003380:	2b22      	cmp	r3, #34	; 0x22
 8003382:	d10d      	bne.n	80033a0 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003392:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003398:	1c5a      	adds	r2, r3, #1
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800339e:	e040      	b.n	8003422 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d015      	beq.n	80033d6 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80033aa:	7bfb      	ldrb	r3, [r7, #15]
 80033ac:	2b21      	cmp	r3, #33	; 0x21
 80033ae:	d112      	bne.n	80033d6 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b4:	781a      	ldrb	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c0:	1c5a      	adds	r2, r3, #1
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	3b01      	subs	r3, #1
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80033d4:	e025      	b.n	8003422 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033da:	b29b      	uxth	r3, r3
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d120      	bne.n	8003422 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80033e0:	7bfb      	ldrb	r3, [r7, #15]
 80033e2:	2b21      	cmp	r3, #33	; 0x21
 80033e4:	d11d      	bne.n	8003422 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	685a      	ldr	r2, [r3, #4]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80033f4:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003404:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2220      	movs	r2, #32
 8003410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f7ff fe36 	bl	800308e <HAL_I2C_MemTxCpltCallback>
}
 8003422:	bf00      	nop
 8003424:	3710      	adds	r7, #16
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}

0800342a <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800342a:	b580      	push	{r7, lr}
 800342c:	b084      	sub	sp, #16
 800342e:	af00      	add	r7, sp, #0
 8003430:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003438:	b2db      	uxtb	r3, r3
 800343a:	2b22      	cmp	r3, #34	; 0x22
 800343c:	f040 80ac 	bne.w	8003598 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003444:	b29b      	uxth	r3, r3
 8003446:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2b03      	cmp	r3, #3
 800344c:	d921      	bls.n	8003492 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	691a      	ldr	r2, [r3, #16]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003458:	b2d2      	uxtb	r2, r2
 800345a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003460:	1c5a      	adds	r2, r3, #1
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800346a:	b29b      	uxth	r3, r3
 800346c:	3b01      	subs	r3, #1
 800346e:	b29a      	uxth	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003478:	b29b      	uxth	r3, r3
 800347a:	2b03      	cmp	r3, #3
 800347c:	f040 808c 	bne.w	8003598 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	685a      	ldr	r2, [r3, #4]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800348e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003490:	e082      	b.n	8003598 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003496:	2b02      	cmp	r3, #2
 8003498:	d075      	beq.n	8003586 <I2C_MasterReceive_RXNE+0x15c>
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2b01      	cmp	r3, #1
 800349e:	d002      	beq.n	80034a6 <I2C_MasterReceive_RXNE+0x7c>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d16f      	bne.n	8003586 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f001 faa4 	bl	80049f4 <I2C_WaitOnSTOPRequestThroughIT>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d142      	bne.n	8003538 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034c0:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	685a      	ldr	r2, [r3, #4]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80034d0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	691a      	ldr	r2, [r3, #16]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034dc:	b2d2      	uxtb	r2, r2
 80034de:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e4:	1c5a      	adds	r2, r3, #1
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	3b01      	subs	r3, #1
 80034f2:	b29a      	uxth	r2, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2220      	movs	r2, #32
 80034fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003506:	b2db      	uxtb	r3, r3
 8003508:	2b40      	cmp	r3, #64	; 0x40
 800350a:	d10a      	bne.n	8003522 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f7ff fdc1 	bl	80030a2 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003520:	e03a      	b.n	8003598 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2212      	movs	r2, #18
 800352e:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f7ff fd76 	bl	8003022 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003536:	e02f      	b.n	8003598 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	685a      	ldr	r2, [r3, #4]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003546:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	691a      	ldr	r2, [r3, #16]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003552:	b2d2      	uxtb	r2, r2
 8003554:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355a:	1c5a      	adds	r2, r3, #1
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003564:	b29b      	uxth	r3, r3
 8003566:	3b01      	subs	r3, #1
 8003568:	b29a      	uxth	r2, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2220      	movs	r2, #32
 8003572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f7ff fd99 	bl	80030b6 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003584:	e008      	b.n	8003598 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	685a      	ldr	r2, [r3, #4]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003594:	605a      	str	r2, [r3, #4]
}
 8003596:	e7ff      	b.n	8003598 <I2C_MasterReceive_RXNE+0x16e>
 8003598:	bf00      	nop
 800359a:	3710      	adds	r7, #16
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ac:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	2b04      	cmp	r3, #4
 80035b6:	d11b      	bne.n	80035f0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	685a      	ldr	r2, [r3, #4]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035c6:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	691a      	ldr	r2, [r3, #16]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d2:	b2d2      	uxtb	r2, r2
 80035d4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035da:	1c5a      	adds	r2, r3, #1
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	3b01      	subs	r3, #1
 80035e8:	b29a      	uxth	r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80035ee:	e0bd      	b.n	800376c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	2b03      	cmp	r3, #3
 80035f8:	d129      	bne.n	800364e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	685a      	ldr	r2, [r3, #4]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003608:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2b04      	cmp	r3, #4
 800360e:	d00a      	beq.n	8003626 <I2C_MasterReceive_BTF+0x86>
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2b02      	cmp	r3, #2
 8003614:	d007      	beq.n	8003626 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003624:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	691a      	ldr	r2, [r3, #16]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003630:	b2d2      	uxtb	r2, r2
 8003632:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003638:	1c5a      	adds	r2, r3, #1
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003642:	b29b      	uxth	r3, r3
 8003644:	3b01      	subs	r3, #1
 8003646:	b29a      	uxth	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800364c:	e08e      	b.n	800376c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003652:	b29b      	uxth	r3, r3
 8003654:	2b02      	cmp	r3, #2
 8003656:	d176      	bne.n	8003746 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2b01      	cmp	r3, #1
 800365c:	d002      	beq.n	8003664 <I2C_MasterReceive_BTF+0xc4>
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2b10      	cmp	r3, #16
 8003662:	d108      	bne.n	8003676 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003672:	601a      	str	r2, [r3, #0]
 8003674:	e019      	b.n	80036aa <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2b04      	cmp	r3, #4
 800367a:	d002      	beq.n	8003682 <I2C_MasterReceive_BTF+0xe2>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2b02      	cmp	r3, #2
 8003680:	d108      	bne.n	8003694 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003690:	601a      	str	r2, [r3, #0]
 8003692:	e00a      	b.n	80036aa <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2b10      	cmp	r3, #16
 8003698:	d007      	beq.n	80036aa <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036a8:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	691a      	ldr	r2, [r3, #16]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b4:	b2d2      	uxtb	r2, r2
 80036b6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036bc:	1c5a      	adds	r2, r3, #1
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	3b01      	subs	r3, #1
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	691a      	ldr	r2, [r3, #16]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036da:	b2d2      	uxtb	r2, r2
 80036dc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e2:	1c5a      	adds	r2, r3, #1
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	3b01      	subs	r3, #1
 80036f0:	b29a      	uxth	r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	685a      	ldr	r2, [r3, #4]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003704:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2220      	movs	r2, #32
 800370a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003714:	b2db      	uxtb	r3, r3
 8003716:	2b40      	cmp	r3, #64	; 0x40
 8003718:	d10a      	bne.n	8003730 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f7ff fcba 	bl	80030a2 <HAL_I2C_MemRxCpltCallback>
}
 800372e:	e01d      	b.n	800376c <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2212      	movs	r2, #18
 800373c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f7ff fc6f 	bl	8003022 <HAL_I2C_MasterRxCpltCallback>
}
 8003744:	e012      	b.n	800376c <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	691a      	ldr	r2, [r3, #16]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003750:	b2d2      	uxtb	r2, r2
 8003752:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003758:	1c5a      	adds	r2, r3, #1
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003762:	b29b      	uxth	r3, r3
 8003764:	3b01      	subs	r3, #1
 8003766:	b29a      	uxth	r2, r3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800376c:	bf00      	nop
 800376e:	3710      	adds	r7, #16
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}

08003774 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003782:	b2db      	uxtb	r3, r3
 8003784:	2b40      	cmp	r3, #64	; 0x40
 8003786:	d117      	bne.n	80037b8 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800378c:	2b00      	cmp	r3, #0
 800378e:	d109      	bne.n	80037a4 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003794:	b2db      	uxtb	r3, r3
 8003796:	461a      	mov	r2, r3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80037a0:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80037a2:	e067      	b.n	8003874 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	f043 0301 	orr.w	r3, r3, #1
 80037ae:	b2da      	uxtb	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	611a      	str	r2, [r3, #16]
}
 80037b6:	e05d      	b.n	8003874 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	691b      	ldr	r3, [r3, #16]
 80037bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037c0:	d133      	bne.n	800382a <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b21      	cmp	r3, #33	; 0x21
 80037cc:	d109      	bne.n	80037e2 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	461a      	mov	r2, r3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80037de:	611a      	str	r2, [r3, #16]
 80037e0:	e008      	b.n	80037f4 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	f043 0301 	orr.w	r3, r3, #1
 80037ec:	b2da      	uxtb	r2, r3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d004      	beq.n	8003806 <I2C_Master_SB+0x92>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003802:	2b00      	cmp	r3, #0
 8003804:	d108      	bne.n	8003818 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800380a:	2b00      	cmp	r3, #0
 800380c:	d032      	beq.n	8003874 <I2C_Master_SB+0x100>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003814:	2b00      	cmp	r3, #0
 8003816:	d02d      	beq.n	8003874 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	685a      	ldr	r2, [r3, #4]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003826:	605a      	str	r2, [r3, #4]
}
 8003828:	e024      	b.n	8003874 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800382e:	2b00      	cmp	r3, #0
 8003830:	d10e      	bne.n	8003850 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003836:	b29b      	uxth	r3, r3
 8003838:	11db      	asrs	r3, r3, #7
 800383a:	b2db      	uxtb	r3, r3
 800383c:	f003 0306 	and.w	r3, r3, #6
 8003840:	b2db      	uxtb	r3, r3
 8003842:	f063 030f 	orn	r3, r3, #15
 8003846:	b2da      	uxtb	r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	611a      	str	r2, [r3, #16]
}
 800384e:	e011      	b.n	8003874 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003854:	2b01      	cmp	r3, #1
 8003856:	d10d      	bne.n	8003874 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800385c:	b29b      	uxth	r3, r3
 800385e:	11db      	asrs	r3, r3, #7
 8003860:	b2db      	uxtb	r3, r3
 8003862:	f003 0306 	and.w	r3, r3, #6
 8003866:	b2db      	uxtb	r3, r3
 8003868:	f063 030e 	orn	r3, r3, #14
 800386c:	b2da      	uxtb	r2, r3
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	611a      	str	r2, [r3, #16]
}
 8003874:	bf00      	nop
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800388c:	b2da      	uxtb	r2, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003898:	2b00      	cmp	r3, #0
 800389a:	d004      	beq.n	80038a6 <I2C_Master_ADD10+0x26>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d108      	bne.n	80038b8 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d00c      	beq.n	80038c8 <I2C_Master_ADD10+0x48>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d007      	beq.n	80038c8 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	685a      	ldr	r2, [r3, #4]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038c6:	605a      	str	r2, [r3, #4]
  }
}
 80038c8:	bf00      	nop
 80038ca:	370c      	adds	r7, #12
 80038cc:	46bd      	mov	sp, r7
 80038ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d2:	4770      	bx	lr

080038d4 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b091      	sub	sp, #68	; 0x44
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038e2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ea:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f0:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b22      	cmp	r3, #34	; 0x22
 80038fc:	f040 8169 	bne.w	8003bd2 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003904:	2b00      	cmp	r3, #0
 8003906:	d10f      	bne.n	8003928 <I2C_Master_ADDR+0x54>
 8003908:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800390c:	2b40      	cmp	r3, #64	; 0x40
 800390e:	d10b      	bne.n	8003928 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003910:	2300      	movs	r3, #0
 8003912:	633b      	str	r3, [r7, #48]	; 0x30
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	695b      	ldr	r3, [r3, #20]
 800391a:	633b      	str	r3, [r7, #48]	; 0x30
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	699b      	ldr	r3, [r3, #24]
 8003922:	633b      	str	r3, [r7, #48]	; 0x30
 8003924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003926:	e160      	b.n	8003bea <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800392c:	2b00      	cmp	r3, #0
 800392e:	d11d      	bne.n	800396c <I2C_Master_ADDR+0x98>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	691b      	ldr	r3, [r3, #16]
 8003934:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003938:	d118      	bne.n	800396c <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800393a:	2300      	movs	r3, #0
 800393c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	699b      	ldr	r3, [r3, #24]
 800394c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800394e:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800395e:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003964:	1c5a      	adds	r2, r3, #1
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	651a      	str	r2, [r3, #80]	; 0x50
 800396a:	e13e      	b.n	8003bea <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003970:	b29b      	uxth	r3, r3
 8003972:	2b00      	cmp	r3, #0
 8003974:	d113      	bne.n	800399e <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003976:	2300      	movs	r3, #0
 8003978:	62bb      	str	r3, [r7, #40]	; 0x28
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	695b      	ldr	r3, [r3, #20]
 8003980:	62bb      	str	r3, [r7, #40]	; 0x28
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	699b      	ldr	r3, [r3, #24]
 8003988:	62bb      	str	r3, [r7, #40]	; 0x28
 800398a:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800399a:	601a      	str	r2, [r3, #0]
 800399c:	e115      	b.n	8003bca <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	f040 808a 	bne.w	8003abe <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80039aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80039b0:	d137      	bne.n	8003a22 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039c0:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039d0:	d113      	bne.n	80039fa <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039e0:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039e2:	2300      	movs	r3, #0
 80039e4:	627b      	str	r3, [r7, #36]	; 0x24
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	695b      	ldr	r3, [r3, #20]
 80039ec:	627b      	str	r3, [r7, #36]	; 0x24
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	699b      	ldr	r3, [r3, #24]
 80039f4:	627b      	str	r3, [r7, #36]	; 0x24
 80039f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f8:	e0e7      	b.n	8003bca <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039fa:	2300      	movs	r3, #0
 80039fc:	623b      	str	r3, [r7, #32]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	695b      	ldr	r3, [r3, #20]
 8003a04:	623b      	str	r3, [r7, #32]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	623b      	str	r3, [r7, #32]
 8003a0e:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a1e:	601a      	str	r2, [r3, #0]
 8003a20:	e0d3      	b.n	8003bca <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003a22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a24:	2b08      	cmp	r3, #8
 8003a26:	d02e      	beq.n	8003a86 <I2C_Master_ADDR+0x1b2>
 8003a28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a2a:	2b20      	cmp	r3, #32
 8003a2c:	d02b      	beq.n	8003a86 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003a2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a30:	2b12      	cmp	r3, #18
 8003a32:	d102      	bne.n	8003a3a <I2C_Master_ADDR+0x166>
 8003a34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d125      	bne.n	8003a86 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003a3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a3c:	2b04      	cmp	r3, #4
 8003a3e:	d00e      	beq.n	8003a5e <I2C_Master_ADDR+0x18a>
 8003a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d00b      	beq.n	8003a5e <I2C_Master_ADDR+0x18a>
 8003a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a48:	2b10      	cmp	r3, #16
 8003a4a:	d008      	beq.n	8003a5e <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a5a:	601a      	str	r2, [r3, #0]
 8003a5c:	e007      	b.n	8003a6e <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a6c:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a6e:	2300      	movs	r3, #0
 8003a70:	61fb      	str	r3, [r7, #28]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	695b      	ldr	r3, [r3, #20]
 8003a78:	61fb      	str	r3, [r7, #28]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	699b      	ldr	r3, [r3, #24]
 8003a80:	61fb      	str	r3, [r7, #28]
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	e0a1      	b.n	8003bca <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a94:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a96:	2300      	movs	r3, #0
 8003a98:	61bb      	str	r3, [r7, #24]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	695b      	ldr	r3, [r3, #20]
 8003aa0:	61bb      	str	r3, [r7, #24]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	699b      	ldr	r3, [r3, #24]
 8003aa8:	61bb      	str	r3, [r7, #24]
 8003aaa:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	e085      	b.n	8003bca <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d14d      	bne.n	8003b64 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003ac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aca:	2b04      	cmp	r3, #4
 8003acc:	d016      	beq.n	8003afc <I2C_Master_ADDR+0x228>
 8003ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d013      	beq.n	8003afc <I2C_Master_ADDR+0x228>
 8003ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ad6:	2b10      	cmp	r3, #16
 8003ad8:	d010      	beq.n	8003afc <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ae8:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003af8:	601a      	str	r2, [r3, #0]
 8003afa:	e007      	b.n	8003b0c <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003b0a:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b1a:	d117      	bne.n	8003b4c <I2C_Master_ADDR+0x278>
 8003b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b1e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003b22:	d00b      	beq.n	8003b3c <I2C_Master_ADDR+0x268>
 8003b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d008      	beq.n	8003b3c <I2C_Master_ADDR+0x268>
 8003b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b2c:	2b08      	cmp	r3, #8
 8003b2e:	d005      	beq.n	8003b3c <I2C_Master_ADDR+0x268>
 8003b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b32:	2b10      	cmp	r3, #16
 8003b34:	d002      	beq.n	8003b3c <I2C_Master_ADDR+0x268>
 8003b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b38:	2b20      	cmp	r3, #32
 8003b3a:	d107      	bne.n	8003b4c <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	685a      	ldr	r2, [r3, #4]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003b4a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	617b      	str	r3, [r7, #20]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	617b      	str	r3, [r7, #20]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	699b      	ldr	r3, [r3, #24]
 8003b5e:	617b      	str	r3, [r7, #20]
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	e032      	b.n	8003bca <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003b72:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b82:	d117      	bne.n	8003bb4 <I2C_Master_ADDR+0x2e0>
 8003b84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b86:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003b8a:	d00b      	beq.n	8003ba4 <I2C_Master_ADDR+0x2d0>
 8003b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d008      	beq.n	8003ba4 <I2C_Master_ADDR+0x2d0>
 8003b92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b94:	2b08      	cmp	r3, #8
 8003b96:	d005      	beq.n	8003ba4 <I2C_Master_ADDR+0x2d0>
 8003b98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b9a:	2b10      	cmp	r3, #16
 8003b9c:	d002      	beq.n	8003ba4 <I2C_Master_ADDR+0x2d0>
 8003b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ba0:	2b20      	cmp	r3, #32
 8003ba2:	d107      	bne.n	8003bb4 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	685a      	ldr	r2, [r3, #4]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003bb2:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	613b      	str	r3, [r7, #16]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	695b      	ldr	r3, [r3, #20]
 8003bbe:	613b      	str	r3, [r7, #16]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	699b      	ldr	r3, [r3, #24]
 8003bc6:	613b      	str	r3, [r7, #16]
 8003bc8:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003bd0:	e00b      	b.n	8003bea <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	60fb      	str	r3, [r7, #12]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	695b      	ldr	r3, [r3, #20]
 8003bdc:	60fb      	str	r3, [r7, #12]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	699b      	ldr	r3, [r3, #24]
 8003be4:	60fb      	str	r3, [r7, #12]
 8003be6:	68fb      	ldr	r3, [r7, #12]
}
 8003be8:	e7ff      	b.n	8003bea <I2C_Master_ADDR+0x316>
 8003bea:	bf00      	nop
 8003bec:	3744      	adds	r7, #68	; 0x44
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr

08003bf6 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003bf6:	b580      	push	{r7, lr}
 8003bf8:	b084      	sub	sp, #16
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c04:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d02b      	beq.n	8003c68 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c14:	781a      	ldrb	r2, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c20:	1c5a      	adds	r2, r3, #1
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	3b01      	subs	r3, #1
 8003c2e:	b29a      	uxth	r2, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d114      	bne.n	8003c68 <I2C_SlaveTransmit_TXE+0x72>
 8003c3e:	7bfb      	ldrb	r3, [r7, #15]
 8003c40:	2b29      	cmp	r3, #41	; 0x29
 8003c42:	d111      	bne.n	8003c68 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	685a      	ldr	r2, [r3, #4]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c52:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2221      	movs	r2, #33	; 0x21
 8003c58:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2228      	movs	r2, #40	; 0x28
 8003c5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f7ff f9e7 	bl	8003036 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003c68:	bf00      	nop
 8003c6a:	3710      	adds	r7, #16
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d011      	beq.n	8003ca6 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c86:	781a      	ldrb	r2, [r3, #0]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c92:	1c5a      	adds	r2, r3, #1
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c9c:	b29b      	uxth	r3, r3
 8003c9e:	3b01      	subs	r3, #1
 8003ca0:	b29a      	uxth	r2, r3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003ca6:	bf00      	nop
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr

08003cb2 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	b084      	sub	sp, #16
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cc0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d02c      	beq.n	8003d26 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	691a      	ldr	r2, [r3, #16]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cde:	1c5a      	adds	r2, r3, #1
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	3b01      	subs	r3, #1
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d114      	bne.n	8003d26 <I2C_SlaveReceive_RXNE+0x74>
 8003cfc:	7bfb      	ldrb	r3, [r7, #15]
 8003cfe:	2b2a      	cmp	r3, #42	; 0x2a
 8003d00:	d111      	bne.n	8003d26 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685a      	ldr	r2, [r3, #4]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d10:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2222      	movs	r2, #34	; 0x22
 8003d16:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2228      	movs	r2, #40	; 0x28
 8003d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f7ff f992 	bl	800304a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003d26:	bf00      	nop
 8003d28:	3710      	adds	r7, #16
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}

08003d2e <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003d2e:	b480      	push	{r7}
 8003d30:	b083      	sub	sp, #12
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d012      	beq.n	8003d66 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	691a      	ldr	r2, [r3, #16]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d4a:	b2d2      	uxtb	r2, r2
 8003d4c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d52:	1c5a      	adds	r2, r3, #1
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003d66:	bf00      	nop
 8003d68:	370c      	adds	r7, #12
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr

08003d72 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003d72:	b580      	push	{r7, lr}
 8003d74:	b084      	sub	sp, #16
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
 8003d7a:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003d8c:	2b28      	cmp	r3, #40	; 0x28
 8003d8e:	d127      	bne.n	8003de0 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	685a      	ldr	r2, [r3, #4]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d9e:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	089b      	lsrs	r3, r3, #2
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d101      	bne.n	8003db0 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003dac:	2301      	movs	r3, #1
 8003dae:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	09db      	lsrs	r3, r3, #7
 8003db4:	f003 0301 	and.w	r3, r3, #1
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d103      	bne.n	8003dc4 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	81bb      	strh	r3, [r7, #12]
 8003dc2:	e002      	b.n	8003dca <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	699b      	ldr	r3, [r3, #24]
 8003dc8:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003dd2:	89ba      	ldrh	r2, [r7, #12]
 8003dd4:	7bfb      	ldrb	r3, [r7, #15]
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f7ff f940 	bl	800305e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003dde:	e00e      	b.n	8003dfe <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003de0:	2300      	movs	r3, #0
 8003de2:	60bb      	str	r3, [r7, #8]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	60bb      	str	r3, [r7, #8]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	60bb      	str	r3, [r7, #8]
 8003df4:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003dfe:	bf00      	nop
 8003e00:	3710      	adds	r7, #16
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
	...

08003e08 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e16:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	685a      	ldr	r2, [r3, #4]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003e26:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003e28:	2300      	movs	r3, #0
 8003e2a:	60bb      	str	r3, [r7, #8]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	60bb      	str	r3, [r7, #8]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f042 0201 	orr.w	r2, r2, #1
 8003e42:	601a      	str	r2, [r3, #0]
 8003e44:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e54:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e64:	d172      	bne.n	8003f4c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003e66:	7bfb      	ldrb	r3, [r7, #15]
 8003e68:	2b22      	cmp	r3, #34	; 0x22
 8003e6a:	d002      	beq.n	8003e72 <I2C_Slave_STOPF+0x6a>
 8003e6c:	7bfb      	ldrb	r3, [r7, #15]
 8003e6e:	2b2a      	cmp	r3, #42	; 0x2a
 8003e70:	d135      	bne.n	8003ede <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	b29a      	uxth	r2, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d005      	beq.n	8003e96 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8e:	f043 0204 	orr.w	r2, r3, #4
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	685a      	ldr	r2, [r3, #4]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ea4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f7fe f934 	bl	8002118 <HAL_DMA_GetState>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d049      	beq.n	8003f4a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eba:	4a69      	ldr	r2, [pc, #420]	; (8004060 <I2C_Slave_STOPF+0x258>)
 8003ebc:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f7fd ff7c 	bl	8001dc0 <HAL_DMA_Abort_IT>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d03d      	beq.n	8003f4a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ed2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003ed8:	4610      	mov	r0, r2
 8003eda:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003edc:	e035      	b.n	8003f4a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	b29a      	uxth	r2, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d005      	beq.n	8003f02 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003efa:	f043 0204 	orr.w	r2, r3, #4
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	685a      	ldr	r2, [r3, #4]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f10:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7fe f8fe 	bl	8002118 <HAL_DMA_GetState>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d014      	beq.n	8003f4c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f26:	4a4e      	ldr	r2, [pc, #312]	; (8004060 <I2C_Slave_STOPF+0x258>)
 8003f28:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f7fd ff46 	bl	8001dc0 <HAL_DMA_Abort_IT>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d008      	beq.n	8003f4c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003f44:	4610      	mov	r0, r2
 8003f46:	4798      	blx	r3
 8003f48:	e000      	b.n	8003f4c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003f4a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d03e      	beq.n	8003fd4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	695b      	ldr	r3, [r3, #20]
 8003f5c:	f003 0304 	and.w	r3, r3, #4
 8003f60:	2b04      	cmp	r3, #4
 8003f62:	d112      	bne.n	8003f8a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	691a      	ldr	r2, [r3, #16]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6e:	b2d2      	uxtb	r2, r2
 8003f70:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f76:	1c5a      	adds	r2, r3, #1
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	3b01      	subs	r3, #1
 8003f84:	b29a      	uxth	r2, r3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	695b      	ldr	r3, [r3, #20]
 8003f90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f94:	2b40      	cmp	r3, #64	; 0x40
 8003f96:	d112      	bne.n	8003fbe <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	691a      	ldr	r2, [r3, #16]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa2:	b2d2      	uxtb	r2, r2
 8003fa4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003faa:	1c5a      	adds	r2, r3, #1
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	3b01      	subs	r3, #1
 8003fb8:	b29a      	uxth	r2, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d005      	beq.n	8003fd4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fcc:	f043 0204 	orr.w	r2, r3, #4
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d003      	beq.n	8003fe4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	f000 f843 	bl	8004068 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003fe2:	e039      	b.n	8004058 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003fe4:	7bfb      	ldrb	r3, [r7, #15]
 8003fe6:	2b2a      	cmp	r3, #42	; 0x2a
 8003fe8:	d109      	bne.n	8003ffe <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2228      	movs	r2, #40	; 0x28
 8003ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f7ff f826 	bl	800304a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b28      	cmp	r3, #40	; 0x28
 8004008:	d111      	bne.n	800402e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a15      	ldr	r2, [pc, #84]	; (8004064 <I2C_Slave_STOPF+0x25c>)
 800400e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2220      	movs	r2, #32
 800401a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f7ff f827 	bl	800307a <HAL_I2C_ListenCpltCallback>
}
 800402c:	e014      	b.n	8004058 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004032:	2b22      	cmp	r3, #34	; 0x22
 8004034:	d002      	beq.n	800403c <I2C_Slave_STOPF+0x234>
 8004036:	7bfb      	ldrb	r3, [r7, #15]
 8004038:	2b22      	cmp	r3, #34	; 0x22
 800403a:	d10d      	bne.n	8004058 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2220      	movs	r2, #32
 8004046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f7fe fff9 	bl	800304a <HAL_I2C_SlaveRxCpltCallback>
}
 8004058:	bf00      	nop
 800405a:	3710      	adds	r7, #16
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	080045f5 	.word	0x080045f5
 8004064:	ffff0000 	.word	0xffff0000

08004068 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004076:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800407e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004080:	7bbb      	ldrb	r3, [r7, #14]
 8004082:	2b10      	cmp	r3, #16
 8004084:	d002      	beq.n	800408c <I2C_ITError+0x24>
 8004086:	7bbb      	ldrb	r3, [r7, #14]
 8004088:	2b40      	cmp	r3, #64	; 0x40
 800408a:	d10a      	bne.n	80040a2 <I2C_ITError+0x3a>
 800408c:	7bfb      	ldrb	r3, [r7, #15]
 800408e:	2b22      	cmp	r3, #34	; 0x22
 8004090:	d107      	bne.n	80040a2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040a0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80040a2:	7bfb      	ldrb	r3, [r7, #15]
 80040a4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80040a8:	2b28      	cmp	r3, #40	; 0x28
 80040aa:	d107      	bne.n	80040bc <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2228      	movs	r2, #40	; 0x28
 80040b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80040ba:	e015      	b.n	80040e8 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040ca:	d00a      	beq.n	80040e2 <I2C_ITError+0x7a>
 80040cc:	7bfb      	ldrb	r3, [r7, #15]
 80040ce:	2b60      	cmp	r3, #96	; 0x60
 80040d0:	d007      	beq.n	80040e2 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2220      	movs	r2, #32
 80040d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040f6:	d162      	bne.n	80041be <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	685a      	ldr	r2, [r3, #4]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004106:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800410c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b01      	cmp	r3, #1
 8004114:	d020      	beq.n	8004158 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800411a:	4a6a      	ldr	r2, [pc, #424]	; (80042c4 <I2C_ITError+0x25c>)
 800411c:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004122:	4618      	mov	r0, r3
 8004124:	f7fd fe4c 	bl	8001dc0 <HAL_DMA_Abort_IT>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	f000 8089 	beq.w	8004242 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f022 0201 	bic.w	r2, r2, #1
 800413e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2220      	movs	r2, #32
 8004144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800414c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004152:	4610      	mov	r0, r2
 8004154:	4798      	blx	r3
 8004156:	e074      	b.n	8004242 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800415c:	4a59      	ldr	r2, [pc, #356]	; (80042c4 <I2C_ITError+0x25c>)
 800415e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004164:	4618      	mov	r0, r3
 8004166:	f7fd fe2b 	bl	8001dc0 <HAL_DMA_Abort_IT>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d068      	beq.n	8004242 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	695b      	ldr	r3, [r3, #20]
 8004176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800417a:	2b40      	cmp	r3, #64	; 0x40
 800417c:	d10b      	bne.n	8004196 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	691a      	ldr	r2, [r3, #16]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004188:	b2d2      	uxtb	r2, r2
 800418a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004190:	1c5a      	adds	r2, r3, #1
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 0201 	bic.w	r2, r2, #1
 80041a4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2220      	movs	r2, #32
 80041aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80041b8:	4610      	mov	r0, r2
 80041ba:	4798      	blx	r3
 80041bc:	e041      	b.n	8004242 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	2b60      	cmp	r3, #96	; 0x60
 80041c8:	d125      	bne.n	8004216 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2220      	movs	r2, #32
 80041ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	695b      	ldr	r3, [r3, #20]
 80041de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041e2:	2b40      	cmp	r3, #64	; 0x40
 80041e4:	d10b      	bne.n	80041fe <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	691a      	ldr	r2, [r3, #16]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f0:	b2d2      	uxtb	r2, r2
 80041f2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f8:	1c5a      	adds	r2, r3, #1
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f022 0201 	bic.w	r2, r2, #1
 800420c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f7fe ff5b 	bl	80030ca <HAL_I2C_AbortCpltCallback>
 8004214:	e015      	b.n	8004242 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	695b      	ldr	r3, [r3, #20]
 800421c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004220:	2b40      	cmp	r3, #64	; 0x40
 8004222:	d10b      	bne.n	800423c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	691a      	ldr	r2, [r3, #16]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422e:	b2d2      	uxtb	r2, r2
 8004230:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004236:	1c5a      	adds	r2, r3, #1
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f7fe ff3a 	bl	80030b6 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004246:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	f003 0301 	and.w	r3, r3, #1
 800424e:	2b00      	cmp	r3, #0
 8004250:	d10e      	bne.n	8004270 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004258:	2b00      	cmp	r3, #0
 800425a:	d109      	bne.n	8004270 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004262:	2b00      	cmp	r3, #0
 8004264:	d104      	bne.n	8004270 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800426c:	2b00      	cmp	r3, #0
 800426e:	d007      	beq.n	8004280 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	685a      	ldr	r2, [r3, #4]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800427e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004286:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800428c:	f003 0304 	and.w	r3, r3, #4
 8004290:	2b04      	cmp	r3, #4
 8004292:	d113      	bne.n	80042bc <I2C_ITError+0x254>
 8004294:	7bfb      	ldrb	r3, [r7, #15]
 8004296:	2b28      	cmp	r3, #40	; 0x28
 8004298:	d110      	bne.n	80042bc <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a0a      	ldr	r2, [pc, #40]	; (80042c8 <I2C_ITError+0x260>)
 800429e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2220      	movs	r2, #32
 80042aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f7fe fedf 	bl	800307a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80042bc:	bf00      	nop
 80042be:	3710      	adds	r7, #16
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	080045f5 	.word	0x080045f5
 80042c8:	ffff0000 	.word	0xffff0000

080042cc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b088      	sub	sp, #32
 80042d0:	af02      	add	r7, sp, #8
 80042d2:	60f8      	str	r0, [r7, #12]
 80042d4:	607a      	str	r2, [r7, #4]
 80042d6:	603b      	str	r3, [r7, #0]
 80042d8:	460b      	mov	r3, r1
 80042da:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	2b08      	cmp	r3, #8
 80042e6:	d006      	beq.n	80042f6 <I2C_MasterRequestWrite+0x2a>
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d003      	beq.n	80042f6 <I2C_MasterRequestWrite+0x2a>
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80042f4:	d108      	bne.n	8004308 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004304:	601a      	str	r2, [r3, #0]
 8004306:	e00b      	b.n	8004320 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800430c:	2b12      	cmp	r3, #18
 800430e:	d107      	bne.n	8004320 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800431e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	9300      	str	r3, [sp, #0]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2200      	movs	r2, #0
 8004328:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f000 fa09 	bl	8004744 <I2C_WaitOnFlagUntilTimeout>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d00d      	beq.n	8004354 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004342:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004346:	d103      	bne.n	8004350 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800434e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e035      	b.n	80043c0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	691b      	ldr	r3, [r3, #16]
 8004358:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800435c:	d108      	bne.n	8004370 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800435e:	897b      	ldrh	r3, [r7, #10]
 8004360:	b2db      	uxtb	r3, r3
 8004362:	461a      	mov	r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800436c:	611a      	str	r2, [r3, #16]
 800436e:	e01b      	b.n	80043a8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004370:	897b      	ldrh	r3, [r7, #10]
 8004372:	11db      	asrs	r3, r3, #7
 8004374:	b2db      	uxtb	r3, r3
 8004376:	f003 0306 	and.w	r3, r3, #6
 800437a:	b2db      	uxtb	r3, r3
 800437c:	f063 030f 	orn	r3, r3, #15
 8004380:	b2da      	uxtb	r2, r3
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	490e      	ldr	r1, [pc, #56]	; (80043c8 <I2C_MasterRequestWrite+0xfc>)
 800438e:	68f8      	ldr	r0, [r7, #12]
 8004390:	f000 fa2f 	bl	80047f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004394:	4603      	mov	r3, r0
 8004396:	2b00      	cmp	r3, #0
 8004398:	d001      	beq.n	800439e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e010      	b.n	80043c0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800439e:	897b      	ldrh	r3, [r7, #10]
 80043a0:	b2da      	uxtb	r2, r3
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	4907      	ldr	r1, [pc, #28]	; (80043cc <I2C_MasterRequestWrite+0x100>)
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 fa1f 	bl	80047f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d001      	beq.n	80043be <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e000      	b.n	80043c0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3718      	adds	r7, #24
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	00010008 	.word	0x00010008
 80043cc:	00010002 	.word	0x00010002

080043d0 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b086      	sub	sp, #24
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043dc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043e4:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043ec:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f2:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	685a      	ldr	r2, [r3, #4]
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004402:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004408:	2b00      	cmp	r3, #0
 800440a:	d003      	beq.n	8004414 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004410:	2200      	movs	r2, #0
 8004412:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004418:	2b00      	cmp	r3, #0
 800441a:	d003      	beq.n	8004424 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004420:	2200      	movs	r2, #0
 8004422:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004424:	7cfb      	ldrb	r3, [r7, #19]
 8004426:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800442a:	2b21      	cmp	r3, #33	; 0x21
 800442c:	d007      	beq.n	800443e <I2C_DMAXferCplt+0x6e>
 800442e:	7cfb      	ldrb	r3, [r7, #19]
 8004430:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8004434:	2b22      	cmp	r3, #34	; 0x22
 8004436:	d131      	bne.n	800449c <I2C_DMAXferCplt+0xcc>
 8004438:	7cbb      	ldrb	r3, [r7, #18]
 800443a:	2b20      	cmp	r3, #32
 800443c:	d12e      	bne.n	800449c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	685a      	ldr	r2, [r3, #4]
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800444c:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	2200      	movs	r2, #0
 8004452:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004454:	7cfb      	ldrb	r3, [r7, #19]
 8004456:	2b29      	cmp	r3, #41	; 0x29
 8004458:	d10a      	bne.n	8004470 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	2221      	movs	r2, #33	; 0x21
 800445e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	2228      	movs	r2, #40	; 0x28
 8004464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004468:	6978      	ldr	r0, [r7, #20]
 800446a:	f7fe fde4 	bl	8003036 <HAL_I2C_SlaveTxCpltCallback>
 800446e:	e00c      	b.n	800448a <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004470:	7cfb      	ldrb	r3, [r7, #19]
 8004472:	2b2a      	cmp	r3, #42	; 0x2a
 8004474:	d109      	bne.n	800448a <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	2222      	movs	r2, #34	; 0x22
 800447a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	2228      	movs	r2, #40	; 0x28
 8004480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004484:	6978      	ldr	r0, [r7, #20]
 8004486:	f7fe fde0 	bl	800304a <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	685a      	ldr	r2, [r3, #4]
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004498:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800449a:	e06a      	b.n	8004572 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d064      	beq.n	8004572 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d107      	bne.n	80044c2 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044c0:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	685a      	ldr	r2, [r3, #4]
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80044d0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80044d8:	d009      	beq.n	80044ee <I2C_DMAXferCplt+0x11e>
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2b08      	cmp	r3, #8
 80044de:	d006      	beq.n	80044ee <I2C_DMAXferCplt+0x11e>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80044e6:	d002      	beq.n	80044ee <I2C_DMAXferCplt+0x11e>
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2b20      	cmp	r3, #32
 80044ec:	d107      	bne.n	80044fe <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044fc:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	685a      	ldr	r2, [r3, #4]
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800450c:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	685a      	ldr	r2, [r3, #4]
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800451c:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	2200      	movs	r2, #0
 8004522:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004528:	2b00      	cmp	r3, #0
 800452a:	d003      	beq.n	8004534 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 800452c:	6978      	ldr	r0, [r7, #20]
 800452e:	f7fe fdc2 	bl	80030b6 <HAL_I2C_ErrorCallback>
}
 8004532:	e01e      	b.n	8004572 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	2220      	movs	r2, #32
 8004538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004542:	b2db      	uxtb	r3, r3
 8004544:	2b40      	cmp	r3, #64	; 0x40
 8004546:	d10a      	bne.n	800455e <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	2200      	movs	r2, #0
 800454c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	2200      	movs	r2, #0
 8004554:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8004556:	6978      	ldr	r0, [r7, #20]
 8004558:	f7fe fda3 	bl	80030a2 <HAL_I2C_MemRxCpltCallback>
}
 800455c:	e009      	b.n	8004572 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	2212      	movs	r2, #18
 800456a:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800456c:	6978      	ldr	r0, [r7, #20]
 800456e:	f7fe fd58 	bl	8003022 <HAL_I2C_MasterRxCpltCallback>
}
 8004572:	bf00      	nop
 8004574:	3718      	adds	r7, #24
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}

0800457a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b084      	sub	sp, #16
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004586:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800458c:	2b00      	cmp	r3, #0
 800458e:	d003      	beq.n	8004598 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004594:	2200      	movs	r2, #0
 8004596:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800459c:	2b00      	cmp	r3, #0
 800459e:	d003      	beq.n	80045a8 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045a4:	2200      	movs	r2, #0
 80045a6:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f7fd fdc3 	bl	8002134 <HAL_DMA_GetError>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d01b      	beq.n	80045ec <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045c2:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2220      	movs	r2, #32
 80045ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045de:	f043 0210 	orr.w	r2, r3, #16
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80045e6:	68f8      	ldr	r0, [r7, #12]
 80045e8:	f7fe fd65 	bl	80030b6 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80045ec:	bf00      	nop
 80045ee:	3710      	adds	r7, #16
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b086      	sub	sp, #24
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80045fc:	2300      	movs	r3, #0
 80045fe:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004604:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800460c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800460e:	4b4b      	ldr	r3, [pc, #300]	; (800473c <I2C_DMAAbort+0x148>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	08db      	lsrs	r3, r3, #3
 8004614:	4a4a      	ldr	r2, [pc, #296]	; (8004740 <I2C_DMAAbort+0x14c>)
 8004616:	fba2 2303 	umull	r2, r3, r2, r3
 800461a:	0a1a      	lsrs	r2, r3, #8
 800461c:	4613      	mov	r3, r2
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	4413      	add	r3, r2
 8004622:	00da      	lsls	r2, r3, #3
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d106      	bne.n	800463c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004632:	f043 0220 	orr.w	r2, r3, #32
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800463a:	e00a      	b.n	8004652 <I2C_DMAAbort+0x5e>
    }
    count--;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	3b01      	subs	r3, #1
 8004640:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800464c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004650:	d0ea      	beq.n	8004628 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004656:	2b00      	cmp	r3, #0
 8004658:	d003      	beq.n	8004662 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800465e:	2200      	movs	r2, #0
 8004660:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004666:	2b00      	cmp	r3, #0
 8004668:	d003      	beq.n	8004672 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800466e:	2200      	movs	r2, #0
 8004670:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004680:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	2200      	movs	r2, #0
 8004686:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800468c:	2b00      	cmp	r3, #0
 800468e:	d003      	beq.n	8004698 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004694:	2200      	movs	r2, #0
 8004696:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469c:	2b00      	cmp	r3, #0
 800469e:	d003      	beq.n	80046a8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046a4:	2200      	movs	r2, #0
 80046a6:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f022 0201 	bic.w	r2, r2, #1
 80046b6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	2b60      	cmp	r3, #96	; 0x60
 80046c2:	d10e      	bne.n	80046e2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	2220      	movs	r2, #32
 80046c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	2200      	movs	r2, #0
 80046d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80046da:	6978      	ldr	r0, [r7, #20]
 80046dc:	f7fe fcf5 	bl	80030ca <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80046e0:	e027      	b.n	8004732 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80046e2:	7cfb      	ldrb	r3, [r7, #19]
 80046e4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80046e8:	2b28      	cmp	r3, #40	; 0x28
 80046ea:	d117      	bne.n	800471c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f042 0201 	orr.w	r2, r2, #1
 80046fa:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800470a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	2200      	movs	r2, #0
 8004710:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	2228      	movs	r2, #40	; 0x28
 8004716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800471a:	e007      	b.n	800472c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	2220      	movs	r2, #32
 8004720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800472c:	6978      	ldr	r0, [r7, #20]
 800472e:	f7fe fcc2 	bl	80030b6 <HAL_I2C_ErrorCallback>
}
 8004732:	bf00      	nop
 8004734:	3718      	adds	r7, #24
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	20000000 	.word	0x20000000
 8004740:	14f8b589 	.word	0x14f8b589

08004744 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	60b9      	str	r1, [r7, #8]
 800474e:	603b      	str	r3, [r7, #0]
 8004750:	4613      	mov	r3, r2
 8004752:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004754:	e025      	b.n	80047a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800475c:	d021      	beq.n	80047a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800475e:	f7fd f90b 	bl	8001978 <HAL_GetTick>
 8004762:	4602      	mov	r2, r0
 8004764:	69bb      	ldr	r3, [r7, #24]
 8004766:	1ad3      	subs	r3, r2, r3
 8004768:	683a      	ldr	r2, [r7, #0]
 800476a:	429a      	cmp	r2, r3
 800476c:	d302      	bcc.n	8004774 <I2C_WaitOnFlagUntilTimeout+0x30>
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d116      	bne.n	80047a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2220      	movs	r2, #32
 800477e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478e:	f043 0220 	orr.w	r2, r3, #32
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e023      	b.n	80047ea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	0c1b      	lsrs	r3, r3, #16
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d10d      	bne.n	80047c8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	43da      	mvns	r2, r3
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	4013      	ands	r3, r2
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	bf0c      	ite	eq
 80047be:	2301      	moveq	r3, #1
 80047c0:	2300      	movne	r3, #0
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	461a      	mov	r2, r3
 80047c6:	e00c      	b.n	80047e2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	699b      	ldr	r3, [r3, #24]
 80047ce:	43da      	mvns	r2, r3
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	4013      	ands	r3, r2
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	bf0c      	ite	eq
 80047da:	2301      	moveq	r3, #1
 80047dc:	2300      	movne	r3, #0
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	461a      	mov	r2, r3
 80047e2:	79fb      	ldrb	r3, [r7, #7]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d0b6      	beq.n	8004756 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3710      	adds	r7, #16
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}

080047f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80047f2:	b580      	push	{r7, lr}
 80047f4:	b084      	sub	sp, #16
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	60f8      	str	r0, [r7, #12]
 80047fa:	60b9      	str	r1, [r7, #8]
 80047fc:	607a      	str	r2, [r7, #4]
 80047fe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004800:	e051      	b.n	80048a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	695b      	ldr	r3, [r3, #20]
 8004808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800480c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004810:	d123      	bne.n	800485a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004820:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800482a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2200      	movs	r2, #0
 8004830:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2220      	movs	r2, #32
 8004836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004846:	f043 0204 	orr.w	r2, r3, #4
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e046      	b.n	80048e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004860:	d021      	beq.n	80048a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004862:	f7fd f889 	bl	8001978 <HAL_GetTick>
 8004866:	4602      	mov	r2, r0
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	429a      	cmp	r2, r3
 8004870:	d302      	bcc.n	8004878 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d116      	bne.n	80048a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2200      	movs	r2, #0
 800487c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2220      	movs	r2, #32
 8004882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2200      	movs	r2, #0
 800488a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004892:	f043 0220 	orr.w	r2, r3, #32
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e020      	b.n	80048e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	0c1b      	lsrs	r3, r3, #16
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d10c      	bne.n	80048ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	695b      	ldr	r3, [r3, #20]
 80048b6:	43da      	mvns	r2, r3
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	4013      	ands	r3, r2
 80048bc:	b29b      	uxth	r3, r3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	bf14      	ite	ne
 80048c2:	2301      	movne	r3, #1
 80048c4:	2300      	moveq	r3, #0
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	e00b      	b.n	80048e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	699b      	ldr	r3, [r3, #24]
 80048d0:	43da      	mvns	r2, r3
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	4013      	ands	r3, r2
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	2b00      	cmp	r3, #0
 80048da:	bf14      	ite	ne
 80048dc:	2301      	movne	r3, #1
 80048de:	2300      	moveq	r3, #0
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d18d      	bne.n	8004802 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3710      	adds	r7, #16
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}

080048f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b084      	sub	sp, #16
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048fc:	e02d      	b.n	800495a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80048fe:	68f8      	ldr	r0, [r7, #12]
 8004900:	f000 f8aa 	bl	8004a58 <I2C_IsAcknowledgeFailed>
 8004904:	4603      	mov	r3, r0
 8004906:	2b00      	cmp	r3, #0
 8004908:	d001      	beq.n	800490e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e02d      	b.n	800496a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004914:	d021      	beq.n	800495a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004916:	f7fd f82f 	bl	8001978 <HAL_GetTick>
 800491a:	4602      	mov	r2, r0
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	68ba      	ldr	r2, [r7, #8]
 8004922:	429a      	cmp	r2, r3
 8004924:	d302      	bcc.n	800492c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d116      	bne.n	800495a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2200      	movs	r2, #0
 8004930:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2220      	movs	r2, #32
 8004936:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2200      	movs	r2, #0
 800493e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004946:	f043 0220 	orr.w	r2, r3, #32
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e007      	b.n	800496a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	695b      	ldr	r3, [r3, #20]
 8004960:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004964:	2b80      	cmp	r3, #128	; 0x80
 8004966:	d1ca      	bne.n	80048fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3710      	adds	r7, #16
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}

08004972 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004972:	b580      	push	{r7, lr}
 8004974:	b084      	sub	sp, #16
 8004976:	af00      	add	r7, sp, #0
 8004978:	60f8      	str	r0, [r7, #12]
 800497a:	60b9      	str	r1, [r7, #8]
 800497c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800497e:	e02d      	b.n	80049dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004980:	68f8      	ldr	r0, [r7, #12]
 8004982:	f000 f869 	bl	8004a58 <I2C_IsAcknowledgeFailed>
 8004986:	4603      	mov	r3, r0
 8004988:	2b00      	cmp	r3, #0
 800498a:	d001      	beq.n	8004990 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	e02d      	b.n	80049ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004996:	d021      	beq.n	80049dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004998:	f7fc ffee 	bl	8001978 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	68ba      	ldr	r2, [r7, #8]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d302      	bcc.n	80049ae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d116      	bne.n	80049dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2200      	movs	r2, #0
 80049b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2220      	movs	r2, #32
 80049b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2200      	movs	r2, #0
 80049c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c8:	f043 0220 	orr.w	r2, r3, #32
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2200      	movs	r2, #0
 80049d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e007      	b.n	80049ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	695b      	ldr	r3, [r3, #20]
 80049e2:	f003 0304 	and.w	r3, r3, #4
 80049e6:	2b04      	cmp	r3, #4
 80049e8:	d1ca      	bne.n	8004980 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80049ea:	2300      	movs	r3, #0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80049fc:	2300      	movs	r3, #0
 80049fe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004a00:	4b13      	ldr	r3, [pc, #76]	; (8004a50 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	08db      	lsrs	r3, r3, #3
 8004a06:	4a13      	ldr	r2, [pc, #76]	; (8004a54 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004a08:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0c:	0a1a      	lsrs	r2, r3, #8
 8004a0e:	4613      	mov	r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	4413      	add	r3, r2
 8004a14:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	3b01      	subs	r3, #1
 8004a1a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d107      	bne.n	8004a32 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a26:	f043 0220 	orr.w	r2, r3, #32
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e008      	b.n	8004a44 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a40:	d0e9      	beq.n	8004a16 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3714      	adds	r7, #20
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	20000000 	.word	0x20000000
 8004a54:	14f8b589 	.word	0x14f8b589

08004a58 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	695b      	ldr	r3, [r3, #20]
 8004a66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a6e:	d11b      	bne.n	8004aa8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004a78:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2220      	movs	r2, #32
 8004a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a94:	f043 0204 	orr.w	r2, r3, #4
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e000      	b.n	8004aaa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	370c      	adds	r7, #12
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr

08004ab6 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004ab6:	b480      	push	{r7}
 8004ab8:	b083      	sub	sp, #12
 8004aba:	af00      	add	r7, sp, #0
 8004abc:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac2:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004ac6:	d103      	bne.n	8004ad0 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004ace:	e007      	b.n	8004ae0 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004ad8:	d102      	bne.n	8004ae0 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2208      	movs	r2, #8
 8004ade:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004ae0:	bf00      	nop
 8004ae2:	370c      	adds	r7, #12
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr

08004aec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d101      	bne.n	8004afe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e267      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f003 0301 	and.w	r3, r3, #1
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d075      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b0a:	4b88      	ldr	r3, [pc, #544]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f003 030c 	and.w	r3, r3, #12
 8004b12:	2b04      	cmp	r3, #4
 8004b14:	d00c      	beq.n	8004b30 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b16:	4b85      	ldr	r3, [pc, #532]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004b1e:	2b08      	cmp	r3, #8
 8004b20:	d112      	bne.n	8004b48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b22:	4b82      	ldr	r3, [pc, #520]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b2e:	d10b      	bne.n	8004b48 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b30:	4b7e      	ldr	r3, [pc, #504]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d05b      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x108>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d157      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e242      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b50:	d106      	bne.n	8004b60 <HAL_RCC_OscConfig+0x74>
 8004b52:	4b76      	ldr	r3, [pc, #472]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a75      	ldr	r2, [pc, #468]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b5c:	6013      	str	r3, [r2, #0]
 8004b5e:	e01d      	b.n	8004b9c <HAL_RCC_OscConfig+0xb0>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b68:	d10c      	bne.n	8004b84 <HAL_RCC_OscConfig+0x98>
 8004b6a:	4b70      	ldr	r3, [pc, #448]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a6f      	ldr	r2, [pc, #444]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b74:	6013      	str	r3, [r2, #0]
 8004b76:	4b6d      	ldr	r3, [pc, #436]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a6c      	ldr	r2, [pc, #432]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b80:	6013      	str	r3, [r2, #0]
 8004b82:	e00b      	b.n	8004b9c <HAL_RCC_OscConfig+0xb0>
 8004b84:	4b69      	ldr	r3, [pc, #420]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a68      	ldr	r2, [pc, #416]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b8e:	6013      	str	r3, [r2, #0]
 8004b90:	4b66      	ldr	r3, [pc, #408]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a65      	ldr	r2, [pc, #404]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004b96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d013      	beq.n	8004bcc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba4:	f7fc fee8 	bl	8001978 <HAL_GetTick>
 8004ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004baa:	e008      	b.n	8004bbe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bac:	f7fc fee4 	bl	8001978 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	2b64      	cmp	r3, #100	; 0x64
 8004bb8:	d901      	bls.n	8004bbe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e207      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bbe:	4b5b      	ldr	r3, [pc, #364]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d0f0      	beq.n	8004bac <HAL_RCC_OscConfig+0xc0>
 8004bca:	e014      	b.n	8004bf6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bcc:	f7fc fed4 	bl	8001978 <HAL_GetTick>
 8004bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bd2:	e008      	b.n	8004be6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004bd4:	f7fc fed0 	bl	8001978 <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	2b64      	cmp	r3, #100	; 0x64
 8004be0:	d901      	bls.n	8004be6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e1f3      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004be6:	4b51      	ldr	r3, [pc, #324]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1f0      	bne.n	8004bd4 <HAL_RCC_OscConfig+0xe8>
 8004bf2:	e000      	b.n	8004bf6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0302 	and.w	r3, r3, #2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d063      	beq.n	8004cca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c02:	4b4a      	ldr	r3, [pc, #296]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c04:	689b      	ldr	r3, [r3, #8]
 8004c06:	f003 030c 	and.w	r3, r3, #12
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d00b      	beq.n	8004c26 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c0e:	4b47      	ldr	r3, [pc, #284]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c16:	2b08      	cmp	r3, #8
 8004c18:	d11c      	bne.n	8004c54 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c1a:	4b44      	ldr	r3, [pc, #272]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d116      	bne.n	8004c54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c26:	4b41      	ldr	r3, [pc, #260]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 0302 	and.w	r3, r3, #2
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d005      	beq.n	8004c3e <HAL_RCC_OscConfig+0x152>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d001      	beq.n	8004c3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e1c7      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c3e:	4b3b      	ldr	r3, [pc, #236]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	00db      	lsls	r3, r3, #3
 8004c4c:	4937      	ldr	r1, [pc, #220]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c52:	e03a      	b.n	8004cca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d020      	beq.n	8004c9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c5c:	4b34      	ldr	r3, [pc, #208]	; (8004d30 <HAL_RCC_OscConfig+0x244>)
 8004c5e:	2201      	movs	r2, #1
 8004c60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c62:	f7fc fe89 	bl	8001978 <HAL_GetTick>
 8004c66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c68:	e008      	b.n	8004c7c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c6a:	f7fc fe85 	bl	8001978 <HAL_GetTick>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	1ad3      	subs	r3, r2, r3
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	d901      	bls.n	8004c7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c78:	2303      	movs	r3, #3
 8004c7a:	e1a8      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c7c:	4b2b      	ldr	r3, [pc, #172]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 0302 	and.w	r3, r3, #2
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d0f0      	beq.n	8004c6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c88:	4b28      	ldr	r3, [pc, #160]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	00db      	lsls	r3, r3, #3
 8004c96:	4925      	ldr	r1, [pc, #148]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	600b      	str	r3, [r1, #0]
 8004c9c:	e015      	b.n	8004cca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c9e:	4b24      	ldr	r3, [pc, #144]	; (8004d30 <HAL_RCC_OscConfig+0x244>)
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ca4:	f7fc fe68 	bl	8001978 <HAL_GetTick>
 8004ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004caa:	e008      	b.n	8004cbe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004cac:	f7fc fe64 	bl	8001978 <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d901      	bls.n	8004cbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e187      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cbe:	4b1b      	ldr	r3, [pc, #108]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d1f0      	bne.n	8004cac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0308 	and.w	r3, r3, #8
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d036      	beq.n	8004d44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	695b      	ldr	r3, [r3, #20]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d016      	beq.n	8004d0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cde:	4b15      	ldr	r3, [pc, #84]	; (8004d34 <HAL_RCC_OscConfig+0x248>)
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ce4:	f7fc fe48 	bl	8001978 <HAL_GetTick>
 8004ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cea:	e008      	b.n	8004cfe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cec:	f7fc fe44 	bl	8001978 <HAL_GetTick>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	1ad3      	subs	r3, r2, r3
 8004cf6:	2b02      	cmp	r3, #2
 8004cf8:	d901      	bls.n	8004cfe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004cfa:	2303      	movs	r3, #3
 8004cfc:	e167      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cfe:	4b0b      	ldr	r3, [pc, #44]	; (8004d2c <HAL_RCC_OscConfig+0x240>)
 8004d00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d02:	f003 0302 	and.w	r3, r3, #2
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d0f0      	beq.n	8004cec <HAL_RCC_OscConfig+0x200>
 8004d0a:	e01b      	b.n	8004d44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d0c:	4b09      	ldr	r3, [pc, #36]	; (8004d34 <HAL_RCC_OscConfig+0x248>)
 8004d0e:	2200      	movs	r2, #0
 8004d10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d12:	f7fc fe31 	bl	8001978 <HAL_GetTick>
 8004d16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d18:	e00e      	b.n	8004d38 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d1a:	f7fc fe2d 	bl	8001978 <HAL_GetTick>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d907      	bls.n	8004d38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e150      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
 8004d2c:	40023800 	.word	0x40023800
 8004d30:	42470000 	.word	0x42470000
 8004d34:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d38:	4b88      	ldr	r3, [pc, #544]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004d3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d3c:	f003 0302 	and.w	r3, r3, #2
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d1ea      	bne.n	8004d1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0304 	and.w	r3, r3, #4
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f000 8097 	beq.w	8004e80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d52:	2300      	movs	r3, #0
 8004d54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d56:	4b81      	ldr	r3, [pc, #516]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d10f      	bne.n	8004d82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d62:	2300      	movs	r3, #0
 8004d64:	60bb      	str	r3, [r7, #8]
 8004d66:	4b7d      	ldr	r3, [pc, #500]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6a:	4a7c      	ldr	r2, [pc, #496]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d70:	6413      	str	r3, [r2, #64]	; 0x40
 8004d72:	4b7a      	ldr	r3, [pc, #488]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d7a:	60bb      	str	r3, [r7, #8]
 8004d7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d82:	4b77      	ldr	r3, [pc, #476]	; (8004f60 <HAL_RCC_OscConfig+0x474>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d118      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d8e:	4b74      	ldr	r3, [pc, #464]	; (8004f60 <HAL_RCC_OscConfig+0x474>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a73      	ldr	r2, [pc, #460]	; (8004f60 <HAL_RCC_OscConfig+0x474>)
 8004d94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d9a:	f7fc fded 	bl	8001978 <HAL_GetTick>
 8004d9e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004da0:	e008      	b.n	8004db4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004da2:	f7fc fde9 	bl	8001978 <HAL_GetTick>
 8004da6:	4602      	mov	r2, r0
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d901      	bls.n	8004db4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	e10c      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004db4:	4b6a      	ldr	r3, [pc, #424]	; (8004f60 <HAL_RCC_OscConfig+0x474>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d0f0      	beq.n	8004da2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d106      	bne.n	8004dd6 <HAL_RCC_OscConfig+0x2ea>
 8004dc8:	4b64      	ldr	r3, [pc, #400]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004dca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dcc:	4a63      	ldr	r2, [pc, #396]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004dce:	f043 0301 	orr.w	r3, r3, #1
 8004dd2:	6713      	str	r3, [r2, #112]	; 0x70
 8004dd4:	e01c      	b.n	8004e10 <HAL_RCC_OscConfig+0x324>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	2b05      	cmp	r3, #5
 8004ddc:	d10c      	bne.n	8004df8 <HAL_RCC_OscConfig+0x30c>
 8004dde:	4b5f      	ldr	r3, [pc, #380]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004de2:	4a5e      	ldr	r2, [pc, #376]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004de4:	f043 0304 	orr.w	r3, r3, #4
 8004de8:	6713      	str	r3, [r2, #112]	; 0x70
 8004dea:	4b5c      	ldr	r3, [pc, #368]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dee:	4a5b      	ldr	r2, [pc, #364]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004df0:	f043 0301 	orr.w	r3, r3, #1
 8004df4:	6713      	str	r3, [r2, #112]	; 0x70
 8004df6:	e00b      	b.n	8004e10 <HAL_RCC_OscConfig+0x324>
 8004df8:	4b58      	ldr	r3, [pc, #352]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dfc:	4a57      	ldr	r2, [pc, #348]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004dfe:	f023 0301 	bic.w	r3, r3, #1
 8004e02:	6713      	str	r3, [r2, #112]	; 0x70
 8004e04:	4b55      	ldr	r3, [pc, #340]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004e06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e08:	4a54      	ldr	r2, [pc, #336]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004e0a:	f023 0304 	bic.w	r3, r3, #4
 8004e0e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d015      	beq.n	8004e44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e18:	f7fc fdae 	bl	8001978 <HAL_GetTick>
 8004e1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e1e:	e00a      	b.n	8004e36 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e20:	f7fc fdaa 	bl	8001978 <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d901      	bls.n	8004e36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e0cb      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e36:	4b49      	ldr	r3, [pc, #292]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004e38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e3a:	f003 0302 	and.w	r3, r3, #2
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d0ee      	beq.n	8004e20 <HAL_RCC_OscConfig+0x334>
 8004e42:	e014      	b.n	8004e6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e44:	f7fc fd98 	bl	8001978 <HAL_GetTick>
 8004e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e4a:	e00a      	b.n	8004e62 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e4c:	f7fc fd94 	bl	8001978 <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d901      	bls.n	8004e62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e0b5      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e62:	4b3e      	ldr	r3, [pc, #248]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e66:	f003 0302 	and.w	r3, r3, #2
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d1ee      	bne.n	8004e4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e6e:	7dfb      	ldrb	r3, [r7, #23]
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d105      	bne.n	8004e80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e74:	4b39      	ldr	r3, [pc, #228]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e78:	4a38      	ldr	r2, [pc, #224]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004e7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e7e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	699b      	ldr	r3, [r3, #24]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	f000 80a1 	beq.w	8004fcc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e8a:	4b34      	ldr	r3, [pc, #208]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	f003 030c 	and.w	r3, r3, #12
 8004e92:	2b08      	cmp	r3, #8
 8004e94:	d05c      	beq.n	8004f50 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	699b      	ldr	r3, [r3, #24]
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d141      	bne.n	8004f22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e9e:	4b31      	ldr	r3, [pc, #196]	; (8004f64 <HAL_RCC_OscConfig+0x478>)
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ea4:	f7fc fd68 	bl	8001978 <HAL_GetTick>
 8004ea8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eaa:	e008      	b.n	8004ebe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004eac:	f7fc fd64 	bl	8001978 <HAL_GetTick>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d901      	bls.n	8004ebe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	e087      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ebe:	4b27      	ldr	r3, [pc, #156]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d1f0      	bne.n	8004eac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	69da      	ldr	r2, [r3, #28]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	431a      	orrs	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed8:	019b      	lsls	r3, r3, #6
 8004eda:	431a      	orrs	r2, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee0:	085b      	lsrs	r3, r3, #1
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	041b      	lsls	r3, r3, #16
 8004ee6:	431a      	orrs	r2, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eec:	061b      	lsls	r3, r3, #24
 8004eee:	491b      	ldr	r1, [pc, #108]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ef4:	4b1b      	ldr	r3, [pc, #108]	; (8004f64 <HAL_RCC_OscConfig+0x478>)
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004efa:	f7fc fd3d 	bl	8001978 <HAL_GetTick>
 8004efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f00:	e008      	b.n	8004f14 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f02:	f7fc fd39 	bl	8001978 <HAL_GetTick>
 8004f06:	4602      	mov	r2, r0
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d901      	bls.n	8004f14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e05c      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f14:	4b11      	ldr	r3, [pc, #68]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d0f0      	beq.n	8004f02 <HAL_RCC_OscConfig+0x416>
 8004f20:	e054      	b.n	8004fcc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f22:	4b10      	ldr	r3, [pc, #64]	; (8004f64 <HAL_RCC_OscConfig+0x478>)
 8004f24:	2200      	movs	r2, #0
 8004f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f28:	f7fc fd26 	bl	8001978 <HAL_GetTick>
 8004f2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f2e:	e008      	b.n	8004f42 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f30:	f7fc fd22 	bl	8001978 <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d901      	bls.n	8004f42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e045      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f42:	4b06      	ldr	r3, [pc, #24]	; (8004f5c <HAL_RCC_OscConfig+0x470>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1f0      	bne.n	8004f30 <HAL_RCC_OscConfig+0x444>
 8004f4e:	e03d      	b.n	8004fcc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	699b      	ldr	r3, [r3, #24]
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d107      	bne.n	8004f68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e038      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
 8004f5c:	40023800 	.word	0x40023800
 8004f60:	40007000 	.word	0x40007000
 8004f64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f68:	4b1b      	ldr	r3, [pc, #108]	; (8004fd8 <HAL_RCC_OscConfig+0x4ec>)
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d028      	beq.n	8004fc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d121      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d11a      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004f98:	4013      	ands	r3, r2
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004f9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d111      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fae:	085b      	lsrs	r3, r3, #1
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d107      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fc2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d001      	beq.n	8004fcc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e000      	b.n	8004fce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	3718      	adds	r7, #24
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	40023800 	.word	0x40023800

08004fdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e0cc      	b.n	800518a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ff0:	4b68      	ldr	r3, [pc, #416]	; (8005194 <HAL_RCC_ClockConfig+0x1b8>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 0307 	and.w	r3, r3, #7
 8004ff8:	683a      	ldr	r2, [r7, #0]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d90c      	bls.n	8005018 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ffe:	4b65      	ldr	r3, [pc, #404]	; (8005194 <HAL_RCC_ClockConfig+0x1b8>)
 8005000:	683a      	ldr	r2, [r7, #0]
 8005002:	b2d2      	uxtb	r2, r2
 8005004:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005006:	4b63      	ldr	r3, [pc, #396]	; (8005194 <HAL_RCC_ClockConfig+0x1b8>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 0307 	and.w	r3, r3, #7
 800500e:	683a      	ldr	r2, [r7, #0]
 8005010:	429a      	cmp	r2, r3
 8005012:	d001      	beq.n	8005018 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	e0b8      	b.n	800518a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0302 	and.w	r3, r3, #2
 8005020:	2b00      	cmp	r3, #0
 8005022:	d020      	beq.n	8005066 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0304 	and.w	r3, r3, #4
 800502c:	2b00      	cmp	r3, #0
 800502e:	d005      	beq.n	800503c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005030:	4b59      	ldr	r3, [pc, #356]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	4a58      	ldr	r2, [pc, #352]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 8005036:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800503a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0308 	and.w	r3, r3, #8
 8005044:	2b00      	cmp	r3, #0
 8005046:	d005      	beq.n	8005054 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005048:	4b53      	ldr	r3, [pc, #332]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	4a52      	ldr	r2, [pc, #328]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 800504e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005052:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005054:	4b50      	ldr	r3, [pc, #320]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	494d      	ldr	r1, [pc, #308]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 8005062:	4313      	orrs	r3, r2
 8005064:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 0301 	and.w	r3, r3, #1
 800506e:	2b00      	cmp	r3, #0
 8005070:	d044      	beq.n	80050fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	2b01      	cmp	r3, #1
 8005078:	d107      	bne.n	800508a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800507a:	4b47      	ldr	r3, [pc, #284]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d119      	bne.n	80050ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e07f      	b.n	800518a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	2b02      	cmp	r3, #2
 8005090:	d003      	beq.n	800509a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005096:	2b03      	cmp	r3, #3
 8005098:	d107      	bne.n	80050aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800509a:	4b3f      	ldr	r3, [pc, #252]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d109      	bne.n	80050ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050a6:	2301      	movs	r3, #1
 80050a8:	e06f      	b.n	800518a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050aa:	4b3b      	ldr	r3, [pc, #236]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0302 	and.w	r3, r3, #2
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d101      	bne.n	80050ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e067      	b.n	800518a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050ba:	4b37      	ldr	r3, [pc, #220]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	f023 0203 	bic.w	r2, r3, #3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	4934      	ldr	r1, [pc, #208]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050cc:	f7fc fc54 	bl	8001978 <HAL_GetTick>
 80050d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050d2:	e00a      	b.n	80050ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050d4:	f7fc fc50 	bl	8001978 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	f241 3288 	movw	r2, #5000	; 0x1388
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d901      	bls.n	80050ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e04f      	b.n	800518a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050ea:	4b2b      	ldr	r3, [pc, #172]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	f003 020c 	and.w	r2, r3, #12
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	429a      	cmp	r2, r3
 80050fa:	d1eb      	bne.n	80050d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80050fc:	4b25      	ldr	r3, [pc, #148]	; (8005194 <HAL_RCC_ClockConfig+0x1b8>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f003 0307 	and.w	r3, r3, #7
 8005104:	683a      	ldr	r2, [r7, #0]
 8005106:	429a      	cmp	r2, r3
 8005108:	d20c      	bcs.n	8005124 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800510a:	4b22      	ldr	r3, [pc, #136]	; (8005194 <HAL_RCC_ClockConfig+0x1b8>)
 800510c:	683a      	ldr	r2, [r7, #0]
 800510e:	b2d2      	uxtb	r2, r2
 8005110:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005112:	4b20      	ldr	r3, [pc, #128]	; (8005194 <HAL_RCC_ClockConfig+0x1b8>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 0307 	and.w	r3, r3, #7
 800511a:	683a      	ldr	r2, [r7, #0]
 800511c:	429a      	cmp	r2, r3
 800511e:	d001      	beq.n	8005124 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e032      	b.n	800518a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f003 0304 	and.w	r3, r3, #4
 800512c:	2b00      	cmp	r3, #0
 800512e:	d008      	beq.n	8005142 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005130:	4b19      	ldr	r3, [pc, #100]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	4916      	ldr	r1, [pc, #88]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 800513e:	4313      	orrs	r3, r2
 8005140:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 0308 	and.w	r3, r3, #8
 800514a:	2b00      	cmp	r3, #0
 800514c:	d009      	beq.n	8005162 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800514e:	4b12      	ldr	r3, [pc, #72]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	691b      	ldr	r3, [r3, #16]
 800515a:	00db      	lsls	r3, r3, #3
 800515c:	490e      	ldr	r1, [pc, #56]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 800515e:	4313      	orrs	r3, r2
 8005160:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005162:	f000 f821 	bl	80051a8 <HAL_RCC_GetSysClockFreq>
 8005166:	4602      	mov	r2, r0
 8005168:	4b0b      	ldr	r3, [pc, #44]	; (8005198 <HAL_RCC_ClockConfig+0x1bc>)
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	091b      	lsrs	r3, r3, #4
 800516e:	f003 030f 	and.w	r3, r3, #15
 8005172:	490a      	ldr	r1, [pc, #40]	; (800519c <HAL_RCC_ClockConfig+0x1c0>)
 8005174:	5ccb      	ldrb	r3, [r1, r3]
 8005176:	fa22 f303 	lsr.w	r3, r2, r3
 800517a:	4a09      	ldr	r2, [pc, #36]	; (80051a0 <HAL_RCC_ClockConfig+0x1c4>)
 800517c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800517e:	4b09      	ldr	r3, [pc, #36]	; (80051a4 <HAL_RCC_ClockConfig+0x1c8>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4618      	mov	r0, r3
 8005184:	f7fc fbb4 	bl	80018f0 <HAL_InitTick>

  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	40023c00 	.word	0x40023c00
 8005198:	40023800 	.word	0x40023800
 800519c:	08008448 	.word	0x08008448
 80051a0:	20000000 	.word	0x20000000
 80051a4:	20000004 	.word	0x20000004

080051a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051ac:	b094      	sub	sp, #80	; 0x50
 80051ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80051b0:	2300      	movs	r3, #0
 80051b2:	647b      	str	r3, [r7, #68]	; 0x44
 80051b4:	2300      	movs	r3, #0
 80051b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051b8:	2300      	movs	r3, #0
 80051ba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80051bc:	2300      	movs	r3, #0
 80051be:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80051c0:	4b79      	ldr	r3, [pc, #484]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f003 030c 	and.w	r3, r3, #12
 80051c8:	2b08      	cmp	r3, #8
 80051ca:	d00d      	beq.n	80051e8 <HAL_RCC_GetSysClockFreq+0x40>
 80051cc:	2b08      	cmp	r3, #8
 80051ce:	f200 80e1 	bhi.w	8005394 <HAL_RCC_GetSysClockFreq+0x1ec>
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d002      	beq.n	80051dc <HAL_RCC_GetSysClockFreq+0x34>
 80051d6:	2b04      	cmp	r3, #4
 80051d8:	d003      	beq.n	80051e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80051da:	e0db      	b.n	8005394 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80051dc:	4b73      	ldr	r3, [pc, #460]	; (80053ac <HAL_RCC_GetSysClockFreq+0x204>)
 80051de:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80051e0:	e0db      	b.n	800539a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80051e2:	4b73      	ldr	r3, [pc, #460]	; (80053b0 <HAL_RCC_GetSysClockFreq+0x208>)
 80051e4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80051e6:	e0d8      	b.n	800539a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80051e8:	4b6f      	ldr	r3, [pc, #444]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80051f0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80051f2:	4b6d      	ldr	r3, [pc, #436]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d063      	beq.n	80052c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051fe:	4b6a      	ldr	r3, [pc, #424]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	099b      	lsrs	r3, r3, #6
 8005204:	2200      	movs	r2, #0
 8005206:	63bb      	str	r3, [r7, #56]	; 0x38
 8005208:	63fa      	str	r2, [r7, #60]	; 0x3c
 800520a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800520c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005210:	633b      	str	r3, [r7, #48]	; 0x30
 8005212:	2300      	movs	r3, #0
 8005214:	637b      	str	r3, [r7, #52]	; 0x34
 8005216:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800521a:	4622      	mov	r2, r4
 800521c:	462b      	mov	r3, r5
 800521e:	f04f 0000 	mov.w	r0, #0
 8005222:	f04f 0100 	mov.w	r1, #0
 8005226:	0159      	lsls	r1, r3, #5
 8005228:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800522c:	0150      	lsls	r0, r2, #5
 800522e:	4602      	mov	r2, r0
 8005230:	460b      	mov	r3, r1
 8005232:	4621      	mov	r1, r4
 8005234:	1a51      	subs	r1, r2, r1
 8005236:	6139      	str	r1, [r7, #16]
 8005238:	4629      	mov	r1, r5
 800523a:	eb63 0301 	sbc.w	r3, r3, r1
 800523e:	617b      	str	r3, [r7, #20]
 8005240:	f04f 0200 	mov.w	r2, #0
 8005244:	f04f 0300 	mov.w	r3, #0
 8005248:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800524c:	4659      	mov	r1, fp
 800524e:	018b      	lsls	r3, r1, #6
 8005250:	4651      	mov	r1, sl
 8005252:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005256:	4651      	mov	r1, sl
 8005258:	018a      	lsls	r2, r1, #6
 800525a:	4651      	mov	r1, sl
 800525c:	ebb2 0801 	subs.w	r8, r2, r1
 8005260:	4659      	mov	r1, fp
 8005262:	eb63 0901 	sbc.w	r9, r3, r1
 8005266:	f04f 0200 	mov.w	r2, #0
 800526a:	f04f 0300 	mov.w	r3, #0
 800526e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005272:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005276:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800527a:	4690      	mov	r8, r2
 800527c:	4699      	mov	r9, r3
 800527e:	4623      	mov	r3, r4
 8005280:	eb18 0303 	adds.w	r3, r8, r3
 8005284:	60bb      	str	r3, [r7, #8]
 8005286:	462b      	mov	r3, r5
 8005288:	eb49 0303 	adc.w	r3, r9, r3
 800528c:	60fb      	str	r3, [r7, #12]
 800528e:	f04f 0200 	mov.w	r2, #0
 8005292:	f04f 0300 	mov.w	r3, #0
 8005296:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800529a:	4629      	mov	r1, r5
 800529c:	024b      	lsls	r3, r1, #9
 800529e:	4621      	mov	r1, r4
 80052a0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80052a4:	4621      	mov	r1, r4
 80052a6:	024a      	lsls	r2, r1, #9
 80052a8:	4610      	mov	r0, r2
 80052aa:	4619      	mov	r1, r3
 80052ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052ae:	2200      	movs	r2, #0
 80052b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80052b2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80052b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80052b8:	f7fb fc7e 	bl	8000bb8 <__aeabi_uldivmod>
 80052bc:	4602      	mov	r2, r0
 80052be:	460b      	mov	r3, r1
 80052c0:	4613      	mov	r3, r2
 80052c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80052c4:	e058      	b.n	8005378 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052c6:	4b38      	ldr	r3, [pc, #224]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	099b      	lsrs	r3, r3, #6
 80052cc:	2200      	movs	r2, #0
 80052ce:	4618      	mov	r0, r3
 80052d0:	4611      	mov	r1, r2
 80052d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80052d6:	623b      	str	r3, [r7, #32]
 80052d8:	2300      	movs	r3, #0
 80052da:	627b      	str	r3, [r7, #36]	; 0x24
 80052dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80052e0:	4642      	mov	r2, r8
 80052e2:	464b      	mov	r3, r9
 80052e4:	f04f 0000 	mov.w	r0, #0
 80052e8:	f04f 0100 	mov.w	r1, #0
 80052ec:	0159      	lsls	r1, r3, #5
 80052ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052f2:	0150      	lsls	r0, r2, #5
 80052f4:	4602      	mov	r2, r0
 80052f6:	460b      	mov	r3, r1
 80052f8:	4641      	mov	r1, r8
 80052fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80052fe:	4649      	mov	r1, r9
 8005300:	eb63 0b01 	sbc.w	fp, r3, r1
 8005304:	f04f 0200 	mov.w	r2, #0
 8005308:	f04f 0300 	mov.w	r3, #0
 800530c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005310:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005314:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005318:	ebb2 040a 	subs.w	r4, r2, sl
 800531c:	eb63 050b 	sbc.w	r5, r3, fp
 8005320:	f04f 0200 	mov.w	r2, #0
 8005324:	f04f 0300 	mov.w	r3, #0
 8005328:	00eb      	lsls	r3, r5, #3
 800532a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800532e:	00e2      	lsls	r2, r4, #3
 8005330:	4614      	mov	r4, r2
 8005332:	461d      	mov	r5, r3
 8005334:	4643      	mov	r3, r8
 8005336:	18e3      	adds	r3, r4, r3
 8005338:	603b      	str	r3, [r7, #0]
 800533a:	464b      	mov	r3, r9
 800533c:	eb45 0303 	adc.w	r3, r5, r3
 8005340:	607b      	str	r3, [r7, #4]
 8005342:	f04f 0200 	mov.w	r2, #0
 8005346:	f04f 0300 	mov.w	r3, #0
 800534a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800534e:	4629      	mov	r1, r5
 8005350:	028b      	lsls	r3, r1, #10
 8005352:	4621      	mov	r1, r4
 8005354:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005358:	4621      	mov	r1, r4
 800535a:	028a      	lsls	r2, r1, #10
 800535c:	4610      	mov	r0, r2
 800535e:	4619      	mov	r1, r3
 8005360:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005362:	2200      	movs	r2, #0
 8005364:	61bb      	str	r3, [r7, #24]
 8005366:	61fa      	str	r2, [r7, #28]
 8005368:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800536c:	f7fb fc24 	bl	8000bb8 <__aeabi_uldivmod>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	4613      	mov	r3, r2
 8005376:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005378:	4b0b      	ldr	r3, [pc, #44]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	0c1b      	lsrs	r3, r3, #16
 800537e:	f003 0303 	and.w	r3, r3, #3
 8005382:	3301      	adds	r3, #1
 8005384:	005b      	lsls	r3, r3, #1
 8005386:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005388:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800538a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800538c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005390:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005392:	e002      	b.n	800539a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005394:	4b05      	ldr	r3, [pc, #20]	; (80053ac <HAL_RCC_GetSysClockFreq+0x204>)
 8005396:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005398:	bf00      	nop
    }
  }
  return sysclockfreq;
 800539a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800539c:	4618      	mov	r0, r3
 800539e:	3750      	adds	r7, #80	; 0x50
 80053a0:	46bd      	mov	sp, r7
 80053a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053a6:	bf00      	nop
 80053a8:	40023800 	.word	0x40023800
 80053ac:	00f42400 	.word	0x00f42400
 80053b0:	007a1200 	.word	0x007a1200

080053b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053b4:	b480      	push	{r7}
 80053b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053b8:	4b03      	ldr	r3, [pc, #12]	; (80053c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80053ba:	681b      	ldr	r3, [r3, #0]
}
 80053bc:	4618      	mov	r0, r3
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop
 80053c8:	20000000 	.word	0x20000000

080053cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80053d0:	f7ff fff0 	bl	80053b4 <HAL_RCC_GetHCLKFreq>
 80053d4:	4602      	mov	r2, r0
 80053d6:	4b05      	ldr	r3, [pc, #20]	; (80053ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	0a9b      	lsrs	r3, r3, #10
 80053dc:	f003 0307 	and.w	r3, r3, #7
 80053e0:	4903      	ldr	r1, [pc, #12]	; (80053f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053e2:	5ccb      	ldrb	r3, [r1, r3]
 80053e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	bd80      	pop	{r7, pc}
 80053ec:	40023800 	.word	0x40023800
 80053f0:	08008458 	.word	0x08008458

080053f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80053f8:	f7ff ffdc 	bl	80053b4 <HAL_RCC_GetHCLKFreq>
 80053fc:	4602      	mov	r2, r0
 80053fe:	4b05      	ldr	r3, [pc, #20]	; (8005414 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	0b5b      	lsrs	r3, r3, #13
 8005404:	f003 0307 	and.w	r3, r3, #7
 8005408:	4903      	ldr	r1, [pc, #12]	; (8005418 <HAL_RCC_GetPCLK2Freq+0x24>)
 800540a:	5ccb      	ldrb	r3, [r1, r3]
 800540c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005410:	4618      	mov	r0, r3
 8005412:	bd80      	pop	{r7, pc}
 8005414:	40023800 	.word	0x40023800
 8005418:	08008458 	.word	0x08008458

0800541c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b082      	sub	sp, #8
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d101      	bne.n	800542e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e03f      	b.n	80054ae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005434:	b2db      	uxtb	r3, r3
 8005436:	2b00      	cmp	r3, #0
 8005438:	d106      	bne.n	8005448 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f7fc f8a0 	bl	8001588 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2224      	movs	r2, #36	; 0x24
 800544c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68da      	ldr	r2, [r3, #12]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800545e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f000 f829 	bl	80054b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	691a      	ldr	r2, [r3, #16]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005474:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	695a      	ldr	r2, [r3, #20]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005484:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	68da      	ldr	r2, [r3, #12]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005494:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2220      	movs	r2, #32
 80054a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2220      	movs	r2, #32
 80054a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3708      	adds	r7, #8
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
	...

080054b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054bc:	b0c0      	sub	sp, #256	; 0x100
 80054be:	af00      	add	r7, sp, #0
 80054c0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	691b      	ldr	r3, [r3, #16]
 80054cc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80054d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054d4:	68d9      	ldr	r1, [r3, #12]
 80054d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	ea40 0301 	orr.w	r3, r0, r1
 80054e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80054e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054e6:	689a      	ldr	r2, [r3, #8]
 80054e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054ec:	691b      	ldr	r3, [r3, #16]
 80054ee:	431a      	orrs	r2, r3
 80054f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	431a      	orrs	r2, r3
 80054f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054fc:	69db      	ldr	r3, [r3, #28]
 80054fe:	4313      	orrs	r3, r2
 8005500:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68db      	ldr	r3, [r3, #12]
 800550c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005510:	f021 010c 	bic.w	r1, r1, #12
 8005514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800551e:	430b      	orrs	r3, r1
 8005520:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800552e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005532:	6999      	ldr	r1, [r3, #24]
 8005534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	ea40 0301 	orr.w	r3, r0, r1
 800553e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005544:	681a      	ldr	r2, [r3, #0]
 8005546:	4b8f      	ldr	r3, [pc, #572]	; (8005784 <UART_SetConfig+0x2cc>)
 8005548:	429a      	cmp	r2, r3
 800554a:	d005      	beq.n	8005558 <UART_SetConfig+0xa0>
 800554c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	4b8d      	ldr	r3, [pc, #564]	; (8005788 <UART_SetConfig+0x2d0>)
 8005554:	429a      	cmp	r2, r3
 8005556:	d104      	bne.n	8005562 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005558:	f7ff ff4c 	bl	80053f4 <HAL_RCC_GetPCLK2Freq>
 800555c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005560:	e003      	b.n	800556a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005562:	f7ff ff33 	bl	80053cc <HAL_RCC_GetPCLK1Freq>
 8005566:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800556a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800556e:	69db      	ldr	r3, [r3, #28]
 8005570:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005574:	f040 810c 	bne.w	8005790 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005578:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800557c:	2200      	movs	r2, #0
 800557e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005582:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005586:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800558a:	4622      	mov	r2, r4
 800558c:	462b      	mov	r3, r5
 800558e:	1891      	adds	r1, r2, r2
 8005590:	65b9      	str	r1, [r7, #88]	; 0x58
 8005592:	415b      	adcs	r3, r3
 8005594:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005596:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800559a:	4621      	mov	r1, r4
 800559c:	eb12 0801 	adds.w	r8, r2, r1
 80055a0:	4629      	mov	r1, r5
 80055a2:	eb43 0901 	adc.w	r9, r3, r1
 80055a6:	f04f 0200 	mov.w	r2, #0
 80055aa:	f04f 0300 	mov.w	r3, #0
 80055ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80055b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80055b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80055ba:	4690      	mov	r8, r2
 80055bc:	4699      	mov	r9, r3
 80055be:	4623      	mov	r3, r4
 80055c0:	eb18 0303 	adds.w	r3, r8, r3
 80055c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80055c8:	462b      	mov	r3, r5
 80055ca:	eb49 0303 	adc.w	r3, r9, r3
 80055ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80055d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80055de:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80055e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80055e6:	460b      	mov	r3, r1
 80055e8:	18db      	adds	r3, r3, r3
 80055ea:	653b      	str	r3, [r7, #80]	; 0x50
 80055ec:	4613      	mov	r3, r2
 80055ee:	eb42 0303 	adc.w	r3, r2, r3
 80055f2:	657b      	str	r3, [r7, #84]	; 0x54
 80055f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80055f8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80055fc:	f7fb fadc 	bl	8000bb8 <__aeabi_uldivmod>
 8005600:	4602      	mov	r2, r0
 8005602:	460b      	mov	r3, r1
 8005604:	4b61      	ldr	r3, [pc, #388]	; (800578c <UART_SetConfig+0x2d4>)
 8005606:	fba3 2302 	umull	r2, r3, r3, r2
 800560a:	095b      	lsrs	r3, r3, #5
 800560c:	011c      	lsls	r4, r3, #4
 800560e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005612:	2200      	movs	r2, #0
 8005614:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005618:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800561c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005620:	4642      	mov	r2, r8
 8005622:	464b      	mov	r3, r9
 8005624:	1891      	adds	r1, r2, r2
 8005626:	64b9      	str	r1, [r7, #72]	; 0x48
 8005628:	415b      	adcs	r3, r3
 800562a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800562c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005630:	4641      	mov	r1, r8
 8005632:	eb12 0a01 	adds.w	sl, r2, r1
 8005636:	4649      	mov	r1, r9
 8005638:	eb43 0b01 	adc.w	fp, r3, r1
 800563c:	f04f 0200 	mov.w	r2, #0
 8005640:	f04f 0300 	mov.w	r3, #0
 8005644:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005648:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800564c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005650:	4692      	mov	sl, r2
 8005652:	469b      	mov	fp, r3
 8005654:	4643      	mov	r3, r8
 8005656:	eb1a 0303 	adds.w	r3, sl, r3
 800565a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800565e:	464b      	mov	r3, r9
 8005660:	eb4b 0303 	adc.w	r3, fp, r3
 8005664:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005674:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005678:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800567c:	460b      	mov	r3, r1
 800567e:	18db      	adds	r3, r3, r3
 8005680:	643b      	str	r3, [r7, #64]	; 0x40
 8005682:	4613      	mov	r3, r2
 8005684:	eb42 0303 	adc.w	r3, r2, r3
 8005688:	647b      	str	r3, [r7, #68]	; 0x44
 800568a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800568e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005692:	f7fb fa91 	bl	8000bb8 <__aeabi_uldivmod>
 8005696:	4602      	mov	r2, r0
 8005698:	460b      	mov	r3, r1
 800569a:	4611      	mov	r1, r2
 800569c:	4b3b      	ldr	r3, [pc, #236]	; (800578c <UART_SetConfig+0x2d4>)
 800569e:	fba3 2301 	umull	r2, r3, r3, r1
 80056a2:	095b      	lsrs	r3, r3, #5
 80056a4:	2264      	movs	r2, #100	; 0x64
 80056a6:	fb02 f303 	mul.w	r3, r2, r3
 80056aa:	1acb      	subs	r3, r1, r3
 80056ac:	00db      	lsls	r3, r3, #3
 80056ae:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80056b2:	4b36      	ldr	r3, [pc, #216]	; (800578c <UART_SetConfig+0x2d4>)
 80056b4:	fba3 2302 	umull	r2, r3, r3, r2
 80056b8:	095b      	lsrs	r3, r3, #5
 80056ba:	005b      	lsls	r3, r3, #1
 80056bc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80056c0:	441c      	add	r4, r3
 80056c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80056c6:	2200      	movs	r2, #0
 80056c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80056cc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80056d0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80056d4:	4642      	mov	r2, r8
 80056d6:	464b      	mov	r3, r9
 80056d8:	1891      	adds	r1, r2, r2
 80056da:	63b9      	str	r1, [r7, #56]	; 0x38
 80056dc:	415b      	adcs	r3, r3
 80056de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80056e4:	4641      	mov	r1, r8
 80056e6:	1851      	adds	r1, r2, r1
 80056e8:	6339      	str	r1, [r7, #48]	; 0x30
 80056ea:	4649      	mov	r1, r9
 80056ec:	414b      	adcs	r3, r1
 80056ee:	637b      	str	r3, [r7, #52]	; 0x34
 80056f0:	f04f 0200 	mov.w	r2, #0
 80056f4:	f04f 0300 	mov.w	r3, #0
 80056f8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80056fc:	4659      	mov	r1, fp
 80056fe:	00cb      	lsls	r3, r1, #3
 8005700:	4651      	mov	r1, sl
 8005702:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005706:	4651      	mov	r1, sl
 8005708:	00ca      	lsls	r2, r1, #3
 800570a:	4610      	mov	r0, r2
 800570c:	4619      	mov	r1, r3
 800570e:	4603      	mov	r3, r0
 8005710:	4642      	mov	r2, r8
 8005712:	189b      	adds	r3, r3, r2
 8005714:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005718:	464b      	mov	r3, r9
 800571a:	460a      	mov	r2, r1
 800571c:	eb42 0303 	adc.w	r3, r2, r3
 8005720:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005730:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005734:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005738:	460b      	mov	r3, r1
 800573a:	18db      	adds	r3, r3, r3
 800573c:	62bb      	str	r3, [r7, #40]	; 0x28
 800573e:	4613      	mov	r3, r2
 8005740:	eb42 0303 	adc.w	r3, r2, r3
 8005744:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005746:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800574a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800574e:	f7fb fa33 	bl	8000bb8 <__aeabi_uldivmod>
 8005752:	4602      	mov	r2, r0
 8005754:	460b      	mov	r3, r1
 8005756:	4b0d      	ldr	r3, [pc, #52]	; (800578c <UART_SetConfig+0x2d4>)
 8005758:	fba3 1302 	umull	r1, r3, r3, r2
 800575c:	095b      	lsrs	r3, r3, #5
 800575e:	2164      	movs	r1, #100	; 0x64
 8005760:	fb01 f303 	mul.w	r3, r1, r3
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	00db      	lsls	r3, r3, #3
 8005768:	3332      	adds	r3, #50	; 0x32
 800576a:	4a08      	ldr	r2, [pc, #32]	; (800578c <UART_SetConfig+0x2d4>)
 800576c:	fba2 2303 	umull	r2, r3, r2, r3
 8005770:	095b      	lsrs	r3, r3, #5
 8005772:	f003 0207 	and.w	r2, r3, #7
 8005776:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4422      	add	r2, r4
 800577e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005780:	e105      	b.n	800598e <UART_SetConfig+0x4d6>
 8005782:	bf00      	nop
 8005784:	40011000 	.word	0x40011000
 8005788:	40011400 	.word	0x40011400
 800578c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005790:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005794:	2200      	movs	r2, #0
 8005796:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800579a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800579e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80057a2:	4642      	mov	r2, r8
 80057a4:	464b      	mov	r3, r9
 80057a6:	1891      	adds	r1, r2, r2
 80057a8:	6239      	str	r1, [r7, #32]
 80057aa:	415b      	adcs	r3, r3
 80057ac:	627b      	str	r3, [r7, #36]	; 0x24
 80057ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80057b2:	4641      	mov	r1, r8
 80057b4:	1854      	adds	r4, r2, r1
 80057b6:	4649      	mov	r1, r9
 80057b8:	eb43 0501 	adc.w	r5, r3, r1
 80057bc:	f04f 0200 	mov.w	r2, #0
 80057c0:	f04f 0300 	mov.w	r3, #0
 80057c4:	00eb      	lsls	r3, r5, #3
 80057c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80057ca:	00e2      	lsls	r2, r4, #3
 80057cc:	4614      	mov	r4, r2
 80057ce:	461d      	mov	r5, r3
 80057d0:	4643      	mov	r3, r8
 80057d2:	18e3      	adds	r3, r4, r3
 80057d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80057d8:	464b      	mov	r3, r9
 80057da:	eb45 0303 	adc.w	r3, r5, r3
 80057de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80057e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80057ee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80057f2:	f04f 0200 	mov.w	r2, #0
 80057f6:	f04f 0300 	mov.w	r3, #0
 80057fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80057fe:	4629      	mov	r1, r5
 8005800:	008b      	lsls	r3, r1, #2
 8005802:	4621      	mov	r1, r4
 8005804:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005808:	4621      	mov	r1, r4
 800580a:	008a      	lsls	r2, r1, #2
 800580c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005810:	f7fb f9d2 	bl	8000bb8 <__aeabi_uldivmod>
 8005814:	4602      	mov	r2, r0
 8005816:	460b      	mov	r3, r1
 8005818:	4b60      	ldr	r3, [pc, #384]	; (800599c <UART_SetConfig+0x4e4>)
 800581a:	fba3 2302 	umull	r2, r3, r3, r2
 800581e:	095b      	lsrs	r3, r3, #5
 8005820:	011c      	lsls	r4, r3, #4
 8005822:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005826:	2200      	movs	r2, #0
 8005828:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800582c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005830:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005834:	4642      	mov	r2, r8
 8005836:	464b      	mov	r3, r9
 8005838:	1891      	adds	r1, r2, r2
 800583a:	61b9      	str	r1, [r7, #24]
 800583c:	415b      	adcs	r3, r3
 800583e:	61fb      	str	r3, [r7, #28]
 8005840:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005844:	4641      	mov	r1, r8
 8005846:	1851      	adds	r1, r2, r1
 8005848:	6139      	str	r1, [r7, #16]
 800584a:	4649      	mov	r1, r9
 800584c:	414b      	adcs	r3, r1
 800584e:	617b      	str	r3, [r7, #20]
 8005850:	f04f 0200 	mov.w	r2, #0
 8005854:	f04f 0300 	mov.w	r3, #0
 8005858:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800585c:	4659      	mov	r1, fp
 800585e:	00cb      	lsls	r3, r1, #3
 8005860:	4651      	mov	r1, sl
 8005862:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005866:	4651      	mov	r1, sl
 8005868:	00ca      	lsls	r2, r1, #3
 800586a:	4610      	mov	r0, r2
 800586c:	4619      	mov	r1, r3
 800586e:	4603      	mov	r3, r0
 8005870:	4642      	mov	r2, r8
 8005872:	189b      	adds	r3, r3, r2
 8005874:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005878:	464b      	mov	r3, r9
 800587a:	460a      	mov	r2, r1
 800587c:	eb42 0303 	adc.w	r3, r2, r3
 8005880:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	2200      	movs	r2, #0
 800588c:	67bb      	str	r3, [r7, #120]	; 0x78
 800588e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005890:	f04f 0200 	mov.w	r2, #0
 8005894:	f04f 0300 	mov.w	r3, #0
 8005898:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800589c:	4649      	mov	r1, r9
 800589e:	008b      	lsls	r3, r1, #2
 80058a0:	4641      	mov	r1, r8
 80058a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058a6:	4641      	mov	r1, r8
 80058a8:	008a      	lsls	r2, r1, #2
 80058aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80058ae:	f7fb f983 	bl	8000bb8 <__aeabi_uldivmod>
 80058b2:	4602      	mov	r2, r0
 80058b4:	460b      	mov	r3, r1
 80058b6:	4b39      	ldr	r3, [pc, #228]	; (800599c <UART_SetConfig+0x4e4>)
 80058b8:	fba3 1302 	umull	r1, r3, r3, r2
 80058bc:	095b      	lsrs	r3, r3, #5
 80058be:	2164      	movs	r1, #100	; 0x64
 80058c0:	fb01 f303 	mul.w	r3, r1, r3
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	011b      	lsls	r3, r3, #4
 80058c8:	3332      	adds	r3, #50	; 0x32
 80058ca:	4a34      	ldr	r2, [pc, #208]	; (800599c <UART_SetConfig+0x4e4>)
 80058cc:	fba2 2303 	umull	r2, r3, r2, r3
 80058d0:	095b      	lsrs	r3, r3, #5
 80058d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80058d6:	441c      	add	r4, r3
 80058d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80058dc:	2200      	movs	r2, #0
 80058de:	673b      	str	r3, [r7, #112]	; 0x70
 80058e0:	677a      	str	r2, [r7, #116]	; 0x74
 80058e2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80058e6:	4642      	mov	r2, r8
 80058e8:	464b      	mov	r3, r9
 80058ea:	1891      	adds	r1, r2, r2
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	415b      	adcs	r3, r3
 80058f0:	60fb      	str	r3, [r7, #12]
 80058f2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058f6:	4641      	mov	r1, r8
 80058f8:	1851      	adds	r1, r2, r1
 80058fa:	6039      	str	r1, [r7, #0]
 80058fc:	4649      	mov	r1, r9
 80058fe:	414b      	adcs	r3, r1
 8005900:	607b      	str	r3, [r7, #4]
 8005902:	f04f 0200 	mov.w	r2, #0
 8005906:	f04f 0300 	mov.w	r3, #0
 800590a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800590e:	4659      	mov	r1, fp
 8005910:	00cb      	lsls	r3, r1, #3
 8005912:	4651      	mov	r1, sl
 8005914:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005918:	4651      	mov	r1, sl
 800591a:	00ca      	lsls	r2, r1, #3
 800591c:	4610      	mov	r0, r2
 800591e:	4619      	mov	r1, r3
 8005920:	4603      	mov	r3, r0
 8005922:	4642      	mov	r2, r8
 8005924:	189b      	adds	r3, r3, r2
 8005926:	66bb      	str	r3, [r7, #104]	; 0x68
 8005928:	464b      	mov	r3, r9
 800592a:	460a      	mov	r2, r1
 800592c:	eb42 0303 	adc.w	r3, r2, r3
 8005930:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005932:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	663b      	str	r3, [r7, #96]	; 0x60
 800593c:	667a      	str	r2, [r7, #100]	; 0x64
 800593e:	f04f 0200 	mov.w	r2, #0
 8005942:	f04f 0300 	mov.w	r3, #0
 8005946:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800594a:	4649      	mov	r1, r9
 800594c:	008b      	lsls	r3, r1, #2
 800594e:	4641      	mov	r1, r8
 8005950:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005954:	4641      	mov	r1, r8
 8005956:	008a      	lsls	r2, r1, #2
 8005958:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800595c:	f7fb f92c 	bl	8000bb8 <__aeabi_uldivmod>
 8005960:	4602      	mov	r2, r0
 8005962:	460b      	mov	r3, r1
 8005964:	4b0d      	ldr	r3, [pc, #52]	; (800599c <UART_SetConfig+0x4e4>)
 8005966:	fba3 1302 	umull	r1, r3, r3, r2
 800596a:	095b      	lsrs	r3, r3, #5
 800596c:	2164      	movs	r1, #100	; 0x64
 800596e:	fb01 f303 	mul.w	r3, r1, r3
 8005972:	1ad3      	subs	r3, r2, r3
 8005974:	011b      	lsls	r3, r3, #4
 8005976:	3332      	adds	r3, #50	; 0x32
 8005978:	4a08      	ldr	r2, [pc, #32]	; (800599c <UART_SetConfig+0x4e4>)
 800597a:	fba2 2303 	umull	r2, r3, r2, r3
 800597e:	095b      	lsrs	r3, r3, #5
 8005980:	f003 020f 	and.w	r2, r3, #15
 8005984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4422      	add	r2, r4
 800598c:	609a      	str	r2, [r3, #8]
}
 800598e:	bf00      	nop
 8005990:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005994:	46bd      	mov	sp, r7
 8005996:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800599a:	bf00      	nop
 800599c:	51eb851f 	.word	0x51eb851f

080059a0 <__errno>:
 80059a0:	4b01      	ldr	r3, [pc, #4]	; (80059a8 <__errno+0x8>)
 80059a2:	6818      	ldr	r0, [r3, #0]
 80059a4:	4770      	bx	lr
 80059a6:	bf00      	nop
 80059a8:	2000000c 	.word	0x2000000c

080059ac <__libc_init_array>:
 80059ac:	b570      	push	{r4, r5, r6, lr}
 80059ae:	4d0d      	ldr	r5, [pc, #52]	; (80059e4 <__libc_init_array+0x38>)
 80059b0:	4c0d      	ldr	r4, [pc, #52]	; (80059e8 <__libc_init_array+0x3c>)
 80059b2:	1b64      	subs	r4, r4, r5
 80059b4:	10a4      	asrs	r4, r4, #2
 80059b6:	2600      	movs	r6, #0
 80059b8:	42a6      	cmp	r6, r4
 80059ba:	d109      	bne.n	80059d0 <__libc_init_array+0x24>
 80059bc:	4d0b      	ldr	r5, [pc, #44]	; (80059ec <__libc_init_array+0x40>)
 80059be:	4c0c      	ldr	r4, [pc, #48]	; (80059f0 <__libc_init_array+0x44>)
 80059c0:	f002 fd36 	bl	8008430 <_init>
 80059c4:	1b64      	subs	r4, r4, r5
 80059c6:	10a4      	asrs	r4, r4, #2
 80059c8:	2600      	movs	r6, #0
 80059ca:	42a6      	cmp	r6, r4
 80059cc:	d105      	bne.n	80059da <__libc_init_array+0x2e>
 80059ce:	bd70      	pop	{r4, r5, r6, pc}
 80059d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80059d4:	4798      	blx	r3
 80059d6:	3601      	adds	r6, #1
 80059d8:	e7ee      	b.n	80059b8 <__libc_init_array+0xc>
 80059da:	f855 3b04 	ldr.w	r3, [r5], #4
 80059de:	4798      	blx	r3
 80059e0:	3601      	adds	r6, #1
 80059e2:	e7f2      	b.n	80059ca <__libc_init_array+0x1e>
 80059e4:	0800884c 	.word	0x0800884c
 80059e8:	0800884c 	.word	0x0800884c
 80059ec:	0800884c 	.word	0x0800884c
 80059f0:	08008850 	.word	0x08008850

080059f4 <memset>:
 80059f4:	4402      	add	r2, r0
 80059f6:	4603      	mov	r3, r0
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d100      	bne.n	80059fe <memset+0xa>
 80059fc:	4770      	bx	lr
 80059fe:	f803 1b01 	strb.w	r1, [r3], #1
 8005a02:	e7f9      	b.n	80059f8 <memset+0x4>

08005a04 <__cvt>:
 8005a04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a08:	ec55 4b10 	vmov	r4, r5, d0
 8005a0c:	2d00      	cmp	r5, #0
 8005a0e:	460e      	mov	r6, r1
 8005a10:	4619      	mov	r1, r3
 8005a12:	462b      	mov	r3, r5
 8005a14:	bfbb      	ittet	lt
 8005a16:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005a1a:	461d      	movlt	r5, r3
 8005a1c:	2300      	movge	r3, #0
 8005a1e:	232d      	movlt	r3, #45	; 0x2d
 8005a20:	700b      	strb	r3, [r1, #0]
 8005a22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a24:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005a28:	4691      	mov	r9, r2
 8005a2a:	f023 0820 	bic.w	r8, r3, #32
 8005a2e:	bfbc      	itt	lt
 8005a30:	4622      	movlt	r2, r4
 8005a32:	4614      	movlt	r4, r2
 8005a34:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005a38:	d005      	beq.n	8005a46 <__cvt+0x42>
 8005a3a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005a3e:	d100      	bne.n	8005a42 <__cvt+0x3e>
 8005a40:	3601      	adds	r6, #1
 8005a42:	2102      	movs	r1, #2
 8005a44:	e000      	b.n	8005a48 <__cvt+0x44>
 8005a46:	2103      	movs	r1, #3
 8005a48:	ab03      	add	r3, sp, #12
 8005a4a:	9301      	str	r3, [sp, #4]
 8005a4c:	ab02      	add	r3, sp, #8
 8005a4e:	9300      	str	r3, [sp, #0]
 8005a50:	ec45 4b10 	vmov	d0, r4, r5
 8005a54:	4653      	mov	r3, sl
 8005a56:	4632      	mov	r2, r6
 8005a58:	f000 fcca 	bl	80063f0 <_dtoa_r>
 8005a5c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005a60:	4607      	mov	r7, r0
 8005a62:	d102      	bne.n	8005a6a <__cvt+0x66>
 8005a64:	f019 0f01 	tst.w	r9, #1
 8005a68:	d022      	beq.n	8005ab0 <__cvt+0xac>
 8005a6a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005a6e:	eb07 0906 	add.w	r9, r7, r6
 8005a72:	d110      	bne.n	8005a96 <__cvt+0x92>
 8005a74:	783b      	ldrb	r3, [r7, #0]
 8005a76:	2b30      	cmp	r3, #48	; 0x30
 8005a78:	d10a      	bne.n	8005a90 <__cvt+0x8c>
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	4620      	mov	r0, r4
 8005a80:	4629      	mov	r1, r5
 8005a82:	f7fb f829 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a86:	b918      	cbnz	r0, 8005a90 <__cvt+0x8c>
 8005a88:	f1c6 0601 	rsb	r6, r6, #1
 8005a8c:	f8ca 6000 	str.w	r6, [sl]
 8005a90:	f8da 3000 	ldr.w	r3, [sl]
 8005a94:	4499      	add	r9, r3
 8005a96:	2200      	movs	r2, #0
 8005a98:	2300      	movs	r3, #0
 8005a9a:	4620      	mov	r0, r4
 8005a9c:	4629      	mov	r1, r5
 8005a9e:	f7fb f81b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005aa2:	b108      	cbz	r0, 8005aa8 <__cvt+0xa4>
 8005aa4:	f8cd 900c 	str.w	r9, [sp, #12]
 8005aa8:	2230      	movs	r2, #48	; 0x30
 8005aaa:	9b03      	ldr	r3, [sp, #12]
 8005aac:	454b      	cmp	r3, r9
 8005aae:	d307      	bcc.n	8005ac0 <__cvt+0xbc>
 8005ab0:	9b03      	ldr	r3, [sp, #12]
 8005ab2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005ab4:	1bdb      	subs	r3, r3, r7
 8005ab6:	4638      	mov	r0, r7
 8005ab8:	6013      	str	r3, [r2, #0]
 8005aba:	b004      	add	sp, #16
 8005abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ac0:	1c59      	adds	r1, r3, #1
 8005ac2:	9103      	str	r1, [sp, #12]
 8005ac4:	701a      	strb	r2, [r3, #0]
 8005ac6:	e7f0      	b.n	8005aaa <__cvt+0xa6>

08005ac8 <__exponent>:
 8005ac8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005aca:	4603      	mov	r3, r0
 8005acc:	2900      	cmp	r1, #0
 8005ace:	bfb8      	it	lt
 8005ad0:	4249      	neglt	r1, r1
 8005ad2:	f803 2b02 	strb.w	r2, [r3], #2
 8005ad6:	bfb4      	ite	lt
 8005ad8:	222d      	movlt	r2, #45	; 0x2d
 8005ada:	222b      	movge	r2, #43	; 0x2b
 8005adc:	2909      	cmp	r1, #9
 8005ade:	7042      	strb	r2, [r0, #1]
 8005ae0:	dd2a      	ble.n	8005b38 <__exponent+0x70>
 8005ae2:	f10d 0407 	add.w	r4, sp, #7
 8005ae6:	46a4      	mov	ip, r4
 8005ae8:	270a      	movs	r7, #10
 8005aea:	46a6      	mov	lr, r4
 8005aec:	460a      	mov	r2, r1
 8005aee:	fb91 f6f7 	sdiv	r6, r1, r7
 8005af2:	fb07 1516 	mls	r5, r7, r6, r1
 8005af6:	3530      	adds	r5, #48	; 0x30
 8005af8:	2a63      	cmp	r2, #99	; 0x63
 8005afa:	f104 34ff 	add.w	r4, r4, #4294967295
 8005afe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005b02:	4631      	mov	r1, r6
 8005b04:	dcf1      	bgt.n	8005aea <__exponent+0x22>
 8005b06:	3130      	adds	r1, #48	; 0x30
 8005b08:	f1ae 0502 	sub.w	r5, lr, #2
 8005b0c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005b10:	1c44      	adds	r4, r0, #1
 8005b12:	4629      	mov	r1, r5
 8005b14:	4561      	cmp	r1, ip
 8005b16:	d30a      	bcc.n	8005b2e <__exponent+0x66>
 8005b18:	f10d 0209 	add.w	r2, sp, #9
 8005b1c:	eba2 020e 	sub.w	r2, r2, lr
 8005b20:	4565      	cmp	r5, ip
 8005b22:	bf88      	it	hi
 8005b24:	2200      	movhi	r2, #0
 8005b26:	4413      	add	r3, r2
 8005b28:	1a18      	subs	r0, r3, r0
 8005b2a:	b003      	add	sp, #12
 8005b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b32:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005b36:	e7ed      	b.n	8005b14 <__exponent+0x4c>
 8005b38:	2330      	movs	r3, #48	; 0x30
 8005b3a:	3130      	adds	r1, #48	; 0x30
 8005b3c:	7083      	strb	r3, [r0, #2]
 8005b3e:	70c1      	strb	r1, [r0, #3]
 8005b40:	1d03      	adds	r3, r0, #4
 8005b42:	e7f1      	b.n	8005b28 <__exponent+0x60>

08005b44 <_printf_float>:
 8005b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b48:	ed2d 8b02 	vpush	{d8}
 8005b4c:	b08d      	sub	sp, #52	; 0x34
 8005b4e:	460c      	mov	r4, r1
 8005b50:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005b54:	4616      	mov	r6, r2
 8005b56:	461f      	mov	r7, r3
 8005b58:	4605      	mov	r5, r0
 8005b5a:	f001 fa37 	bl	8006fcc <_localeconv_r>
 8005b5e:	f8d0 a000 	ldr.w	sl, [r0]
 8005b62:	4650      	mov	r0, sl
 8005b64:	f7fa fb3c 	bl	80001e0 <strlen>
 8005b68:	2300      	movs	r3, #0
 8005b6a:	930a      	str	r3, [sp, #40]	; 0x28
 8005b6c:	6823      	ldr	r3, [r4, #0]
 8005b6e:	9305      	str	r3, [sp, #20]
 8005b70:	f8d8 3000 	ldr.w	r3, [r8]
 8005b74:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005b78:	3307      	adds	r3, #7
 8005b7a:	f023 0307 	bic.w	r3, r3, #7
 8005b7e:	f103 0208 	add.w	r2, r3, #8
 8005b82:	f8c8 2000 	str.w	r2, [r8]
 8005b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005b8e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005b92:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005b96:	9307      	str	r3, [sp, #28]
 8005b98:	f8cd 8018 	str.w	r8, [sp, #24]
 8005b9c:	ee08 0a10 	vmov	s16, r0
 8005ba0:	4b9f      	ldr	r3, [pc, #636]	; (8005e20 <_printf_float+0x2dc>)
 8005ba2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ba6:	f04f 32ff 	mov.w	r2, #4294967295
 8005baa:	f7fa ffc7 	bl	8000b3c <__aeabi_dcmpun>
 8005bae:	bb88      	cbnz	r0, 8005c14 <_printf_float+0xd0>
 8005bb0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bb4:	4b9a      	ldr	r3, [pc, #616]	; (8005e20 <_printf_float+0x2dc>)
 8005bb6:	f04f 32ff 	mov.w	r2, #4294967295
 8005bba:	f7fa ffa1 	bl	8000b00 <__aeabi_dcmple>
 8005bbe:	bb48      	cbnz	r0, 8005c14 <_printf_float+0xd0>
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	4640      	mov	r0, r8
 8005bc6:	4649      	mov	r1, r9
 8005bc8:	f7fa ff90 	bl	8000aec <__aeabi_dcmplt>
 8005bcc:	b110      	cbz	r0, 8005bd4 <_printf_float+0x90>
 8005bce:	232d      	movs	r3, #45	; 0x2d
 8005bd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bd4:	4b93      	ldr	r3, [pc, #588]	; (8005e24 <_printf_float+0x2e0>)
 8005bd6:	4894      	ldr	r0, [pc, #592]	; (8005e28 <_printf_float+0x2e4>)
 8005bd8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005bdc:	bf94      	ite	ls
 8005bde:	4698      	movls	r8, r3
 8005be0:	4680      	movhi	r8, r0
 8005be2:	2303      	movs	r3, #3
 8005be4:	6123      	str	r3, [r4, #16]
 8005be6:	9b05      	ldr	r3, [sp, #20]
 8005be8:	f023 0204 	bic.w	r2, r3, #4
 8005bec:	6022      	str	r2, [r4, #0]
 8005bee:	f04f 0900 	mov.w	r9, #0
 8005bf2:	9700      	str	r7, [sp, #0]
 8005bf4:	4633      	mov	r3, r6
 8005bf6:	aa0b      	add	r2, sp, #44	; 0x2c
 8005bf8:	4621      	mov	r1, r4
 8005bfa:	4628      	mov	r0, r5
 8005bfc:	f000 f9d8 	bl	8005fb0 <_printf_common>
 8005c00:	3001      	adds	r0, #1
 8005c02:	f040 8090 	bne.w	8005d26 <_printf_float+0x1e2>
 8005c06:	f04f 30ff 	mov.w	r0, #4294967295
 8005c0a:	b00d      	add	sp, #52	; 0x34
 8005c0c:	ecbd 8b02 	vpop	{d8}
 8005c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c14:	4642      	mov	r2, r8
 8005c16:	464b      	mov	r3, r9
 8005c18:	4640      	mov	r0, r8
 8005c1a:	4649      	mov	r1, r9
 8005c1c:	f7fa ff8e 	bl	8000b3c <__aeabi_dcmpun>
 8005c20:	b140      	cbz	r0, 8005c34 <_printf_float+0xf0>
 8005c22:	464b      	mov	r3, r9
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	bfbc      	itt	lt
 8005c28:	232d      	movlt	r3, #45	; 0x2d
 8005c2a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005c2e:	487f      	ldr	r0, [pc, #508]	; (8005e2c <_printf_float+0x2e8>)
 8005c30:	4b7f      	ldr	r3, [pc, #508]	; (8005e30 <_printf_float+0x2ec>)
 8005c32:	e7d1      	b.n	8005bd8 <_printf_float+0x94>
 8005c34:	6863      	ldr	r3, [r4, #4]
 8005c36:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005c3a:	9206      	str	r2, [sp, #24]
 8005c3c:	1c5a      	adds	r2, r3, #1
 8005c3e:	d13f      	bne.n	8005cc0 <_printf_float+0x17c>
 8005c40:	2306      	movs	r3, #6
 8005c42:	6063      	str	r3, [r4, #4]
 8005c44:	9b05      	ldr	r3, [sp, #20]
 8005c46:	6861      	ldr	r1, [r4, #4]
 8005c48:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	9303      	str	r3, [sp, #12]
 8005c50:	ab0a      	add	r3, sp, #40	; 0x28
 8005c52:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005c56:	ab09      	add	r3, sp, #36	; 0x24
 8005c58:	ec49 8b10 	vmov	d0, r8, r9
 8005c5c:	9300      	str	r3, [sp, #0]
 8005c5e:	6022      	str	r2, [r4, #0]
 8005c60:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005c64:	4628      	mov	r0, r5
 8005c66:	f7ff fecd 	bl	8005a04 <__cvt>
 8005c6a:	9b06      	ldr	r3, [sp, #24]
 8005c6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c6e:	2b47      	cmp	r3, #71	; 0x47
 8005c70:	4680      	mov	r8, r0
 8005c72:	d108      	bne.n	8005c86 <_printf_float+0x142>
 8005c74:	1cc8      	adds	r0, r1, #3
 8005c76:	db02      	blt.n	8005c7e <_printf_float+0x13a>
 8005c78:	6863      	ldr	r3, [r4, #4]
 8005c7a:	4299      	cmp	r1, r3
 8005c7c:	dd41      	ble.n	8005d02 <_printf_float+0x1be>
 8005c7e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005c82:	fa5f fb8b 	uxtb.w	fp, fp
 8005c86:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005c8a:	d820      	bhi.n	8005cce <_printf_float+0x18a>
 8005c8c:	3901      	subs	r1, #1
 8005c8e:	465a      	mov	r2, fp
 8005c90:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005c94:	9109      	str	r1, [sp, #36]	; 0x24
 8005c96:	f7ff ff17 	bl	8005ac8 <__exponent>
 8005c9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c9c:	1813      	adds	r3, r2, r0
 8005c9e:	2a01      	cmp	r2, #1
 8005ca0:	4681      	mov	r9, r0
 8005ca2:	6123      	str	r3, [r4, #16]
 8005ca4:	dc02      	bgt.n	8005cac <_printf_float+0x168>
 8005ca6:	6822      	ldr	r2, [r4, #0]
 8005ca8:	07d2      	lsls	r2, r2, #31
 8005caa:	d501      	bpl.n	8005cb0 <_printf_float+0x16c>
 8005cac:	3301      	adds	r3, #1
 8005cae:	6123      	str	r3, [r4, #16]
 8005cb0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d09c      	beq.n	8005bf2 <_printf_float+0xae>
 8005cb8:	232d      	movs	r3, #45	; 0x2d
 8005cba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cbe:	e798      	b.n	8005bf2 <_printf_float+0xae>
 8005cc0:	9a06      	ldr	r2, [sp, #24]
 8005cc2:	2a47      	cmp	r2, #71	; 0x47
 8005cc4:	d1be      	bne.n	8005c44 <_printf_float+0x100>
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d1bc      	bne.n	8005c44 <_printf_float+0x100>
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e7b9      	b.n	8005c42 <_printf_float+0xfe>
 8005cce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005cd2:	d118      	bne.n	8005d06 <_printf_float+0x1c2>
 8005cd4:	2900      	cmp	r1, #0
 8005cd6:	6863      	ldr	r3, [r4, #4]
 8005cd8:	dd0b      	ble.n	8005cf2 <_printf_float+0x1ae>
 8005cda:	6121      	str	r1, [r4, #16]
 8005cdc:	b913      	cbnz	r3, 8005ce4 <_printf_float+0x1a0>
 8005cde:	6822      	ldr	r2, [r4, #0]
 8005ce0:	07d0      	lsls	r0, r2, #31
 8005ce2:	d502      	bpl.n	8005cea <_printf_float+0x1a6>
 8005ce4:	3301      	adds	r3, #1
 8005ce6:	440b      	add	r3, r1
 8005ce8:	6123      	str	r3, [r4, #16]
 8005cea:	65a1      	str	r1, [r4, #88]	; 0x58
 8005cec:	f04f 0900 	mov.w	r9, #0
 8005cf0:	e7de      	b.n	8005cb0 <_printf_float+0x16c>
 8005cf2:	b913      	cbnz	r3, 8005cfa <_printf_float+0x1b6>
 8005cf4:	6822      	ldr	r2, [r4, #0]
 8005cf6:	07d2      	lsls	r2, r2, #31
 8005cf8:	d501      	bpl.n	8005cfe <_printf_float+0x1ba>
 8005cfa:	3302      	adds	r3, #2
 8005cfc:	e7f4      	b.n	8005ce8 <_printf_float+0x1a4>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e7f2      	b.n	8005ce8 <_printf_float+0x1a4>
 8005d02:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005d06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d08:	4299      	cmp	r1, r3
 8005d0a:	db05      	blt.n	8005d18 <_printf_float+0x1d4>
 8005d0c:	6823      	ldr	r3, [r4, #0]
 8005d0e:	6121      	str	r1, [r4, #16]
 8005d10:	07d8      	lsls	r0, r3, #31
 8005d12:	d5ea      	bpl.n	8005cea <_printf_float+0x1a6>
 8005d14:	1c4b      	adds	r3, r1, #1
 8005d16:	e7e7      	b.n	8005ce8 <_printf_float+0x1a4>
 8005d18:	2900      	cmp	r1, #0
 8005d1a:	bfd4      	ite	le
 8005d1c:	f1c1 0202 	rsble	r2, r1, #2
 8005d20:	2201      	movgt	r2, #1
 8005d22:	4413      	add	r3, r2
 8005d24:	e7e0      	b.n	8005ce8 <_printf_float+0x1a4>
 8005d26:	6823      	ldr	r3, [r4, #0]
 8005d28:	055a      	lsls	r2, r3, #21
 8005d2a:	d407      	bmi.n	8005d3c <_printf_float+0x1f8>
 8005d2c:	6923      	ldr	r3, [r4, #16]
 8005d2e:	4642      	mov	r2, r8
 8005d30:	4631      	mov	r1, r6
 8005d32:	4628      	mov	r0, r5
 8005d34:	47b8      	blx	r7
 8005d36:	3001      	adds	r0, #1
 8005d38:	d12c      	bne.n	8005d94 <_printf_float+0x250>
 8005d3a:	e764      	b.n	8005c06 <_printf_float+0xc2>
 8005d3c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005d40:	f240 80e0 	bls.w	8005f04 <_printf_float+0x3c0>
 8005d44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005d48:	2200      	movs	r2, #0
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	f7fa fec4 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d50:	2800      	cmp	r0, #0
 8005d52:	d034      	beq.n	8005dbe <_printf_float+0x27a>
 8005d54:	4a37      	ldr	r2, [pc, #220]	; (8005e34 <_printf_float+0x2f0>)
 8005d56:	2301      	movs	r3, #1
 8005d58:	4631      	mov	r1, r6
 8005d5a:	4628      	mov	r0, r5
 8005d5c:	47b8      	blx	r7
 8005d5e:	3001      	adds	r0, #1
 8005d60:	f43f af51 	beq.w	8005c06 <_printf_float+0xc2>
 8005d64:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	db02      	blt.n	8005d72 <_printf_float+0x22e>
 8005d6c:	6823      	ldr	r3, [r4, #0]
 8005d6e:	07d8      	lsls	r0, r3, #31
 8005d70:	d510      	bpl.n	8005d94 <_printf_float+0x250>
 8005d72:	ee18 3a10 	vmov	r3, s16
 8005d76:	4652      	mov	r2, sl
 8005d78:	4631      	mov	r1, r6
 8005d7a:	4628      	mov	r0, r5
 8005d7c:	47b8      	blx	r7
 8005d7e:	3001      	adds	r0, #1
 8005d80:	f43f af41 	beq.w	8005c06 <_printf_float+0xc2>
 8005d84:	f04f 0800 	mov.w	r8, #0
 8005d88:	f104 091a 	add.w	r9, r4, #26
 8005d8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d8e:	3b01      	subs	r3, #1
 8005d90:	4543      	cmp	r3, r8
 8005d92:	dc09      	bgt.n	8005da8 <_printf_float+0x264>
 8005d94:	6823      	ldr	r3, [r4, #0]
 8005d96:	079b      	lsls	r3, r3, #30
 8005d98:	f100 8105 	bmi.w	8005fa6 <_printf_float+0x462>
 8005d9c:	68e0      	ldr	r0, [r4, #12]
 8005d9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005da0:	4298      	cmp	r0, r3
 8005da2:	bfb8      	it	lt
 8005da4:	4618      	movlt	r0, r3
 8005da6:	e730      	b.n	8005c0a <_printf_float+0xc6>
 8005da8:	2301      	movs	r3, #1
 8005daa:	464a      	mov	r2, r9
 8005dac:	4631      	mov	r1, r6
 8005dae:	4628      	mov	r0, r5
 8005db0:	47b8      	blx	r7
 8005db2:	3001      	adds	r0, #1
 8005db4:	f43f af27 	beq.w	8005c06 <_printf_float+0xc2>
 8005db8:	f108 0801 	add.w	r8, r8, #1
 8005dbc:	e7e6      	b.n	8005d8c <_printf_float+0x248>
 8005dbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	dc39      	bgt.n	8005e38 <_printf_float+0x2f4>
 8005dc4:	4a1b      	ldr	r2, [pc, #108]	; (8005e34 <_printf_float+0x2f0>)
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	4631      	mov	r1, r6
 8005dca:	4628      	mov	r0, r5
 8005dcc:	47b8      	blx	r7
 8005dce:	3001      	adds	r0, #1
 8005dd0:	f43f af19 	beq.w	8005c06 <_printf_float+0xc2>
 8005dd4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	d102      	bne.n	8005de2 <_printf_float+0x29e>
 8005ddc:	6823      	ldr	r3, [r4, #0]
 8005dde:	07d9      	lsls	r1, r3, #31
 8005de0:	d5d8      	bpl.n	8005d94 <_printf_float+0x250>
 8005de2:	ee18 3a10 	vmov	r3, s16
 8005de6:	4652      	mov	r2, sl
 8005de8:	4631      	mov	r1, r6
 8005dea:	4628      	mov	r0, r5
 8005dec:	47b8      	blx	r7
 8005dee:	3001      	adds	r0, #1
 8005df0:	f43f af09 	beq.w	8005c06 <_printf_float+0xc2>
 8005df4:	f04f 0900 	mov.w	r9, #0
 8005df8:	f104 0a1a 	add.w	sl, r4, #26
 8005dfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dfe:	425b      	negs	r3, r3
 8005e00:	454b      	cmp	r3, r9
 8005e02:	dc01      	bgt.n	8005e08 <_printf_float+0x2c4>
 8005e04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e06:	e792      	b.n	8005d2e <_printf_float+0x1ea>
 8005e08:	2301      	movs	r3, #1
 8005e0a:	4652      	mov	r2, sl
 8005e0c:	4631      	mov	r1, r6
 8005e0e:	4628      	mov	r0, r5
 8005e10:	47b8      	blx	r7
 8005e12:	3001      	adds	r0, #1
 8005e14:	f43f aef7 	beq.w	8005c06 <_printf_float+0xc2>
 8005e18:	f109 0901 	add.w	r9, r9, #1
 8005e1c:	e7ee      	b.n	8005dfc <_printf_float+0x2b8>
 8005e1e:	bf00      	nop
 8005e20:	7fefffff 	.word	0x7fefffff
 8005e24:	0800846c 	.word	0x0800846c
 8005e28:	08008470 	.word	0x08008470
 8005e2c:	08008478 	.word	0x08008478
 8005e30:	08008474 	.word	0x08008474
 8005e34:	0800847c 	.word	0x0800847c
 8005e38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e3a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	bfa8      	it	ge
 8005e40:	461a      	movge	r2, r3
 8005e42:	2a00      	cmp	r2, #0
 8005e44:	4691      	mov	r9, r2
 8005e46:	dc37      	bgt.n	8005eb8 <_printf_float+0x374>
 8005e48:	f04f 0b00 	mov.w	fp, #0
 8005e4c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e50:	f104 021a 	add.w	r2, r4, #26
 8005e54:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e56:	9305      	str	r3, [sp, #20]
 8005e58:	eba3 0309 	sub.w	r3, r3, r9
 8005e5c:	455b      	cmp	r3, fp
 8005e5e:	dc33      	bgt.n	8005ec8 <_printf_float+0x384>
 8005e60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e64:	429a      	cmp	r2, r3
 8005e66:	db3b      	blt.n	8005ee0 <_printf_float+0x39c>
 8005e68:	6823      	ldr	r3, [r4, #0]
 8005e6a:	07da      	lsls	r2, r3, #31
 8005e6c:	d438      	bmi.n	8005ee0 <_printf_float+0x39c>
 8005e6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e70:	9a05      	ldr	r2, [sp, #20]
 8005e72:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e74:	1a9a      	subs	r2, r3, r2
 8005e76:	eba3 0901 	sub.w	r9, r3, r1
 8005e7a:	4591      	cmp	r9, r2
 8005e7c:	bfa8      	it	ge
 8005e7e:	4691      	movge	r9, r2
 8005e80:	f1b9 0f00 	cmp.w	r9, #0
 8005e84:	dc35      	bgt.n	8005ef2 <_printf_float+0x3ae>
 8005e86:	f04f 0800 	mov.w	r8, #0
 8005e8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e8e:	f104 0a1a 	add.w	sl, r4, #26
 8005e92:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e96:	1a9b      	subs	r3, r3, r2
 8005e98:	eba3 0309 	sub.w	r3, r3, r9
 8005e9c:	4543      	cmp	r3, r8
 8005e9e:	f77f af79 	ble.w	8005d94 <_printf_float+0x250>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	4652      	mov	r2, sl
 8005ea6:	4631      	mov	r1, r6
 8005ea8:	4628      	mov	r0, r5
 8005eaa:	47b8      	blx	r7
 8005eac:	3001      	adds	r0, #1
 8005eae:	f43f aeaa 	beq.w	8005c06 <_printf_float+0xc2>
 8005eb2:	f108 0801 	add.w	r8, r8, #1
 8005eb6:	e7ec      	b.n	8005e92 <_printf_float+0x34e>
 8005eb8:	4613      	mov	r3, r2
 8005eba:	4631      	mov	r1, r6
 8005ebc:	4642      	mov	r2, r8
 8005ebe:	4628      	mov	r0, r5
 8005ec0:	47b8      	blx	r7
 8005ec2:	3001      	adds	r0, #1
 8005ec4:	d1c0      	bne.n	8005e48 <_printf_float+0x304>
 8005ec6:	e69e      	b.n	8005c06 <_printf_float+0xc2>
 8005ec8:	2301      	movs	r3, #1
 8005eca:	4631      	mov	r1, r6
 8005ecc:	4628      	mov	r0, r5
 8005ece:	9205      	str	r2, [sp, #20]
 8005ed0:	47b8      	blx	r7
 8005ed2:	3001      	adds	r0, #1
 8005ed4:	f43f ae97 	beq.w	8005c06 <_printf_float+0xc2>
 8005ed8:	9a05      	ldr	r2, [sp, #20]
 8005eda:	f10b 0b01 	add.w	fp, fp, #1
 8005ede:	e7b9      	b.n	8005e54 <_printf_float+0x310>
 8005ee0:	ee18 3a10 	vmov	r3, s16
 8005ee4:	4652      	mov	r2, sl
 8005ee6:	4631      	mov	r1, r6
 8005ee8:	4628      	mov	r0, r5
 8005eea:	47b8      	blx	r7
 8005eec:	3001      	adds	r0, #1
 8005eee:	d1be      	bne.n	8005e6e <_printf_float+0x32a>
 8005ef0:	e689      	b.n	8005c06 <_printf_float+0xc2>
 8005ef2:	9a05      	ldr	r2, [sp, #20]
 8005ef4:	464b      	mov	r3, r9
 8005ef6:	4442      	add	r2, r8
 8005ef8:	4631      	mov	r1, r6
 8005efa:	4628      	mov	r0, r5
 8005efc:	47b8      	blx	r7
 8005efe:	3001      	adds	r0, #1
 8005f00:	d1c1      	bne.n	8005e86 <_printf_float+0x342>
 8005f02:	e680      	b.n	8005c06 <_printf_float+0xc2>
 8005f04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f06:	2a01      	cmp	r2, #1
 8005f08:	dc01      	bgt.n	8005f0e <_printf_float+0x3ca>
 8005f0a:	07db      	lsls	r3, r3, #31
 8005f0c:	d538      	bpl.n	8005f80 <_printf_float+0x43c>
 8005f0e:	2301      	movs	r3, #1
 8005f10:	4642      	mov	r2, r8
 8005f12:	4631      	mov	r1, r6
 8005f14:	4628      	mov	r0, r5
 8005f16:	47b8      	blx	r7
 8005f18:	3001      	adds	r0, #1
 8005f1a:	f43f ae74 	beq.w	8005c06 <_printf_float+0xc2>
 8005f1e:	ee18 3a10 	vmov	r3, s16
 8005f22:	4652      	mov	r2, sl
 8005f24:	4631      	mov	r1, r6
 8005f26:	4628      	mov	r0, r5
 8005f28:	47b8      	blx	r7
 8005f2a:	3001      	adds	r0, #1
 8005f2c:	f43f ae6b 	beq.w	8005c06 <_printf_float+0xc2>
 8005f30:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f34:	2200      	movs	r2, #0
 8005f36:	2300      	movs	r3, #0
 8005f38:	f7fa fdce 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f3c:	b9d8      	cbnz	r0, 8005f76 <_printf_float+0x432>
 8005f3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f40:	f108 0201 	add.w	r2, r8, #1
 8005f44:	3b01      	subs	r3, #1
 8005f46:	4631      	mov	r1, r6
 8005f48:	4628      	mov	r0, r5
 8005f4a:	47b8      	blx	r7
 8005f4c:	3001      	adds	r0, #1
 8005f4e:	d10e      	bne.n	8005f6e <_printf_float+0x42a>
 8005f50:	e659      	b.n	8005c06 <_printf_float+0xc2>
 8005f52:	2301      	movs	r3, #1
 8005f54:	4652      	mov	r2, sl
 8005f56:	4631      	mov	r1, r6
 8005f58:	4628      	mov	r0, r5
 8005f5a:	47b8      	blx	r7
 8005f5c:	3001      	adds	r0, #1
 8005f5e:	f43f ae52 	beq.w	8005c06 <_printf_float+0xc2>
 8005f62:	f108 0801 	add.w	r8, r8, #1
 8005f66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f68:	3b01      	subs	r3, #1
 8005f6a:	4543      	cmp	r3, r8
 8005f6c:	dcf1      	bgt.n	8005f52 <_printf_float+0x40e>
 8005f6e:	464b      	mov	r3, r9
 8005f70:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005f74:	e6dc      	b.n	8005d30 <_printf_float+0x1ec>
 8005f76:	f04f 0800 	mov.w	r8, #0
 8005f7a:	f104 0a1a 	add.w	sl, r4, #26
 8005f7e:	e7f2      	b.n	8005f66 <_printf_float+0x422>
 8005f80:	2301      	movs	r3, #1
 8005f82:	4642      	mov	r2, r8
 8005f84:	e7df      	b.n	8005f46 <_printf_float+0x402>
 8005f86:	2301      	movs	r3, #1
 8005f88:	464a      	mov	r2, r9
 8005f8a:	4631      	mov	r1, r6
 8005f8c:	4628      	mov	r0, r5
 8005f8e:	47b8      	blx	r7
 8005f90:	3001      	adds	r0, #1
 8005f92:	f43f ae38 	beq.w	8005c06 <_printf_float+0xc2>
 8005f96:	f108 0801 	add.w	r8, r8, #1
 8005f9a:	68e3      	ldr	r3, [r4, #12]
 8005f9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f9e:	1a5b      	subs	r3, r3, r1
 8005fa0:	4543      	cmp	r3, r8
 8005fa2:	dcf0      	bgt.n	8005f86 <_printf_float+0x442>
 8005fa4:	e6fa      	b.n	8005d9c <_printf_float+0x258>
 8005fa6:	f04f 0800 	mov.w	r8, #0
 8005faa:	f104 0919 	add.w	r9, r4, #25
 8005fae:	e7f4      	b.n	8005f9a <_printf_float+0x456>

08005fb0 <_printf_common>:
 8005fb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fb4:	4616      	mov	r6, r2
 8005fb6:	4699      	mov	r9, r3
 8005fb8:	688a      	ldr	r2, [r1, #8]
 8005fba:	690b      	ldr	r3, [r1, #16]
 8005fbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	bfb8      	it	lt
 8005fc4:	4613      	movlt	r3, r2
 8005fc6:	6033      	str	r3, [r6, #0]
 8005fc8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005fcc:	4607      	mov	r7, r0
 8005fce:	460c      	mov	r4, r1
 8005fd0:	b10a      	cbz	r2, 8005fd6 <_printf_common+0x26>
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	6033      	str	r3, [r6, #0]
 8005fd6:	6823      	ldr	r3, [r4, #0]
 8005fd8:	0699      	lsls	r1, r3, #26
 8005fda:	bf42      	ittt	mi
 8005fdc:	6833      	ldrmi	r3, [r6, #0]
 8005fde:	3302      	addmi	r3, #2
 8005fe0:	6033      	strmi	r3, [r6, #0]
 8005fe2:	6825      	ldr	r5, [r4, #0]
 8005fe4:	f015 0506 	ands.w	r5, r5, #6
 8005fe8:	d106      	bne.n	8005ff8 <_printf_common+0x48>
 8005fea:	f104 0a19 	add.w	sl, r4, #25
 8005fee:	68e3      	ldr	r3, [r4, #12]
 8005ff0:	6832      	ldr	r2, [r6, #0]
 8005ff2:	1a9b      	subs	r3, r3, r2
 8005ff4:	42ab      	cmp	r3, r5
 8005ff6:	dc26      	bgt.n	8006046 <_printf_common+0x96>
 8005ff8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ffc:	1e13      	subs	r3, r2, #0
 8005ffe:	6822      	ldr	r2, [r4, #0]
 8006000:	bf18      	it	ne
 8006002:	2301      	movne	r3, #1
 8006004:	0692      	lsls	r2, r2, #26
 8006006:	d42b      	bmi.n	8006060 <_printf_common+0xb0>
 8006008:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800600c:	4649      	mov	r1, r9
 800600e:	4638      	mov	r0, r7
 8006010:	47c0      	blx	r8
 8006012:	3001      	adds	r0, #1
 8006014:	d01e      	beq.n	8006054 <_printf_common+0xa4>
 8006016:	6823      	ldr	r3, [r4, #0]
 8006018:	68e5      	ldr	r5, [r4, #12]
 800601a:	6832      	ldr	r2, [r6, #0]
 800601c:	f003 0306 	and.w	r3, r3, #6
 8006020:	2b04      	cmp	r3, #4
 8006022:	bf08      	it	eq
 8006024:	1aad      	subeq	r5, r5, r2
 8006026:	68a3      	ldr	r3, [r4, #8]
 8006028:	6922      	ldr	r2, [r4, #16]
 800602a:	bf0c      	ite	eq
 800602c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006030:	2500      	movne	r5, #0
 8006032:	4293      	cmp	r3, r2
 8006034:	bfc4      	itt	gt
 8006036:	1a9b      	subgt	r3, r3, r2
 8006038:	18ed      	addgt	r5, r5, r3
 800603a:	2600      	movs	r6, #0
 800603c:	341a      	adds	r4, #26
 800603e:	42b5      	cmp	r5, r6
 8006040:	d11a      	bne.n	8006078 <_printf_common+0xc8>
 8006042:	2000      	movs	r0, #0
 8006044:	e008      	b.n	8006058 <_printf_common+0xa8>
 8006046:	2301      	movs	r3, #1
 8006048:	4652      	mov	r2, sl
 800604a:	4649      	mov	r1, r9
 800604c:	4638      	mov	r0, r7
 800604e:	47c0      	blx	r8
 8006050:	3001      	adds	r0, #1
 8006052:	d103      	bne.n	800605c <_printf_common+0xac>
 8006054:	f04f 30ff 	mov.w	r0, #4294967295
 8006058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800605c:	3501      	adds	r5, #1
 800605e:	e7c6      	b.n	8005fee <_printf_common+0x3e>
 8006060:	18e1      	adds	r1, r4, r3
 8006062:	1c5a      	adds	r2, r3, #1
 8006064:	2030      	movs	r0, #48	; 0x30
 8006066:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800606a:	4422      	add	r2, r4
 800606c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006070:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006074:	3302      	adds	r3, #2
 8006076:	e7c7      	b.n	8006008 <_printf_common+0x58>
 8006078:	2301      	movs	r3, #1
 800607a:	4622      	mov	r2, r4
 800607c:	4649      	mov	r1, r9
 800607e:	4638      	mov	r0, r7
 8006080:	47c0      	blx	r8
 8006082:	3001      	adds	r0, #1
 8006084:	d0e6      	beq.n	8006054 <_printf_common+0xa4>
 8006086:	3601      	adds	r6, #1
 8006088:	e7d9      	b.n	800603e <_printf_common+0x8e>
	...

0800608c <_printf_i>:
 800608c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006090:	7e0f      	ldrb	r7, [r1, #24]
 8006092:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006094:	2f78      	cmp	r7, #120	; 0x78
 8006096:	4691      	mov	r9, r2
 8006098:	4680      	mov	r8, r0
 800609a:	460c      	mov	r4, r1
 800609c:	469a      	mov	sl, r3
 800609e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80060a2:	d807      	bhi.n	80060b4 <_printf_i+0x28>
 80060a4:	2f62      	cmp	r7, #98	; 0x62
 80060a6:	d80a      	bhi.n	80060be <_printf_i+0x32>
 80060a8:	2f00      	cmp	r7, #0
 80060aa:	f000 80d8 	beq.w	800625e <_printf_i+0x1d2>
 80060ae:	2f58      	cmp	r7, #88	; 0x58
 80060b0:	f000 80a3 	beq.w	80061fa <_printf_i+0x16e>
 80060b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80060b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80060bc:	e03a      	b.n	8006134 <_printf_i+0xa8>
 80060be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80060c2:	2b15      	cmp	r3, #21
 80060c4:	d8f6      	bhi.n	80060b4 <_printf_i+0x28>
 80060c6:	a101      	add	r1, pc, #4	; (adr r1, 80060cc <_printf_i+0x40>)
 80060c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80060cc:	08006125 	.word	0x08006125
 80060d0:	08006139 	.word	0x08006139
 80060d4:	080060b5 	.word	0x080060b5
 80060d8:	080060b5 	.word	0x080060b5
 80060dc:	080060b5 	.word	0x080060b5
 80060e0:	080060b5 	.word	0x080060b5
 80060e4:	08006139 	.word	0x08006139
 80060e8:	080060b5 	.word	0x080060b5
 80060ec:	080060b5 	.word	0x080060b5
 80060f0:	080060b5 	.word	0x080060b5
 80060f4:	080060b5 	.word	0x080060b5
 80060f8:	08006245 	.word	0x08006245
 80060fc:	08006169 	.word	0x08006169
 8006100:	08006227 	.word	0x08006227
 8006104:	080060b5 	.word	0x080060b5
 8006108:	080060b5 	.word	0x080060b5
 800610c:	08006267 	.word	0x08006267
 8006110:	080060b5 	.word	0x080060b5
 8006114:	08006169 	.word	0x08006169
 8006118:	080060b5 	.word	0x080060b5
 800611c:	080060b5 	.word	0x080060b5
 8006120:	0800622f 	.word	0x0800622f
 8006124:	682b      	ldr	r3, [r5, #0]
 8006126:	1d1a      	adds	r2, r3, #4
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	602a      	str	r2, [r5, #0]
 800612c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006130:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006134:	2301      	movs	r3, #1
 8006136:	e0a3      	b.n	8006280 <_printf_i+0x1f4>
 8006138:	6820      	ldr	r0, [r4, #0]
 800613a:	6829      	ldr	r1, [r5, #0]
 800613c:	0606      	lsls	r6, r0, #24
 800613e:	f101 0304 	add.w	r3, r1, #4
 8006142:	d50a      	bpl.n	800615a <_printf_i+0xce>
 8006144:	680e      	ldr	r6, [r1, #0]
 8006146:	602b      	str	r3, [r5, #0]
 8006148:	2e00      	cmp	r6, #0
 800614a:	da03      	bge.n	8006154 <_printf_i+0xc8>
 800614c:	232d      	movs	r3, #45	; 0x2d
 800614e:	4276      	negs	r6, r6
 8006150:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006154:	485e      	ldr	r0, [pc, #376]	; (80062d0 <_printf_i+0x244>)
 8006156:	230a      	movs	r3, #10
 8006158:	e019      	b.n	800618e <_printf_i+0x102>
 800615a:	680e      	ldr	r6, [r1, #0]
 800615c:	602b      	str	r3, [r5, #0]
 800615e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006162:	bf18      	it	ne
 8006164:	b236      	sxthne	r6, r6
 8006166:	e7ef      	b.n	8006148 <_printf_i+0xbc>
 8006168:	682b      	ldr	r3, [r5, #0]
 800616a:	6820      	ldr	r0, [r4, #0]
 800616c:	1d19      	adds	r1, r3, #4
 800616e:	6029      	str	r1, [r5, #0]
 8006170:	0601      	lsls	r1, r0, #24
 8006172:	d501      	bpl.n	8006178 <_printf_i+0xec>
 8006174:	681e      	ldr	r6, [r3, #0]
 8006176:	e002      	b.n	800617e <_printf_i+0xf2>
 8006178:	0646      	lsls	r6, r0, #25
 800617a:	d5fb      	bpl.n	8006174 <_printf_i+0xe8>
 800617c:	881e      	ldrh	r6, [r3, #0]
 800617e:	4854      	ldr	r0, [pc, #336]	; (80062d0 <_printf_i+0x244>)
 8006180:	2f6f      	cmp	r7, #111	; 0x6f
 8006182:	bf0c      	ite	eq
 8006184:	2308      	moveq	r3, #8
 8006186:	230a      	movne	r3, #10
 8006188:	2100      	movs	r1, #0
 800618a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800618e:	6865      	ldr	r5, [r4, #4]
 8006190:	60a5      	str	r5, [r4, #8]
 8006192:	2d00      	cmp	r5, #0
 8006194:	bfa2      	ittt	ge
 8006196:	6821      	ldrge	r1, [r4, #0]
 8006198:	f021 0104 	bicge.w	r1, r1, #4
 800619c:	6021      	strge	r1, [r4, #0]
 800619e:	b90e      	cbnz	r6, 80061a4 <_printf_i+0x118>
 80061a0:	2d00      	cmp	r5, #0
 80061a2:	d04d      	beq.n	8006240 <_printf_i+0x1b4>
 80061a4:	4615      	mov	r5, r2
 80061a6:	fbb6 f1f3 	udiv	r1, r6, r3
 80061aa:	fb03 6711 	mls	r7, r3, r1, r6
 80061ae:	5dc7      	ldrb	r7, [r0, r7]
 80061b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80061b4:	4637      	mov	r7, r6
 80061b6:	42bb      	cmp	r3, r7
 80061b8:	460e      	mov	r6, r1
 80061ba:	d9f4      	bls.n	80061a6 <_printf_i+0x11a>
 80061bc:	2b08      	cmp	r3, #8
 80061be:	d10b      	bne.n	80061d8 <_printf_i+0x14c>
 80061c0:	6823      	ldr	r3, [r4, #0]
 80061c2:	07de      	lsls	r6, r3, #31
 80061c4:	d508      	bpl.n	80061d8 <_printf_i+0x14c>
 80061c6:	6923      	ldr	r3, [r4, #16]
 80061c8:	6861      	ldr	r1, [r4, #4]
 80061ca:	4299      	cmp	r1, r3
 80061cc:	bfde      	ittt	le
 80061ce:	2330      	movle	r3, #48	; 0x30
 80061d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80061d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80061d8:	1b52      	subs	r2, r2, r5
 80061da:	6122      	str	r2, [r4, #16]
 80061dc:	f8cd a000 	str.w	sl, [sp]
 80061e0:	464b      	mov	r3, r9
 80061e2:	aa03      	add	r2, sp, #12
 80061e4:	4621      	mov	r1, r4
 80061e6:	4640      	mov	r0, r8
 80061e8:	f7ff fee2 	bl	8005fb0 <_printf_common>
 80061ec:	3001      	adds	r0, #1
 80061ee:	d14c      	bne.n	800628a <_printf_i+0x1fe>
 80061f0:	f04f 30ff 	mov.w	r0, #4294967295
 80061f4:	b004      	add	sp, #16
 80061f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061fa:	4835      	ldr	r0, [pc, #212]	; (80062d0 <_printf_i+0x244>)
 80061fc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006200:	6829      	ldr	r1, [r5, #0]
 8006202:	6823      	ldr	r3, [r4, #0]
 8006204:	f851 6b04 	ldr.w	r6, [r1], #4
 8006208:	6029      	str	r1, [r5, #0]
 800620a:	061d      	lsls	r5, r3, #24
 800620c:	d514      	bpl.n	8006238 <_printf_i+0x1ac>
 800620e:	07df      	lsls	r7, r3, #31
 8006210:	bf44      	itt	mi
 8006212:	f043 0320 	orrmi.w	r3, r3, #32
 8006216:	6023      	strmi	r3, [r4, #0]
 8006218:	b91e      	cbnz	r6, 8006222 <_printf_i+0x196>
 800621a:	6823      	ldr	r3, [r4, #0]
 800621c:	f023 0320 	bic.w	r3, r3, #32
 8006220:	6023      	str	r3, [r4, #0]
 8006222:	2310      	movs	r3, #16
 8006224:	e7b0      	b.n	8006188 <_printf_i+0xfc>
 8006226:	6823      	ldr	r3, [r4, #0]
 8006228:	f043 0320 	orr.w	r3, r3, #32
 800622c:	6023      	str	r3, [r4, #0]
 800622e:	2378      	movs	r3, #120	; 0x78
 8006230:	4828      	ldr	r0, [pc, #160]	; (80062d4 <_printf_i+0x248>)
 8006232:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006236:	e7e3      	b.n	8006200 <_printf_i+0x174>
 8006238:	0659      	lsls	r1, r3, #25
 800623a:	bf48      	it	mi
 800623c:	b2b6      	uxthmi	r6, r6
 800623e:	e7e6      	b.n	800620e <_printf_i+0x182>
 8006240:	4615      	mov	r5, r2
 8006242:	e7bb      	b.n	80061bc <_printf_i+0x130>
 8006244:	682b      	ldr	r3, [r5, #0]
 8006246:	6826      	ldr	r6, [r4, #0]
 8006248:	6961      	ldr	r1, [r4, #20]
 800624a:	1d18      	adds	r0, r3, #4
 800624c:	6028      	str	r0, [r5, #0]
 800624e:	0635      	lsls	r5, r6, #24
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	d501      	bpl.n	8006258 <_printf_i+0x1cc>
 8006254:	6019      	str	r1, [r3, #0]
 8006256:	e002      	b.n	800625e <_printf_i+0x1d2>
 8006258:	0670      	lsls	r0, r6, #25
 800625a:	d5fb      	bpl.n	8006254 <_printf_i+0x1c8>
 800625c:	8019      	strh	r1, [r3, #0]
 800625e:	2300      	movs	r3, #0
 8006260:	6123      	str	r3, [r4, #16]
 8006262:	4615      	mov	r5, r2
 8006264:	e7ba      	b.n	80061dc <_printf_i+0x150>
 8006266:	682b      	ldr	r3, [r5, #0]
 8006268:	1d1a      	adds	r2, r3, #4
 800626a:	602a      	str	r2, [r5, #0]
 800626c:	681d      	ldr	r5, [r3, #0]
 800626e:	6862      	ldr	r2, [r4, #4]
 8006270:	2100      	movs	r1, #0
 8006272:	4628      	mov	r0, r5
 8006274:	f7f9 ffbc 	bl	80001f0 <memchr>
 8006278:	b108      	cbz	r0, 800627e <_printf_i+0x1f2>
 800627a:	1b40      	subs	r0, r0, r5
 800627c:	6060      	str	r0, [r4, #4]
 800627e:	6863      	ldr	r3, [r4, #4]
 8006280:	6123      	str	r3, [r4, #16]
 8006282:	2300      	movs	r3, #0
 8006284:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006288:	e7a8      	b.n	80061dc <_printf_i+0x150>
 800628a:	6923      	ldr	r3, [r4, #16]
 800628c:	462a      	mov	r2, r5
 800628e:	4649      	mov	r1, r9
 8006290:	4640      	mov	r0, r8
 8006292:	47d0      	blx	sl
 8006294:	3001      	adds	r0, #1
 8006296:	d0ab      	beq.n	80061f0 <_printf_i+0x164>
 8006298:	6823      	ldr	r3, [r4, #0]
 800629a:	079b      	lsls	r3, r3, #30
 800629c:	d413      	bmi.n	80062c6 <_printf_i+0x23a>
 800629e:	68e0      	ldr	r0, [r4, #12]
 80062a0:	9b03      	ldr	r3, [sp, #12]
 80062a2:	4298      	cmp	r0, r3
 80062a4:	bfb8      	it	lt
 80062a6:	4618      	movlt	r0, r3
 80062a8:	e7a4      	b.n	80061f4 <_printf_i+0x168>
 80062aa:	2301      	movs	r3, #1
 80062ac:	4632      	mov	r2, r6
 80062ae:	4649      	mov	r1, r9
 80062b0:	4640      	mov	r0, r8
 80062b2:	47d0      	blx	sl
 80062b4:	3001      	adds	r0, #1
 80062b6:	d09b      	beq.n	80061f0 <_printf_i+0x164>
 80062b8:	3501      	adds	r5, #1
 80062ba:	68e3      	ldr	r3, [r4, #12]
 80062bc:	9903      	ldr	r1, [sp, #12]
 80062be:	1a5b      	subs	r3, r3, r1
 80062c0:	42ab      	cmp	r3, r5
 80062c2:	dcf2      	bgt.n	80062aa <_printf_i+0x21e>
 80062c4:	e7eb      	b.n	800629e <_printf_i+0x212>
 80062c6:	2500      	movs	r5, #0
 80062c8:	f104 0619 	add.w	r6, r4, #25
 80062cc:	e7f5      	b.n	80062ba <_printf_i+0x22e>
 80062ce:	bf00      	nop
 80062d0:	0800847e 	.word	0x0800847e
 80062d4:	0800848f 	.word	0x0800848f

080062d8 <quorem>:
 80062d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062dc:	6903      	ldr	r3, [r0, #16]
 80062de:	690c      	ldr	r4, [r1, #16]
 80062e0:	42a3      	cmp	r3, r4
 80062e2:	4607      	mov	r7, r0
 80062e4:	f2c0 8081 	blt.w	80063ea <quorem+0x112>
 80062e8:	3c01      	subs	r4, #1
 80062ea:	f101 0814 	add.w	r8, r1, #20
 80062ee:	f100 0514 	add.w	r5, r0, #20
 80062f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062f6:	9301      	str	r3, [sp, #4]
 80062f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80062fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006300:	3301      	adds	r3, #1
 8006302:	429a      	cmp	r2, r3
 8006304:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006308:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800630c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006310:	d331      	bcc.n	8006376 <quorem+0x9e>
 8006312:	f04f 0e00 	mov.w	lr, #0
 8006316:	4640      	mov	r0, r8
 8006318:	46ac      	mov	ip, r5
 800631a:	46f2      	mov	sl, lr
 800631c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006320:	b293      	uxth	r3, r2
 8006322:	fb06 e303 	mla	r3, r6, r3, lr
 8006326:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800632a:	b29b      	uxth	r3, r3
 800632c:	ebaa 0303 	sub.w	r3, sl, r3
 8006330:	f8dc a000 	ldr.w	sl, [ip]
 8006334:	0c12      	lsrs	r2, r2, #16
 8006336:	fa13 f38a 	uxtah	r3, r3, sl
 800633a:	fb06 e202 	mla	r2, r6, r2, lr
 800633e:	9300      	str	r3, [sp, #0]
 8006340:	9b00      	ldr	r3, [sp, #0]
 8006342:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006346:	b292      	uxth	r2, r2
 8006348:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800634c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006350:	f8bd 3000 	ldrh.w	r3, [sp]
 8006354:	4581      	cmp	r9, r0
 8006356:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800635a:	f84c 3b04 	str.w	r3, [ip], #4
 800635e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006362:	d2db      	bcs.n	800631c <quorem+0x44>
 8006364:	f855 300b 	ldr.w	r3, [r5, fp]
 8006368:	b92b      	cbnz	r3, 8006376 <quorem+0x9e>
 800636a:	9b01      	ldr	r3, [sp, #4]
 800636c:	3b04      	subs	r3, #4
 800636e:	429d      	cmp	r5, r3
 8006370:	461a      	mov	r2, r3
 8006372:	d32e      	bcc.n	80063d2 <quorem+0xfa>
 8006374:	613c      	str	r4, [r7, #16]
 8006376:	4638      	mov	r0, r7
 8006378:	f001 f8c4 	bl	8007504 <__mcmp>
 800637c:	2800      	cmp	r0, #0
 800637e:	db24      	blt.n	80063ca <quorem+0xf2>
 8006380:	3601      	adds	r6, #1
 8006382:	4628      	mov	r0, r5
 8006384:	f04f 0c00 	mov.w	ip, #0
 8006388:	f858 2b04 	ldr.w	r2, [r8], #4
 800638c:	f8d0 e000 	ldr.w	lr, [r0]
 8006390:	b293      	uxth	r3, r2
 8006392:	ebac 0303 	sub.w	r3, ip, r3
 8006396:	0c12      	lsrs	r2, r2, #16
 8006398:	fa13 f38e 	uxtah	r3, r3, lr
 800639c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80063a0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063aa:	45c1      	cmp	r9, r8
 80063ac:	f840 3b04 	str.w	r3, [r0], #4
 80063b0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80063b4:	d2e8      	bcs.n	8006388 <quorem+0xb0>
 80063b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063be:	b922      	cbnz	r2, 80063ca <quorem+0xf2>
 80063c0:	3b04      	subs	r3, #4
 80063c2:	429d      	cmp	r5, r3
 80063c4:	461a      	mov	r2, r3
 80063c6:	d30a      	bcc.n	80063de <quorem+0x106>
 80063c8:	613c      	str	r4, [r7, #16]
 80063ca:	4630      	mov	r0, r6
 80063cc:	b003      	add	sp, #12
 80063ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063d2:	6812      	ldr	r2, [r2, #0]
 80063d4:	3b04      	subs	r3, #4
 80063d6:	2a00      	cmp	r2, #0
 80063d8:	d1cc      	bne.n	8006374 <quorem+0x9c>
 80063da:	3c01      	subs	r4, #1
 80063dc:	e7c7      	b.n	800636e <quorem+0x96>
 80063de:	6812      	ldr	r2, [r2, #0]
 80063e0:	3b04      	subs	r3, #4
 80063e2:	2a00      	cmp	r2, #0
 80063e4:	d1f0      	bne.n	80063c8 <quorem+0xf0>
 80063e6:	3c01      	subs	r4, #1
 80063e8:	e7eb      	b.n	80063c2 <quorem+0xea>
 80063ea:	2000      	movs	r0, #0
 80063ec:	e7ee      	b.n	80063cc <quorem+0xf4>
	...

080063f0 <_dtoa_r>:
 80063f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063f4:	ed2d 8b04 	vpush	{d8-d9}
 80063f8:	ec57 6b10 	vmov	r6, r7, d0
 80063fc:	b093      	sub	sp, #76	; 0x4c
 80063fe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006400:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006404:	9106      	str	r1, [sp, #24]
 8006406:	ee10 aa10 	vmov	sl, s0
 800640a:	4604      	mov	r4, r0
 800640c:	9209      	str	r2, [sp, #36]	; 0x24
 800640e:	930c      	str	r3, [sp, #48]	; 0x30
 8006410:	46bb      	mov	fp, r7
 8006412:	b975      	cbnz	r5, 8006432 <_dtoa_r+0x42>
 8006414:	2010      	movs	r0, #16
 8006416:	f000 fddd 	bl	8006fd4 <malloc>
 800641a:	4602      	mov	r2, r0
 800641c:	6260      	str	r0, [r4, #36]	; 0x24
 800641e:	b920      	cbnz	r0, 800642a <_dtoa_r+0x3a>
 8006420:	4ba7      	ldr	r3, [pc, #668]	; (80066c0 <_dtoa_r+0x2d0>)
 8006422:	21ea      	movs	r1, #234	; 0xea
 8006424:	48a7      	ldr	r0, [pc, #668]	; (80066c4 <_dtoa_r+0x2d4>)
 8006426:	f001 fa75 	bl	8007914 <__assert_func>
 800642a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800642e:	6005      	str	r5, [r0, #0]
 8006430:	60c5      	str	r5, [r0, #12]
 8006432:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006434:	6819      	ldr	r1, [r3, #0]
 8006436:	b151      	cbz	r1, 800644e <_dtoa_r+0x5e>
 8006438:	685a      	ldr	r2, [r3, #4]
 800643a:	604a      	str	r2, [r1, #4]
 800643c:	2301      	movs	r3, #1
 800643e:	4093      	lsls	r3, r2
 8006440:	608b      	str	r3, [r1, #8]
 8006442:	4620      	mov	r0, r4
 8006444:	f000 fe1c 	bl	8007080 <_Bfree>
 8006448:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800644a:	2200      	movs	r2, #0
 800644c:	601a      	str	r2, [r3, #0]
 800644e:	1e3b      	subs	r3, r7, #0
 8006450:	bfaa      	itet	ge
 8006452:	2300      	movge	r3, #0
 8006454:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006458:	f8c8 3000 	strge.w	r3, [r8]
 800645c:	4b9a      	ldr	r3, [pc, #616]	; (80066c8 <_dtoa_r+0x2d8>)
 800645e:	bfbc      	itt	lt
 8006460:	2201      	movlt	r2, #1
 8006462:	f8c8 2000 	strlt.w	r2, [r8]
 8006466:	ea33 030b 	bics.w	r3, r3, fp
 800646a:	d11b      	bne.n	80064a4 <_dtoa_r+0xb4>
 800646c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800646e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006472:	6013      	str	r3, [r2, #0]
 8006474:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006478:	4333      	orrs	r3, r6
 800647a:	f000 8592 	beq.w	8006fa2 <_dtoa_r+0xbb2>
 800647e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006480:	b963      	cbnz	r3, 800649c <_dtoa_r+0xac>
 8006482:	4b92      	ldr	r3, [pc, #584]	; (80066cc <_dtoa_r+0x2dc>)
 8006484:	e022      	b.n	80064cc <_dtoa_r+0xdc>
 8006486:	4b92      	ldr	r3, [pc, #584]	; (80066d0 <_dtoa_r+0x2e0>)
 8006488:	9301      	str	r3, [sp, #4]
 800648a:	3308      	adds	r3, #8
 800648c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800648e:	6013      	str	r3, [r2, #0]
 8006490:	9801      	ldr	r0, [sp, #4]
 8006492:	b013      	add	sp, #76	; 0x4c
 8006494:	ecbd 8b04 	vpop	{d8-d9}
 8006498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800649c:	4b8b      	ldr	r3, [pc, #556]	; (80066cc <_dtoa_r+0x2dc>)
 800649e:	9301      	str	r3, [sp, #4]
 80064a0:	3303      	adds	r3, #3
 80064a2:	e7f3      	b.n	800648c <_dtoa_r+0x9c>
 80064a4:	2200      	movs	r2, #0
 80064a6:	2300      	movs	r3, #0
 80064a8:	4650      	mov	r0, sl
 80064aa:	4659      	mov	r1, fp
 80064ac:	f7fa fb14 	bl	8000ad8 <__aeabi_dcmpeq>
 80064b0:	ec4b ab19 	vmov	d9, sl, fp
 80064b4:	4680      	mov	r8, r0
 80064b6:	b158      	cbz	r0, 80064d0 <_dtoa_r+0xe0>
 80064b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80064ba:	2301      	movs	r3, #1
 80064bc:	6013      	str	r3, [r2, #0]
 80064be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	f000 856b 	beq.w	8006f9c <_dtoa_r+0xbac>
 80064c6:	4883      	ldr	r0, [pc, #524]	; (80066d4 <_dtoa_r+0x2e4>)
 80064c8:	6018      	str	r0, [r3, #0]
 80064ca:	1e43      	subs	r3, r0, #1
 80064cc:	9301      	str	r3, [sp, #4]
 80064ce:	e7df      	b.n	8006490 <_dtoa_r+0xa0>
 80064d0:	ec4b ab10 	vmov	d0, sl, fp
 80064d4:	aa10      	add	r2, sp, #64	; 0x40
 80064d6:	a911      	add	r1, sp, #68	; 0x44
 80064d8:	4620      	mov	r0, r4
 80064da:	f001 f8b9 	bl	8007650 <__d2b>
 80064de:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80064e2:	ee08 0a10 	vmov	s16, r0
 80064e6:	2d00      	cmp	r5, #0
 80064e8:	f000 8084 	beq.w	80065f4 <_dtoa_r+0x204>
 80064ec:	ee19 3a90 	vmov	r3, s19
 80064f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064f4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80064f8:	4656      	mov	r6, sl
 80064fa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80064fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006502:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006506:	4b74      	ldr	r3, [pc, #464]	; (80066d8 <_dtoa_r+0x2e8>)
 8006508:	2200      	movs	r2, #0
 800650a:	4630      	mov	r0, r6
 800650c:	4639      	mov	r1, r7
 800650e:	f7f9 fec3 	bl	8000298 <__aeabi_dsub>
 8006512:	a365      	add	r3, pc, #404	; (adr r3, 80066a8 <_dtoa_r+0x2b8>)
 8006514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006518:	f7fa f876 	bl	8000608 <__aeabi_dmul>
 800651c:	a364      	add	r3, pc, #400	; (adr r3, 80066b0 <_dtoa_r+0x2c0>)
 800651e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006522:	f7f9 febb 	bl	800029c <__adddf3>
 8006526:	4606      	mov	r6, r0
 8006528:	4628      	mov	r0, r5
 800652a:	460f      	mov	r7, r1
 800652c:	f7fa f802 	bl	8000534 <__aeabi_i2d>
 8006530:	a361      	add	r3, pc, #388	; (adr r3, 80066b8 <_dtoa_r+0x2c8>)
 8006532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006536:	f7fa f867 	bl	8000608 <__aeabi_dmul>
 800653a:	4602      	mov	r2, r0
 800653c:	460b      	mov	r3, r1
 800653e:	4630      	mov	r0, r6
 8006540:	4639      	mov	r1, r7
 8006542:	f7f9 feab 	bl	800029c <__adddf3>
 8006546:	4606      	mov	r6, r0
 8006548:	460f      	mov	r7, r1
 800654a:	f7fa fb0d 	bl	8000b68 <__aeabi_d2iz>
 800654e:	2200      	movs	r2, #0
 8006550:	9000      	str	r0, [sp, #0]
 8006552:	2300      	movs	r3, #0
 8006554:	4630      	mov	r0, r6
 8006556:	4639      	mov	r1, r7
 8006558:	f7fa fac8 	bl	8000aec <__aeabi_dcmplt>
 800655c:	b150      	cbz	r0, 8006574 <_dtoa_r+0x184>
 800655e:	9800      	ldr	r0, [sp, #0]
 8006560:	f7f9 ffe8 	bl	8000534 <__aeabi_i2d>
 8006564:	4632      	mov	r2, r6
 8006566:	463b      	mov	r3, r7
 8006568:	f7fa fab6 	bl	8000ad8 <__aeabi_dcmpeq>
 800656c:	b910      	cbnz	r0, 8006574 <_dtoa_r+0x184>
 800656e:	9b00      	ldr	r3, [sp, #0]
 8006570:	3b01      	subs	r3, #1
 8006572:	9300      	str	r3, [sp, #0]
 8006574:	9b00      	ldr	r3, [sp, #0]
 8006576:	2b16      	cmp	r3, #22
 8006578:	d85a      	bhi.n	8006630 <_dtoa_r+0x240>
 800657a:	9a00      	ldr	r2, [sp, #0]
 800657c:	4b57      	ldr	r3, [pc, #348]	; (80066dc <_dtoa_r+0x2ec>)
 800657e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006586:	ec51 0b19 	vmov	r0, r1, d9
 800658a:	f7fa faaf 	bl	8000aec <__aeabi_dcmplt>
 800658e:	2800      	cmp	r0, #0
 8006590:	d050      	beq.n	8006634 <_dtoa_r+0x244>
 8006592:	9b00      	ldr	r3, [sp, #0]
 8006594:	3b01      	subs	r3, #1
 8006596:	9300      	str	r3, [sp, #0]
 8006598:	2300      	movs	r3, #0
 800659a:	930b      	str	r3, [sp, #44]	; 0x2c
 800659c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800659e:	1b5d      	subs	r5, r3, r5
 80065a0:	1e6b      	subs	r3, r5, #1
 80065a2:	9305      	str	r3, [sp, #20]
 80065a4:	bf45      	ittet	mi
 80065a6:	f1c5 0301 	rsbmi	r3, r5, #1
 80065aa:	9304      	strmi	r3, [sp, #16]
 80065ac:	2300      	movpl	r3, #0
 80065ae:	2300      	movmi	r3, #0
 80065b0:	bf4c      	ite	mi
 80065b2:	9305      	strmi	r3, [sp, #20]
 80065b4:	9304      	strpl	r3, [sp, #16]
 80065b6:	9b00      	ldr	r3, [sp, #0]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	db3d      	blt.n	8006638 <_dtoa_r+0x248>
 80065bc:	9b05      	ldr	r3, [sp, #20]
 80065be:	9a00      	ldr	r2, [sp, #0]
 80065c0:	920a      	str	r2, [sp, #40]	; 0x28
 80065c2:	4413      	add	r3, r2
 80065c4:	9305      	str	r3, [sp, #20]
 80065c6:	2300      	movs	r3, #0
 80065c8:	9307      	str	r3, [sp, #28]
 80065ca:	9b06      	ldr	r3, [sp, #24]
 80065cc:	2b09      	cmp	r3, #9
 80065ce:	f200 8089 	bhi.w	80066e4 <_dtoa_r+0x2f4>
 80065d2:	2b05      	cmp	r3, #5
 80065d4:	bfc4      	itt	gt
 80065d6:	3b04      	subgt	r3, #4
 80065d8:	9306      	strgt	r3, [sp, #24]
 80065da:	9b06      	ldr	r3, [sp, #24]
 80065dc:	f1a3 0302 	sub.w	r3, r3, #2
 80065e0:	bfcc      	ite	gt
 80065e2:	2500      	movgt	r5, #0
 80065e4:	2501      	movle	r5, #1
 80065e6:	2b03      	cmp	r3, #3
 80065e8:	f200 8087 	bhi.w	80066fa <_dtoa_r+0x30a>
 80065ec:	e8df f003 	tbb	[pc, r3]
 80065f0:	59383a2d 	.word	0x59383a2d
 80065f4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80065f8:	441d      	add	r5, r3
 80065fa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80065fe:	2b20      	cmp	r3, #32
 8006600:	bfc1      	itttt	gt
 8006602:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006606:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800660a:	fa0b f303 	lslgt.w	r3, fp, r3
 800660e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006612:	bfda      	itte	le
 8006614:	f1c3 0320 	rsble	r3, r3, #32
 8006618:	fa06 f003 	lslle.w	r0, r6, r3
 800661c:	4318      	orrgt	r0, r3
 800661e:	f7f9 ff79 	bl	8000514 <__aeabi_ui2d>
 8006622:	2301      	movs	r3, #1
 8006624:	4606      	mov	r6, r0
 8006626:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800662a:	3d01      	subs	r5, #1
 800662c:	930e      	str	r3, [sp, #56]	; 0x38
 800662e:	e76a      	b.n	8006506 <_dtoa_r+0x116>
 8006630:	2301      	movs	r3, #1
 8006632:	e7b2      	b.n	800659a <_dtoa_r+0x1aa>
 8006634:	900b      	str	r0, [sp, #44]	; 0x2c
 8006636:	e7b1      	b.n	800659c <_dtoa_r+0x1ac>
 8006638:	9b04      	ldr	r3, [sp, #16]
 800663a:	9a00      	ldr	r2, [sp, #0]
 800663c:	1a9b      	subs	r3, r3, r2
 800663e:	9304      	str	r3, [sp, #16]
 8006640:	4253      	negs	r3, r2
 8006642:	9307      	str	r3, [sp, #28]
 8006644:	2300      	movs	r3, #0
 8006646:	930a      	str	r3, [sp, #40]	; 0x28
 8006648:	e7bf      	b.n	80065ca <_dtoa_r+0x1da>
 800664a:	2300      	movs	r3, #0
 800664c:	9308      	str	r3, [sp, #32]
 800664e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006650:	2b00      	cmp	r3, #0
 8006652:	dc55      	bgt.n	8006700 <_dtoa_r+0x310>
 8006654:	2301      	movs	r3, #1
 8006656:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800665a:	461a      	mov	r2, r3
 800665c:	9209      	str	r2, [sp, #36]	; 0x24
 800665e:	e00c      	b.n	800667a <_dtoa_r+0x28a>
 8006660:	2301      	movs	r3, #1
 8006662:	e7f3      	b.n	800664c <_dtoa_r+0x25c>
 8006664:	2300      	movs	r3, #0
 8006666:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006668:	9308      	str	r3, [sp, #32]
 800666a:	9b00      	ldr	r3, [sp, #0]
 800666c:	4413      	add	r3, r2
 800666e:	9302      	str	r3, [sp, #8]
 8006670:	3301      	adds	r3, #1
 8006672:	2b01      	cmp	r3, #1
 8006674:	9303      	str	r3, [sp, #12]
 8006676:	bfb8      	it	lt
 8006678:	2301      	movlt	r3, #1
 800667a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800667c:	2200      	movs	r2, #0
 800667e:	6042      	str	r2, [r0, #4]
 8006680:	2204      	movs	r2, #4
 8006682:	f102 0614 	add.w	r6, r2, #20
 8006686:	429e      	cmp	r6, r3
 8006688:	6841      	ldr	r1, [r0, #4]
 800668a:	d93d      	bls.n	8006708 <_dtoa_r+0x318>
 800668c:	4620      	mov	r0, r4
 800668e:	f000 fcb7 	bl	8007000 <_Balloc>
 8006692:	9001      	str	r0, [sp, #4]
 8006694:	2800      	cmp	r0, #0
 8006696:	d13b      	bne.n	8006710 <_dtoa_r+0x320>
 8006698:	4b11      	ldr	r3, [pc, #68]	; (80066e0 <_dtoa_r+0x2f0>)
 800669a:	4602      	mov	r2, r0
 800669c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80066a0:	e6c0      	b.n	8006424 <_dtoa_r+0x34>
 80066a2:	2301      	movs	r3, #1
 80066a4:	e7df      	b.n	8006666 <_dtoa_r+0x276>
 80066a6:	bf00      	nop
 80066a8:	636f4361 	.word	0x636f4361
 80066ac:	3fd287a7 	.word	0x3fd287a7
 80066b0:	8b60c8b3 	.word	0x8b60c8b3
 80066b4:	3fc68a28 	.word	0x3fc68a28
 80066b8:	509f79fb 	.word	0x509f79fb
 80066bc:	3fd34413 	.word	0x3fd34413
 80066c0:	080084ad 	.word	0x080084ad
 80066c4:	080084c4 	.word	0x080084c4
 80066c8:	7ff00000 	.word	0x7ff00000
 80066cc:	080084a9 	.word	0x080084a9
 80066d0:	080084a0 	.word	0x080084a0
 80066d4:	0800847d 	.word	0x0800847d
 80066d8:	3ff80000 	.word	0x3ff80000
 80066dc:	080085b8 	.word	0x080085b8
 80066e0:	0800851f 	.word	0x0800851f
 80066e4:	2501      	movs	r5, #1
 80066e6:	2300      	movs	r3, #0
 80066e8:	9306      	str	r3, [sp, #24]
 80066ea:	9508      	str	r5, [sp, #32]
 80066ec:	f04f 33ff 	mov.w	r3, #4294967295
 80066f0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80066f4:	2200      	movs	r2, #0
 80066f6:	2312      	movs	r3, #18
 80066f8:	e7b0      	b.n	800665c <_dtoa_r+0x26c>
 80066fa:	2301      	movs	r3, #1
 80066fc:	9308      	str	r3, [sp, #32]
 80066fe:	e7f5      	b.n	80066ec <_dtoa_r+0x2fc>
 8006700:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006702:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006706:	e7b8      	b.n	800667a <_dtoa_r+0x28a>
 8006708:	3101      	adds	r1, #1
 800670a:	6041      	str	r1, [r0, #4]
 800670c:	0052      	lsls	r2, r2, #1
 800670e:	e7b8      	b.n	8006682 <_dtoa_r+0x292>
 8006710:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006712:	9a01      	ldr	r2, [sp, #4]
 8006714:	601a      	str	r2, [r3, #0]
 8006716:	9b03      	ldr	r3, [sp, #12]
 8006718:	2b0e      	cmp	r3, #14
 800671a:	f200 809d 	bhi.w	8006858 <_dtoa_r+0x468>
 800671e:	2d00      	cmp	r5, #0
 8006720:	f000 809a 	beq.w	8006858 <_dtoa_r+0x468>
 8006724:	9b00      	ldr	r3, [sp, #0]
 8006726:	2b00      	cmp	r3, #0
 8006728:	dd32      	ble.n	8006790 <_dtoa_r+0x3a0>
 800672a:	4ab7      	ldr	r2, [pc, #732]	; (8006a08 <_dtoa_r+0x618>)
 800672c:	f003 030f 	and.w	r3, r3, #15
 8006730:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006734:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006738:	9b00      	ldr	r3, [sp, #0]
 800673a:	05d8      	lsls	r0, r3, #23
 800673c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006740:	d516      	bpl.n	8006770 <_dtoa_r+0x380>
 8006742:	4bb2      	ldr	r3, [pc, #712]	; (8006a0c <_dtoa_r+0x61c>)
 8006744:	ec51 0b19 	vmov	r0, r1, d9
 8006748:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800674c:	f7fa f886 	bl	800085c <__aeabi_ddiv>
 8006750:	f007 070f 	and.w	r7, r7, #15
 8006754:	4682      	mov	sl, r0
 8006756:	468b      	mov	fp, r1
 8006758:	2503      	movs	r5, #3
 800675a:	4eac      	ldr	r6, [pc, #688]	; (8006a0c <_dtoa_r+0x61c>)
 800675c:	b957      	cbnz	r7, 8006774 <_dtoa_r+0x384>
 800675e:	4642      	mov	r2, r8
 8006760:	464b      	mov	r3, r9
 8006762:	4650      	mov	r0, sl
 8006764:	4659      	mov	r1, fp
 8006766:	f7fa f879 	bl	800085c <__aeabi_ddiv>
 800676a:	4682      	mov	sl, r0
 800676c:	468b      	mov	fp, r1
 800676e:	e028      	b.n	80067c2 <_dtoa_r+0x3d2>
 8006770:	2502      	movs	r5, #2
 8006772:	e7f2      	b.n	800675a <_dtoa_r+0x36a>
 8006774:	07f9      	lsls	r1, r7, #31
 8006776:	d508      	bpl.n	800678a <_dtoa_r+0x39a>
 8006778:	4640      	mov	r0, r8
 800677a:	4649      	mov	r1, r9
 800677c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006780:	f7f9 ff42 	bl	8000608 <__aeabi_dmul>
 8006784:	3501      	adds	r5, #1
 8006786:	4680      	mov	r8, r0
 8006788:	4689      	mov	r9, r1
 800678a:	107f      	asrs	r7, r7, #1
 800678c:	3608      	adds	r6, #8
 800678e:	e7e5      	b.n	800675c <_dtoa_r+0x36c>
 8006790:	f000 809b 	beq.w	80068ca <_dtoa_r+0x4da>
 8006794:	9b00      	ldr	r3, [sp, #0]
 8006796:	4f9d      	ldr	r7, [pc, #628]	; (8006a0c <_dtoa_r+0x61c>)
 8006798:	425e      	negs	r6, r3
 800679a:	4b9b      	ldr	r3, [pc, #620]	; (8006a08 <_dtoa_r+0x618>)
 800679c:	f006 020f 	and.w	r2, r6, #15
 80067a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067a8:	ec51 0b19 	vmov	r0, r1, d9
 80067ac:	f7f9 ff2c 	bl	8000608 <__aeabi_dmul>
 80067b0:	1136      	asrs	r6, r6, #4
 80067b2:	4682      	mov	sl, r0
 80067b4:	468b      	mov	fp, r1
 80067b6:	2300      	movs	r3, #0
 80067b8:	2502      	movs	r5, #2
 80067ba:	2e00      	cmp	r6, #0
 80067bc:	d17a      	bne.n	80068b4 <_dtoa_r+0x4c4>
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d1d3      	bne.n	800676a <_dtoa_r+0x37a>
 80067c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	f000 8082 	beq.w	80068ce <_dtoa_r+0x4de>
 80067ca:	4b91      	ldr	r3, [pc, #580]	; (8006a10 <_dtoa_r+0x620>)
 80067cc:	2200      	movs	r2, #0
 80067ce:	4650      	mov	r0, sl
 80067d0:	4659      	mov	r1, fp
 80067d2:	f7fa f98b 	bl	8000aec <__aeabi_dcmplt>
 80067d6:	2800      	cmp	r0, #0
 80067d8:	d079      	beq.n	80068ce <_dtoa_r+0x4de>
 80067da:	9b03      	ldr	r3, [sp, #12]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d076      	beq.n	80068ce <_dtoa_r+0x4de>
 80067e0:	9b02      	ldr	r3, [sp, #8]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	dd36      	ble.n	8006854 <_dtoa_r+0x464>
 80067e6:	9b00      	ldr	r3, [sp, #0]
 80067e8:	4650      	mov	r0, sl
 80067ea:	4659      	mov	r1, fp
 80067ec:	1e5f      	subs	r7, r3, #1
 80067ee:	2200      	movs	r2, #0
 80067f0:	4b88      	ldr	r3, [pc, #544]	; (8006a14 <_dtoa_r+0x624>)
 80067f2:	f7f9 ff09 	bl	8000608 <__aeabi_dmul>
 80067f6:	9e02      	ldr	r6, [sp, #8]
 80067f8:	4682      	mov	sl, r0
 80067fa:	468b      	mov	fp, r1
 80067fc:	3501      	adds	r5, #1
 80067fe:	4628      	mov	r0, r5
 8006800:	f7f9 fe98 	bl	8000534 <__aeabi_i2d>
 8006804:	4652      	mov	r2, sl
 8006806:	465b      	mov	r3, fp
 8006808:	f7f9 fefe 	bl	8000608 <__aeabi_dmul>
 800680c:	4b82      	ldr	r3, [pc, #520]	; (8006a18 <_dtoa_r+0x628>)
 800680e:	2200      	movs	r2, #0
 8006810:	f7f9 fd44 	bl	800029c <__adddf3>
 8006814:	46d0      	mov	r8, sl
 8006816:	46d9      	mov	r9, fp
 8006818:	4682      	mov	sl, r0
 800681a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800681e:	2e00      	cmp	r6, #0
 8006820:	d158      	bne.n	80068d4 <_dtoa_r+0x4e4>
 8006822:	4b7e      	ldr	r3, [pc, #504]	; (8006a1c <_dtoa_r+0x62c>)
 8006824:	2200      	movs	r2, #0
 8006826:	4640      	mov	r0, r8
 8006828:	4649      	mov	r1, r9
 800682a:	f7f9 fd35 	bl	8000298 <__aeabi_dsub>
 800682e:	4652      	mov	r2, sl
 8006830:	465b      	mov	r3, fp
 8006832:	4680      	mov	r8, r0
 8006834:	4689      	mov	r9, r1
 8006836:	f7fa f977 	bl	8000b28 <__aeabi_dcmpgt>
 800683a:	2800      	cmp	r0, #0
 800683c:	f040 8295 	bne.w	8006d6a <_dtoa_r+0x97a>
 8006840:	4652      	mov	r2, sl
 8006842:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006846:	4640      	mov	r0, r8
 8006848:	4649      	mov	r1, r9
 800684a:	f7fa f94f 	bl	8000aec <__aeabi_dcmplt>
 800684e:	2800      	cmp	r0, #0
 8006850:	f040 8289 	bne.w	8006d66 <_dtoa_r+0x976>
 8006854:	ec5b ab19 	vmov	sl, fp, d9
 8006858:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800685a:	2b00      	cmp	r3, #0
 800685c:	f2c0 8148 	blt.w	8006af0 <_dtoa_r+0x700>
 8006860:	9a00      	ldr	r2, [sp, #0]
 8006862:	2a0e      	cmp	r2, #14
 8006864:	f300 8144 	bgt.w	8006af0 <_dtoa_r+0x700>
 8006868:	4b67      	ldr	r3, [pc, #412]	; (8006a08 <_dtoa_r+0x618>)
 800686a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800686e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006872:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006874:	2b00      	cmp	r3, #0
 8006876:	f280 80d5 	bge.w	8006a24 <_dtoa_r+0x634>
 800687a:	9b03      	ldr	r3, [sp, #12]
 800687c:	2b00      	cmp	r3, #0
 800687e:	f300 80d1 	bgt.w	8006a24 <_dtoa_r+0x634>
 8006882:	f040 826f 	bne.w	8006d64 <_dtoa_r+0x974>
 8006886:	4b65      	ldr	r3, [pc, #404]	; (8006a1c <_dtoa_r+0x62c>)
 8006888:	2200      	movs	r2, #0
 800688a:	4640      	mov	r0, r8
 800688c:	4649      	mov	r1, r9
 800688e:	f7f9 febb 	bl	8000608 <__aeabi_dmul>
 8006892:	4652      	mov	r2, sl
 8006894:	465b      	mov	r3, fp
 8006896:	f7fa f93d 	bl	8000b14 <__aeabi_dcmpge>
 800689a:	9e03      	ldr	r6, [sp, #12]
 800689c:	4637      	mov	r7, r6
 800689e:	2800      	cmp	r0, #0
 80068a0:	f040 8245 	bne.w	8006d2e <_dtoa_r+0x93e>
 80068a4:	9d01      	ldr	r5, [sp, #4]
 80068a6:	2331      	movs	r3, #49	; 0x31
 80068a8:	f805 3b01 	strb.w	r3, [r5], #1
 80068ac:	9b00      	ldr	r3, [sp, #0]
 80068ae:	3301      	adds	r3, #1
 80068b0:	9300      	str	r3, [sp, #0]
 80068b2:	e240      	b.n	8006d36 <_dtoa_r+0x946>
 80068b4:	07f2      	lsls	r2, r6, #31
 80068b6:	d505      	bpl.n	80068c4 <_dtoa_r+0x4d4>
 80068b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068bc:	f7f9 fea4 	bl	8000608 <__aeabi_dmul>
 80068c0:	3501      	adds	r5, #1
 80068c2:	2301      	movs	r3, #1
 80068c4:	1076      	asrs	r6, r6, #1
 80068c6:	3708      	adds	r7, #8
 80068c8:	e777      	b.n	80067ba <_dtoa_r+0x3ca>
 80068ca:	2502      	movs	r5, #2
 80068cc:	e779      	b.n	80067c2 <_dtoa_r+0x3d2>
 80068ce:	9f00      	ldr	r7, [sp, #0]
 80068d0:	9e03      	ldr	r6, [sp, #12]
 80068d2:	e794      	b.n	80067fe <_dtoa_r+0x40e>
 80068d4:	9901      	ldr	r1, [sp, #4]
 80068d6:	4b4c      	ldr	r3, [pc, #304]	; (8006a08 <_dtoa_r+0x618>)
 80068d8:	4431      	add	r1, r6
 80068da:	910d      	str	r1, [sp, #52]	; 0x34
 80068dc:	9908      	ldr	r1, [sp, #32]
 80068de:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80068e2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80068e6:	2900      	cmp	r1, #0
 80068e8:	d043      	beq.n	8006972 <_dtoa_r+0x582>
 80068ea:	494d      	ldr	r1, [pc, #308]	; (8006a20 <_dtoa_r+0x630>)
 80068ec:	2000      	movs	r0, #0
 80068ee:	f7f9 ffb5 	bl	800085c <__aeabi_ddiv>
 80068f2:	4652      	mov	r2, sl
 80068f4:	465b      	mov	r3, fp
 80068f6:	f7f9 fccf 	bl	8000298 <__aeabi_dsub>
 80068fa:	9d01      	ldr	r5, [sp, #4]
 80068fc:	4682      	mov	sl, r0
 80068fe:	468b      	mov	fp, r1
 8006900:	4649      	mov	r1, r9
 8006902:	4640      	mov	r0, r8
 8006904:	f7fa f930 	bl	8000b68 <__aeabi_d2iz>
 8006908:	4606      	mov	r6, r0
 800690a:	f7f9 fe13 	bl	8000534 <__aeabi_i2d>
 800690e:	4602      	mov	r2, r0
 8006910:	460b      	mov	r3, r1
 8006912:	4640      	mov	r0, r8
 8006914:	4649      	mov	r1, r9
 8006916:	f7f9 fcbf 	bl	8000298 <__aeabi_dsub>
 800691a:	3630      	adds	r6, #48	; 0x30
 800691c:	f805 6b01 	strb.w	r6, [r5], #1
 8006920:	4652      	mov	r2, sl
 8006922:	465b      	mov	r3, fp
 8006924:	4680      	mov	r8, r0
 8006926:	4689      	mov	r9, r1
 8006928:	f7fa f8e0 	bl	8000aec <__aeabi_dcmplt>
 800692c:	2800      	cmp	r0, #0
 800692e:	d163      	bne.n	80069f8 <_dtoa_r+0x608>
 8006930:	4642      	mov	r2, r8
 8006932:	464b      	mov	r3, r9
 8006934:	4936      	ldr	r1, [pc, #216]	; (8006a10 <_dtoa_r+0x620>)
 8006936:	2000      	movs	r0, #0
 8006938:	f7f9 fcae 	bl	8000298 <__aeabi_dsub>
 800693c:	4652      	mov	r2, sl
 800693e:	465b      	mov	r3, fp
 8006940:	f7fa f8d4 	bl	8000aec <__aeabi_dcmplt>
 8006944:	2800      	cmp	r0, #0
 8006946:	f040 80b5 	bne.w	8006ab4 <_dtoa_r+0x6c4>
 800694a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800694c:	429d      	cmp	r5, r3
 800694e:	d081      	beq.n	8006854 <_dtoa_r+0x464>
 8006950:	4b30      	ldr	r3, [pc, #192]	; (8006a14 <_dtoa_r+0x624>)
 8006952:	2200      	movs	r2, #0
 8006954:	4650      	mov	r0, sl
 8006956:	4659      	mov	r1, fp
 8006958:	f7f9 fe56 	bl	8000608 <__aeabi_dmul>
 800695c:	4b2d      	ldr	r3, [pc, #180]	; (8006a14 <_dtoa_r+0x624>)
 800695e:	4682      	mov	sl, r0
 8006960:	468b      	mov	fp, r1
 8006962:	4640      	mov	r0, r8
 8006964:	4649      	mov	r1, r9
 8006966:	2200      	movs	r2, #0
 8006968:	f7f9 fe4e 	bl	8000608 <__aeabi_dmul>
 800696c:	4680      	mov	r8, r0
 800696e:	4689      	mov	r9, r1
 8006970:	e7c6      	b.n	8006900 <_dtoa_r+0x510>
 8006972:	4650      	mov	r0, sl
 8006974:	4659      	mov	r1, fp
 8006976:	f7f9 fe47 	bl	8000608 <__aeabi_dmul>
 800697a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800697c:	9d01      	ldr	r5, [sp, #4]
 800697e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006980:	4682      	mov	sl, r0
 8006982:	468b      	mov	fp, r1
 8006984:	4649      	mov	r1, r9
 8006986:	4640      	mov	r0, r8
 8006988:	f7fa f8ee 	bl	8000b68 <__aeabi_d2iz>
 800698c:	4606      	mov	r6, r0
 800698e:	f7f9 fdd1 	bl	8000534 <__aeabi_i2d>
 8006992:	3630      	adds	r6, #48	; 0x30
 8006994:	4602      	mov	r2, r0
 8006996:	460b      	mov	r3, r1
 8006998:	4640      	mov	r0, r8
 800699a:	4649      	mov	r1, r9
 800699c:	f7f9 fc7c 	bl	8000298 <__aeabi_dsub>
 80069a0:	f805 6b01 	strb.w	r6, [r5], #1
 80069a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069a6:	429d      	cmp	r5, r3
 80069a8:	4680      	mov	r8, r0
 80069aa:	4689      	mov	r9, r1
 80069ac:	f04f 0200 	mov.w	r2, #0
 80069b0:	d124      	bne.n	80069fc <_dtoa_r+0x60c>
 80069b2:	4b1b      	ldr	r3, [pc, #108]	; (8006a20 <_dtoa_r+0x630>)
 80069b4:	4650      	mov	r0, sl
 80069b6:	4659      	mov	r1, fp
 80069b8:	f7f9 fc70 	bl	800029c <__adddf3>
 80069bc:	4602      	mov	r2, r0
 80069be:	460b      	mov	r3, r1
 80069c0:	4640      	mov	r0, r8
 80069c2:	4649      	mov	r1, r9
 80069c4:	f7fa f8b0 	bl	8000b28 <__aeabi_dcmpgt>
 80069c8:	2800      	cmp	r0, #0
 80069ca:	d173      	bne.n	8006ab4 <_dtoa_r+0x6c4>
 80069cc:	4652      	mov	r2, sl
 80069ce:	465b      	mov	r3, fp
 80069d0:	4913      	ldr	r1, [pc, #76]	; (8006a20 <_dtoa_r+0x630>)
 80069d2:	2000      	movs	r0, #0
 80069d4:	f7f9 fc60 	bl	8000298 <__aeabi_dsub>
 80069d8:	4602      	mov	r2, r0
 80069da:	460b      	mov	r3, r1
 80069dc:	4640      	mov	r0, r8
 80069de:	4649      	mov	r1, r9
 80069e0:	f7fa f884 	bl	8000aec <__aeabi_dcmplt>
 80069e4:	2800      	cmp	r0, #0
 80069e6:	f43f af35 	beq.w	8006854 <_dtoa_r+0x464>
 80069ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80069ec:	1e6b      	subs	r3, r5, #1
 80069ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80069f0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80069f4:	2b30      	cmp	r3, #48	; 0x30
 80069f6:	d0f8      	beq.n	80069ea <_dtoa_r+0x5fa>
 80069f8:	9700      	str	r7, [sp, #0]
 80069fa:	e049      	b.n	8006a90 <_dtoa_r+0x6a0>
 80069fc:	4b05      	ldr	r3, [pc, #20]	; (8006a14 <_dtoa_r+0x624>)
 80069fe:	f7f9 fe03 	bl	8000608 <__aeabi_dmul>
 8006a02:	4680      	mov	r8, r0
 8006a04:	4689      	mov	r9, r1
 8006a06:	e7bd      	b.n	8006984 <_dtoa_r+0x594>
 8006a08:	080085b8 	.word	0x080085b8
 8006a0c:	08008590 	.word	0x08008590
 8006a10:	3ff00000 	.word	0x3ff00000
 8006a14:	40240000 	.word	0x40240000
 8006a18:	401c0000 	.word	0x401c0000
 8006a1c:	40140000 	.word	0x40140000
 8006a20:	3fe00000 	.word	0x3fe00000
 8006a24:	9d01      	ldr	r5, [sp, #4]
 8006a26:	4656      	mov	r6, sl
 8006a28:	465f      	mov	r7, fp
 8006a2a:	4642      	mov	r2, r8
 8006a2c:	464b      	mov	r3, r9
 8006a2e:	4630      	mov	r0, r6
 8006a30:	4639      	mov	r1, r7
 8006a32:	f7f9 ff13 	bl	800085c <__aeabi_ddiv>
 8006a36:	f7fa f897 	bl	8000b68 <__aeabi_d2iz>
 8006a3a:	4682      	mov	sl, r0
 8006a3c:	f7f9 fd7a 	bl	8000534 <__aeabi_i2d>
 8006a40:	4642      	mov	r2, r8
 8006a42:	464b      	mov	r3, r9
 8006a44:	f7f9 fde0 	bl	8000608 <__aeabi_dmul>
 8006a48:	4602      	mov	r2, r0
 8006a4a:	460b      	mov	r3, r1
 8006a4c:	4630      	mov	r0, r6
 8006a4e:	4639      	mov	r1, r7
 8006a50:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006a54:	f7f9 fc20 	bl	8000298 <__aeabi_dsub>
 8006a58:	f805 6b01 	strb.w	r6, [r5], #1
 8006a5c:	9e01      	ldr	r6, [sp, #4]
 8006a5e:	9f03      	ldr	r7, [sp, #12]
 8006a60:	1bae      	subs	r6, r5, r6
 8006a62:	42b7      	cmp	r7, r6
 8006a64:	4602      	mov	r2, r0
 8006a66:	460b      	mov	r3, r1
 8006a68:	d135      	bne.n	8006ad6 <_dtoa_r+0x6e6>
 8006a6a:	f7f9 fc17 	bl	800029c <__adddf3>
 8006a6e:	4642      	mov	r2, r8
 8006a70:	464b      	mov	r3, r9
 8006a72:	4606      	mov	r6, r0
 8006a74:	460f      	mov	r7, r1
 8006a76:	f7fa f857 	bl	8000b28 <__aeabi_dcmpgt>
 8006a7a:	b9d0      	cbnz	r0, 8006ab2 <_dtoa_r+0x6c2>
 8006a7c:	4642      	mov	r2, r8
 8006a7e:	464b      	mov	r3, r9
 8006a80:	4630      	mov	r0, r6
 8006a82:	4639      	mov	r1, r7
 8006a84:	f7fa f828 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a88:	b110      	cbz	r0, 8006a90 <_dtoa_r+0x6a0>
 8006a8a:	f01a 0f01 	tst.w	sl, #1
 8006a8e:	d110      	bne.n	8006ab2 <_dtoa_r+0x6c2>
 8006a90:	4620      	mov	r0, r4
 8006a92:	ee18 1a10 	vmov	r1, s16
 8006a96:	f000 faf3 	bl	8007080 <_Bfree>
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	9800      	ldr	r0, [sp, #0]
 8006a9e:	702b      	strb	r3, [r5, #0]
 8006aa0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006aa2:	3001      	adds	r0, #1
 8006aa4:	6018      	str	r0, [r3, #0]
 8006aa6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	f43f acf1 	beq.w	8006490 <_dtoa_r+0xa0>
 8006aae:	601d      	str	r5, [r3, #0]
 8006ab0:	e4ee      	b.n	8006490 <_dtoa_r+0xa0>
 8006ab2:	9f00      	ldr	r7, [sp, #0]
 8006ab4:	462b      	mov	r3, r5
 8006ab6:	461d      	mov	r5, r3
 8006ab8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006abc:	2a39      	cmp	r2, #57	; 0x39
 8006abe:	d106      	bne.n	8006ace <_dtoa_r+0x6de>
 8006ac0:	9a01      	ldr	r2, [sp, #4]
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d1f7      	bne.n	8006ab6 <_dtoa_r+0x6c6>
 8006ac6:	9901      	ldr	r1, [sp, #4]
 8006ac8:	2230      	movs	r2, #48	; 0x30
 8006aca:	3701      	adds	r7, #1
 8006acc:	700a      	strb	r2, [r1, #0]
 8006ace:	781a      	ldrb	r2, [r3, #0]
 8006ad0:	3201      	adds	r2, #1
 8006ad2:	701a      	strb	r2, [r3, #0]
 8006ad4:	e790      	b.n	80069f8 <_dtoa_r+0x608>
 8006ad6:	4ba6      	ldr	r3, [pc, #664]	; (8006d70 <_dtoa_r+0x980>)
 8006ad8:	2200      	movs	r2, #0
 8006ada:	f7f9 fd95 	bl	8000608 <__aeabi_dmul>
 8006ade:	2200      	movs	r2, #0
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	4606      	mov	r6, r0
 8006ae4:	460f      	mov	r7, r1
 8006ae6:	f7f9 fff7 	bl	8000ad8 <__aeabi_dcmpeq>
 8006aea:	2800      	cmp	r0, #0
 8006aec:	d09d      	beq.n	8006a2a <_dtoa_r+0x63a>
 8006aee:	e7cf      	b.n	8006a90 <_dtoa_r+0x6a0>
 8006af0:	9a08      	ldr	r2, [sp, #32]
 8006af2:	2a00      	cmp	r2, #0
 8006af4:	f000 80d7 	beq.w	8006ca6 <_dtoa_r+0x8b6>
 8006af8:	9a06      	ldr	r2, [sp, #24]
 8006afa:	2a01      	cmp	r2, #1
 8006afc:	f300 80ba 	bgt.w	8006c74 <_dtoa_r+0x884>
 8006b00:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b02:	2a00      	cmp	r2, #0
 8006b04:	f000 80b2 	beq.w	8006c6c <_dtoa_r+0x87c>
 8006b08:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006b0c:	9e07      	ldr	r6, [sp, #28]
 8006b0e:	9d04      	ldr	r5, [sp, #16]
 8006b10:	9a04      	ldr	r2, [sp, #16]
 8006b12:	441a      	add	r2, r3
 8006b14:	9204      	str	r2, [sp, #16]
 8006b16:	9a05      	ldr	r2, [sp, #20]
 8006b18:	2101      	movs	r1, #1
 8006b1a:	441a      	add	r2, r3
 8006b1c:	4620      	mov	r0, r4
 8006b1e:	9205      	str	r2, [sp, #20]
 8006b20:	f000 fb66 	bl	80071f0 <__i2b>
 8006b24:	4607      	mov	r7, r0
 8006b26:	2d00      	cmp	r5, #0
 8006b28:	dd0c      	ble.n	8006b44 <_dtoa_r+0x754>
 8006b2a:	9b05      	ldr	r3, [sp, #20]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	dd09      	ble.n	8006b44 <_dtoa_r+0x754>
 8006b30:	42ab      	cmp	r3, r5
 8006b32:	9a04      	ldr	r2, [sp, #16]
 8006b34:	bfa8      	it	ge
 8006b36:	462b      	movge	r3, r5
 8006b38:	1ad2      	subs	r2, r2, r3
 8006b3a:	9204      	str	r2, [sp, #16]
 8006b3c:	9a05      	ldr	r2, [sp, #20]
 8006b3e:	1aed      	subs	r5, r5, r3
 8006b40:	1ad3      	subs	r3, r2, r3
 8006b42:	9305      	str	r3, [sp, #20]
 8006b44:	9b07      	ldr	r3, [sp, #28]
 8006b46:	b31b      	cbz	r3, 8006b90 <_dtoa_r+0x7a0>
 8006b48:	9b08      	ldr	r3, [sp, #32]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	f000 80af 	beq.w	8006cae <_dtoa_r+0x8be>
 8006b50:	2e00      	cmp	r6, #0
 8006b52:	dd13      	ble.n	8006b7c <_dtoa_r+0x78c>
 8006b54:	4639      	mov	r1, r7
 8006b56:	4632      	mov	r2, r6
 8006b58:	4620      	mov	r0, r4
 8006b5a:	f000 fc09 	bl	8007370 <__pow5mult>
 8006b5e:	ee18 2a10 	vmov	r2, s16
 8006b62:	4601      	mov	r1, r0
 8006b64:	4607      	mov	r7, r0
 8006b66:	4620      	mov	r0, r4
 8006b68:	f000 fb58 	bl	800721c <__multiply>
 8006b6c:	ee18 1a10 	vmov	r1, s16
 8006b70:	4680      	mov	r8, r0
 8006b72:	4620      	mov	r0, r4
 8006b74:	f000 fa84 	bl	8007080 <_Bfree>
 8006b78:	ee08 8a10 	vmov	s16, r8
 8006b7c:	9b07      	ldr	r3, [sp, #28]
 8006b7e:	1b9a      	subs	r2, r3, r6
 8006b80:	d006      	beq.n	8006b90 <_dtoa_r+0x7a0>
 8006b82:	ee18 1a10 	vmov	r1, s16
 8006b86:	4620      	mov	r0, r4
 8006b88:	f000 fbf2 	bl	8007370 <__pow5mult>
 8006b8c:	ee08 0a10 	vmov	s16, r0
 8006b90:	2101      	movs	r1, #1
 8006b92:	4620      	mov	r0, r4
 8006b94:	f000 fb2c 	bl	80071f0 <__i2b>
 8006b98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	4606      	mov	r6, r0
 8006b9e:	f340 8088 	ble.w	8006cb2 <_dtoa_r+0x8c2>
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	4601      	mov	r1, r0
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	f000 fbe2 	bl	8007370 <__pow5mult>
 8006bac:	9b06      	ldr	r3, [sp, #24]
 8006bae:	2b01      	cmp	r3, #1
 8006bb0:	4606      	mov	r6, r0
 8006bb2:	f340 8081 	ble.w	8006cb8 <_dtoa_r+0x8c8>
 8006bb6:	f04f 0800 	mov.w	r8, #0
 8006bba:	6933      	ldr	r3, [r6, #16]
 8006bbc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006bc0:	6918      	ldr	r0, [r3, #16]
 8006bc2:	f000 fac5 	bl	8007150 <__hi0bits>
 8006bc6:	f1c0 0020 	rsb	r0, r0, #32
 8006bca:	9b05      	ldr	r3, [sp, #20]
 8006bcc:	4418      	add	r0, r3
 8006bce:	f010 001f 	ands.w	r0, r0, #31
 8006bd2:	f000 8092 	beq.w	8006cfa <_dtoa_r+0x90a>
 8006bd6:	f1c0 0320 	rsb	r3, r0, #32
 8006bda:	2b04      	cmp	r3, #4
 8006bdc:	f340 808a 	ble.w	8006cf4 <_dtoa_r+0x904>
 8006be0:	f1c0 001c 	rsb	r0, r0, #28
 8006be4:	9b04      	ldr	r3, [sp, #16]
 8006be6:	4403      	add	r3, r0
 8006be8:	9304      	str	r3, [sp, #16]
 8006bea:	9b05      	ldr	r3, [sp, #20]
 8006bec:	4403      	add	r3, r0
 8006bee:	4405      	add	r5, r0
 8006bf0:	9305      	str	r3, [sp, #20]
 8006bf2:	9b04      	ldr	r3, [sp, #16]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	dd07      	ble.n	8006c08 <_dtoa_r+0x818>
 8006bf8:	ee18 1a10 	vmov	r1, s16
 8006bfc:	461a      	mov	r2, r3
 8006bfe:	4620      	mov	r0, r4
 8006c00:	f000 fc10 	bl	8007424 <__lshift>
 8006c04:	ee08 0a10 	vmov	s16, r0
 8006c08:	9b05      	ldr	r3, [sp, #20]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	dd05      	ble.n	8006c1a <_dtoa_r+0x82a>
 8006c0e:	4631      	mov	r1, r6
 8006c10:	461a      	mov	r2, r3
 8006c12:	4620      	mov	r0, r4
 8006c14:	f000 fc06 	bl	8007424 <__lshift>
 8006c18:	4606      	mov	r6, r0
 8006c1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d06e      	beq.n	8006cfe <_dtoa_r+0x90e>
 8006c20:	ee18 0a10 	vmov	r0, s16
 8006c24:	4631      	mov	r1, r6
 8006c26:	f000 fc6d 	bl	8007504 <__mcmp>
 8006c2a:	2800      	cmp	r0, #0
 8006c2c:	da67      	bge.n	8006cfe <_dtoa_r+0x90e>
 8006c2e:	9b00      	ldr	r3, [sp, #0]
 8006c30:	3b01      	subs	r3, #1
 8006c32:	ee18 1a10 	vmov	r1, s16
 8006c36:	9300      	str	r3, [sp, #0]
 8006c38:	220a      	movs	r2, #10
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	4620      	mov	r0, r4
 8006c3e:	f000 fa41 	bl	80070c4 <__multadd>
 8006c42:	9b08      	ldr	r3, [sp, #32]
 8006c44:	ee08 0a10 	vmov	s16, r0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	f000 81b1 	beq.w	8006fb0 <_dtoa_r+0xbc0>
 8006c4e:	2300      	movs	r3, #0
 8006c50:	4639      	mov	r1, r7
 8006c52:	220a      	movs	r2, #10
 8006c54:	4620      	mov	r0, r4
 8006c56:	f000 fa35 	bl	80070c4 <__multadd>
 8006c5a:	9b02      	ldr	r3, [sp, #8]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	4607      	mov	r7, r0
 8006c60:	f300 808e 	bgt.w	8006d80 <_dtoa_r+0x990>
 8006c64:	9b06      	ldr	r3, [sp, #24]
 8006c66:	2b02      	cmp	r3, #2
 8006c68:	dc51      	bgt.n	8006d0e <_dtoa_r+0x91e>
 8006c6a:	e089      	b.n	8006d80 <_dtoa_r+0x990>
 8006c6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006c6e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006c72:	e74b      	b.n	8006b0c <_dtoa_r+0x71c>
 8006c74:	9b03      	ldr	r3, [sp, #12]
 8006c76:	1e5e      	subs	r6, r3, #1
 8006c78:	9b07      	ldr	r3, [sp, #28]
 8006c7a:	42b3      	cmp	r3, r6
 8006c7c:	bfbf      	itttt	lt
 8006c7e:	9b07      	ldrlt	r3, [sp, #28]
 8006c80:	9607      	strlt	r6, [sp, #28]
 8006c82:	1af2      	sublt	r2, r6, r3
 8006c84:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006c86:	bfb6      	itet	lt
 8006c88:	189b      	addlt	r3, r3, r2
 8006c8a:	1b9e      	subge	r6, r3, r6
 8006c8c:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006c8e:	9b03      	ldr	r3, [sp, #12]
 8006c90:	bfb8      	it	lt
 8006c92:	2600      	movlt	r6, #0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	bfb7      	itett	lt
 8006c98:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006c9c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006ca0:	1a9d      	sublt	r5, r3, r2
 8006ca2:	2300      	movlt	r3, #0
 8006ca4:	e734      	b.n	8006b10 <_dtoa_r+0x720>
 8006ca6:	9e07      	ldr	r6, [sp, #28]
 8006ca8:	9d04      	ldr	r5, [sp, #16]
 8006caa:	9f08      	ldr	r7, [sp, #32]
 8006cac:	e73b      	b.n	8006b26 <_dtoa_r+0x736>
 8006cae:	9a07      	ldr	r2, [sp, #28]
 8006cb0:	e767      	b.n	8006b82 <_dtoa_r+0x792>
 8006cb2:	9b06      	ldr	r3, [sp, #24]
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	dc18      	bgt.n	8006cea <_dtoa_r+0x8fa>
 8006cb8:	f1ba 0f00 	cmp.w	sl, #0
 8006cbc:	d115      	bne.n	8006cea <_dtoa_r+0x8fa>
 8006cbe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006cc2:	b993      	cbnz	r3, 8006cea <_dtoa_r+0x8fa>
 8006cc4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006cc8:	0d1b      	lsrs	r3, r3, #20
 8006cca:	051b      	lsls	r3, r3, #20
 8006ccc:	b183      	cbz	r3, 8006cf0 <_dtoa_r+0x900>
 8006cce:	9b04      	ldr	r3, [sp, #16]
 8006cd0:	3301      	adds	r3, #1
 8006cd2:	9304      	str	r3, [sp, #16]
 8006cd4:	9b05      	ldr	r3, [sp, #20]
 8006cd6:	3301      	adds	r3, #1
 8006cd8:	9305      	str	r3, [sp, #20]
 8006cda:	f04f 0801 	mov.w	r8, #1
 8006cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	f47f af6a 	bne.w	8006bba <_dtoa_r+0x7ca>
 8006ce6:	2001      	movs	r0, #1
 8006ce8:	e76f      	b.n	8006bca <_dtoa_r+0x7da>
 8006cea:	f04f 0800 	mov.w	r8, #0
 8006cee:	e7f6      	b.n	8006cde <_dtoa_r+0x8ee>
 8006cf0:	4698      	mov	r8, r3
 8006cf2:	e7f4      	b.n	8006cde <_dtoa_r+0x8ee>
 8006cf4:	f43f af7d 	beq.w	8006bf2 <_dtoa_r+0x802>
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	301c      	adds	r0, #28
 8006cfc:	e772      	b.n	8006be4 <_dtoa_r+0x7f4>
 8006cfe:	9b03      	ldr	r3, [sp, #12]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	dc37      	bgt.n	8006d74 <_dtoa_r+0x984>
 8006d04:	9b06      	ldr	r3, [sp, #24]
 8006d06:	2b02      	cmp	r3, #2
 8006d08:	dd34      	ble.n	8006d74 <_dtoa_r+0x984>
 8006d0a:	9b03      	ldr	r3, [sp, #12]
 8006d0c:	9302      	str	r3, [sp, #8]
 8006d0e:	9b02      	ldr	r3, [sp, #8]
 8006d10:	b96b      	cbnz	r3, 8006d2e <_dtoa_r+0x93e>
 8006d12:	4631      	mov	r1, r6
 8006d14:	2205      	movs	r2, #5
 8006d16:	4620      	mov	r0, r4
 8006d18:	f000 f9d4 	bl	80070c4 <__multadd>
 8006d1c:	4601      	mov	r1, r0
 8006d1e:	4606      	mov	r6, r0
 8006d20:	ee18 0a10 	vmov	r0, s16
 8006d24:	f000 fbee 	bl	8007504 <__mcmp>
 8006d28:	2800      	cmp	r0, #0
 8006d2a:	f73f adbb 	bgt.w	80068a4 <_dtoa_r+0x4b4>
 8006d2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d30:	9d01      	ldr	r5, [sp, #4]
 8006d32:	43db      	mvns	r3, r3
 8006d34:	9300      	str	r3, [sp, #0]
 8006d36:	f04f 0800 	mov.w	r8, #0
 8006d3a:	4631      	mov	r1, r6
 8006d3c:	4620      	mov	r0, r4
 8006d3e:	f000 f99f 	bl	8007080 <_Bfree>
 8006d42:	2f00      	cmp	r7, #0
 8006d44:	f43f aea4 	beq.w	8006a90 <_dtoa_r+0x6a0>
 8006d48:	f1b8 0f00 	cmp.w	r8, #0
 8006d4c:	d005      	beq.n	8006d5a <_dtoa_r+0x96a>
 8006d4e:	45b8      	cmp	r8, r7
 8006d50:	d003      	beq.n	8006d5a <_dtoa_r+0x96a>
 8006d52:	4641      	mov	r1, r8
 8006d54:	4620      	mov	r0, r4
 8006d56:	f000 f993 	bl	8007080 <_Bfree>
 8006d5a:	4639      	mov	r1, r7
 8006d5c:	4620      	mov	r0, r4
 8006d5e:	f000 f98f 	bl	8007080 <_Bfree>
 8006d62:	e695      	b.n	8006a90 <_dtoa_r+0x6a0>
 8006d64:	2600      	movs	r6, #0
 8006d66:	4637      	mov	r7, r6
 8006d68:	e7e1      	b.n	8006d2e <_dtoa_r+0x93e>
 8006d6a:	9700      	str	r7, [sp, #0]
 8006d6c:	4637      	mov	r7, r6
 8006d6e:	e599      	b.n	80068a4 <_dtoa_r+0x4b4>
 8006d70:	40240000 	.word	0x40240000
 8006d74:	9b08      	ldr	r3, [sp, #32]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	f000 80ca 	beq.w	8006f10 <_dtoa_r+0xb20>
 8006d7c:	9b03      	ldr	r3, [sp, #12]
 8006d7e:	9302      	str	r3, [sp, #8]
 8006d80:	2d00      	cmp	r5, #0
 8006d82:	dd05      	ble.n	8006d90 <_dtoa_r+0x9a0>
 8006d84:	4639      	mov	r1, r7
 8006d86:	462a      	mov	r2, r5
 8006d88:	4620      	mov	r0, r4
 8006d8a:	f000 fb4b 	bl	8007424 <__lshift>
 8006d8e:	4607      	mov	r7, r0
 8006d90:	f1b8 0f00 	cmp.w	r8, #0
 8006d94:	d05b      	beq.n	8006e4e <_dtoa_r+0xa5e>
 8006d96:	6879      	ldr	r1, [r7, #4]
 8006d98:	4620      	mov	r0, r4
 8006d9a:	f000 f931 	bl	8007000 <_Balloc>
 8006d9e:	4605      	mov	r5, r0
 8006da0:	b928      	cbnz	r0, 8006dae <_dtoa_r+0x9be>
 8006da2:	4b87      	ldr	r3, [pc, #540]	; (8006fc0 <_dtoa_r+0xbd0>)
 8006da4:	4602      	mov	r2, r0
 8006da6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006daa:	f7ff bb3b 	b.w	8006424 <_dtoa_r+0x34>
 8006dae:	693a      	ldr	r2, [r7, #16]
 8006db0:	3202      	adds	r2, #2
 8006db2:	0092      	lsls	r2, r2, #2
 8006db4:	f107 010c 	add.w	r1, r7, #12
 8006db8:	300c      	adds	r0, #12
 8006dba:	f000 f913 	bl	8006fe4 <memcpy>
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	4629      	mov	r1, r5
 8006dc2:	4620      	mov	r0, r4
 8006dc4:	f000 fb2e 	bl	8007424 <__lshift>
 8006dc8:	9b01      	ldr	r3, [sp, #4]
 8006dca:	f103 0901 	add.w	r9, r3, #1
 8006dce:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006dd2:	4413      	add	r3, r2
 8006dd4:	9305      	str	r3, [sp, #20]
 8006dd6:	f00a 0301 	and.w	r3, sl, #1
 8006dda:	46b8      	mov	r8, r7
 8006ddc:	9304      	str	r3, [sp, #16]
 8006dde:	4607      	mov	r7, r0
 8006de0:	4631      	mov	r1, r6
 8006de2:	ee18 0a10 	vmov	r0, s16
 8006de6:	f7ff fa77 	bl	80062d8 <quorem>
 8006dea:	4641      	mov	r1, r8
 8006dec:	9002      	str	r0, [sp, #8]
 8006dee:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006df2:	ee18 0a10 	vmov	r0, s16
 8006df6:	f000 fb85 	bl	8007504 <__mcmp>
 8006dfa:	463a      	mov	r2, r7
 8006dfc:	9003      	str	r0, [sp, #12]
 8006dfe:	4631      	mov	r1, r6
 8006e00:	4620      	mov	r0, r4
 8006e02:	f000 fb9b 	bl	800753c <__mdiff>
 8006e06:	68c2      	ldr	r2, [r0, #12]
 8006e08:	f109 3bff 	add.w	fp, r9, #4294967295
 8006e0c:	4605      	mov	r5, r0
 8006e0e:	bb02      	cbnz	r2, 8006e52 <_dtoa_r+0xa62>
 8006e10:	4601      	mov	r1, r0
 8006e12:	ee18 0a10 	vmov	r0, s16
 8006e16:	f000 fb75 	bl	8007504 <__mcmp>
 8006e1a:	4602      	mov	r2, r0
 8006e1c:	4629      	mov	r1, r5
 8006e1e:	4620      	mov	r0, r4
 8006e20:	9207      	str	r2, [sp, #28]
 8006e22:	f000 f92d 	bl	8007080 <_Bfree>
 8006e26:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006e2a:	ea43 0102 	orr.w	r1, r3, r2
 8006e2e:	9b04      	ldr	r3, [sp, #16]
 8006e30:	430b      	orrs	r3, r1
 8006e32:	464d      	mov	r5, r9
 8006e34:	d10f      	bne.n	8006e56 <_dtoa_r+0xa66>
 8006e36:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006e3a:	d02a      	beq.n	8006e92 <_dtoa_r+0xaa2>
 8006e3c:	9b03      	ldr	r3, [sp, #12]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	dd02      	ble.n	8006e48 <_dtoa_r+0xa58>
 8006e42:	9b02      	ldr	r3, [sp, #8]
 8006e44:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006e48:	f88b a000 	strb.w	sl, [fp]
 8006e4c:	e775      	b.n	8006d3a <_dtoa_r+0x94a>
 8006e4e:	4638      	mov	r0, r7
 8006e50:	e7ba      	b.n	8006dc8 <_dtoa_r+0x9d8>
 8006e52:	2201      	movs	r2, #1
 8006e54:	e7e2      	b.n	8006e1c <_dtoa_r+0xa2c>
 8006e56:	9b03      	ldr	r3, [sp, #12]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	db04      	blt.n	8006e66 <_dtoa_r+0xa76>
 8006e5c:	9906      	ldr	r1, [sp, #24]
 8006e5e:	430b      	orrs	r3, r1
 8006e60:	9904      	ldr	r1, [sp, #16]
 8006e62:	430b      	orrs	r3, r1
 8006e64:	d122      	bne.n	8006eac <_dtoa_r+0xabc>
 8006e66:	2a00      	cmp	r2, #0
 8006e68:	ddee      	ble.n	8006e48 <_dtoa_r+0xa58>
 8006e6a:	ee18 1a10 	vmov	r1, s16
 8006e6e:	2201      	movs	r2, #1
 8006e70:	4620      	mov	r0, r4
 8006e72:	f000 fad7 	bl	8007424 <__lshift>
 8006e76:	4631      	mov	r1, r6
 8006e78:	ee08 0a10 	vmov	s16, r0
 8006e7c:	f000 fb42 	bl	8007504 <__mcmp>
 8006e80:	2800      	cmp	r0, #0
 8006e82:	dc03      	bgt.n	8006e8c <_dtoa_r+0xa9c>
 8006e84:	d1e0      	bne.n	8006e48 <_dtoa_r+0xa58>
 8006e86:	f01a 0f01 	tst.w	sl, #1
 8006e8a:	d0dd      	beq.n	8006e48 <_dtoa_r+0xa58>
 8006e8c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006e90:	d1d7      	bne.n	8006e42 <_dtoa_r+0xa52>
 8006e92:	2339      	movs	r3, #57	; 0x39
 8006e94:	f88b 3000 	strb.w	r3, [fp]
 8006e98:	462b      	mov	r3, r5
 8006e9a:	461d      	mov	r5, r3
 8006e9c:	3b01      	subs	r3, #1
 8006e9e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006ea2:	2a39      	cmp	r2, #57	; 0x39
 8006ea4:	d071      	beq.n	8006f8a <_dtoa_r+0xb9a>
 8006ea6:	3201      	adds	r2, #1
 8006ea8:	701a      	strb	r2, [r3, #0]
 8006eaa:	e746      	b.n	8006d3a <_dtoa_r+0x94a>
 8006eac:	2a00      	cmp	r2, #0
 8006eae:	dd07      	ble.n	8006ec0 <_dtoa_r+0xad0>
 8006eb0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006eb4:	d0ed      	beq.n	8006e92 <_dtoa_r+0xaa2>
 8006eb6:	f10a 0301 	add.w	r3, sl, #1
 8006eba:	f88b 3000 	strb.w	r3, [fp]
 8006ebe:	e73c      	b.n	8006d3a <_dtoa_r+0x94a>
 8006ec0:	9b05      	ldr	r3, [sp, #20]
 8006ec2:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006ec6:	4599      	cmp	r9, r3
 8006ec8:	d047      	beq.n	8006f5a <_dtoa_r+0xb6a>
 8006eca:	ee18 1a10 	vmov	r1, s16
 8006ece:	2300      	movs	r3, #0
 8006ed0:	220a      	movs	r2, #10
 8006ed2:	4620      	mov	r0, r4
 8006ed4:	f000 f8f6 	bl	80070c4 <__multadd>
 8006ed8:	45b8      	cmp	r8, r7
 8006eda:	ee08 0a10 	vmov	s16, r0
 8006ede:	f04f 0300 	mov.w	r3, #0
 8006ee2:	f04f 020a 	mov.w	r2, #10
 8006ee6:	4641      	mov	r1, r8
 8006ee8:	4620      	mov	r0, r4
 8006eea:	d106      	bne.n	8006efa <_dtoa_r+0xb0a>
 8006eec:	f000 f8ea 	bl	80070c4 <__multadd>
 8006ef0:	4680      	mov	r8, r0
 8006ef2:	4607      	mov	r7, r0
 8006ef4:	f109 0901 	add.w	r9, r9, #1
 8006ef8:	e772      	b.n	8006de0 <_dtoa_r+0x9f0>
 8006efa:	f000 f8e3 	bl	80070c4 <__multadd>
 8006efe:	4639      	mov	r1, r7
 8006f00:	4680      	mov	r8, r0
 8006f02:	2300      	movs	r3, #0
 8006f04:	220a      	movs	r2, #10
 8006f06:	4620      	mov	r0, r4
 8006f08:	f000 f8dc 	bl	80070c4 <__multadd>
 8006f0c:	4607      	mov	r7, r0
 8006f0e:	e7f1      	b.n	8006ef4 <_dtoa_r+0xb04>
 8006f10:	9b03      	ldr	r3, [sp, #12]
 8006f12:	9302      	str	r3, [sp, #8]
 8006f14:	9d01      	ldr	r5, [sp, #4]
 8006f16:	ee18 0a10 	vmov	r0, s16
 8006f1a:	4631      	mov	r1, r6
 8006f1c:	f7ff f9dc 	bl	80062d8 <quorem>
 8006f20:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006f24:	9b01      	ldr	r3, [sp, #4]
 8006f26:	f805 ab01 	strb.w	sl, [r5], #1
 8006f2a:	1aea      	subs	r2, r5, r3
 8006f2c:	9b02      	ldr	r3, [sp, #8]
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	dd09      	ble.n	8006f46 <_dtoa_r+0xb56>
 8006f32:	ee18 1a10 	vmov	r1, s16
 8006f36:	2300      	movs	r3, #0
 8006f38:	220a      	movs	r2, #10
 8006f3a:	4620      	mov	r0, r4
 8006f3c:	f000 f8c2 	bl	80070c4 <__multadd>
 8006f40:	ee08 0a10 	vmov	s16, r0
 8006f44:	e7e7      	b.n	8006f16 <_dtoa_r+0xb26>
 8006f46:	9b02      	ldr	r3, [sp, #8]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	bfc8      	it	gt
 8006f4c:	461d      	movgt	r5, r3
 8006f4e:	9b01      	ldr	r3, [sp, #4]
 8006f50:	bfd8      	it	le
 8006f52:	2501      	movle	r5, #1
 8006f54:	441d      	add	r5, r3
 8006f56:	f04f 0800 	mov.w	r8, #0
 8006f5a:	ee18 1a10 	vmov	r1, s16
 8006f5e:	2201      	movs	r2, #1
 8006f60:	4620      	mov	r0, r4
 8006f62:	f000 fa5f 	bl	8007424 <__lshift>
 8006f66:	4631      	mov	r1, r6
 8006f68:	ee08 0a10 	vmov	s16, r0
 8006f6c:	f000 faca 	bl	8007504 <__mcmp>
 8006f70:	2800      	cmp	r0, #0
 8006f72:	dc91      	bgt.n	8006e98 <_dtoa_r+0xaa8>
 8006f74:	d102      	bne.n	8006f7c <_dtoa_r+0xb8c>
 8006f76:	f01a 0f01 	tst.w	sl, #1
 8006f7a:	d18d      	bne.n	8006e98 <_dtoa_r+0xaa8>
 8006f7c:	462b      	mov	r3, r5
 8006f7e:	461d      	mov	r5, r3
 8006f80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f84:	2a30      	cmp	r2, #48	; 0x30
 8006f86:	d0fa      	beq.n	8006f7e <_dtoa_r+0xb8e>
 8006f88:	e6d7      	b.n	8006d3a <_dtoa_r+0x94a>
 8006f8a:	9a01      	ldr	r2, [sp, #4]
 8006f8c:	429a      	cmp	r2, r3
 8006f8e:	d184      	bne.n	8006e9a <_dtoa_r+0xaaa>
 8006f90:	9b00      	ldr	r3, [sp, #0]
 8006f92:	3301      	adds	r3, #1
 8006f94:	9300      	str	r3, [sp, #0]
 8006f96:	2331      	movs	r3, #49	; 0x31
 8006f98:	7013      	strb	r3, [r2, #0]
 8006f9a:	e6ce      	b.n	8006d3a <_dtoa_r+0x94a>
 8006f9c:	4b09      	ldr	r3, [pc, #36]	; (8006fc4 <_dtoa_r+0xbd4>)
 8006f9e:	f7ff ba95 	b.w	80064cc <_dtoa_r+0xdc>
 8006fa2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	f47f aa6e 	bne.w	8006486 <_dtoa_r+0x96>
 8006faa:	4b07      	ldr	r3, [pc, #28]	; (8006fc8 <_dtoa_r+0xbd8>)
 8006fac:	f7ff ba8e 	b.w	80064cc <_dtoa_r+0xdc>
 8006fb0:	9b02      	ldr	r3, [sp, #8]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	dcae      	bgt.n	8006f14 <_dtoa_r+0xb24>
 8006fb6:	9b06      	ldr	r3, [sp, #24]
 8006fb8:	2b02      	cmp	r3, #2
 8006fba:	f73f aea8 	bgt.w	8006d0e <_dtoa_r+0x91e>
 8006fbe:	e7a9      	b.n	8006f14 <_dtoa_r+0xb24>
 8006fc0:	0800851f 	.word	0x0800851f
 8006fc4:	0800847c 	.word	0x0800847c
 8006fc8:	080084a0 	.word	0x080084a0

08006fcc <_localeconv_r>:
 8006fcc:	4800      	ldr	r0, [pc, #0]	; (8006fd0 <_localeconv_r+0x4>)
 8006fce:	4770      	bx	lr
 8006fd0:	20000160 	.word	0x20000160

08006fd4 <malloc>:
 8006fd4:	4b02      	ldr	r3, [pc, #8]	; (8006fe0 <malloc+0xc>)
 8006fd6:	4601      	mov	r1, r0
 8006fd8:	6818      	ldr	r0, [r3, #0]
 8006fda:	f000 bc17 	b.w	800780c <_malloc_r>
 8006fde:	bf00      	nop
 8006fe0:	2000000c 	.word	0x2000000c

08006fe4 <memcpy>:
 8006fe4:	440a      	add	r2, r1
 8006fe6:	4291      	cmp	r1, r2
 8006fe8:	f100 33ff 	add.w	r3, r0, #4294967295
 8006fec:	d100      	bne.n	8006ff0 <memcpy+0xc>
 8006fee:	4770      	bx	lr
 8006ff0:	b510      	push	{r4, lr}
 8006ff2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ff6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ffa:	4291      	cmp	r1, r2
 8006ffc:	d1f9      	bne.n	8006ff2 <memcpy+0xe>
 8006ffe:	bd10      	pop	{r4, pc}

08007000 <_Balloc>:
 8007000:	b570      	push	{r4, r5, r6, lr}
 8007002:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007004:	4604      	mov	r4, r0
 8007006:	460d      	mov	r5, r1
 8007008:	b976      	cbnz	r6, 8007028 <_Balloc+0x28>
 800700a:	2010      	movs	r0, #16
 800700c:	f7ff ffe2 	bl	8006fd4 <malloc>
 8007010:	4602      	mov	r2, r0
 8007012:	6260      	str	r0, [r4, #36]	; 0x24
 8007014:	b920      	cbnz	r0, 8007020 <_Balloc+0x20>
 8007016:	4b18      	ldr	r3, [pc, #96]	; (8007078 <_Balloc+0x78>)
 8007018:	4818      	ldr	r0, [pc, #96]	; (800707c <_Balloc+0x7c>)
 800701a:	2166      	movs	r1, #102	; 0x66
 800701c:	f000 fc7a 	bl	8007914 <__assert_func>
 8007020:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007024:	6006      	str	r6, [r0, #0]
 8007026:	60c6      	str	r6, [r0, #12]
 8007028:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800702a:	68f3      	ldr	r3, [r6, #12]
 800702c:	b183      	cbz	r3, 8007050 <_Balloc+0x50>
 800702e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007030:	68db      	ldr	r3, [r3, #12]
 8007032:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007036:	b9b8      	cbnz	r0, 8007068 <_Balloc+0x68>
 8007038:	2101      	movs	r1, #1
 800703a:	fa01 f605 	lsl.w	r6, r1, r5
 800703e:	1d72      	adds	r2, r6, #5
 8007040:	0092      	lsls	r2, r2, #2
 8007042:	4620      	mov	r0, r4
 8007044:	f000 fb60 	bl	8007708 <_calloc_r>
 8007048:	b160      	cbz	r0, 8007064 <_Balloc+0x64>
 800704a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800704e:	e00e      	b.n	800706e <_Balloc+0x6e>
 8007050:	2221      	movs	r2, #33	; 0x21
 8007052:	2104      	movs	r1, #4
 8007054:	4620      	mov	r0, r4
 8007056:	f000 fb57 	bl	8007708 <_calloc_r>
 800705a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800705c:	60f0      	str	r0, [r6, #12]
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d1e4      	bne.n	800702e <_Balloc+0x2e>
 8007064:	2000      	movs	r0, #0
 8007066:	bd70      	pop	{r4, r5, r6, pc}
 8007068:	6802      	ldr	r2, [r0, #0]
 800706a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800706e:	2300      	movs	r3, #0
 8007070:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007074:	e7f7      	b.n	8007066 <_Balloc+0x66>
 8007076:	bf00      	nop
 8007078:	080084ad 	.word	0x080084ad
 800707c:	08008530 	.word	0x08008530

08007080 <_Bfree>:
 8007080:	b570      	push	{r4, r5, r6, lr}
 8007082:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007084:	4605      	mov	r5, r0
 8007086:	460c      	mov	r4, r1
 8007088:	b976      	cbnz	r6, 80070a8 <_Bfree+0x28>
 800708a:	2010      	movs	r0, #16
 800708c:	f7ff ffa2 	bl	8006fd4 <malloc>
 8007090:	4602      	mov	r2, r0
 8007092:	6268      	str	r0, [r5, #36]	; 0x24
 8007094:	b920      	cbnz	r0, 80070a0 <_Bfree+0x20>
 8007096:	4b09      	ldr	r3, [pc, #36]	; (80070bc <_Bfree+0x3c>)
 8007098:	4809      	ldr	r0, [pc, #36]	; (80070c0 <_Bfree+0x40>)
 800709a:	218a      	movs	r1, #138	; 0x8a
 800709c:	f000 fc3a 	bl	8007914 <__assert_func>
 80070a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80070a4:	6006      	str	r6, [r0, #0]
 80070a6:	60c6      	str	r6, [r0, #12]
 80070a8:	b13c      	cbz	r4, 80070ba <_Bfree+0x3a>
 80070aa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80070ac:	6862      	ldr	r2, [r4, #4]
 80070ae:	68db      	ldr	r3, [r3, #12]
 80070b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80070b4:	6021      	str	r1, [r4, #0]
 80070b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80070ba:	bd70      	pop	{r4, r5, r6, pc}
 80070bc:	080084ad 	.word	0x080084ad
 80070c0:	08008530 	.word	0x08008530

080070c4 <__multadd>:
 80070c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070c8:	690d      	ldr	r5, [r1, #16]
 80070ca:	4607      	mov	r7, r0
 80070cc:	460c      	mov	r4, r1
 80070ce:	461e      	mov	r6, r3
 80070d0:	f101 0c14 	add.w	ip, r1, #20
 80070d4:	2000      	movs	r0, #0
 80070d6:	f8dc 3000 	ldr.w	r3, [ip]
 80070da:	b299      	uxth	r1, r3
 80070dc:	fb02 6101 	mla	r1, r2, r1, r6
 80070e0:	0c1e      	lsrs	r6, r3, #16
 80070e2:	0c0b      	lsrs	r3, r1, #16
 80070e4:	fb02 3306 	mla	r3, r2, r6, r3
 80070e8:	b289      	uxth	r1, r1
 80070ea:	3001      	adds	r0, #1
 80070ec:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80070f0:	4285      	cmp	r5, r0
 80070f2:	f84c 1b04 	str.w	r1, [ip], #4
 80070f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80070fa:	dcec      	bgt.n	80070d6 <__multadd+0x12>
 80070fc:	b30e      	cbz	r6, 8007142 <__multadd+0x7e>
 80070fe:	68a3      	ldr	r3, [r4, #8]
 8007100:	42ab      	cmp	r3, r5
 8007102:	dc19      	bgt.n	8007138 <__multadd+0x74>
 8007104:	6861      	ldr	r1, [r4, #4]
 8007106:	4638      	mov	r0, r7
 8007108:	3101      	adds	r1, #1
 800710a:	f7ff ff79 	bl	8007000 <_Balloc>
 800710e:	4680      	mov	r8, r0
 8007110:	b928      	cbnz	r0, 800711e <__multadd+0x5a>
 8007112:	4602      	mov	r2, r0
 8007114:	4b0c      	ldr	r3, [pc, #48]	; (8007148 <__multadd+0x84>)
 8007116:	480d      	ldr	r0, [pc, #52]	; (800714c <__multadd+0x88>)
 8007118:	21b5      	movs	r1, #181	; 0xb5
 800711a:	f000 fbfb 	bl	8007914 <__assert_func>
 800711e:	6922      	ldr	r2, [r4, #16]
 8007120:	3202      	adds	r2, #2
 8007122:	f104 010c 	add.w	r1, r4, #12
 8007126:	0092      	lsls	r2, r2, #2
 8007128:	300c      	adds	r0, #12
 800712a:	f7ff ff5b 	bl	8006fe4 <memcpy>
 800712e:	4621      	mov	r1, r4
 8007130:	4638      	mov	r0, r7
 8007132:	f7ff ffa5 	bl	8007080 <_Bfree>
 8007136:	4644      	mov	r4, r8
 8007138:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800713c:	3501      	adds	r5, #1
 800713e:	615e      	str	r6, [r3, #20]
 8007140:	6125      	str	r5, [r4, #16]
 8007142:	4620      	mov	r0, r4
 8007144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007148:	0800851f 	.word	0x0800851f
 800714c:	08008530 	.word	0x08008530

08007150 <__hi0bits>:
 8007150:	0c03      	lsrs	r3, r0, #16
 8007152:	041b      	lsls	r3, r3, #16
 8007154:	b9d3      	cbnz	r3, 800718c <__hi0bits+0x3c>
 8007156:	0400      	lsls	r0, r0, #16
 8007158:	2310      	movs	r3, #16
 800715a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800715e:	bf04      	itt	eq
 8007160:	0200      	lsleq	r0, r0, #8
 8007162:	3308      	addeq	r3, #8
 8007164:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007168:	bf04      	itt	eq
 800716a:	0100      	lsleq	r0, r0, #4
 800716c:	3304      	addeq	r3, #4
 800716e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007172:	bf04      	itt	eq
 8007174:	0080      	lsleq	r0, r0, #2
 8007176:	3302      	addeq	r3, #2
 8007178:	2800      	cmp	r0, #0
 800717a:	db05      	blt.n	8007188 <__hi0bits+0x38>
 800717c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007180:	f103 0301 	add.w	r3, r3, #1
 8007184:	bf08      	it	eq
 8007186:	2320      	moveq	r3, #32
 8007188:	4618      	mov	r0, r3
 800718a:	4770      	bx	lr
 800718c:	2300      	movs	r3, #0
 800718e:	e7e4      	b.n	800715a <__hi0bits+0xa>

08007190 <__lo0bits>:
 8007190:	6803      	ldr	r3, [r0, #0]
 8007192:	f013 0207 	ands.w	r2, r3, #7
 8007196:	4601      	mov	r1, r0
 8007198:	d00b      	beq.n	80071b2 <__lo0bits+0x22>
 800719a:	07da      	lsls	r2, r3, #31
 800719c:	d423      	bmi.n	80071e6 <__lo0bits+0x56>
 800719e:	0798      	lsls	r0, r3, #30
 80071a0:	bf49      	itett	mi
 80071a2:	085b      	lsrmi	r3, r3, #1
 80071a4:	089b      	lsrpl	r3, r3, #2
 80071a6:	2001      	movmi	r0, #1
 80071a8:	600b      	strmi	r3, [r1, #0]
 80071aa:	bf5c      	itt	pl
 80071ac:	600b      	strpl	r3, [r1, #0]
 80071ae:	2002      	movpl	r0, #2
 80071b0:	4770      	bx	lr
 80071b2:	b298      	uxth	r0, r3
 80071b4:	b9a8      	cbnz	r0, 80071e2 <__lo0bits+0x52>
 80071b6:	0c1b      	lsrs	r3, r3, #16
 80071b8:	2010      	movs	r0, #16
 80071ba:	b2da      	uxtb	r2, r3
 80071bc:	b90a      	cbnz	r2, 80071c2 <__lo0bits+0x32>
 80071be:	3008      	adds	r0, #8
 80071c0:	0a1b      	lsrs	r3, r3, #8
 80071c2:	071a      	lsls	r2, r3, #28
 80071c4:	bf04      	itt	eq
 80071c6:	091b      	lsreq	r3, r3, #4
 80071c8:	3004      	addeq	r0, #4
 80071ca:	079a      	lsls	r2, r3, #30
 80071cc:	bf04      	itt	eq
 80071ce:	089b      	lsreq	r3, r3, #2
 80071d0:	3002      	addeq	r0, #2
 80071d2:	07da      	lsls	r2, r3, #31
 80071d4:	d403      	bmi.n	80071de <__lo0bits+0x4e>
 80071d6:	085b      	lsrs	r3, r3, #1
 80071d8:	f100 0001 	add.w	r0, r0, #1
 80071dc:	d005      	beq.n	80071ea <__lo0bits+0x5a>
 80071de:	600b      	str	r3, [r1, #0]
 80071e0:	4770      	bx	lr
 80071e2:	4610      	mov	r0, r2
 80071e4:	e7e9      	b.n	80071ba <__lo0bits+0x2a>
 80071e6:	2000      	movs	r0, #0
 80071e8:	4770      	bx	lr
 80071ea:	2020      	movs	r0, #32
 80071ec:	4770      	bx	lr
	...

080071f0 <__i2b>:
 80071f0:	b510      	push	{r4, lr}
 80071f2:	460c      	mov	r4, r1
 80071f4:	2101      	movs	r1, #1
 80071f6:	f7ff ff03 	bl	8007000 <_Balloc>
 80071fa:	4602      	mov	r2, r0
 80071fc:	b928      	cbnz	r0, 800720a <__i2b+0x1a>
 80071fe:	4b05      	ldr	r3, [pc, #20]	; (8007214 <__i2b+0x24>)
 8007200:	4805      	ldr	r0, [pc, #20]	; (8007218 <__i2b+0x28>)
 8007202:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007206:	f000 fb85 	bl	8007914 <__assert_func>
 800720a:	2301      	movs	r3, #1
 800720c:	6144      	str	r4, [r0, #20]
 800720e:	6103      	str	r3, [r0, #16]
 8007210:	bd10      	pop	{r4, pc}
 8007212:	bf00      	nop
 8007214:	0800851f 	.word	0x0800851f
 8007218:	08008530 	.word	0x08008530

0800721c <__multiply>:
 800721c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007220:	4691      	mov	r9, r2
 8007222:	690a      	ldr	r2, [r1, #16]
 8007224:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007228:	429a      	cmp	r2, r3
 800722a:	bfb8      	it	lt
 800722c:	460b      	movlt	r3, r1
 800722e:	460c      	mov	r4, r1
 8007230:	bfbc      	itt	lt
 8007232:	464c      	movlt	r4, r9
 8007234:	4699      	movlt	r9, r3
 8007236:	6927      	ldr	r7, [r4, #16]
 8007238:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800723c:	68a3      	ldr	r3, [r4, #8]
 800723e:	6861      	ldr	r1, [r4, #4]
 8007240:	eb07 060a 	add.w	r6, r7, sl
 8007244:	42b3      	cmp	r3, r6
 8007246:	b085      	sub	sp, #20
 8007248:	bfb8      	it	lt
 800724a:	3101      	addlt	r1, #1
 800724c:	f7ff fed8 	bl	8007000 <_Balloc>
 8007250:	b930      	cbnz	r0, 8007260 <__multiply+0x44>
 8007252:	4602      	mov	r2, r0
 8007254:	4b44      	ldr	r3, [pc, #272]	; (8007368 <__multiply+0x14c>)
 8007256:	4845      	ldr	r0, [pc, #276]	; (800736c <__multiply+0x150>)
 8007258:	f240 115d 	movw	r1, #349	; 0x15d
 800725c:	f000 fb5a 	bl	8007914 <__assert_func>
 8007260:	f100 0514 	add.w	r5, r0, #20
 8007264:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007268:	462b      	mov	r3, r5
 800726a:	2200      	movs	r2, #0
 800726c:	4543      	cmp	r3, r8
 800726e:	d321      	bcc.n	80072b4 <__multiply+0x98>
 8007270:	f104 0314 	add.w	r3, r4, #20
 8007274:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007278:	f109 0314 	add.w	r3, r9, #20
 800727c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007280:	9202      	str	r2, [sp, #8]
 8007282:	1b3a      	subs	r2, r7, r4
 8007284:	3a15      	subs	r2, #21
 8007286:	f022 0203 	bic.w	r2, r2, #3
 800728a:	3204      	adds	r2, #4
 800728c:	f104 0115 	add.w	r1, r4, #21
 8007290:	428f      	cmp	r7, r1
 8007292:	bf38      	it	cc
 8007294:	2204      	movcc	r2, #4
 8007296:	9201      	str	r2, [sp, #4]
 8007298:	9a02      	ldr	r2, [sp, #8]
 800729a:	9303      	str	r3, [sp, #12]
 800729c:	429a      	cmp	r2, r3
 800729e:	d80c      	bhi.n	80072ba <__multiply+0x9e>
 80072a0:	2e00      	cmp	r6, #0
 80072a2:	dd03      	ble.n	80072ac <__multiply+0x90>
 80072a4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d05a      	beq.n	8007362 <__multiply+0x146>
 80072ac:	6106      	str	r6, [r0, #16]
 80072ae:	b005      	add	sp, #20
 80072b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072b4:	f843 2b04 	str.w	r2, [r3], #4
 80072b8:	e7d8      	b.n	800726c <__multiply+0x50>
 80072ba:	f8b3 a000 	ldrh.w	sl, [r3]
 80072be:	f1ba 0f00 	cmp.w	sl, #0
 80072c2:	d024      	beq.n	800730e <__multiply+0xf2>
 80072c4:	f104 0e14 	add.w	lr, r4, #20
 80072c8:	46a9      	mov	r9, r5
 80072ca:	f04f 0c00 	mov.w	ip, #0
 80072ce:	f85e 2b04 	ldr.w	r2, [lr], #4
 80072d2:	f8d9 1000 	ldr.w	r1, [r9]
 80072d6:	fa1f fb82 	uxth.w	fp, r2
 80072da:	b289      	uxth	r1, r1
 80072dc:	fb0a 110b 	mla	r1, sl, fp, r1
 80072e0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80072e4:	f8d9 2000 	ldr.w	r2, [r9]
 80072e8:	4461      	add	r1, ip
 80072ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80072ee:	fb0a c20b 	mla	r2, sl, fp, ip
 80072f2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80072f6:	b289      	uxth	r1, r1
 80072f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80072fc:	4577      	cmp	r7, lr
 80072fe:	f849 1b04 	str.w	r1, [r9], #4
 8007302:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007306:	d8e2      	bhi.n	80072ce <__multiply+0xb2>
 8007308:	9a01      	ldr	r2, [sp, #4]
 800730a:	f845 c002 	str.w	ip, [r5, r2]
 800730e:	9a03      	ldr	r2, [sp, #12]
 8007310:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007314:	3304      	adds	r3, #4
 8007316:	f1b9 0f00 	cmp.w	r9, #0
 800731a:	d020      	beq.n	800735e <__multiply+0x142>
 800731c:	6829      	ldr	r1, [r5, #0]
 800731e:	f104 0c14 	add.w	ip, r4, #20
 8007322:	46ae      	mov	lr, r5
 8007324:	f04f 0a00 	mov.w	sl, #0
 8007328:	f8bc b000 	ldrh.w	fp, [ip]
 800732c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007330:	fb09 220b 	mla	r2, r9, fp, r2
 8007334:	4492      	add	sl, r2
 8007336:	b289      	uxth	r1, r1
 8007338:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800733c:	f84e 1b04 	str.w	r1, [lr], #4
 8007340:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007344:	f8be 1000 	ldrh.w	r1, [lr]
 8007348:	0c12      	lsrs	r2, r2, #16
 800734a:	fb09 1102 	mla	r1, r9, r2, r1
 800734e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007352:	4567      	cmp	r7, ip
 8007354:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007358:	d8e6      	bhi.n	8007328 <__multiply+0x10c>
 800735a:	9a01      	ldr	r2, [sp, #4]
 800735c:	50a9      	str	r1, [r5, r2]
 800735e:	3504      	adds	r5, #4
 8007360:	e79a      	b.n	8007298 <__multiply+0x7c>
 8007362:	3e01      	subs	r6, #1
 8007364:	e79c      	b.n	80072a0 <__multiply+0x84>
 8007366:	bf00      	nop
 8007368:	0800851f 	.word	0x0800851f
 800736c:	08008530 	.word	0x08008530

08007370 <__pow5mult>:
 8007370:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007374:	4615      	mov	r5, r2
 8007376:	f012 0203 	ands.w	r2, r2, #3
 800737a:	4606      	mov	r6, r0
 800737c:	460f      	mov	r7, r1
 800737e:	d007      	beq.n	8007390 <__pow5mult+0x20>
 8007380:	4c25      	ldr	r4, [pc, #148]	; (8007418 <__pow5mult+0xa8>)
 8007382:	3a01      	subs	r2, #1
 8007384:	2300      	movs	r3, #0
 8007386:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800738a:	f7ff fe9b 	bl	80070c4 <__multadd>
 800738e:	4607      	mov	r7, r0
 8007390:	10ad      	asrs	r5, r5, #2
 8007392:	d03d      	beq.n	8007410 <__pow5mult+0xa0>
 8007394:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007396:	b97c      	cbnz	r4, 80073b8 <__pow5mult+0x48>
 8007398:	2010      	movs	r0, #16
 800739a:	f7ff fe1b 	bl	8006fd4 <malloc>
 800739e:	4602      	mov	r2, r0
 80073a0:	6270      	str	r0, [r6, #36]	; 0x24
 80073a2:	b928      	cbnz	r0, 80073b0 <__pow5mult+0x40>
 80073a4:	4b1d      	ldr	r3, [pc, #116]	; (800741c <__pow5mult+0xac>)
 80073a6:	481e      	ldr	r0, [pc, #120]	; (8007420 <__pow5mult+0xb0>)
 80073a8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80073ac:	f000 fab2 	bl	8007914 <__assert_func>
 80073b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80073b4:	6004      	str	r4, [r0, #0]
 80073b6:	60c4      	str	r4, [r0, #12]
 80073b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80073bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80073c0:	b94c      	cbnz	r4, 80073d6 <__pow5mult+0x66>
 80073c2:	f240 2171 	movw	r1, #625	; 0x271
 80073c6:	4630      	mov	r0, r6
 80073c8:	f7ff ff12 	bl	80071f0 <__i2b>
 80073cc:	2300      	movs	r3, #0
 80073ce:	f8c8 0008 	str.w	r0, [r8, #8]
 80073d2:	4604      	mov	r4, r0
 80073d4:	6003      	str	r3, [r0, #0]
 80073d6:	f04f 0900 	mov.w	r9, #0
 80073da:	07eb      	lsls	r3, r5, #31
 80073dc:	d50a      	bpl.n	80073f4 <__pow5mult+0x84>
 80073de:	4639      	mov	r1, r7
 80073e0:	4622      	mov	r2, r4
 80073e2:	4630      	mov	r0, r6
 80073e4:	f7ff ff1a 	bl	800721c <__multiply>
 80073e8:	4639      	mov	r1, r7
 80073ea:	4680      	mov	r8, r0
 80073ec:	4630      	mov	r0, r6
 80073ee:	f7ff fe47 	bl	8007080 <_Bfree>
 80073f2:	4647      	mov	r7, r8
 80073f4:	106d      	asrs	r5, r5, #1
 80073f6:	d00b      	beq.n	8007410 <__pow5mult+0xa0>
 80073f8:	6820      	ldr	r0, [r4, #0]
 80073fa:	b938      	cbnz	r0, 800740c <__pow5mult+0x9c>
 80073fc:	4622      	mov	r2, r4
 80073fe:	4621      	mov	r1, r4
 8007400:	4630      	mov	r0, r6
 8007402:	f7ff ff0b 	bl	800721c <__multiply>
 8007406:	6020      	str	r0, [r4, #0]
 8007408:	f8c0 9000 	str.w	r9, [r0]
 800740c:	4604      	mov	r4, r0
 800740e:	e7e4      	b.n	80073da <__pow5mult+0x6a>
 8007410:	4638      	mov	r0, r7
 8007412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007416:	bf00      	nop
 8007418:	08008680 	.word	0x08008680
 800741c:	080084ad 	.word	0x080084ad
 8007420:	08008530 	.word	0x08008530

08007424 <__lshift>:
 8007424:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007428:	460c      	mov	r4, r1
 800742a:	6849      	ldr	r1, [r1, #4]
 800742c:	6923      	ldr	r3, [r4, #16]
 800742e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007432:	68a3      	ldr	r3, [r4, #8]
 8007434:	4607      	mov	r7, r0
 8007436:	4691      	mov	r9, r2
 8007438:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800743c:	f108 0601 	add.w	r6, r8, #1
 8007440:	42b3      	cmp	r3, r6
 8007442:	db0b      	blt.n	800745c <__lshift+0x38>
 8007444:	4638      	mov	r0, r7
 8007446:	f7ff fddb 	bl	8007000 <_Balloc>
 800744a:	4605      	mov	r5, r0
 800744c:	b948      	cbnz	r0, 8007462 <__lshift+0x3e>
 800744e:	4602      	mov	r2, r0
 8007450:	4b2a      	ldr	r3, [pc, #168]	; (80074fc <__lshift+0xd8>)
 8007452:	482b      	ldr	r0, [pc, #172]	; (8007500 <__lshift+0xdc>)
 8007454:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007458:	f000 fa5c 	bl	8007914 <__assert_func>
 800745c:	3101      	adds	r1, #1
 800745e:	005b      	lsls	r3, r3, #1
 8007460:	e7ee      	b.n	8007440 <__lshift+0x1c>
 8007462:	2300      	movs	r3, #0
 8007464:	f100 0114 	add.w	r1, r0, #20
 8007468:	f100 0210 	add.w	r2, r0, #16
 800746c:	4618      	mov	r0, r3
 800746e:	4553      	cmp	r3, sl
 8007470:	db37      	blt.n	80074e2 <__lshift+0xbe>
 8007472:	6920      	ldr	r0, [r4, #16]
 8007474:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007478:	f104 0314 	add.w	r3, r4, #20
 800747c:	f019 091f 	ands.w	r9, r9, #31
 8007480:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007484:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007488:	d02f      	beq.n	80074ea <__lshift+0xc6>
 800748a:	f1c9 0e20 	rsb	lr, r9, #32
 800748e:	468a      	mov	sl, r1
 8007490:	f04f 0c00 	mov.w	ip, #0
 8007494:	681a      	ldr	r2, [r3, #0]
 8007496:	fa02 f209 	lsl.w	r2, r2, r9
 800749a:	ea42 020c 	orr.w	r2, r2, ip
 800749e:	f84a 2b04 	str.w	r2, [sl], #4
 80074a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80074a6:	4298      	cmp	r0, r3
 80074a8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80074ac:	d8f2      	bhi.n	8007494 <__lshift+0x70>
 80074ae:	1b03      	subs	r3, r0, r4
 80074b0:	3b15      	subs	r3, #21
 80074b2:	f023 0303 	bic.w	r3, r3, #3
 80074b6:	3304      	adds	r3, #4
 80074b8:	f104 0215 	add.w	r2, r4, #21
 80074bc:	4290      	cmp	r0, r2
 80074be:	bf38      	it	cc
 80074c0:	2304      	movcc	r3, #4
 80074c2:	f841 c003 	str.w	ip, [r1, r3]
 80074c6:	f1bc 0f00 	cmp.w	ip, #0
 80074ca:	d001      	beq.n	80074d0 <__lshift+0xac>
 80074cc:	f108 0602 	add.w	r6, r8, #2
 80074d0:	3e01      	subs	r6, #1
 80074d2:	4638      	mov	r0, r7
 80074d4:	612e      	str	r6, [r5, #16]
 80074d6:	4621      	mov	r1, r4
 80074d8:	f7ff fdd2 	bl	8007080 <_Bfree>
 80074dc:	4628      	mov	r0, r5
 80074de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80074e6:	3301      	adds	r3, #1
 80074e8:	e7c1      	b.n	800746e <__lshift+0x4a>
 80074ea:	3904      	subs	r1, #4
 80074ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80074f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80074f4:	4298      	cmp	r0, r3
 80074f6:	d8f9      	bhi.n	80074ec <__lshift+0xc8>
 80074f8:	e7ea      	b.n	80074d0 <__lshift+0xac>
 80074fa:	bf00      	nop
 80074fc:	0800851f 	.word	0x0800851f
 8007500:	08008530 	.word	0x08008530

08007504 <__mcmp>:
 8007504:	b530      	push	{r4, r5, lr}
 8007506:	6902      	ldr	r2, [r0, #16]
 8007508:	690c      	ldr	r4, [r1, #16]
 800750a:	1b12      	subs	r2, r2, r4
 800750c:	d10e      	bne.n	800752c <__mcmp+0x28>
 800750e:	f100 0314 	add.w	r3, r0, #20
 8007512:	3114      	adds	r1, #20
 8007514:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007518:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800751c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007520:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007524:	42a5      	cmp	r5, r4
 8007526:	d003      	beq.n	8007530 <__mcmp+0x2c>
 8007528:	d305      	bcc.n	8007536 <__mcmp+0x32>
 800752a:	2201      	movs	r2, #1
 800752c:	4610      	mov	r0, r2
 800752e:	bd30      	pop	{r4, r5, pc}
 8007530:	4283      	cmp	r3, r0
 8007532:	d3f3      	bcc.n	800751c <__mcmp+0x18>
 8007534:	e7fa      	b.n	800752c <__mcmp+0x28>
 8007536:	f04f 32ff 	mov.w	r2, #4294967295
 800753a:	e7f7      	b.n	800752c <__mcmp+0x28>

0800753c <__mdiff>:
 800753c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007540:	460c      	mov	r4, r1
 8007542:	4606      	mov	r6, r0
 8007544:	4611      	mov	r1, r2
 8007546:	4620      	mov	r0, r4
 8007548:	4690      	mov	r8, r2
 800754a:	f7ff ffdb 	bl	8007504 <__mcmp>
 800754e:	1e05      	subs	r5, r0, #0
 8007550:	d110      	bne.n	8007574 <__mdiff+0x38>
 8007552:	4629      	mov	r1, r5
 8007554:	4630      	mov	r0, r6
 8007556:	f7ff fd53 	bl	8007000 <_Balloc>
 800755a:	b930      	cbnz	r0, 800756a <__mdiff+0x2e>
 800755c:	4b3a      	ldr	r3, [pc, #232]	; (8007648 <__mdiff+0x10c>)
 800755e:	4602      	mov	r2, r0
 8007560:	f240 2132 	movw	r1, #562	; 0x232
 8007564:	4839      	ldr	r0, [pc, #228]	; (800764c <__mdiff+0x110>)
 8007566:	f000 f9d5 	bl	8007914 <__assert_func>
 800756a:	2301      	movs	r3, #1
 800756c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007570:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007574:	bfa4      	itt	ge
 8007576:	4643      	movge	r3, r8
 8007578:	46a0      	movge	r8, r4
 800757a:	4630      	mov	r0, r6
 800757c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007580:	bfa6      	itte	ge
 8007582:	461c      	movge	r4, r3
 8007584:	2500      	movge	r5, #0
 8007586:	2501      	movlt	r5, #1
 8007588:	f7ff fd3a 	bl	8007000 <_Balloc>
 800758c:	b920      	cbnz	r0, 8007598 <__mdiff+0x5c>
 800758e:	4b2e      	ldr	r3, [pc, #184]	; (8007648 <__mdiff+0x10c>)
 8007590:	4602      	mov	r2, r0
 8007592:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007596:	e7e5      	b.n	8007564 <__mdiff+0x28>
 8007598:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800759c:	6926      	ldr	r6, [r4, #16]
 800759e:	60c5      	str	r5, [r0, #12]
 80075a0:	f104 0914 	add.w	r9, r4, #20
 80075a4:	f108 0514 	add.w	r5, r8, #20
 80075a8:	f100 0e14 	add.w	lr, r0, #20
 80075ac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80075b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80075b4:	f108 0210 	add.w	r2, r8, #16
 80075b8:	46f2      	mov	sl, lr
 80075ba:	2100      	movs	r1, #0
 80075bc:	f859 3b04 	ldr.w	r3, [r9], #4
 80075c0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80075c4:	fa1f f883 	uxth.w	r8, r3
 80075c8:	fa11 f18b 	uxtah	r1, r1, fp
 80075cc:	0c1b      	lsrs	r3, r3, #16
 80075ce:	eba1 0808 	sub.w	r8, r1, r8
 80075d2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80075d6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80075da:	fa1f f888 	uxth.w	r8, r8
 80075de:	1419      	asrs	r1, r3, #16
 80075e0:	454e      	cmp	r6, r9
 80075e2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80075e6:	f84a 3b04 	str.w	r3, [sl], #4
 80075ea:	d8e7      	bhi.n	80075bc <__mdiff+0x80>
 80075ec:	1b33      	subs	r3, r6, r4
 80075ee:	3b15      	subs	r3, #21
 80075f0:	f023 0303 	bic.w	r3, r3, #3
 80075f4:	3304      	adds	r3, #4
 80075f6:	3415      	adds	r4, #21
 80075f8:	42a6      	cmp	r6, r4
 80075fa:	bf38      	it	cc
 80075fc:	2304      	movcc	r3, #4
 80075fe:	441d      	add	r5, r3
 8007600:	4473      	add	r3, lr
 8007602:	469e      	mov	lr, r3
 8007604:	462e      	mov	r6, r5
 8007606:	4566      	cmp	r6, ip
 8007608:	d30e      	bcc.n	8007628 <__mdiff+0xec>
 800760a:	f10c 0203 	add.w	r2, ip, #3
 800760e:	1b52      	subs	r2, r2, r5
 8007610:	f022 0203 	bic.w	r2, r2, #3
 8007614:	3d03      	subs	r5, #3
 8007616:	45ac      	cmp	ip, r5
 8007618:	bf38      	it	cc
 800761a:	2200      	movcc	r2, #0
 800761c:	441a      	add	r2, r3
 800761e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007622:	b17b      	cbz	r3, 8007644 <__mdiff+0x108>
 8007624:	6107      	str	r7, [r0, #16]
 8007626:	e7a3      	b.n	8007570 <__mdiff+0x34>
 8007628:	f856 8b04 	ldr.w	r8, [r6], #4
 800762c:	fa11 f288 	uxtah	r2, r1, r8
 8007630:	1414      	asrs	r4, r2, #16
 8007632:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007636:	b292      	uxth	r2, r2
 8007638:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800763c:	f84e 2b04 	str.w	r2, [lr], #4
 8007640:	1421      	asrs	r1, r4, #16
 8007642:	e7e0      	b.n	8007606 <__mdiff+0xca>
 8007644:	3f01      	subs	r7, #1
 8007646:	e7ea      	b.n	800761e <__mdiff+0xe2>
 8007648:	0800851f 	.word	0x0800851f
 800764c:	08008530 	.word	0x08008530

08007650 <__d2b>:
 8007650:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007654:	4689      	mov	r9, r1
 8007656:	2101      	movs	r1, #1
 8007658:	ec57 6b10 	vmov	r6, r7, d0
 800765c:	4690      	mov	r8, r2
 800765e:	f7ff fccf 	bl	8007000 <_Balloc>
 8007662:	4604      	mov	r4, r0
 8007664:	b930      	cbnz	r0, 8007674 <__d2b+0x24>
 8007666:	4602      	mov	r2, r0
 8007668:	4b25      	ldr	r3, [pc, #148]	; (8007700 <__d2b+0xb0>)
 800766a:	4826      	ldr	r0, [pc, #152]	; (8007704 <__d2b+0xb4>)
 800766c:	f240 310a 	movw	r1, #778	; 0x30a
 8007670:	f000 f950 	bl	8007914 <__assert_func>
 8007674:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007678:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800767c:	bb35      	cbnz	r5, 80076cc <__d2b+0x7c>
 800767e:	2e00      	cmp	r6, #0
 8007680:	9301      	str	r3, [sp, #4]
 8007682:	d028      	beq.n	80076d6 <__d2b+0x86>
 8007684:	4668      	mov	r0, sp
 8007686:	9600      	str	r6, [sp, #0]
 8007688:	f7ff fd82 	bl	8007190 <__lo0bits>
 800768c:	9900      	ldr	r1, [sp, #0]
 800768e:	b300      	cbz	r0, 80076d2 <__d2b+0x82>
 8007690:	9a01      	ldr	r2, [sp, #4]
 8007692:	f1c0 0320 	rsb	r3, r0, #32
 8007696:	fa02 f303 	lsl.w	r3, r2, r3
 800769a:	430b      	orrs	r3, r1
 800769c:	40c2      	lsrs	r2, r0
 800769e:	6163      	str	r3, [r4, #20]
 80076a0:	9201      	str	r2, [sp, #4]
 80076a2:	9b01      	ldr	r3, [sp, #4]
 80076a4:	61a3      	str	r3, [r4, #24]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	bf14      	ite	ne
 80076aa:	2202      	movne	r2, #2
 80076ac:	2201      	moveq	r2, #1
 80076ae:	6122      	str	r2, [r4, #16]
 80076b0:	b1d5      	cbz	r5, 80076e8 <__d2b+0x98>
 80076b2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80076b6:	4405      	add	r5, r0
 80076b8:	f8c9 5000 	str.w	r5, [r9]
 80076bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80076c0:	f8c8 0000 	str.w	r0, [r8]
 80076c4:	4620      	mov	r0, r4
 80076c6:	b003      	add	sp, #12
 80076c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80076cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80076d0:	e7d5      	b.n	800767e <__d2b+0x2e>
 80076d2:	6161      	str	r1, [r4, #20]
 80076d4:	e7e5      	b.n	80076a2 <__d2b+0x52>
 80076d6:	a801      	add	r0, sp, #4
 80076d8:	f7ff fd5a 	bl	8007190 <__lo0bits>
 80076dc:	9b01      	ldr	r3, [sp, #4]
 80076de:	6163      	str	r3, [r4, #20]
 80076e0:	2201      	movs	r2, #1
 80076e2:	6122      	str	r2, [r4, #16]
 80076e4:	3020      	adds	r0, #32
 80076e6:	e7e3      	b.n	80076b0 <__d2b+0x60>
 80076e8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80076ec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80076f0:	f8c9 0000 	str.w	r0, [r9]
 80076f4:	6918      	ldr	r0, [r3, #16]
 80076f6:	f7ff fd2b 	bl	8007150 <__hi0bits>
 80076fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80076fe:	e7df      	b.n	80076c0 <__d2b+0x70>
 8007700:	0800851f 	.word	0x0800851f
 8007704:	08008530 	.word	0x08008530

08007708 <_calloc_r>:
 8007708:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800770a:	fba1 2402 	umull	r2, r4, r1, r2
 800770e:	b94c      	cbnz	r4, 8007724 <_calloc_r+0x1c>
 8007710:	4611      	mov	r1, r2
 8007712:	9201      	str	r2, [sp, #4]
 8007714:	f000 f87a 	bl	800780c <_malloc_r>
 8007718:	9a01      	ldr	r2, [sp, #4]
 800771a:	4605      	mov	r5, r0
 800771c:	b930      	cbnz	r0, 800772c <_calloc_r+0x24>
 800771e:	4628      	mov	r0, r5
 8007720:	b003      	add	sp, #12
 8007722:	bd30      	pop	{r4, r5, pc}
 8007724:	220c      	movs	r2, #12
 8007726:	6002      	str	r2, [r0, #0]
 8007728:	2500      	movs	r5, #0
 800772a:	e7f8      	b.n	800771e <_calloc_r+0x16>
 800772c:	4621      	mov	r1, r4
 800772e:	f7fe f961 	bl	80059f4 <memset>
 8007732:	e7f4      	b.n	800771e <_calloc_r+0x16>

08007734 <_free_r>:
 8007734:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007736:	2900      	cmp	r1, #0
 8007738:	d044      	beq.n	80077c4 <_free_r+0x90>
 800773a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800773e:	9001      	str	r0, [sp, #4]
 8007740:	2b00      	cmp	r3, #0
 8007742:	f1a1 0404 	sub.w	r4, r1, #4
 8007746:	bfb8      	it	lt
 8007748:	18e4      	addlt	r4, r4, r3
 800774a:	f000 f925 	bl	8007998 <__malloc_lock>
 800774e:	4a1e      	ldr	r2, [pc, #120]	; (80077c8 <_free_r+0x94>)
 8007750:	9801      	ldr	r0, [sp, #4]
 8007752:	6813      	ldr	r3, [r2, #0]
 8007754:	b933      	cbnz	r3, 8007764 <_free_r+0x30>
 8007756:	6063      	str	r3, [r4, #4]
 8007758:	6014      	str	r4, [r2, #0]
 800775a:	b003      	add	sp, #12
 800775c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007760:	f000 b920 	b.w	80079a4 <__malloc_unlock>
 8007764:	42a3      	cmp	r3, r4
 8007766:	d908      	bls.n	800777a <_free_r+0x46>
 8007768:	6825      	ldr	r5, [r4, #0]
 800776a:	1961      	adds	r1, r4, r5
 800776c:	428b      	cmp	r3, r1
 800776e:	bf01      	itttt	eq
 8007770:	6819      	ldreq	r1, [r3, #0]
 8007772:	685b      	ldreq	r3, [r3, #4]
 8007774:	1949      	addeq	r1, r1, r5
 8007776:	6021      	streq	r1, [r4, #0]
 8007778:	e7ed      	b.n	8007756 <_free_r+0x22>
 800777a:	461a      	mov	r2, r3
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	b10b      	cbz	r3, 8007784 <_free_r+0x50>
 8007780:	42a3      	cmp	r3, r4
 8007782:	d9fa      	bls.n	800777a <_free_r+0x46>
 8007784:	6811      	ldr	r1, [r2, #0]
 8007786:	1855      	adds	r5, r2, r1
 8007788:	42a5      	cmp	r5, r4
 800778a:	d10b      	bne.n	80077a4 <_free_r+0x70>
 800778c:	6824      	ldr	r4, [r4, #0]
 800778e:	4421      	add	r1, r4
 8007790:	1854      	adds	r4, r2, r1
 8007792:	42a3      	cmp	r3, r4
 8007794:	6011      	str	r1, [r2, #0]
 8007796:	d1e0      	bne.n	800775a <_free_r+0x26>
 8007798:	681c      	ldr	r4, [r3, #0]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	6053      	str	r3, [r2, #4]
 800779e:	4421      	add	r1, r4
 80077a0:	6011      	str	r1, [r2, #0]
 80077a2:	e7da      	b.n	800775a <_free_r+0x26>
 80077a4:	d902      	bls.n	80077ac <_free_r+0x78>
 80077a6:	230c      	movs	r3, #12
 80077a8:	6003      	str	r3, [r0, #0]
 80077aa:	e7d6      	b.n	800775a <_free_r+0x26>
 80077ac:	6825      	ldr	r5, [r4, #0]
 80077ae:	1961      	adds	r1, r4, r5
 80077b0:	428b      	cmp	r3, r1
 80077b2:	bf04      	itt	eq
 80077b4:	6819      	ldreq	r1, [r3, #0]
 80077b6:	685b      	ldreq	r3, [r3, #4]
 80077b8:	6063      	str	r3, [r4, #4]
 80077ba:	bf04      	itt	eq
 80077bc:	1949      	addeq	r1, r1, r5
 80077be:	6021      	streq	r1, [r4, #0]
 80077c0:	6054      	str	r4, [r2, #4]
 80077c2:	e7ca      	b.n	800775a <_free_r+0x26>
 80077c4:	b003      	add	sp, #12
 80077c6:	bd30      	pop	{r4, r5, pc}
 80077c8:	20000364 	.word	0x20000364

080077cc <sbrk_aligned>:
 80077cc:	b570      	push	{r4, r5, r6, lr}
 80077ce:	4e0e      	ldr	r6, [pc, #56]	; (8007808 <sbrk_aligned+0x3c>)
 80077d0:	460c      	mov	r4, r1
 80077d2:	6831      	ldr	r1, [r6, #0]
 80077d4:	4605      	mov	r5, r0
 80077d6:	b911      	cbnz	r1, 80077de <sbrk_aligned+0x12>
 80077d8:	f000 f88c 	bl	80078f4 <_sbrk_r>
 80077dc:	6030      	str	r0, [r6, #0]
 80077de:	4621      	mov	r1, r4
 80077e0:	4628      	mov	r0, r5
 80077e2:	f000 f887 	bl	80078f4 <_sbrk_r>
 80077e6:	1c43      	adds	r3, r0, #1
 80077e8:	d00a      	beq.n	8007800 <sbrk_aligned+0x34>
 80077ea:	1cc4      	adds	r4, r0, #3
 80077ec:	f024 0403 	bic.w	r4, r4, #3
 80077f0:	42a0      	cmp	r0, r4
 80077f2:	d007      	beq.n	8007804 <sbrk_aligned+0x38>
 80077f4:	1a21      	subs	r1, r4, r0
 80077f6:	4628      	mov	r0, r5
 80077f8:	f000 f87c 	bl	80078f4 <_sbrk_r>
 80077fc:	3001      	adds	r0, #1
 80077fe:	d101      	bne.n	8007804 <sbrk_aligned+0x38>
 8007800:	f04f 34ff 	mov.w	r4, #4294967295
 8007804:	4620      	mov	r0, r4
 8007806:	bd70      	pop	{r4, r5, r6, pc}
 8007808:	20000368 	.word	0x20000368

0800780c <_malloc_r>:
 800780c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007810:	1ccd      	adds	r5, r1, #3
 8007812:	f025 0503 	bic.w	r5, r5, #3
 8007816:	3508      	adds	r5, #8
 8007818:	2d0c      	cmp	r5, #12
 800781a:	bf38      	it	cc
 800781c:	250c      	movcc	r5, #12
 800781e:	2d00      	cmp	r5, #0
 8007820:	4607      	mov	r7, r0
 8007822:	db01      	blt.n	8007828 <_malloc_r+0x1c>
 8007824:	42a9      	cmp	r1, r5
 8007826:	d905      	bls.n	8007834 <_malloc_r+0x28>
 8007828:	230c      	movs	r3, #12
 800782a:	603b      	str	r3, [r7, #0]
 800782c:	2600      	movs	r6, #0
 800782e:	4630      	mov	r0, r6
 8007830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007834:	4e2e      	ldr	r6, [pc, #184]	; (80078f0 <_malloc_r+0xe4>)
 8007836:	f000 f8af 	bl	8007998 <__malloc_lock>
 800783a:	6833      	ldr	r3, [r6, #0]
 800783c:	461c      	mov	r4, r3
 800783e:	bb34      	cbnz	r4, 800788e <_malloc_r+0x82>
 8007840:	4629      	mov	r1, r5
 8007842:	4638      	mov	r0, r7
 8007844:	f7ff ffc2 	bl	80077cc <sbrk_aligned>
 8007848:	1c43      	adds	r3, r0, #1
 800784a:	4604      	mov	r4, r0
 800784c:	d14d      	bne.n	80078ea <_malloc_r+0xde>
 800784e:	6834      	ldr	r4, [r6, #0]
 8007850:	4626      	mov	r6, r4
 8007852:	2e00      	cmp	r6, #0
 8007854:	d140      	bne.n	80078d8 <_malloc_r+0xcc>
 8007856:	6823      	ldr	r3, [r4, #0]
 8007858:	4631      	mov	r1, r6
 800785a:	4638      	mov	r0, r7
 800785c:	eb04 0803 	add.w	r8, r4, r3
 8007860:	f000 f848 	bl	80078f4 <_sbrk_r>
 8007864:	4580      	cmp	r8, r0
 8007866:	d13a      	bne.n	80078de <_malloc_r+0xd2>
 8007868:	6821      	ldr	r1, [r4, #0]
 800786a:	3503      	adds	r5, #3
 800786c:	1a6d      	subs	r5, r5, r1
 800786e:	f025 0503 	bic.w	r5, r5, #3
 8007872:	3508      	adds	r5, #8
 8007874:	2d0c      	cmp	r5, #12
 8007876:	bf38      	it	cc
 8007878:	250c      	movcc	r5, #12
 800787a:	4629      	mov	r1, r5
 800787c:	4638      	mov	r0, r7
 800787e:	f7ff ffa5 	bl	80077cc <sbrk_aligned>
 8007882:	3001      	adds	r0, #1
 8007884:	d02b      	beq.n	80078de <_malloc_r+0xd2>
 8007886:	6823      	ldr	r3, [r4, #0]
 8007888:	442b      	add	r3, r5
 800788a:	6023      	str	r3, [r4, #0]
 800788c:	e00e      	b.n	80078ac <_malloc_r+0xa0>
 800788e:	6822      	ldr	r2, [r4, #0]
 8007890:	1b52      	subs	r2, r2, r5
 8007892:	d41e      	bmi.n	80078d2 <_malloc_r+0xc6>
 8007894:	2a0b      	cmp	r2, #11
 8007896:	d916      	bls.n	80078c6 <_malloc_r+0xba>
 8007898:	1961      	adds	r1, r4, r5
 800789a:	42a3      	cmp	r3, r4
 800789c:	6025      	str	r5, [r4, #0]
 800789e:	bf18      	it	ne
 80078a0:	6059      	strne	r1, [r3, #4]
 80078a2:	6863      	ldr	r3, [r4, #4]
 80078a4:	bf08      	it	eq
 80078a6:	6031      	streq	r1, [r6, #0]
 80078a8:	5162      	str	r2, [r4, r5]
 80078aa:	604b      	str	r3, [r1, #4]
 80078ac:	4638      	mov	r0, r7
 80078ae:	f104 060b 	add.w	r6, r4, #11
 80078b2:	f000 f877 	bl	80079a4 <__malloc_unlock>
 80078b6:	f026 0607 	bic.w	r6, r6, #7
 80078ba:	1d23      	adds	r3, r4, #4
 80078bc:	1af2      	subs	r2, r6, r3
 80078be:	d0b6      	beq.n	800782e <_malloc_r+0x22>
 80078c0:	1b9b      	subs	r3, r3, r6
 80078c2:	50a3      	str	r3, [r4, r2]
 80078c4:	e7b3      	b.n	800782e <_malloc_r+0x22>
 80078c6:	6862      	ldr	r2, [r4, #4]
 80078c8:	42a3      	cmp	r3, r4
 80078ca:	bf0c      	ite	eq
 80078cc:	6032      	streq	r2, [r6, #0]
 80078ce:	605a      	strne	r2, [r3, #4]
 80078d0:	e7ec      	b.n	80078ac <_malloc_r+0xa0>
 80078d2:	4623      	mov	r3, r4
 80078d4:	6864      	ldr	r4, [r4, #4]
 80078d6:	e7b2      	b.n	800783e <_malloc_r+0x32>
 80078d8:	4634      	mov	r4, r6
 80078da:	6876      	ldr	r6, [r6, #4]
 80078dc:	e7b9      	b.n	8007852 <_malloc_r+0x46>
 80078de:	230c      	movs	r3, #12
 80078e0:	603b      	str	r3, [r7, #0]
 80078e2:	4638      	mov	r0, r7
 80078e4:	f000 f85e 	bl	80079a4 <__malloc_unlock>
 80078e8:	e7a1      	b.n	800782e <_malloc_r+0x22>
 80078ea:	6025      	str	r5, [r4, #0]
 80078ec:	e7de      	b.n	80078ac <_malloc_r+0xa0>
 80078ee:	bf00      	nop
 80078f0:	20000364 	.word	0x20000364

080078f4 <_sbrk_r>:
 80078f4:	b538      	push	{r3, r4, r5, lr}
 80078f6:	4d06      	ldr	r5, [pc, #24]	; (8007910 <_sbrk_r+0x1c>)
 80078f8:	2300      	movs	r3, #0
 80078fa:	4604      	mov	r4, r0
 80078fc:	4608      	mov	r0, r1
 80078fe:	602b      	str	r3, [r5, #0]
 8007900:	f7f9 ff62 	bl	80017c8 <_sbrk>
 8007904:	1c43      	adds	r3, r0, #1
 8007906:	d102      	bne.n	800790e <_sbrk_r+0x1a>
 8007908:	682b      	ldr	r3, [r5, #0]
 800790a:	b103      	cbz	r3, 800790e <_sbrk_r+0x1a>
 800790c:	6023      	str	r3, [r4, #0]
 800790e:	bd38      	pop	{r3, r4, r5, pc}
 8007910:	2000036c 	.word	0x2000036c

08007914 <__assert_func>:
 8007914:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007916:	4614      	mov	r4, r2
 8007918:	461a      	mov	r2, r3
 800791a:	4b09      	ldr	r3, [pc, #36]	; (8007940 <__assert_func+0x2c>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4605      	mov	r5, r0
 8007920:	68d8      	ldr	r0, [r3, #12]
 8007922:	b14c      	cbz	r4, 8007938 <__assert_func+0x24>
 8007924:	4b07      	ldr	r3, [pc, #28]	; (8007944 <__assert_func+0x30>)
 8007926:	9100      	str	r1, [sp, #0]
 8007928:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800792c:	4906      	ldr	r1, [pc, #24]	; (8007948 <__assert_func+0x34>)
 800792e:	462b      	mov	r3, r5
 8007930:	f000 f80e 	bl	8007950 <fiprintf>
 8007934:	f000 fa64 	bl	8007e00 <abort>
 8007938:	4b04      	ldr	r3, [pc, #16]	; (800794c <__assert_func+0x38>)
 800793a:	461c      	mov	r4, r3
 800793c:	e7f3      	b.n	8007926 <__assert_func+0x12>
 800793e:	bf00      	nop
 8007940:	2000000c 	.word	0x2000000c
 8007944:	0800868c 	.word	0x0800868c
 8007948:	08008699 	.word	0x08008699
 800794c:	080086c7 	.word	0x080086c7

08007950 <fiprintf>:
 8007950:	b40e      	push	{r1, r2, r3}
 8007952:	b503      	push	{r0, r1, lr}
 8007954:	4601      	mov	r1, r0
 8007956:	ab03      	add	r3, sp, #12
 8007958:	4805      	ldr	r0, [pc, #20]	; (8007970 <fiprintf+0x20>)
 800795a:	f853 2b04 	ldr.w	r2, [r3], #4
 800795e:	6800      	ldr	r0, [r0, #0]
 8007960:	9301      	str	r3, [sp, #4]
 8007962:	f000 f84f 	bl	8007a04 <_vfiprintf_r>
 8007966:	b002      	add	sp, #8
 8007968:	f85d eb04 	ldr.w	lr, [sp], #4
 800796c:	b003      	add	sp, #12
 800796e:	4770      	bx	lr
 8007970:	2000000c 	.word	0x2000000c

08007974 <__ascii_mbtowc>:
 8007974:	b082      	sub	sp, #8
 8007976:	b901      	cbnz	r1, 800797a <__ascii_mbtowc+0x6>
 8007978:	a901      	add	r1, sp, #4
 800797a:	b142      	cbz	r2, 800798e <__ascii_mbtowc+0x1a>
 800797c:	b14b      	cbz	r3, 8007992 <__ascii_mbtowc+0x1e>
 800797e:	7813      	ldrb	r3, [r2, #0]
 8007980:	600b      	str	r3, [r1, #0]
 8007982:	7812      	ldrb	r2, [r2, #0]
 8007984:	1e10      	subs	r0, r2, #0
 8007986:	bf18      	it	ne
 8007988:	2001      	movne	r0, #1
 800798a:	b002      	add	sp, #8
 800798c:	4770      	bx	lr
 800798e:	4610      	mov	r0, r2
 8007990:	e7fb      	b.n	800798a <__ascii_mbtowc+0x16>
 8007992:	f06f 0001 	mvn.w	r0, #1
 8007996:	e7f8      	b.n	800798a <__ascii_mbtowc+0x16>

08007998 <__malloc_lock>:
 8007998:	4801      	ldr	r0, [pc, #4]	; (80079a0 <__malloc_lock+0x8>)
 800799a:	f000 bbf1 	b.w	8008180 <__retarget_lock_acquire_recursive>
 800799e:	bf00      	nop
 80079a0:	20000370 	.word	0x20000370

080079a4 <__malloc_unlock>:
 80079a4:	4801      	ldr	r0, [pc, #4]	; (80079ac <__malloc_unlock+0x8>)
 80079a6:	f000 bbec 	b.w	8008182 <__retarget_lock_release_recursive>
 80079aa:	bf00      	nop
 80079ac:	20000370 	.word	0x20000370

080079b0 <__sfputc_r>:
 80079b0:	6893      	ldr	r3, [r2, #8]
 80079b2:	3b01      	subs	r3, #1
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	b410      	push	{r4}
 80079b8:	6093      	str	r3, [r2, #8]
 80079ba:	da08      	bge.n	80079ce <__sfputc_r+0x1e>
 80079bc:	6994      	ldr	r4, [r2, #24]
 80079be:	42a3      	cmp	r3, r4
 80079c0:	db01      	blt.n	80079c6 <__sfputc_r+0x16>
 80079c2:	290a      	cmp	r1, #10
 80079c4:	d103      	bne.n	80079ce <__sfputc_r+0x1e>
 80079c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079ca:	f000 b94b 	b.w	8007c64 <__swbuf_r>
 80079ce:	6813      	ldr	r3, [r2, #0]
 80079d0:	1c58      	adds	r0, r3, #1
 80079d2:	6010      	str	r0, [r2, #0]
 80079d4:	7019      	strb	r1, [r3, #0]
 80079d6:	4608      	mov	r0, r1
 80079d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80079dc:	4770      	bx	lr

080079de <__sfputs_r>:
 80079de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079e0:	4606      	mov	r6, r0
 80079e2:	460f      	mov	r7, r1
 80079e4:	4614      	mov	r4, r2
 80079e6:	18d5      	adds	r5, r2, r3
 80079e8:	42ac      	cmp	r4, r5
 80079ea:	d101      	bne.n	80079f0 <__sfputs_r+0x12>
 80079ec:	2000      	movs	r0, #0
 80079ee:	e007      	b.n	8007a00 <__sfputs_r+0x22>
 80079f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079f4:	463a      	mov	r2, r7
 80079f6:	4630      	mov	r0, r6
 80079f8:	f7ff ffda 	bl	80079b0 <__sfputc_r>
 80079fc:	1c43      	adds	r3, r0, #1
 80079fe:	d1f3      	bne.n	80079e8 <__sfputs_r+0xa>
 8007a00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007a04 <_vfiprintf_r>:
 8007a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a08:	460d      	mov	r5, r1
 8007a0a:	b09d      	sub	sp, #116	; 0x74
 8007a0c:	4614      	mov	r4, r2
 8007a0e:	4698      	mov	r8, r3
 8007a10:	4606      	mov	r6, r0
 8007a12:	b118      	cbz	r0, 8007a1c <_vfiprintf_r+0x18>
 8007a14:	6983      	ldr	r3, [r0, #24]
 8007a16:	b90b      	cbnz	r3, 8007a1c <_vfiprintf_r+0x18>
 8007a18:	f000 fb14 	bl	8008044 <__sinit>
 8007a1c:	4b89      	ldr	r3, [pc, #548]	; (8007c44 <_vfiprintf_r+0x240>)
 8007a1e:	429d      	cmp	r5, r3
 8007a20:	d11b      	bne.n	8007a5a <_vfiprintf_r+0x56>
 8007a22:	6875      	ldr	r5, [r6, #4]
 8007a24:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a26:	07d9      	lsls	r1, r3, #31
 8007a28:	d405      	bmi.n	8007a36 <_vfiprintf_r+0x32>
 8007a2a:	89ab      	ldrh	r3, [r5, #12]
 8007a2c:	059a      	lsls	r2, r3, #22
 8007a2e:	d402      	bmi.n	8007a36 <_vfiprintf_r+0x32>
 8007a30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a32:	f000 fba5 	bl	8008180 <__retarget_lock_acquire_recursive>
 8007a36:	89ab      	ldrh	r3, [r5, #12]
 8007a38:	071b      	lsls	r3, r3, #28
 8007a3a:	d501      	bpl.n	8007a40 <_vfiprintf_r+0x3c>
 8007a3c:	692b      	ldr	r3, [r5, #16]
 8007a3e:	b9eb      	cbnz	r3, 8007a7c <_vfiprintf_r+0x78>
 8007a40:	4629      	mov	r1, r5
 8007a42:	4630      	mov	r0, r6
 8007a44:	f000 f96e 	bl	8007d24 <__swsetup_r>
 8007a48:	b1c0      	cbz	r0, 8007a7c <_vfiprintf_r+0x78>
 8007a4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007a4c:	07dc      	lsls	r4, r3, #31
 8007a4e:	d50e      	bpl.n	8007a6e <_vfiprintf_r+0x6a>
 8007a50:	f04f 30ff 	mov.w	r0, #4294967295
 8007a54:	b01d      	add	sp, #116	; 0x74
 8007a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a5a:	4b7b      	ldr	r3, [pc, #492]	; (8007c48 <_vfiprintf_r+0x244>)
 8007a5c:	429d      	cmp	r5, r3
 8007a5e:	d101      	bne.n	8007a64 <_vfiprintf_r+0x60>
 8007a60:	68b5      	ldr	r5, [r6, #8]
 8007a62:	e7df      	b.n	8007a24 <_vfiprintf_r+0x20>
 8007a64:	4b79      	ldr	r3, [pc, #484]	; (8007c4c <_vfiprintf_r+0x248>)
 8007a66:	429d      	cmp	r5, r3
 8007a68:	bf08      	it	eq
 8007a6a:	68f5      	ldreq	r5, [r6, #12]
 8007a6c:	e7da      	b.n	8007a24 <_vfiprintf_r+0x20>
 8007a6e:	89ab      	ldrh	r3, [r5, #12]
 8007a70:	0598      	lsls	r0, r3, #22
 8007a72:	d4ed      	bmi.n	8007a50 <_vfiprintf_r+0x4c>
 8007a74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007a76:	f000 fb84 	bl	8008182 <__retarget_lock_release_recursive>
 8007a7a:	e7e9      	b.n	8007a50 <_vfiprintf_r+0x4c>
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	9309      	str	r3, [sp, #36]	; 0x24
 8007a80:	2320      	movs	r3, #32
 8007a82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a86:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a8a:	2330      	movs	r3, #48	; 0x30
 8007a8c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007c50 <_vfiprintf_r+0x24c>
 8007a90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a94:	f04f 0901 	mov.w	r9, #1
 8007a98:	4623      	mov	r3, r4
 8007a9a:	469a      	mov	sl, r3
 8007a9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007aa0:	b10a      	cbz	r2, 8007aa6 <_vfiprintf_r+0xa2>
 8007aa2:	2a25      	cmp	r2, #37	; 0x25
 8007aa4:	d1f9      	bne.n	8007a9a <_vfiprintf_r+0x96>
 8007aa6:	ebba 0b04 	subs.w	fp, sl, r4
 8007aaa:	d00b      	beq.n	8007ac4 <_vfiprintf_r+0xc0>
 8007aac:	465b      	mov	r3, fp
 8007aae:	4622      	mov	r2, r4
 8007ab0:	4629      	mov	r1, r5
 8007ab2:	4630      	mov	r0, r6
 8007ab4:	f7ff ff93 	bl	80079de <__sfputs_r>
 8007ab8:	3001      	adds	r0, #1
 8007aba:	f000 80aa 	beq.w	8007c12 <_vfiprintf_r+0x20e>
 8007abe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ac0:	445a      	add	r2, fp
 8007ac2:	9209      	str	r2, [sp, #36]	; 0x24
 8007ac4:	f89a 3000 	ldrb.w	r3, [sl]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	f000 80a2 	beq.w	8007c12 <_vfiprintf_r+0x20e>
 8007ace:	2300      	movs	r3, #0
 8007ad0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ad4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ad8:	f10a 0a01 	add.w	sl, sl, #1
 8007adc:	9304      	str	r3, [sp, #16]
 8007ade:	9307      	str	r3, [sp, #28]
 8007ae0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ae4:	931a      	str	r3, [sp, #104]	; 0x68
 8007ae6:	4654      	mov	r4, sl
 8007ae8:	2205      	movs	r2, #5
 8007aea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aee:	4858      	ldr	r0, [pc, #352]	; (8007c50 <_vfiprintf_r+0x24c>)
 8007af0:	f7f8 fb7e 	bl	80001f0 <memchr>
 8007af4:	9a04      	ldr	r2, [sp, #16]
 8007af6:	b9d8      	cbnz	r0, 8007b30 <_vfiprintf_r+0x12c>
 8007af8:	06d1      	lsls	r1, r2, #27
 8007afa:	bf44      	itt	mi
 8007afc:	2320      	movmi	r3, #32
 8007afe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b02:	0713      	lsls	r3, r2, #28
 8007b04:	bf44      	itt	mi
 8007b06:	232b      	movmi	r3, #43	; 0x2b
 8007b08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b0c:	f89a 3000 	ldrb.w	r3, [sl]
 8007b10:	2b2a      	cmp	r3, #42	; 0x2a
 8007b12:	d015      	beq.n	8007b40 <_vfiprintf_r+0x13c>
 8007b14:	9a07      	ldr	r2, [sp, #28]
 8007b16:	4654      	mov	r4, sl
 8007b18:	2000      	movs	r0, #0
 8007b1a:	f04f 0c0a 	mov.w	ip, #10
 8007b1e:	4621      	mov	r1, r4
 8007b20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b24:	3b30      	subs	r3, #48	; 0x30
 8007b26:	2b09      	cmp	r3, #9
 8007b28:	d94e      	bls.n	8007bc8 <_vfiprintf_r+0x1c4>
 8007b2a:	b1b0      	cbz	r0, 8007b5a <_vfiprintf_r+0x156>
 8007b2c:	9207      	str	r2, [sp, #28]
 8007b2e:	e014      	b.n	8007b5a <_vfiprintf_r+0x156>
 8007b30:	eba0 0308 	sub.w	r3, r0, r8
 8007b34:	fa09 f303 	lsl.w	r3, r9, r3
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	9304      	str	r3, [sp, #16]
 8007b3c:	46a2      	mov	sl, r4
 8007b3e:	e7d2      	b.n	8007ae6 <_vfiprintf_r+0xe2>
 8007b40:	9b03      	ldr	r3, [sp, #12]
 8007b42:	1d19      	adds	r1, r3, #4
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	9103      	str	r1, [sp, #12]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	bfbb      	ittet	lt
 8007b4c:	425b      	neglt	r3, r3
 8007b4e:	f042 0202 	orrlt.w	r2, r2, #2
 8007b52:	9307      	strge	r3, [sp, #28]
 8007b54:	9307      	strlt	r3, [sp, #28]
 8007b56:	bfb8      	it	lt
 8007b58:	9204      	strlt	r2, [sp, #16]
 8007b5a:	7823      	ldrb	r3, [r4, #0]
 8007b5c:	2b2e      	cmp	r3, #46	; 0x2e
 8007b5e:	d10c      	bne.n	8007b7a <_vfiprintf_r+0x176>
 8007b60:	7863      	ldrb	r3, [r4, #1]
 8007b62:	2b2a      	cmp	r3, #42	; 0x2a
 8007b64:	d135      	bne.n	8007bd2 <_vfiprintf_r+0x1ce>
 8007b66:	9b03      	ldr	r3, [sp, #12]
 8007b68:	1d1a      	adds	r2, r3, #4
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	9203      	str	r2, [sp, #12]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	bfb8      	it	lt
 8007b72:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b76:	3402      	adds	r4, #2
 8007b78:	9305      	str	r3, [sp, #20]
 8007b7a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007c60 <_vfiprintf_r+0x25c>
 8007b7e:	7821      	ldrb	r1, [r4, #0]
 8007b80:	2203      	movs	r2, #3
 8007b82:	4650      	mov	r0, sl
 8007b84:	f7f8 fb34 	bl	80001f0 <memchr>
 8007b88:	b140      	cbz	r0, 8007b9c <_vfiprintf_r+0x198>
 8007b8a:	2340      	movs	r3, #64	; 0x40
 8007b8c:	eba0 000a 	sub.w	r0, r0, sl
 8007b90:	fa03 f000 	lsl.w	r0, r3, r0
 8007b94:	9b04      	ldr	r3, [sp, #16]
 8007b96:	4303      	orrs	r3, r0
 8007b98:	3401      	adds	r4, #1
 8007b9a:	9304      	str	r3, [sp, #16]
 8007b9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ba0:	482c      	ldr	r0, [pc, #176]	; (8007c54 <_vfiprintf_r+0x250>)
 8007ba2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007ba6:	2206      	movs	r2, #6
 8007ba8:	f7f8 fb22 	bl	80001f0 <memchr>
 8007bac:	2800      	cmp	r0, #0
 8007bae:	d03f      	beq.n	8007c30 <_vfiprintf_r+0x22c>
 8007bb0:	4b29      	ldr	r3, [pc, #164]	; (8007c58 <_vfiprintf_r+0x254>)
 8007bb2:	bb1b      	cbnz	r3, 8007bfc <_vfiprintf_r+0x1f8>
 8007bb4:	9b03      	ldr	r3, [sp, #12]
 8007bb6:	3307      	adds	r3, #7
 8007bb8:	f023 0307 	bic.w	r3, r3, #7
 8007bbc:	3308      	adds	r3, #8
 8007bbe:	9303      	str	r3, [sp, #12]
 8007bc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bc2:	443b      	add	r3, r7
 8007bc4:	9309      	str	r3, [sp, #36]	; 0x24
 8007bc6:	e767      	b.n	8007a98 <_vfiprintf_r+0x94>
 8007bc8:	fb0c 3202 	mla	r2, ip, r2, r3
 8007bcc:	460c      	mov	r4, r1
 8007bce:	2001      	movs	r0, #1
 8007bd0:	e7a5      	b.n	8007b1e <_vfiprintf_r+0x11a>
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	3401      	adds	r4, #1
 8007bd6:	9305      	str	r3, [sp, #20]
 8007bd8:	4619      	mov	r1, r3
 8007bda:	f04f 0c0a 	mov.w	ip, #10
 8007bde:	4620      	mov	r0, r4
 8007be0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007be4:	3a30      	subs	r2, #48	; 0x30
 8007be6:	2a09      	cmp	r2, #9
 8007be8:	d903      	bls.n	8007bf2 <_vfiprintf_r+0x1ee>
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d0c5      	beq.n	8007b7a <_vfiprintf_r+0x176>
 8007bee:	9105      	str	r1, [sp, #20]
 8007bf0:	e7c3      	b.n	8007b7a <_vfiprintf_r+0x176>
 8007bf2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007bf6:	4604      	mov	r4, r0
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	e7f0      	b.n	8007bde <_vfiprintf_r+0x1da>
 8007bfc:	ab03      	add	r3, sp, #12
 8007bfe:	9300      	str	r3, [sp, #0]
 8007c00:	462a      	mov	r2, r5
 8007c02:	4b16      	ldr	r3, [pc, #88]	; (8007c5c <_vfiprintf_r+0x258>)
 8007c04:	a904      	add	r1, sp, #16
 8007c06:	4630      	mov	r0, r6
 8007c08:	f7fd ff9c 	bl	8005b44 <_printf_float>
 8007c0c:	4607      	mov	r7, r0
 8007c0e:	1c78      	adds	r0, r7, #1
 8007c10:	d1d6      	bne.n	8007bc0 <_vfiprintf_r+0x1bc>
 8007c12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c14:	07d9      	lsls	r1, r3, #31
 8007c16:	d405      	bmi.n	8007c24 <_vfiprintf_r+0x220>
 8007c18:	89ab      	ldrh	r3, [r5, #12]
 8007c1a:	059a      	lsls	r2, r3, #22
 8007c1c:	d402      	bmi.n	8007c24 <_vfiprintf_r+0x220>
 8007c1e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c20:	f000 faaf 	bl	8008182 <__retarget_lock_release_recursive>
 8007c24:	89ab      	ldrh	r3, [r5, #12]
 8007c26:	065b      	lsls	r3, r3, #25
 8007c28:	f53f af12 	bmi.w	8007a50 <_vfiprintf_r+0x4c>
 8007c2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c2e:	e711      	b.n	8007a54 <_vfiprintf_r+0x50>
 8007c30:	ab03      	add	r3, sp, #12
 8007c32:	9300      	str	r3, [sp, #0]
 8007c34:	462a      	mov	r2, r5
 8007c36:	4b09      	ldr	r3, [pc, #36]	; (8007c5c <_vfiprintf_r+0x258>)
 8007c38:	a904      	add	r1, sp, #16
 8007c3a:	4630      	mov	r0, r6
 8007c3c:	f7fe fa26 	bl	800608c <_printf_i>
 8007c40:	e7e4      	b.n	8007c0c <_vfiprintf_r+0x208>
 8007c42:	bf00      	nop
 8007c44:	08008804 	.word	0x08008804
 8007c48:	08008824 	.word	0x08008824
 8007c4c:	080087e4 	.word	0x080087e4
 8007c50:	080086d2 	.word	0x080086d2
 8007c54:	080086dc 	.word	0x080086dc
 8007c58:	08005b45 	.word	0x08005b45
 8007c5c:	080079df 	.word	0x080079df
 8007c60:	080086d8 	.word	0x080086d8

08007c64 <__swbuf_r>:
 8007c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c66:	460e      	mov	r6, r1
 8007c68:	4614      	mov	r4, r2
 8007c6a:	4605      	mov	r5, r0
 8007c6c:	b118      	cbz	r0, 8007c76 <__swbuf_r+0x12>
 8007c6e:	6983      	ldr	r3, [r0, #24]
 8007c70:	b90b      	cbnz	r3, 8007c76 <__swbuf_r+0x12>
 8007c72:	f000 f9e7 	bl	8008044 <__sinit>
 8007c76:	4b21      	ldr	r3, [pc, #132]	; (8007cfc <__swbuf_r+0x98>)
 8007c78:	429c      	cmp	r4, r3
 8007c7a:	d12b      	bne.n	8007cd4 <__swbuf_r+0x70>
 8007c7c:	686c      	ldr	r4, [r5, #4]
 8007c7e:	69a3      	ldr	r3, [r4, #24]
 8007c80:	60a3      	str	r3, [r4, #8]
 8007c82:	89a3      	ldrh	r3, [r4, #12]
 8007c84:	071a      	lsls	r2, r3, #28
 8007c86:	d52f      	bpl.n	8007ce8 <__swbuf_r+0x84>
 8007c88:	6923      	ldr	r3, [r4, #16]
 8007c8a:	b36b      	cbz	r3, 8007ce8 <__swbuf_r+0x84>
 8007c8c:	6923      	ldr	r3, [r4, #16]
 8007c8e:	6820      	ldr	r0, [r4, #0]
 8007c90:	1ac0      	subs	r0, r0, r3
 8007c92:	6963      	ldr	r3, [r4, #20]
 8007c94:	b2f6      	uxtb	r6, r6
 8007c96:	4283      	cmp	r3, r0
 8007c98:	4637      	mov	r7, r6
 8007c9a:	dc04      	bgt.n	8007ca6 <__swbuf_r+0x42>
 8007c9c:	4621      	mov	r1, r4
 8007c9e:	4628      	mov	r0, r5
 8007ca0:	f000 f93c 	bl	8007f1c <_fflush_r>
 8007ca4:	bb30      	cbnz	r0, 8007cf4 <__swbuf_r+0x90>
 8007ca6:	68a3      	ldr	r3, [r4, #8]
 8007ca8:	3b01      	subs	r3, #1
 8007caa:	60a3      	str	r3, [r4, #8]
 8007cac:	6823      	ldr	r3, [r4, #0]
 8007cae:	1c5a      	adds	r2, r3, #1
 8007cb0:	6022      	str	r2, [r4, #0]
 8007cb2:	701e      	strb	r6, [r3, #0]
 8007cb4:	6963      	ldr	r3, [r4, #20]
 8007cb6:	3001      	adds	r0, #1
 8007cb8:	4283      	cmp	r3, r0
 8007cba:	d004      	beq.n	8007cc6 <__swbuf_r+0x62>
 8007cbc:	89a3      	ldrh	r3, [r4, #12]
 8007cbe:	07db      	lsls	r3, r3, #31
 8007cc0:	d506      	bpl.n	8007cd0 <__swbuf_r+0x6c>
 8007cc2:	2e0a      	cmp	r6, #10
 8007cc4:	d104      	bne.n	8007cd0 <__swbuf_r+0x6c>
 8007cc6:	4621      	mov	r1, r4
 8007cc8:	4628      	mov	r0, r5
 8007cca:	f000 f927 	bl	8007f1c <_fflush_r>
 8007cce:	b988      	cbnz	r0, 8007cf4 <__swbuf_r+0x90>
 8007cd0:	4638      	mov	r0, r7
 8007cd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cd4:	4b0a      	ldr	r3, [pc, #40]	; (8007d00 <__swbuf_r+0x9c>)
 8007cd6:	429c      	cmp	r4, r3
 8007cd8:	d101      	bne.n	8007cde <__swbuf_r+0x7a>
 8007cda:	68ac      	ldr	r4, [r5, #8]
 8007cdc:	e7cf      	b.n	8007c7e <__swbuf_r+0x1a>
 8007cde:	4b09      	ldr	r3, [pc, #36]	; (8007d04 <__swbuf_r+0xa0>)
 8007ce0:	429c      	cmp	r4, r3
 8007ce2:	bf08      	it	eq
 8007ce4:	68ec      	ldreq	r4, [r5, #12]
 8007ce6:	e7ca      	b.n	8007c7e <__swbuf_r+0x1a>
 8007ce8:	4621      	mov	r1, r4
 8007cea:	4628      	mov	r0, r5
 8007cec:	f000 f81a 	bl	8007d24 <__swsetup_r>
 8007cf0:	2800      	cmp	r0, #0
 8007cf2:	d0cb      	beq.n	8007c8c <__swbuf_r+0x28>
 8007cf4:	f04f 37ff 	mov.w	r7, #4294967295
 8007cf8:	e7ea      	b.n	8007cd0 <__swbuf_r+0x6c>
 8007cfa:	bf00      	nop
 8007cfc:	08008804 	.word	0x08008804
 8007d00:	08008824 	.word	0x08008824
 8007d04:	080087e4 	.word	0x080087e4

08007d08 <__ascii_wctomb>:
 8007d08:	b149      	cbz	r1, 8007d1e <__ascii_wctomb+0x16>
 8007d0a:	2aff      	cmp	r2, #255	; 0xff
 8007d0c:	bf85      	ittet	hi
 8007d0e:	238a      	movhi	r3, #138	; 0x8a
 8007d10:	6003      	strhi	r3, [r0, #0]
 8007d12:	700a      	strbls	r2, [r1, #0]
 8007d14:	f04f 30ff 	movhi.w	r0, #4294967295
 8007d18:	bf98      	it	ls
 8007d1a:	2001      	movls	r0, #1
 8007d1c:	4770      	bx	lr
 8007d1e:	4608      	mov	r0, r1
 8007d20:	4770      	bx	lr
	...

08007d24 <__swsetup_r>:
 8007d24:	4b32      	ldr	r3, [pc, #200]	; (8007df0 <__swsetup_r+0xcc>)
 8007d26:	b570      	push	{r4, r5, r6, lr}
 8007d28:	681d      	ldr	r5, [r3, #0]
 8007d2a:	4606      	mov	r6, r0
 8007d2c:	460c      	mov	r4, r1
 8007d2e:	b125      	cbz	r5, 8007d3a <__swsetup_r+0x16>
 8007d30:	69ab      	ldr	r3, [r5, #24]
 8007d32:	b913      	cbnz	r3, 8007d3a <__swsetup_r+0x16>
 8007d34:	4628      	mov	r0, r5
 8007d36:	f000 f985 	bl	8008044 <__sinit>
 8007d3a:	4b2e      	ldr	r3, [pc, #184]	; (8007df4 <__swsetup_r+0xd0>)
 8007d3c:	429c      	cmp	r4, r3
 8007d3e:	d10f      	bne.n	8007d60 <__swsetup_r+0x3c>
 8007d40:	686c      	ldr	r4, [r5, #4]
 8007d42:	89a3      	ldrh	r3, [r4, #12]
 8007d44:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d48:	0719      	lsls	r1, r3, #28
 8007d4a:	d42c      	bmi.n	8007da6 <__swsetup_r+0x82>
 8007d4c:	06dd      	lsls	r5, r3, #27
 8007d4e:	d411      	bmi.n	8007d74 <__swsetup_r+0x50>
 8007d50:	2309      	movs	r3, #9
 8007d52:	6033      	str	r3, [r6, #0]
 8007d54:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007d58:	81a3      	strh	r3, [r4, #12]
 8007d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d5e:	e03e      	b.n	8007dde <__swsetup_r+0xba>
 8007d60:	4b25      	ldr	r3, [pc, #148]	; (8007df8 <__swsetup_r+0xd4>)
 8007d62:	429c      	cmp	r4, r3
 8007d64:	d101      	bne.n	8007d6a <__swsetup_r+0x46>
 8007d66:	68ac      	ldr	r4, [r5, #8]
 8007d68:	e7eb      	b.n	8007d42 <__swsetup_r+0x1e>
 8007d6a:	4b24      	ldr	r3, [pc, #144]	; (8007dfc <__swsetup_r+0xd8>)
 8007d6c:	429c      	cmp	r4, r3
 8007d6e:	bf08      	it	eq
 8007d70:	68ec      	ldreq	r4, [r5, #12]
 8007d72:	e7e6      	b.n	8007d42 <__swsetup_r+0x1e>
 8007d74:	0758      	lsls	r0, r3, #29
 8007d76:	d512      	bpl.n	8007d9e <__swsetup_r+0x7a>
 8007d78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d7a:	b141      	cbz	r1, 8007d8e <__swsetup_r+0x6a>
 8007d7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d80:	4299      	cmp	r1, r3
 8007d82:	d002      	beq.n	8007d8a <__swsetup_r+0x66>
 8007d84:	4630      	mov	r0, r6
 8007d86:	f7ff fcd5 	bl	8007734 <_free_r>
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	6363      	str	r3, [r4, #52]	; 0x34
 8007d8e:	89a3      	ldrh	r3, [r4, #12]
 8007d90:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007d94:	81a3      	strh	r3, [r4, #12]
 8007d96:	2300      	movs	r3, #0
 8007d98:	6063      	str	r3, [r4, #4]
 8007d9a:	6923      	ldr	r3, [r4, #16]
 8007d9c:	6023      	str	r3, [r4, #0]
 8007d9e:	89a3      	ldrh	r3, [r4, #12]
 8007da0:	f043 0308 	orr.w	r3, r3, #8
 8007da4:	81a3      	strh	r3, [r4, #12]
 8007da6:	6923      	ldr	r3, [r4, #16]
 8007da8:	b94b      	cbnz	r3, 8007dbe <__swsetup_r+0x9a>
 8007daa:	89a3      	ldrh	r3, [r4, #12]
 8007dac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007db0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007db4:	d003      	beq.n	8007dbe <__swsetup_r+0x9a>
 8007db6:	4621      	mov	r1, r4
 8007db8:	4630      	mov	r0, r6
 8007dba:	f000 fa09 	bl	80081d0 <__smakebuf_r>
 8007dbe:	89a0      	ldrh	r0, [r4, #12]
 8007dc0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007dc4:	f010 0301 	ands.w	r3, r0, #1
 8007dc8:	d00a      	beq.n	8007de0 <__swsetup_r+0xbc>
 8007dca:	2300      	movs	r3, #0
 8007dcc:	60a3      	str	r3, [r4, #8]
 8007dce:	6963      	ldr	r3, [r4, #20]
 8007dd0:	425b      	negs	r3, r3
 8007dd2:	61a3      	str	r3, [r4, #24]
 8007dd4:	6923      	ldr	r3, [r4, #16]
 8007dd6:	b943      	cbnz	r3, 8007dea <__swsetup_r+0xc6>
 8007dd8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007ddc:	d1ba      	bne.n	8007d54 <__swsetup_r+0x30>
 8007dde:	bd70      	pop	{r4, r5, r6, pc}
 8007de0:	0781      	lsls	r1, r0, #30
 8007de2:	bf58      	it	pl
 8007de4:	6963      	ldrpl	r3, [r4, #20]
 8007de6:	60a3      	str	r3, [r4, #8]
 8007de8:	e7f4      	b.n	8007dd4 <__swsetup_r+0xb0>
 8007dea:	2000      	movs	r0, #0
 8007dec:	e7f7      	b.n	8007dde <__swsetup_r+0xba>
 8007dee:	bf00      	nop
 8007df0:	2000000c 	.word	0x2000000c
 8007df4:	08008804 	.word	0x08008804
 8007df8:	08008824 	.word	0x08008824
 8007dfc:	080087e4 	.word	0x080087e4

08007e00 <abort>:
 8007e00:	b508      	push	{r3, lr}
 8007e02:	2006      	movs	r0, #6
 8007e04:	f000 fa4c 	bl	80082a0 <raise>
 8007e08:	2001      	movs	r0, #1
 8007e0a:	f7f9 fc65 	bl	80016d8 <_exit>
	...

08007e10 <__sflush_r>:
 8007e10:	898a      	ldrh	r2, [r1, #12]
 8007e12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e16:	4605      	mov	r5, r0
 8007e18:	0710      	lsls	r0, r2, #28
 8007e1a:	460c      	mov	r4, r1
 8007e1c:	d458      	bmi.n	8007ed0 <__sflush_r+0xc0>
 8007e1e:	684b      	ldr	r3, [r1, #4]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	dc05      	bgt.n	8007e30 <__sflush_r+0x20>
 8007e24:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	dc02      	bgt.n	8007e30 <__sflush_r+0x20>
 8007e2a:	2000      	movs	r0, #0
 8007e2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e32:	2e00      	cmp	r6, #0
 8007e34:	d0f9      	beq.n	8007e2a <__sflush_r+0x1a>
 8007e36:	2300      	movs	r3, #0
 8007e38:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007e3c:	682f      	ldr	r7, [r5, #0]
 8007e3e:	602b      	str	r3, [r5, #0]
 8007e40:	d032      	beq.n	8007ea8 <__sflush_r+0x98>
 8007e42:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007e44:	89a3      	ldrh	r3, [r4, #12]
 8007e46:	075a      	lsls	r2, r3, #29
 8007e48:	d505      	bpl.n	8007e56 <__sflush_r+0x46>
 8007e4a:	6863      	ldr	r3, [r4, #4]
 8007e4c:	1ac0      	subs	r0, r0, r3
 8007e4e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007e50:	b10b      	cbz	r3, 8007e56 <__sflush_r+0x46>
 8007e52:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007e54:	1ac0      	subs	r0, r0, r3
 8007e56:	2300      	movs	r3, #0
 8007e58:	4602      	mov	r2, r0
 8007e5a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e5c:	6a21      	ldr	r1, [r4, #32]
 8007e5e:	4628      	mov	r0, r5
 8007e60:	47b0      	blx	r6
 8007e62:	1c43      	adds	r3, r0, #1
 8007e64:	89a3      	ldrh	r3, [r4, #12]
 8007e66:	d106      	bne.n	8007e76 <__sflush_r+0x66>
 8007e68:	6829      	ldr	r1, [r5, #0]
 8007e6a:	291d      	cmp	r1, #29
 8007e6c:	d82c      	bhi.n	8007ec8 <__sflush_r+0xb8>
 8007e6e:	4a2a      	ldr	r2, [pc, #168]	; (8007f18 <__sflush_r+0x108>)
 8007e70:	40ca      	lsrs	r2, r1
 8007e72:	07d6      	lsls	r6, r2, #31
 8007e74:	d528      	bpl.n	8007ec8 <__sflush_r+0xb8>
 8007e76:	2200      	movs	r2, #0
 8007e78:	6062      	str	r2, [r4, #4]
 8007e7a:	04d9      	lsls	r1, r3, #19
 8007e7c:	6922      	ldr	r2, [r4, #16]
 8007e7e:	6022      	str	r2, [r4, #0]
 8007e80:	d504      	bpl.n	8007e8c <__sflush_r+0x7c>
 8007e82:	1c42      	adds	r2, r0, #1
 8007e84:	d101      	bne.n	8007e8a <__sflush_r+0x7a>
 8007e86:	682b      	ldr	r3, [r5, #0]
 8007e88:	b903      	cbnz	r3, 8007e8c <__sflush_r+0x7c>
 8007e8a:	6560      	str	r0, [r4, #84]	; 0x54
 8007e8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e8e:	602f      	str	r7, [r5, #0]
 8007e90:	2900      	cmp	r1, #0
 8007e92:	d0ca      	beq.n	8007e2a <__sflush_r+0x1a>
 8007e94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e98:	4299      	cmp	r1, r3
 8007e9a:	d002      	beq.n	8007ea2 <__sflush_r+0x92>
 8007e9c:	4628      	mov	r0, r5
 8007e9e:	f7ff fc49 	bl	8007734 <_free_r>
 8007ea2:	2000      	movs	r0, #0
 8007ea4:	6360      	str	r0, [r4, #52]	; 0x34
 8007ea6:	e7c1      	b.n	8007e2c <__sflush_r+0x1c>
 8007ea8:	6a21      	ldr	r1, [r4, #32]
 8007eaa:	2301      	movs	r3, #1
 8007eac:	4628      	mov	r0, r5
 8007eae:	47b0      	blx	r6
 8007eb0:	1c41      	adds	r1, r0, #1
 8007eb2:	d1c7      	bne.n	8007e44 <__sflush_r+0x34>
 8007eb4:	682b      	ldr	r3, [r5, #0]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d0c4      	beq.n	8007e44 <__sflush_r+0x34>
 8007eba:	2b1d      	cmp	r3, #29
 8007ebc:	d001      	beq.n	8007ec2 <__sflush_r+0xb2>
 8007ebe:	2b16      	cmp	r3, #22
 8007ec0:	d101      	bne.n	8007ec6 <__sflush_r+0xb6>
 8007ec2:	602f      	str	r7, [r5, #0]
 8007ec4:	e7b1      	b.n	8007e2a <__sflush_r+0x1a>
 8007ec6:	89a3      	ldrh	r3, [r4, #12]
 8007ec8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ecc:	81a3      	strh	r3, [r4, #12]
 8007ece:	e7ad      	b.n	8007e2c <__sflush_r+0x1c>
 8007ed0:	690f      	ldr	r7, [r1, #16]
 8007ed2:	2f00      	cmp	r7, #0
 8007ed4:	d0a9      	beq.n	8007e2a <__sflush_r+0x1a>
 8007ed6:	0793      	lsls	r3, r2, #30
 8007ed8:	680e      	ldr	r6, [r1, #0]
 8007eda:	bf08      	it	eq
 8007edc:	694b      	ldreq	r3, [r1, #20]
 8007ede:	600f      	str	r7, [r1, #0]
 8007ee0:	bf18      	it	ne
 8007ee2:	2300      	movne	r3, #0
 8007ee4:	eba6 0807 	sub.w	r8, r6, r7
 8007ee8:	608b      	str	r3, [r1, #8]
 8007eea:	f1b8 0f00 	cmp.w	r8, #0
 8007eee:	dd9c      	ble.n	8007e2a <__sflush_r+0x1a>
 8007ef0:	6a21      	ldr	r1, [r4, #32]
 8007ef2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007ef4:	4643      	mov	r3, r8
 8007ef6:	463a      	mov	r2, r7
 8007ef8:	4628      	mov	r0, r5
 8007efa:	47b0      	blx	r6
 8007efc:	2800      	cmp	r0, #0
 8007efe:	dc06      	bgt.n	8007f0e <__sflush_r+0xfe>
 8007f00:	89a3      	ldrh	r3, [r4, #12]
 8007f02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f06:	81a3      	strh	r3, [r4, #12]
 8007f08:	f04f 30ff 	mov.w	r0, #4294967295
 8007f0c:	e78e      	b.n	8007e2c <__sflush_r+0x1c>
 8007f0e:	4407      	add	r7, r0
 8007f10:	eba8 0800 	sub.w	r8, r8, r0
 8007f14:	e7e9      	b.n	8007eea <__sflush_r+0xda>
 8007f16:	bf00      	nop
 8007f18:	20400001 	.word	0x20400001

08007f1c <_fflush_r>:
 8007f1c:	b538      	push	{r3, r4, r5, lr}
 8007f1e:	690b      	ldr	r3, [r1, #16]
 8007f20:	4605      	mov	r5, r0
 8007f22:	460c      	mov	r4, r1
 8007f24:	b913      	cbnz	r3, 8007f2c <_fflush_r+0x10>
 8007f26:	2500      	movs	r5, #0
 8007f28:	4628      	mov	r0, r5
 8007f2a:	bd38      	pop	{r3, r4, r5, pc}
 8007f2c:	b118      	cbz	r0, 8007f36 <_fflush_r+0x1a>
 8007f2e:	6983      	ldr	r3, [r0, #24]
 8007f30:	b90b      	cbnz	r3, 8007f36 <_fflush_r+0x1a>
 8007f32:	f000 f887 	bl	8008044 <__sinit>
 8007f36:	4b14      	ldr	r3, [pc, #80]	; (8007f88 <_fflush_r+0x6c>)
 8007f38:	429c      	cmp	r4, r3
 8007f3a:	d11b      	bne.n	8007f74 <_fflush_r+0x58>
 8007f3c:	686c      	ldr	r4, [r5, #4]
 8007f3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d0ef      	beq.n	8007f26 <_fflush_r+0xa>
 8007f46:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007f48:	07d0      	lsls	r0, r2, #31
 8007f4a:	d404      	bmi.n	8007f56 <_fflush_r+0x3a>
 8007f4c:	0599      	lsls	r1, r3, #22
 8007f4e:	d402      	bmi.n	8007f56 <_fflush_r+0x3a>
 8007f50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f52:	f000 f915 	bl	8008180 <__retarget_lock_acquire_recursive>
 8007f56:	4628      	mov	r0, r5
 8007f58:	4621      	mov	r1, r4
 8007f5a:	f7ff ff59 	bl	8007e10 <__sflush_r>
 8007f5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f60:	07da      	lsls	r2, r3, #31
 8007f62:	4605      	mov	r5, r0
 8007f64:	d4e0      	bmi.n	8007f28 <_fflush_r+0xc>
 8007f66:	89a3      	ldrh	r3, [r4, #12]
 8007f68:	059b      	lsls	r3, r3, #22
 8007f6a:	d4dd      	bmi.n	8007f28 <_fflush_r+0xc>
 8007f6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f6e:	f000 f908 	bl	8008182 <__retarget_lock_release_recursive>
 8007f72:	e7d9      	b.n	8007f28 <_fflush_r+0xc>
 8007f74:	4b05      	ldr	r3, [pc, #20]	; (8007f8c <_fflush_r+0x70>)
 8007f76:	429c      	cmp	r4, r3
 8007f78:	d101      	bne.n	8007f7e <_fflush_r+0x62>
 8007f7a:	68ac      	ldr	r4, [r5, #8]
 8007f7c:	e7df      	b.n	8007f3e <_fflush_r+0x22>
 8007f7e:	4b04      	ldr	r3, [pc, #16]	; (8007f90 <_fflush_r+0x74>)
 8007f80:	429c      	cmp	r4, r3
 8007f82:	bf08      	it	eq
 8007f84:	68ec      	ldreq	r4, [r5, #12]
 8007f86:	e7da      	b.n	8007f3e <_fflush_r+0x22>
 8007f88:	08008804 	.word	0x08008804
 8007f8c:	08008824 	.word	0x08008824
 8007f90:	080087e4 	.word	0x080087e4

08007f94 <std>:
 8007f94:	2300      	movs	r3, #0
 8007f96:	b510      	push	{r4, lr}
 8007f98:	4604      	mov	r4, r0
 8007f9a:	e9c0 3300 	strd	r3, r3, [r0]
 8007f9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007fa2:	6083      	str	r3, [r0, #8]
 8007fa4:	8181      	strh	r1, [r0, #12]
 8007fa6:	6643      	str	r3, [r0, #100]	; 0x64
 8007fa8:	81c2      	strh	r2, [r0, #14]
 8007faa:	6183      	str	r3, [r0, #24]
 8007fac:	4619      	mov	r1, r3
 8007fae:	2208      	movs	r2, #8
 8007fb0:	305c      	adds	r0, #92	; 0x5c
 8007fb2:	f7fd fd1f 	bl	80059f4 <memset>
 8007fb6:	4b05      	ldr	r3, [pc, #20]	; (8007fcc <std+0x38>)
 8007fb8:	6263      	str	r3, [r4, #36]	; 0x24
 8007fba:	4b05      	ldr	r3, [pc, #20]	; (8007fd0 <std+0x3c>)
 8007fbc:	62a3      	str	r3, [r4, #40]	; 0x28
 8007fbe:	4b05      	ldr	r3, [pc, #20]	; (8007fd4 <std+0x40>)
 8007fc0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007fc2:	4b05      	ldr	r3, [pc, #20]	; (8007fd8 <std+0x44>)
 8007fc4:	6224      	str	r4, [r4, #32]
 8007fc6:	6323      	str	r3, [r4, #48]	; 0x30
 8007fc8:	bd10      	pop	{r4, pc}
 8007fca:	bf00      	nop
 8007fcc:	080082d9 	.word	0x080082d9
 8007fd0:	080082fb 	.word	0x080082fb
 8007fd4:	08008333 	.word	0x08008333
 8007fd8:	08008357 	.word	0x08008357

08007fdc <_cleanup_r>:
 8007fdc:	4901      	ldr	r1, [pc, #4]	; (8007fe4 <_cleanup_r+0x8>)
 8007fde:	f000 b8af 	b.w	8008140 <_fwalk_reent>
 8007fe2:	bf00      	nop
 8007fe4:	08007f1d 	.word	0x08007f1d

08007fe8 <__sfmoreglue>:
 8007fe8:	b570      	push	{r4, r5, r6, lr}
 8007fea:	2268      	movs	r2, #104	; 0x68
 8007fec:	1e4d      	subs	r5, r1, #1
 8007fee:	4355      	muls	r5, r2
 8007ff0:	460e      	mov	r6, r1
 8007ff2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007ff6:	f7ff fc09 	bl	800780c <_malloc_r>
 8007ffa:	4604      	mov	r4, r0
 8007ffc:	b140      	cbz	r0, 8008010 <__sfmoreglue+0x28>
 8007ffe:	2100      	movs	r1, #0
 8008000:	e9c0 1600 	strd	r1, r6, [r0]
 8008004:	300c      	adds	r0, #12
 8008006:	60a0      	str	r0, [r4, #8]
 8008008:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800800c:	f7fd fcf2 	bl	80059f4 <memset>
 8008010:	4620      	mov	r0, r4
 8008012:	bd70      	pop	{r4, r5, r6, pc}

08008014 <__sfp_lock_acquire>:
 8008014:	4801      	ldr	r0, [pc, #4]	; (800801c <__sfp_lock_acquire+0x8>)
 8008016:	f000 b8b3 	b.w	8008180 <__retarget_lock_acquire_recursive>
 800801a:	bf00      	nop
 800801c:	20000371 	.word	0x20000371

08008020 <__sfp_lock_release>:
 8008020:	4801      	ldr	r0, [pc, #4]	; (8008028 <__sfp_lock_release+0x8>)
 8008022:	f000 b8ae 	b.w	8008182 <__retarget_lock_release_recursive>
 8008026:	bf00      	nop
 8008028:	20000371 	.word	0x20000371

0800802c <__sinit_lock_acquire>:
 800802c:	4801      	ldr	r0, [pc, #4]	; (8008034 <__sinit_lock_acquire+0x8>)
 800802e:	f000 b8a7 	b.w	8008180 <__retarget_lock_acquire_recursive>
 8008032:	bf00      	nop
 8008034:	20000372 	.word	0x20000372

08008038 <__sinit_lock_release>:
 8008038:	4801      	ldr	r0, [pc, #4]	; (8008040 <__sinit_lock_release+0x8>)
 800803a:	f000 b8a2 	b.w	8008182 <__retarget_lock_release_recursive>
 800803e:	bf00      	nop
 8008040:	20000372 	.word	0x20000372

08008044 <__sinit>:
 8008044:	b510      	push	{r4, lr}
 8008046:	4604      	mov	r4, r0
 8008048:	f7ff fff0 	bl	800802c <__sinit_lock_acquire>
 800804c:	69a3      	ldr	r3, [r4, #24]
 800804e:	b11b      	cbz	r3, 8008058 <__sinit+0x14>
 8008050:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008054:	f7ff bff0 	b.w	8008038 <__sinit_lock_release>
 8008058:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800805c:	6523      	str	r3, [r4, #80]	; 0x50
 800805e:	4b13      	ldr	r3, [pc, #76]	; (80080ac <__sinit+0x68>)
 8008060:	4a13      	ldr	r2, [pc, #76]	; (80080b0 <__sinit+0x6c>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	62a2      	str	r2, [r4, #40]	; 0x28
 8008066:	42a3      	cmp	r3, r4
 8008068:	bf04      	itt	eq
 800806a:	2301      	moveq	r3, #1
 800806c:	61a3      	streq	r3, [r4, #24]
 800806e:	4620      	mov	r0, r4
 8008070:	f000 f820 	bl	80080b4 <__sfp>
 8008074:	6060      	str	r0, [r4, #4]
 8008076:	4620      	mov	r0, r4
 8008078:	f000 f81c 	bl	80080b4 <__sfp>
 800807c:	60a0      	str	r0, [r4, #8]
 800807e:	4620      	mov	r0, r4
 8008080:	f000 f818 	bl	80080b4 <__sfp>
 8008084:	2200      	movs	r2, #0
 8008086:	60e0      	str	r0, [r4, #12]
 8008088:	2104      	movs	r1, #4
 800808a:	6860      	ldr	r0, [r4, #4]
 800808c:	f7ff ff82 	bl	8007f94 <std>
 8008090:	68a0      	ldr	r0, [r4, #8]
 8008092:	2201      	movs	r2, #1
 8008094:	2109      	movs	r1, #9
 8008096:	f7ff ff7d 	bl	8007f94 <std>
 800809a:	68e0      	ldr	r0, [r4, #12]
 800809c:	2202      	movs	r2, #2
 800809e:	2112      	movs	r1, #18
 80080a0:	f7ff ff78 	bl	8007f94 <std>
 80080a4:	2301      	movs	r3, #1
 80080a6:	61a3      	str	r3, [r4, #24]
 80080a8:	e7d2      	b.n	8008050 <__sinit+0xc>
 80080aa:	bf00      	nop
 80080ac:	08008468 	.word	0x08008468
 80080b0:	08007fdd 	.word	0x08007fdd

080080b4 <__sfp>:
 80080b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080b6:	4607      	mov	r7, r0
 80080b8:	f7ff ffac 	bl	8008014 <__sfp_lock_acquire>
 80080bc:	4b1e      	ldr	r3, [pc, #120]	; (8008138 <__sfp+0x84>)
 80080be:	681e      	ldr	r6, [r3, #0]
 80080c0:	69b3      	ldr	r3, [r6, #24]
 80080c2:	b913      	cbnz	r3, 80080ca <__sfp+0x16>
 80080c4:	4630      	mov	r0, r6
 80080c6:	f7ff ffbd 	bl	8008044 <__sinit>
 80080ca:	3648      	adds	r6, #72	; 0x48
 80080cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80080d0:	3b01      	subs	r3, #1
 80080d2:	d503      	bpl.n	80080dc <__sfp+0x28>
 80080d4:	6833      	ldr	r3, [r6, #0]
 80080d6:	b30b      	cbz	r3, 800811c <__sfp+0x68>
 80080d8:	6836      	ldr	r6, [r6, #0]
 80080da:	e7f7      	b.n	80080cc <__sfp+0x18>
 80080dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80080e0:	b9d5      	cbnz	r5, 8008118 <__sfp+0x64>
 80080e2:	4b16      	ldr	r3, [pc, #88]	; (800813c <__sfp+0x88>)
 80080e4:	60e3      	str	r3, [r4, #12]
 80080e6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80080ea:	6665      	str	r5, [r4, #100]	; 0x64
 80080ec:	f000 f847 	bl	800817e <__retarget_lock_init_recursive>
 80080f0:	f7ff ff96 	bl	8008020 <__sfp_lock_release>
 80080f4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80080f8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80080fc:	6025      	str	r5, [r4, #0]
 80080fe:	61a5      	str	r5, [r4, #24]
 8008100:	2208      	movs	r2, #8
 8008102:	4629      	mov	r1, r5
 8008104:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008108:	f7fd fc74 	bl	80059f4 <memset>
 800810c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008110:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008114:	4620      	mov	r0, r4
 8008116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008118:	3468      	adds	r4, #104	; 0x68
 800811a:	e7d9      	b.n	80080d0 <__sfp+0x1c>
 800811c:	2104      	movs	r1, #4
 800811e:	4638      	mov	r0, r7
 8008120:	f7ff ff62 	bl	8007fe8 <__sfmoreglue>
 8008124:	4604      	mov	r4, r0
 8008126:	6030      	str	r0, [r6, #0]
 8008128:	2800      	cmp	r0, #0
 800812a:	d1d5      	bne.n	80080d8 <__sfp+0x24>
 800812c:	f7ff ff78 	bl	8008020 <__sfp_lock_release>
 8008130:	230c      	movs	r3, #12
 8008132:	603b      	str	r3, [r7, #0]
 8008134:	e7ee      	b.n	8008114 <__sfp+0x60>
 8008136:	bf00      	nop
 8008138:	08008468 	.word	0x08008468
 800813c:	ffff0001 	.word	0xffff0001

08008140 <_fwalk_reent>:
 8008140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008144:	4606      	mov	r6, r0
 8008146:	4688      	mov	r8, r1
 8008148:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800814c:	2700      	movs	r7, #0
 800814e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008152:	f1b9 0901 	subs.w	r9, r9, #1
 8008156:	d505      	bpl.n	8008164 <_fwalk_reent+0x24>
 8008158:	6824      	ldr	r4, [r4, #0]
 800815a:	2c00      	cmp	r4, #0
 800815c:	d1f7      	bne.n	800814e <_fwalk_reent+0xe>
 800815e:	4638      	mov	r0, r7
 8008160:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008164:	89ab      	ldrh	r3, [r5, #12]
 8008166:	2b01      	cmp	r3, #1
 8008168:	d907      	bls.n	800817a <_fwalk_reent+0x3a>
 800816a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800816e:	3301      	adds	r3, #1
 8008170:	d003      	beq.n	800817a <_fwalk_reent+0x3a>
 8008172:	4629      	mov	r1, r5
 8008174:	4630      	mov	r0, r6
 8008176:	47c0      	blx	r8
 8008178:	4307      	orrs	r7, r0
 800817a:	3568      	adds	r5, #104	; 0x68
 800817c:	e7e9      	b.n	8008152 <_fwalk_reent+0x12>

0800817e <__retarget_lock_init_recursive>:
 800817e:	4770      	bx	lr

08008180 <__retarget_lock_acquire_recursive>:
 8008180:	4770      	bx	lr

08008182 <__retarget_lock_release_recursive>:
 8008182:	4770      	bx	lr

08008184 <__swhatbuf_r>:
 8008184:	b570      	push	{r4, r5, r6, lr}
 8008186:	460e      	mov	r6, r1
 8008188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800818c:	2900      	cmp	r1, #0
 800818e:	b096      	sub	sp, #88	; 0x58
 8008190:	4614      	mov	r4, r2
 8008192:	461d      	mov	r5, r3
 8008194:	da08      	bge.n	80081a8 <__swhatbuf_r+0x24>
 8008196:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800819a:	2200      	movs	r2, #0
 800819c:	602a      	str	r2, [r5, #0]
 800819e:	061a      	lsls	r2, r3, #24
 80081a0:	d410      	bmi.n	80081c4 <__swhatbuf_r+0x40>
 80081a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081a6:	e00e      	b.n	80081c6 <__swhatbuf_r+0x42>
 80081a8:	466a      	mov	r2, sp
 80081aa:	f000 f8fb 	bl	80083a4 <_fstat_r>
 80081ae:	2800      	cmp	r0, #0
 80081b0:	dbf1      	blt.n	8008196 <__swhatbuf_r+0x12>
 80081b2:	9a01      	ldr	r2, [sp, #4]
 80081b4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80081b8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80081bc:	425a      	negs	r2, r3
 80081be:	415a      	adcs	r2, r3
 80081c0:	602a      	str	r2, [r5, #0]
 80081c2:	e7ee      	b.n	80081a2 <__swhatbuf_r+0x1e>
 80081c4:	2340      	movs	r3, #64	; 0x40
 80081c6:	2000      	movs	r0, #0
 80081c8:	6023      	str	r3, [r4, #0]
 80081ca:	b016      	add	sp, #88	; 0x58
 80081cc:	bd70      	pop	{r4, r5, r6, pc}
	...

080081d0 <__smakebuf_r>:
 80081d0:	898b      	ldrh	r3, [r1, #12]
 80081d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80081d4:	079d      	lsls	r5, r3, #30
 80081d6:	4606      	mov	r6, r0
 80081d8:	460c      	mov	r4, r1
 80081da:	d507      	bpl.n	80081ec <__smakebuf_r+0x1c>
 80081dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80081e0:	6023      	str	r3, [r4, #0]
 80081e2:	6123      	str	r3, [r4, #16]
 80081e4:	2301      	movs	r3, #1
 80081e6:	6163      	str	r3, [r4, #20]
 80081e8:	b002      	add	sp, #8
 80081ea:	bd70      	pop	{r4, r5, r6, pc}
 80081ec:	ab01      	add	r3, sp, #4
 80081ee:	466a      	mov	r2, sp
 80081f0:	f7ff ffc8 	bl	8008184 <__swhatbuf_r>
 80081f4:	9900      	ldr	r1, [sp, #0]
 80081f6:	4605      	mov	r5, r0
 80081f8:	4630      	mov	r0, r6
 80081fa:	f7ff fb07 	bl	800780c <_malloc_r>
 80081fe:	b948      	cbnz	r0, 8008214 <__smakebuf_r+0x44>
 8008200:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008204:	059a      	lsls	r2, r3, #22
 8008206:	d4ef      	bmi.n	80081e8 <__smakebuf_r+0x18>
 8008208:	f023 0303 	bic.w	r3, r3, #3
 800820c:	f043 0302 	orr.w	r3, r3, #2
 8008210:	81a3      	strh	r3, [r4, #12]
 8008212:	e7e3      	b.n	80081dc <__smakebuf_r+0xc>
 8008214:	4b0d      	ldr	r3, [pc, #52]	; (800824c <__smakebuf_r+0x7c>)
 8008216:	62b3      	str	r3, [r6, #40]	; 0x28
 8008218:	89a3      	ldrh	r3, [r4, #12]
 800821a:	6020      	str	r0, [r4, #0]
 800821c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008220:	81a3      	strh	r3, [r4, #12]
 8008222:	9b00      	ldr	r3, [sp, #0]
 8008224:	6163      	str	r3, [r4, #20]
 8008226:	9b01      	ldr	r3, [sp, #4]
 8008228:	6120      	str	r0, [r4, #16]
 800822a:	b15b      	cbz	r3, 8008244 <__smakebuf_r+0x74>
 800822c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008230:	4630      	mov	r0, r6
 8008232:	f000 f8c9 	bl	80083c8 <_isatty_r>
 8008236:	b128      	cbz	r0, 8008244 <__smakebuf_r+0x74>
 8008238:	89a3      	ldrh	r3, [r4, #12]
 800823a:	f023 0303 	bic.w	r3, r3, #3
 800823e:	f043 0301 	orr.w	r3, r3, #1
 8008242:	81a3      	strh	r3, [r4, #12]
 8008244:	89a0      	ldrh	r0, [r4, #12]
 8008246:	4305      	orrs	r5, r0
 8008248:	81a5      	strh	r5, [r4, #12]
 800824a:	e7cd      	b.n	80081e8 <__smakebuf_r+0x18>
 800824c:	08007fdd 	.word	0x08007fdd

08008250 <_raise_r>:
 8008250:	291f      	cmp	r1, #31
 8008252:	b538      	push	{r3, r4, r5, lr}
 8008254:	4604      	mov	r4, r0
 8008256:	460d      	mov	r5, r1
 8008258:	d904      	bls.n	8008264 <_raise_r+0x14>
 800825a:	2316      	movs	r3, #22
 800825c:	6003      	str	r3, [r0, #0]
 800825e:	f04f 30ff 	mov.w	r0, #4294967295
 8008262:	bd38      	pop	{r3, r4, r5, pc}
 8008264:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008266:	b112      	cbz	r2, 800826e <_raise_r+0x1e>
 8008268:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800826c:	b94b      	cbnz	r3, 8008282 <_raise_r+0x32>
 800826e:	4620      	mov	r0, r4
 8008270:	f000 f830 	bl	80082d4 <_getpid_r>
 8008274:	462a      	mov	r2, r5
 8008276:	4601      	mov	r1, r0
 8008278:	4620      	mov	r0, r4
 800827a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800827e:	f000 b817 	b.w	80082b0 <_kill_r>
 8008282:	2b01      	cmp	r3, #1
 8008284:	d00a      	beq.n	800829c <_raise_r+0x4c>
 8008286:	1c59      	adds	r1, r3, #1
 8008288:	d103      	bne.n	8008292 <_raise_r+0x42>
 800828a:	2316      	movs	r3, #22
 800828c:	6003      	str	r3, [r0, #0]
 800828e:	2001      	movs	r0, #1
 8008290:	e7e7      	b.n	8008262 <_raise_r+0x12>
 8008292:	2400      	movs	r4, #0
 8008294:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008298:	4628      	mov	r0, r5
 800829a:	4798      	blx	r3
 800829c:	2000      	movs	r0, #0
 800829e:	e7e0      	b.n	8008262 <_raise_r+0x12>

080082a0 <raise>:
 80082a0:	4b02      	ldr	r3, [pc, #8]	; (80082ac <raise+0xc>)
 80082a2:	4601      	mov	r1, r0
 80082a4:	6818      	ldr	r0, [r3, #0]
 80082a6:	f7ff bfd3 	b.w	8008250 <_raise_r>
 80082aa:	bf00      	nop
 80082ac:	2000000c 	.word	0x2000000c

080082b0 <_kill_r>:
 80082b0:	b538      	push	{r3, r4, r5, lr}
 80082b2:	4d07      	ldr	r5, [pc, #28]	; (80082d0 <_kill_r+0x20>)
 80082b4:	2300      	movs	r3, #0
 80082b6:	4604      	mov	r4, r0
 80082b8:	4608      	mov	r0, r1
 80082ba:	4611      	mov	r1, r2
 80082bc:	602b      	str	r3, [r5, #0]
 80082be:	f7f9 f9fb 	bl	80016b8 <_kill>
 80082c2:	1c43      	adds	r3, r0, #1
 80082c4:	d102      	bne.n	80082cc <_kill_r+0x1c>
 80082c6:	682b      	ldr	r3, [r5, #0]
 80082c8:	b103      	cbz	r3, 80082cc <_kill_r+0x1c>
 80082ca:	6023      	str	r3, [r4, #0]
 80082cc:	bd38      	pop	{r3, r4, r5, pc}
 80082ce:	bf00      	nop
 80082d0:	2000036c 	.word	0x2000036c

080082d4 <_getpid_r>:
 80082d4:	f7f9 b9e8 	b.w	80016a8 <_getpid>

080082d8 <__sread>:
 80082d8:	b510      	push	{r4, lr}
 80082da:	460c      	mov	r4, r1
 80082dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082e0:	f000 f894 	bl	800840c <_read_r>
 80082e4:	2800      	cmp	r0, #0
 80082e6:	bfab      	itete	ge
 80082e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80082ea:	89a3      	ldrhlt	r3, [r4, #12]
 80082ec:	181b      	addge	r3, r3, r0
 80082ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80082f2:	bfac      	ite	ge
 80082f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80082f6:	81a3      	strhlt	r3, [r4, #12]
 80082f8:	bd10      	pop	{r4, pc}

080082fa <__swrite>:
 80082fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082fe:	461f      	mov	r7, r3
 8008300:	898b      	ldrh	r3, [r1, #12]
 8008302:	05db      	lsls	r3, r3, #23
 8008304:	4605      	mov	r5, r0
 8008306:	460c      	mov	r4, r1
 8008308:	4616      	mov	r6, r2
 800830a:	d505      	bpl.n	8008318 <__swrite+0x1e>
 800830c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008310:	2302      	movs	r3, #2
 8008312:	2200      	movs	r2, #0
 8008314:	f000 f868 	bl	80083e8 <_lseek_r>
 8008318:	89a3      	ldrh	r3, [r4, #12]
 800831a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800831e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008322:	81a3      	strh	r3, [r4, #12]
 8008324:	4632      	mov	r2, r6
 8008326:	463b      	mov	r3, r7
 8008328:	4628      	mov	r0, r5
 800832a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800832e:	f000 b817 	b.w	8008360 <_write_r>

08008332 <__sseek>:
 8008332:	b510      	push	{r4, lr}
 8008334:	460c      	mov	r4, r1
 8008336:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800833a:	f000 f855 	bl	80083e8 <_lseek_r>
 800833e:	1c43      	adds	r3, r0, #1
 8008340:	89a3      	ldrh	r3, [r4, #12]
 8008342:	bf15      	itete	ne
 8008344:	6560      	strne	r0, [r4, #84]	; 0x54
 8008346:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800834a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800834e:	81a3      	strheq	r3, [r4, #12]
 8008350:	bf18      	it	ne
 8008352:	81a3      	strhne	r3, [r4, #12]
 8008354:	bd10      	pop	{r4, pc}

08008356 <__sclose>:
 8008356:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800835a:	f000 b813 	b.w	8008384 <_close_r>
	...

08008360 <_write_r>:
 8008360:	b538      	push	{r3, r4, r5, lr}
 8008362:	4d07      	ldr	r5, [pc, #28]	; (8008380 <_write_r+0x20>)
 8008364:	4604      	mov	r4, r0
 8008366:	4608      	mov	r0, r1
 8008368:	4611      	mov	r1, r2
 800836a:	2200      	movs	r2, #0
 800836c:	602a      	str	r2, [r5, #0]
 800836e:	461a      	mov	r2, r3
 8008370:	f7f9 f9d9 	bl	8001726 <_write>
 8008374:	1c43      	adds	r3, r0, #1
 8008376:	d102      	bne.n	800837e <_write_r+0x1e>
 8008378:	682b      	ldr	r3, [r5, #0]
 800837a:	b103      	cbz	r3, 800837e <_write_r+0x1e>
 800837c:	6023      	str	r3, [r4, #0]
 800837e:	bd38      	pop	{r3, r4, r5, pc}
 8008380:	2000036c 	.word	0x2000036c

08008384 <_close_r>:
 8008384:	b538      	push	{r3, r4, r5, lr}
 8008386:	4d06      	ldr	r5, [pc, #24]	; (80083a0 <_close_r+0x1c>)
 8008388:	2300      	movs	r3, #0
 800838a:	4604      	mov	r4, r0
 800838c:	4608      	mov	r0, r1
 800838e:	602b      	str	r3, [r5, #0]
 8008390:	f7f9 f9e5 	bl	800175e <_close>
 8008394:	1c43      	adds	r3, r0, #1
 8008396:	d102      	bne.n	800839e <_close_r+0x1a>
 8008398:	682b      	ldr	r3, [r5, #0]
 800839a:	b103      	cbz	r3, 800839e <_close_r+0x1a>
 800839c:	6023      	str	r3, [r4, #0]
 800839e:	bd38      	pop	{r3, r4, r5, pc}
 80083a0:	2000036c 	.word	0x2000036c

080083a4 <_fstat_r>:
 80083a4:	b538      	push	{r3, r4, r5, lr}
 80083a6:	4d07      	ldr	r5, [pc, #28]	; (80083c4 <_fstat_r+0x20>)
 80083a8:	2300      	movs	r3, #0
 80083aa:	4604      	mov	r4, r0
 80083ac:	4608      	mov	r0, r1
 80083ae:	4611      	mov	r1, r2
 80083b0:	602b      	str	r3, [r5, #0]
 80083b2:	f7f9 f9e0 	bl	8001776 <_fstat>
 80083b6:	1c43      	adds	r3, r0, #1
 80083b8:	d102      	bne.n	80083c0 <_fstat_r+0x1c>
 80083ba:	682b      	ldr	r3, [r5, #0]
 80083bc:	b103      	cbz	r3, 80083c0 <_fstat_r+0x1c>
 80083be:	6023      	str	r3, [r4, #0]
 80083c0:	bd38      	pop	{r3, r4, r5, pc}
 80083c2:	bf00      	nop
 80083c4:	2000036c 	.word	0x2000036c

080083c8 <_isatty_r>:
 80083c8:	b538      	push	{r3, r4, r5, lr}
 80083ca:	4d06      	ldr	r5, [pc, #24]	; (80083e4 <_isatty_r+0x1c>)
 80083cc:	2300      	movs	r3, #0
 80083ce:	4604      	mov	r4, r0
 80083d0:	4608      	mov	r0, r1
 80083d2:	602b      	str	r3, [r5, #0]
 80083d4:	f7f9 f9df 	bl	8001796 <_isatty>
 80083d8:	1c43      	adds	r3, r0, #1
 80083da:	d102      	bne.n	80083e2 <_isatty_r+0x1a>
 80083dc:	682b      	ldr	r3, [r5, #0]
 80083de:	b103      	cbz	r3, 80083e2 <_isatty_r+0x1a>
 80083e0:	6023      	str	r3, [r4, #0]
 80083e2:	bd38      	pop	{r3, r4, r5, pc}
 80083e4:	2000036c 	.word	0x2000036c

080083e8 <_lseek_r>:
 80083e8:	b538      	push	{r3, r4, r5, lr}
 80083ea:	4d07      	ldr	r5, [pc, #28]	; (8008408 <_lseek_r+0x20>)
 80083ec:	4604      	mov	r4, r0
 80083ee:	4608      	mov	r0, r1
 80083f0:	4611      	mov	r1, r2
 80083f2:	2200      	movs	r2, #0
 80083f4:	602a      	str	r2, [r5, #0]
 80083f6:	461a      	mov	r2, r3
 80083f8:	f7f9 f9d8 	bl	80017ac <_lseek>
 80083fc:	1c43      	adds	r3, r0, #1
 80083fe:	d102      	bne.n	8008406 <_lseek_r+0x1e>
 8008400:	682b      	ldr	r3, [r5, #0]
 8008402:	b103      	cbz	r3, 8008406 <_lseek_r+0x1e>
 8008404:	6023      	str	r3, [r4, #0]
 8008406:	bd38      	pop	{r3, r4, r5, pc}
 8008408:	2000036c 	.word	0x2000036c

0800840c <_read_r>:
 800840c:	b538      	push	{r3, r4, r5, lr}
 800840e:	4d07      	ldr	r5, [pc, #28]	; (800842c <_read_r+0x20>)
 8008410:	4604      	mov	r4, r0
 8008412:	4608      	mov	r0, r1
 8008414:	4611      	mov	r1, r2
 8008416:	2200      	movs	r2, #0
 8008418:	602a      	str	r2, [r5, #0]
 800841a:	461a      	mov	r2, r3
 800841c:	f7f9 f966 	bl	80016ec <_read>
 8008420:	1c43      	adds	r3, r0, #1
 8008422:	d102      	bne.n	800842a <_read_r+0x1e>
 8008424:	682b      	ldr	r3, [r5, #0]
 8008426:	b103      	cbz	r3, 800842a <_read_r+0x1e>
 8008428:	6023      	str	r3, [r4, #0]
 800842a:	bd38      	pop	{r3, r4, r5, pc}
 800842c:	2000036c 	.word	0x2000036c

08008430 <_init>:
 8008430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008432:	bf00      	nop
 8008434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008436:	bc08      	pop	{r3}
 8008438:	469e      	mov	lr, r3
 800843a:	4770      	bx	lr

0800843c <_fini>:
 800843c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800843e:	bf00      	nop
 8008440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008442:	bc08      	pop	{r3}
 8008444:	469e      	mov	lr, r3
 8008446:	4770      	bx	lr
