# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Oct 24 14:53:43 2014
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: qgpwindowsvb-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\basemon_mod_V1.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical/specctra.did
# Current time = Fri Oct 24 14:53:43 2014
# PCB C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-20.0000 ylo=-20.0000 xhi=34020.0000 yhi=22020.0000
# Total 7 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 3
# Components Placed 11, Images Processed 15, Padstacks Processed 4
# Nets Processed 30, Net Terminals 68
# PCB Area=748000000.000  EIC=4  Area/EIC=187000000.000  SMDs=9
# Total Pin Count: 68
# Signal Connections Created 38
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\basemon_mod_V1.dsn
# Nets 30 Connections 41 Unroutes 41
# Signal Layers 2 Power Layers 3
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 22428.7400 Horizontal 11600.0000 Vertical 10828.7400
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 22428.7400 Horizontal 11600.0000 Vertical 10828.7400
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\basemon_mod_V1_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaac01764.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Fri Oct 24 14:53:47 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\basemon_mod_V1.dsn
# Nets 30 Connections 41 Unroutes 41
# Signal Layers 2 Power Layers 3
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 22428.7400 Horizontal 11600.0000 Vertical 10828.7400
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 22428.7400 Horizontal 11600.0000 Vertical 10828.7400
# Start Route Pass 1 of 25
# Routing 41 wires.
# Total Conflicts: 28 (Cross: 26, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 41 Successes 41 Failures 0 Vias 9
# Cpu Time = 0:00:06  Elapsed Time = 0:00:07
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 53 wires.
# Total Conflicts: 9 (Cross: 9, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 47 Successes 47 Failures 0 Vias 15
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.6786
# End Pass 2 of 25
# 13 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Start Route Pass 3 of 25
# Routing 10 wires.
# 12 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 10 Successes 10 Failures 0 Vias 18
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 25
# Cpu Time = 0:00:07  Elapsed Time = 0:00:08
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    26|     2|   0|    0|    9|    0|   0|  0|  0:00:06|  0:00:06|
# Route    |  2|     9|     0|   0|    0|   15|    0|   0| 67|  0:00:00|  0:00:06|
# Route    |  3|     0|     0|   0|    0|   18|    0|   0|100|  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\basemon_mod_V1.dsn
# Nets 30 Connections 41 Unroutes 0
# Signal Layers 2 Power Layers 3
# Wire Junctions 8, at vias 0 Total Vias 18
# Percent Connected  100.00
# Manhattan Length 22643.7300 Horizontal 11818.3290 Vertical 10825.4010
# Routed Length 25701.8000 Horizontal 12587.5200 Vertical 13114.2800
# Ratio Actual / Manhattan   1.1351
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
clean 2
# Current time = Fri Oct 24 14:53:56 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\basemon_mod_V1.dsn
# Nets 30 Connections 41 Unroutes 0
# Signal Layers 2 Power Layers 3
# Wire Junctions 8, at vias 0 Total Vias 18
# Percent Connected  100.00
# Manhattan Length 22643.7300 Horizontal 11818.3290 Vertical 10825.4010
# Routed Length 25701.8000 Horizontal 12587.5200 Vertical 13114.2800
# Ratio Actual / Manhattan   1.1351
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 64 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 50 Successes 50 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 64 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 48 Successes 48 Failures 0 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    26|     2|   0|    0|    9|    0|   0|  0|  0:00:06|  0:00:06|
# Route    |  2|     9|     0|   0|    0|   15|    0|   0| 67|  0:00:00|  0:00:06|
# Route    |  3|     0|     0|   0|    0|   18|    0|   0|100|  0:00:00|  0:00:06|
# Clean    |  4|     0|     0|   0|    0|   17|    0|   0|   |  0:00:00|  0:00:06|
# Clean    |  5|     0|     0|   0|    0|   16|    0|   0|   |  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\basemon_mod_V1.dsn
# Nets 30 Connections 41 Unroutes 0
# Signal Layers 2 Power Layers 3
# Wire Junctions 10, at vias 1 Total Vias 16
# Percent Connected  100.00
# Manhattan Length 22882.7600 Horizontal 11939.6140 Vertical 10943.1460
# Routed Length 25585.7900 Horizontal 12820.5300 Vertical 12765.2600
# Ratio Actual / Manhattan   1.1181
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
write routes (changed_only) (reset_changed) C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaad01764.tmp
# Routing Written to File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaad01764.tmp
quit
