$date
	Mon May 17 18:58:01 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module SR_FF_tb $end
$var wire 1 ! Q $end
$var reg 1 " clk $end
$var reg 2 # sr [1:0] $end
$scope module M_UUT $end
$var wire 1 " clk $end
$var wire 2 $ sr [1:0] $end
$var reg 1 ! Q $end
$var reg 1 % Qb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
b10 $
b10 #
0"
x!
$end
#10
0%
1!
1"
#20
0"
#30
1"
#40
0"
b0 #
b0 $
#50
1"
#60
0"
#70
1"
#80
0"
#90
1%
0!
1"
b1 #
b1 $
#100
0"
#110
1"
#120
0"
#130
1"
#140
0"
#150
1"
#160
0"
b11 #
b11 $
#170
x%
z!
1"
#180
0"
#190
1"
#200
0"
#210
1"
#220
0"
#230
1"
#240
0"
#250
1"
#260
0"
#270
1"
#280
0"
#290
1"
#300
0"
#310
1"
#320
0"
#330
1"
#340
0"
#350
1"
#360
0"
#370
1"
#380
0"
#390
1"
#400
0"
#410
1"
#420
0"
#430
1"
#440
0"
#450
1"
#460
0"
#470
1"
#480
0"
#490
1"
#500
0"
