library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity Topo is
	port(
			clk : in std_logic;
			reset_n : in std_logic;
			m : in std_logic_vector(5 downto 0); 
			mult : in std_logic_vector(5 downto 0);
			res : out std_logic_vector(11 downto 0);
			prt : in std_logic;
			go : in std_logic
		);
end Topo;

architecture rtl of Topo is

component MySoc is
	port (
		clk_clk       : in  std_logic := '0'; --   clk.clk
		reset_reset_n : in  std_logic := '0'; -- reset.reset_n
		go_export     : out std_logic; --    go.export
		prt_export    : in  std_logic := '0'; --   prt.export
		res_export    : out std_logic_vector(11 downto 0); --   res.export
		mult_export   : in  std_logic_vector(5 downto 0)  := (others => '0'); --  mult.export
		m_export      : in  std_logic_vector(5 downto 0)  := (others => '0')  --     m.export
	);
end component MySoc;

begin	
	Soc : MySoc port map (clk_clk => clk, reset_reset_n => reset_n, go_export => go, prt_export => prt, res_export => res, mult_export => mult, m_export => m);
end rtl;