
---------- Begin Simulation Statistics ----------
final_tick                                 1227070000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174412                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408884                       # Number of bytes of host memory used
host_op_rate                                   309218                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.64                       # Real time elapsed on the host
host_tick_rate                               89944944                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2379399                       # Number of instructions simulated
sim_ops                                       4218491                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001227                       # Number of seconds simulated
sim_ticks                                  1227070000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               512491                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 29                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26617                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            532646                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             277239                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          512491                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           235252                       # Number of indirect misses.
system.cpu.branchPred.lookups                  575396                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   19592                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        14219                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2658400                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2071274                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             26719                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     422629                       # Number of branches committed
system.cpu.commit.bw_lim_events                710064                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             864                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          932211                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2379399                       # Number of instructions committed
system.cpu.commit.committedOps                4218491                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2643684                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.595687                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.735895                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1271544     48.10%     48.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       208971      7.90%     56.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       190051      7.19%     63.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       263054      9.95%     73.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       710064     26.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2643684                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75825                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                17725                       # Number of function calls committed.
system.cpu.commit.int_insts                   4162331                       # Number of committed integer instructions.
system.cpu.commit.loads                        601840                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20844      0.49%      0.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3291438     78.02%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1053      0.02%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38203      0.91%     79.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2996      0.07%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.03%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6346      0.15%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11415      0.27%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12434      0.29%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6715      0.16%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1273      0.03%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          581952     13.80%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         210059      4.98%     99.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19888      0.47%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4218491                       # Class of committed instruction
system.cpu.commit.refs                         824398                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2379399                       # Number of Instructions Simulated
system.cpu.committedOps                       4218491                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.289265                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.289265                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7713                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        32739                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47107                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4141                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1043107                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5383221                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   405508                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1334430                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26784                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89012                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      687295                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2047                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      242507                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           166                       # TLB misses on write requests
system.cpu.fetch.Branches                      575396                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    299051                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2428555                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6053                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3177565                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  145                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           688                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   53568                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.187567                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             442651                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             296831                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.035822                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2898841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.955962                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.923963                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1352859     46.67%     46.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    89551      3.09%     49.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    72558      2.50%     52.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   100136      3.45%     55.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1283737     44.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2898841                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    123276                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68107                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    249532000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    249532000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    249532000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    249532000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    249532000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    249532000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8664800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8664400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       605600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       605200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       604800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       604800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4706000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4499600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4522000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4731600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     94699600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     94601200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     94661200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     94691200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1914054000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          168835                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31223                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   453923                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.555781                       # Inst execution rate
system.cpu.iew.exec_refs                       931412                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     242491                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  715033                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                724398                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1728                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               637                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               256217                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5150651                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                688921                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             40351                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4772633                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3357                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9150                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26784                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15396                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           575                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            42703                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          240                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       122556                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        33658                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22868                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8355                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6413080                       # num instructions consuming a value
system.cpu.iew.wb_count                       4749217                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.577329                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3702456                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.548148                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4756805                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7388294                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4061462                       # number of integer regfile writes
system.cpu.ipc                               0.775636                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.775636                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27849      0.58%      0.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3742981     77.77%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1079      0.02%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42244      0.88%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4621      0.10%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1430      0.03%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6968      0.14%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15271      0.32%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14156      0.29%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7290      0.15%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2463      0.05%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               674624     14.02%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              232084      4.82%     99.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26148      0.54%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13779      0.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4812987                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   93209                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              187802                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        89527                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             137195                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4691929                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12355662                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4659690                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5945677                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5147419                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4812987                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                3232                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          932149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18652                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2368                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1390421                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2898841                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.660314                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.664687                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1264027     43.60%     43.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              206822      7.13%     50.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              355105     12.25%     62.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              395593     13.65%     76.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              677294     23.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2898841                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.568936                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      299171                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           382                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              8470                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4259                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               724398                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              256217                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1874168                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          3067676                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     89                       # Number of system calls
system.cpu.rename.BlockCycles                  861147                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5553303                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               82                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43354                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   456997                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14411                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4161                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13770212                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5299356                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7000284                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1363731                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73262                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26784                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                168018                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1446958                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            161515                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8382320                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          22164                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1011                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    200538                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1070                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7084322                       # The number of ROB reads
system.cpu.rob.rob_writes                    10557528                       # The number of ROB writes
system.cpu.timesIdled                            2789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        20806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          42880                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              438                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          652                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            652                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               92                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23182                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1227070000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12349                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1345                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8183                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1305                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1305                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12349                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       959936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       959936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  959936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13654                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13654    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13654                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11450151                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29655049                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1227070000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               20039                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4152                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             26266                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                922                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2041                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2041                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          20039                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        15285                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49673                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   64958                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       331456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1261184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1592640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10542                       # Total snoops (count)
system.l2bus.snoopTraffic                       86208                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              32620                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014255                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118801                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    32156     98.58%     98.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                      463      1.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                32620                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20280396                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             20776433                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6217599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1227070000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1227070000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       293136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           293136                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       293136                       # number of overall hits
system.cpu.icache.overall_hits::total          293136                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5914                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5914                       # number of overall misses
system.cpu.icache.overall_misses::total          5914                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    206805200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    206805200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    206805200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    206805200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       299050                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       299050                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       299050                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       299050                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.019776                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019776                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.019776                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019776                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34968.752114                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34968.752114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34968.752114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34968.752114                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          228                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          733                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          733                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          733                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          733                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         5181                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5181                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5181                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5181                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    169274800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    169274800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    169274800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    169274800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017325                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017325                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017325                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017325                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32672.225439                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32672.225439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32672.225439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32672.225439                       # average overall mshr miss latency
system.cpu.icache.replacements                   4925                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       293136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          293136                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5914                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    206805200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    206805200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       299050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       299050                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.019776                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019776                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34968.752114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34968.752114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          733                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          733                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    169274800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    169274800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017325                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017325                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32672.225439                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32672.225439                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1227070000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1227070000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.763485                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              250470                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4925                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             50.856853                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.763485                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991264                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991264                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            603281                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           603281                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1227070000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1227070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1227070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       830947                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           830947                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       830947                       # number of overall hits
system.cpu.dcache.overall_hits::total          830947                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35137                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35137                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35137                       # number of overall misses
system.cpu.dcache.overall_misses::total         35137                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1700624400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1700624400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1700624400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1700624400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       866084                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       866084                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       866084                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       866084                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040570                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040570                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040570                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040570                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48399.817856                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48399.817856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48399.817856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48399.817856                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27818                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          156                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               724                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.422652                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           78                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1681                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2807                       # number of writebacks
system.cpu.dcache.writebacks::total              2807                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22417                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22417                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22417                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22417                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12720                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12720                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12720                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4179                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16899                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    580833600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    580833600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    580833600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    249915145                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    830748745                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014687                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014687                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014687                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019512                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45663.018868                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45663.018868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45663.018868                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59802.619048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49159.639328                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15875                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       610457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          610457                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33059                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33059                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1598171200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1598171200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       643516                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       643516                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051372                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051372                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48342.998881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48342.998881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22380                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22380                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10679                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    481279200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    481279200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45067.815339                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45067.815339                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       220490                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         220490                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2078                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2078                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    102453200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102453200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       222568                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       222568                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49303.753609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49303.753609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2041                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2041                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     99554400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99554400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009170                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009170                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48777.266046                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48777.266046                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4179                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4179                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    249915145                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    249915145                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59802.619048                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 59802.619048                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1227070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1227070000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           982.360717                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              637624                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15875                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.165291                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   763.461165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   218.899552                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.745568                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.213769                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.959337                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          833                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          791                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.186523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.813477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1749067                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1749067                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1227070000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            3158                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5045                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          740                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                8943                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3158                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5045                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          740                       # number of overall hits
system.l2cache.overall_hits::total               8943                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2021                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7675                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3439                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13135                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2021                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7675                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3439                       # number of overall misses
system.l2cache.overall_misses::total            13135                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    136492800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    522873600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    241500438                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    900866838                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    136492800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    522873600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    241500438                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    900866838                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         5179                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12720                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4179                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           22078                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         5179                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12720                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4179                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          22078                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.390230                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603381                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.822924                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.594936                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.390230                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603381                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.822924                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.594936                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67537.258783                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68126.853420                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 70224.029660                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68585.217967                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67537.258783                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68126.853420                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 70224.029660                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68585.217967                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1345                       # number of writebacks
system.l2cache.writebacks::total                 1345                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           13                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             22                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           13                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            22                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2021                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7666                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3426                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13113                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2021                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7666                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3426                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          541                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13654                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    120324800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    461160400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    213681650                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    795166850                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    120324800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    461160400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    213681650                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32181079                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    827347929                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.390230                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602673                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.819813                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.593940                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.390230                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602673                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.819813                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.618444                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59537.258783                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60156.587529                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62370.592528                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60639.582857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59537.258783                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60156.587529                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62370.592528                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59484.434381                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60593.813461                       # average overall mshr miss latency
system.l2cache.replacements                      9618                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2807                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2807                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2807                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2807                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          348                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          348                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          541                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          541                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32181079                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32181079                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59484.434381                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59484.434381                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          736                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              736                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1305                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1305                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     90856400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     90856400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2041                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2041                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.639392                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.639392                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69621.762452                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69621.762452                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1305                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1305                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80416400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80416400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.639392                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.639392                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61621.762452                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61621.762452                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         3158                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4309                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          740                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         8207                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2021                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6370                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3439                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11830                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    136492800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    432017200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    241500438                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    810010438                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         5179                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10679                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4179                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        20037                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.390230                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596498                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.822924                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.590408                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67537.258783                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67820.596546                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 70224.029660                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68470.873880                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           22                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2021                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6361                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3426                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11808                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    120324800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    380744000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    213681650                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    714750450                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.390230                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595655                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.819813                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.589310                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59537.258783                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59855.997485                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62370.592528                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60531.034045                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1227070000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1227070000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3755.527062                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26293                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9618                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.733728                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    15.473956                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   370.364798                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2330.625484                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   904.445732                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   134.617092                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003778                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.090421                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.569000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220812                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032866                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.916877                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1095                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3001                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1071                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2805                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          147                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.267334                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.732666                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               356586                       # Number of tag accesses
system.l2cache.tags.data_accesses              356586                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1227070000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          490624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219264                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              873856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86080                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86080                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2021                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7666                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3426                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          541                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13654                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1345                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1345                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          105408819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          399833750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    178689072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     28216809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              712148451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     105408819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         105408819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        70150847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              70150847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        70150847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         105408819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         399833750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    178689072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     28216809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             782299298                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                39636328800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 321202                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409908                       # Number of bytes of host memory used
host_op_rate                                   515244                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   554.76                       # Real time elapsed on the host
host_tick_rate                               69235634                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   178190124                       # Number of instructions simulated
sim_ops                                     285837560                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038409                       # Number of seconds simulated
sim_ticks                                 38409258800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5788193                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            147803                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          18025743                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1387546                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         5788193                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          4400647                       # Number of indirect misses.
system.cpu.branchPred.lookups                18064837                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25448                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        54822                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 363095856                       # number of cc regfile reads
system.cpu.cc_regfile_writes                153526709                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            147803                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   17664427                       # Number of branches committed
system.cpu.commit.bw_lim_events              59665281                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         3091334                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            175810725                       # Number of instructions committed
system.cpu.commit.committedOps              281619069                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     95197051                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.958275                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.397372                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       391597      0.41%      0.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     30199958     31.72%     32.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2062658      2.17%     34.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2877557      3.02%     37.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     59665281     62.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     95197051                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                 273585540                       # Number of committed integer instructions.
system.cpu.commit.loads                      25630361                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass      8033365      2.85%      2.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        239954217     85.21%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               64      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25630239      9.10%     97.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8000764      2.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         281619069                       # Class of committed instruction
system.cpu.commit.refs                       33631197                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   175810725                       # Number of Instructions Simulated
system.cpu.committedOps                     281619069                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.546173                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.546173                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           99                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           15                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          120                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              13268205                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              286238746                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  9325912                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  61284929                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 148016                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              11993484                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    25729695                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     8000925                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                    18064837                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  11763363                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      84007373                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 27782                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      179627920                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  296032                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.188130                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           11865157                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1412994                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.870673                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           96020546                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.999286                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.602561                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 16266380     16.94%     16.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7983756      8.31%     25.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1784858      1.86%     27.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3502643      3.65%     30.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 66482909     69.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             96020546                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       835                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      525                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  16080836800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  16080836800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  16080836800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  16080836800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  16080836800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  16080836800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        16000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        16000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        30800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        31200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        31200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        32800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   3395937600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   3357578400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   3396045200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   3358951600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   109993726000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               157620                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 17694510                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.946227                       # Inst execution rate
system.cpu.iew.exec_refs                     33730616                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    8000925                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  676136                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              25932398                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              8071856                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           284710403                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              25729691                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            170990                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             282905971                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   108                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 148016                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   122                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           865993                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       302037                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        71021                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            213                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       121050                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          36570                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 503949832                       # num instructions consuming a value
system.cpu.iew.wb_count                     282870698                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.486741                       # average fanout of values written-back
system.cpu.iew.wb_producers                 245293036                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.945859                       # insts written-back per cycle
system.cpu.iew.wb_sent                      282884830                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                450054958                       # number of integer regfile reads
system.cpu.int_regfile_writes               249103416                       # number of integer regfile writes
system.cpu.ipc                               1.830920                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.830920                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           8092646      2.86%      2.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             241212553     85.21%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    80      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  54      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   39      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   92      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   90      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  37      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 57      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25770121      9.10%     97.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8000854      2.83%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             225      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             81      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              283076961                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     713                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1439                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          659                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1370                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              274983602                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          662269092                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    282870039                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         287800580                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  284710382                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 283076961                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3091334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             96063                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7632657                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      96020546                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.948087                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.948135                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              727326      0.76%      0.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5747779      5.99%      6.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            24173770     25.18%     31.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            32505042     33.85%     65.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            32866629     34.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        96020546                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.948008                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    11763363                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           5810217                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           325247                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             25932398                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8071856                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                85929568                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         96023147                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  677429                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             400809491                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                6651228                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 15373158                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     41                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 32641                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             909384310                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              285692207                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           406597258                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  67212385                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    251                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 148016                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              12609271                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  5787766                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1355                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        455310064                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            287                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  32424990                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    320242173                       # The number of ROB reads
system.cpu.rob.rob_writes                   570244597                       # The number of ROB writes
system.cpu.timesIdled                              23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           81                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            158                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           43                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            89                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  38409258800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 46                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               41                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            46                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                46                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      46    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  46                       # Request fanout histogram
system.membus.reqLayer2.occupancy               38801                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              99499                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  38409258800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  72                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            10                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               108                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                14                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               14                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             72                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     243                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                47                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                132                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.060606                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.239515                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      124     93.94%     93.94% # Request fanout histogram
system.l2bus.snoop_fanout::1                        8      6.06%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  132                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               48800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                71988                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               43200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     38409258800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  38409258800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     11763312                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11763312                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11763312                       # number of overall hits
system.cpu.icache.overall_hits::total        11763312                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           51                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             51                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           51                       # number of overall misses
system.cpu.icache.overall_misses::total            51                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2316800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2316800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2316800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2316800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11763363                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11763363                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11763363                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11763363                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45427.450980                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45427.450980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45427.450980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45427.450980                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           36                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1762400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1762400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1762400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1762400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48955.555556                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48955.555556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48955.555556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48955.555556                       # average overall mshr miss latency
system.cpu.icache.replacements                     36                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11763312                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11763312                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           51                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            51                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2316800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2316800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11763363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11763363                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45427.450980                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45427.450980                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1762400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1762400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48955.555556                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48955.555556                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  38409258800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  38409258800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.000396                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6075                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                39                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            155.769231                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.000396                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988283                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988283                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          252                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23526762                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23526762                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  38409258800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  38409258800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  38409258800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     32864439                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32864439                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     32864439                       # number of overall hits
system.cpu.dcache.overall_hits::total        32864439                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           97                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             97                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           97                       # number of overall misses
system.cpu.dcache.overall_misses::total            97                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3419200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3419200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3419200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3419200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     32864536                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32864536                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     32864536                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32864536                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35249.484536                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35249.484536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35249.484536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35249.484536                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 6                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           54                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           43                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           43                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            7                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1653200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1653200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1653200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       116785                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1769985                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38446.511628                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38446.511628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38446.511628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 16683.571429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35399.700000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     36                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     24863617                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        24863617                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           83                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            83                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3267200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3267200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     24863700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24863700                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39363.855422                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39363.855422                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1512400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1512400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52151.724138                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52151.724138                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8000822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8000822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       152000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       152000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8000836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8000836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 10857.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10857.142857                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       140800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       140800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 10057.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10057.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       116785                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       116785                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 16683.571429                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 16683.571429                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  38409258800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38409258800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               11997                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                36                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            333.250000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   835.000140                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   188.999860                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.815430                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.184570                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          189                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          835                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          835                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.184570                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.815430                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          65729108                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         65729108                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  38409258800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  25                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            5                       # number of overall hits
system.l2cache.overall_hits::total                 25                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            25                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                46                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           25                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            1                       # number of overall misses
system.l2cache.overall_misses::total               46                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1626800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1402000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher        65999                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3094799                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1626800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1402000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher        65999                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3094799                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           36                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              71                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           36                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            6                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             71                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.694444                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.689655                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.166667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.647887                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.694444                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.689655                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.166667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.647887                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65072                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        70100                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        65999                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67278.239130                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65072                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        70100                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        65999                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67278.239130                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           25                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           25                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1426800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1242000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher        57999                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2726799                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1426800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1242000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        57999                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2726799                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.694444                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.689655                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.166667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.647887                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.694444                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.689655                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.166667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.647887                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57072                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        62100                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57999                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59278.239130                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57072                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        62100                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57999                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59278.239130                       # average overall mshr miss latency
system.l2cache.replacements                        46                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data           14                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              14                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total           14                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           25                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           46                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1626800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1402000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher        65999                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3094799                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           71                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.694444                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.689655                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.166667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.647887                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65072                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        70100                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        65999                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67278.239130                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           25                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           46                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1426800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1242000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher        57999                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2726799                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.694444                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.689655                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.166667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.647887                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57072                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        62100                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57999                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59278.239130                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  38409258800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  38409258800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    170                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   46                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.695652                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           39                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1110.997587                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1868.001481                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   963.000931                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          115                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009521                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.271240                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.456055                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.235108                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.028076                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1080                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3016                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1080                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3016                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.263672                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1278                       # Number of tag accesses
system.l2cache.tags.data_accesses                1278                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  38409258800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2944                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               25                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   46                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              41657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data              33325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher         1666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  76648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         41657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             41657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks            3333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                  3333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks            3333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             41657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data             33325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher         1666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 79981                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                39785909200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               65457449                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                105045731                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.73                       # Real time elapsed on the host
host_tick_rate                               54838878                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   178539068                       # Number of instructions simulated
sim_ops                                     286524802                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000150                       # Number of seconds simulated
sim_ticks                                   149580400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                79400                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 27                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3727                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             75726                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              39365                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           79400                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            40035                       # Number of indirect misses.
system.cpu.branchPred.lookups                   94269                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8829                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2883                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    323005                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   167844                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3750                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      82316                       # Number of branches committed
system.cpu.commit.bw_lim_events                122800                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              96                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           61401                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               348944                       # Number of instructions committed
system.cpu.commit.committedOps                 687242                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       339506                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.024241                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.746756                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       117292     34.55%     34.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        39250     11.56%     46.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        23700      6.98%     53.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        36464     10.74%     63.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       122800     36.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       339506                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1096                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8642                       # Number of function calls committed.
system.cpu.commit.int_insts                    686741                       # Number of committed integer instructions.
system.cpu.commit.loads                        116162                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          174      0.03%      0.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           514896     74.92%     74.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1035      0.15%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.02%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             80      0.01%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.02%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.01%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.01%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.01%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.01%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          115834     16.85%     92.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          54107      7.87%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.05%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            687242                       # Class of committed instruction
system.cpu.commit.refs                         170531                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      348944                       # Number of Instructions Simulated
system.cpu.committedOps                        687242                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.071665                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.071665                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           39                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          123                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          208                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 20914                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 771707                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   117029                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    212607                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3762                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3101                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      120137                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            64                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       55744                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       94269                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     63217                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        231437                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   700                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         387303                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           154                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    7524                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.252089                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             122026                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              48194                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.035705                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             357413                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.192657                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.857112                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   135709     37.97%     37.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15995      4.48%     42.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    14853      4.16%     46.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    25441      7.12%     53.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   165415     46.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               357413                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1433                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      939                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     36464400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     36464400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     36464400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     36464400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     36464400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     36464000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       233600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       233200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        45200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     17814000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     17809600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     17804800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     17824800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      290779200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           16538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3992                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    84876                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.926694                       # Inst execution rate
system.cpu.iew.exec_refs                       175893                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      55743                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   17067                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                124184                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                853                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                38                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                59442                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              748633                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                120150                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7621                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                720489                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3762                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    34                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3325                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         8024                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5073                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3856                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            136                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    716924                       # num instructions consuming a value
system.cpu.iew.wb_count                        718022                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.667599                       # average fanout of values written-back
system.cpu.iew.wb_producers                    478618                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.920096                       # insts written-back per cycle
system.cpu.iew.wb_sent                         719002                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1106711                       # number of integer regfile reads
system.cpu.int_regfile_writes                  577573                       # number of integer regfile writes
system.cpu.ipc                               0.933128                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.933128                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1162      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                546963     75.12%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1036      0.14%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   131      0.02%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 129      0.02%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.02%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   51      0.01%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  110      0.02%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  110      0.02%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 106      0.01%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 65      0.01%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               121030     16.62%     92.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               56307      7.73%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             472      0.06%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            323      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 728107                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1503                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                3013                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1406                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2352                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 725442                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1811678                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       716616                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            807697                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     746293                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    728107                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2340                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           61401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1061                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2244                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        92798                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        357413                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.037159                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.571881                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              101510     28.40%     28.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               36994     10.35%     38.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               59245     16.58%     55.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               66033     18.48%     73.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               93631     26.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          357413                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.947065                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       63245                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            53                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1881                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3582                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               124184                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               59442                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  347431                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           373951                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     33                       # Number of system calls
system.cpu.rename.BlockCycles                   18113                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                714679                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    206                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   119897                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    123                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    33                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1899079                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 761691                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              784083                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    212765                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    517                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3762                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1153                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    69428                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2121                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1171504                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1723                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                106                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1636                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            113                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       965349                       # The number of ROB reads
system.cpu.rob.rob_writes                     1515932                       # The number of ROB writes
system.cpu.timesIdled                            1300                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         2706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           37                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           5412                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               37                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          226                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           479                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    149580400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                248                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           20                       # Transaction distribution
system.membus.trans_dist::CleanEvict              206                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           248                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        17472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        17472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               253                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     253    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 253                       # Request fanout histogram
system.membus.reqLayer2.occupancy              224017                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             543783                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    149580400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2698                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            67                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2894                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  9                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 9                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2699                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7576                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          528                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    8104                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       161088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        14208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   175296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               275                       # Total snoops (count)
system.l2bus.snoopTraffic                        2240                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2968                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.019205                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.137268                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2911     98.08%     98.08% # Request fanout histogram
system.l2bus.snoop_fanout::1                       57      1.92%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2968                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              211200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              2210772                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3037998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       149580400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    149580400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        60596                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            60596                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        60596                       # number of overall hits
system.cpu.icache.overall_hits::total           60596                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2621                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2621                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2621                       # number of overall misses
system.cpu.icache.overall_misses::total          2621                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39375200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39375200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39375200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39375200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        63217                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        63217                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        63217                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        63217                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.041460                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.041460                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.041460                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.041460                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15022.968333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15022.968333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15022.968333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15022.968333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           89                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           89                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2532                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2532                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2532                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2532                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33466000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33466000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33466000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33466000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.040053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.040053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.040053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13217.219589                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13217.219589                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13217.219589                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13217.219589                       # average overall mshr miss latency
system.cpu.icache.replacements                   2528                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        60596                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           60596                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2621                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2621                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39375200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39375200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        63217                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        63217                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.041460                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.041460                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15022.968333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15022.968333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           89                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2532                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2532                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33466000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33466000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.040053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.040053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13217.219589                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13217.219589                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    149580400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    149580400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.915676                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11868247                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2784                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4263.019756                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.915676                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            128965                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           128965                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    149580400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    149580400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    149580400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       170846                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           170846                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       170846                       # number of overall hits
system.cpu.dcache.overall_hits::total          170846                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          295                       # number of overall misses
system.cpu.dcache.overall_misses::total           295                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11900000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11900000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11900000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11900000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       171141                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       171141                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       171141                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       171141                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001724                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001724                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001724                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001724                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40338.983051                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40338.983051                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40338.983051                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40338.983051                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          152                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          119                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                18                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           46                       # number of writebacks
system.cpu.dcache.writebacks::total                46                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          143                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          152                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          152                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          152                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           24                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          176                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6016400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6016400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6016400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1224372                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7240772                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000888                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000888                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000888                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001028                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39581.578947                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39581.578947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39581.578947                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51015.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41140.750000                       # average overall mshr miss latency
system.cpu.dcache.replacements                    176                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       116485                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          116485                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          286                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           286                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11492000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11492000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       116771                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       116771                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40181.818182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40181.818182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          143                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          143                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          143                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5615600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5615600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001225                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001225                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39269.930070                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39269.930070                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        54361                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          54361                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       408000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       408000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        54370                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        54370                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45333.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45333.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       400800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       400800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44533.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44533.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           24                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           24                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1224372                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1224372                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51015.500000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 51015.500000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    149580400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    149580400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            33233750                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1200                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          27694.791667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   843.361026                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   180.638974                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.823595                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.176405                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          164                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          860                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          720                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.160156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            342458                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           342458                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    149580400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            2361                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              73                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2441                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2361                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             73                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total               2441                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           156                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            79                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           17                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               252                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          156                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           79                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           17                       # number of overall misses
system.l2cache.overall_misses::total              252                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10572800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5210400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1149982                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     16933182                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10572800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5210400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1149982                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     16933182                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2517                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          152                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           24                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2693                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2517                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          152                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           24                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2693                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.061979                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.519737                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.708333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.093576                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.061979                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.519737                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.708333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.093576                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67774.358974                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65954.430380                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        67646                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67195.166667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67774.358974                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65954.430380                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        67646                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67195.166667                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             20                       # number of writebacks
system.l2cache.writebacks::total                   20                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          156                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           79                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          156                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           79                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          254                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9332800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4578400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1013982                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     14925182                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9332800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4578400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1013982                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       114797                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     15039979                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.061979                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.519737                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.708333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.093576                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.061979                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.519737                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.708333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.094319                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59825.641026                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57954.430380                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59646                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59226.912698                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59825.641026                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57954.430380                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59646                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 57398.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59212.515748                       # average overall mshr miss latency
system.l2cache.replacements                       257                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           47                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           47                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           47                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           47                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       114797                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       114797                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 57398.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 57398.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            5                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       356400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       356400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.555556                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.555556                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        71280                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        71280                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       316400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       316400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.555556                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.555556                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        63280                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        63280                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         2361                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           69                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2437                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          156                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           74                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          247                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10572800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      4854000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1149982                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16576782                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2517                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          143                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2684                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.061979                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.517483                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.708333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.092027                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67774.358974                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65594.594595                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        67646                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67112.477733                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          156                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           74                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          247                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9332800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4262000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1013982                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     14608782                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.061979                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.517483                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.708333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.092027                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59825.641026                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57594.594595                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59646                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59144.866397                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    149580400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    149580400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  22098                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4353                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 5.076499                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.978438                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1138.229253                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1848.948057                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   959.898192                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   110.946060                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009272                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.277888                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.451403                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234350                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027086                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1032                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3064                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1013                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2826                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.251953                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                43321                       # Number of tag accesses
system.l2cache.tags.data_accesses               43321                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    149580400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            9920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         9920                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           9920                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1280                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              155                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               79                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  253                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            20                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  20                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           66318849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           33801220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      7273680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher       855727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              108249477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      66318849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          66318849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         8557271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               8557271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         8557271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          66318849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          33801220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      7273680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher       855727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             116806747                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
