# Counter_4bit_UD_Async_STRCTL
4bit Up/Down Asynchronous Counter using Structural Modeling in VHDL

Language Used: VHDL

Environment Used: Xilinx 14.7 ISE Design Suite 
## Features
* Asynchronous SET Input that Sets the Counter irrespective of the Clock
* Asynchronous CLR Input that Resets/Clear the Counter irrespective of the Clock
* Control signal determines the direction of counting
* Control is 0 means count up else count down
* Pure Structural Design
### Components Used
* JK Flip Flop (Behavioral)
* Control_Block (Data Flow)
### Snapshot of an Example Waveform
![Example](https://github.com/Siddhartha1999/Counter_4bit_UD_Async_STRCTL/blob/main/Example_SS.png)
### Circuit Diagram
![Circuit_Diagram](https://github.com/Siddhartha1999/Counter_4bit_UD_Async_STRCTL/blob/main/Circuit_Diagram.png)
