Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Dec  4 15:30:08 2023
| Host         : Lenova running 64-bit Debian GNU/Linux trixie/sid
| Command      : report_control_sets -verbose -file flightController_control_sets_placed.rpt
| Design       : flightController
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    94 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            5 |
| Yes          | No                    | No                     |             191 |           57 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              54 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                           Enable Signal                          |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
| ~CLK_IBUF_BUFG | i2cExternal/E[0]                                                 |                                                                |                1 |              1 |         1.00 |
| ~CLK_IBUF_BUFG |                                                                  |                                                                |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | i2cExternal/BUFFER_32                                            | i2cExternal/BUFFER_8[0]_i_1_n_0                                |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | i2cExternal/I_I2CITF/address_i[0]_i_1_n_0                        |                                                                |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | i2cExternal/WRITE_ADDRESS[0]_i_2_n_0                             | i2cExternal/WRITE_ADDRESS[0]_i_1_n_0                           |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG | i2cExternal/I_I2CITF/state[3]_i_1_n_0                            |                                                                |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | readSensor/Byte_compiler/memory_reg[22][0][0]                    |                                                                |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG |                                                                  | pwmGen/p_0_in                                                  |                2 |              7 |         3.50 |
|  CLK_IBUF_BUFG | pwmCal/count0                                                    | pwmCal/count[6]_i_1__1_n_0                                     |                3 |              7 |         2.33 |
|  CLK_IBUF_BUFG | readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rd[7]_i_1_n_0 |                                                                |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | readSensor/Byte_compiler/Read_Byte/E[1]                          | readSensor/Byte_compiler/MemWrite_reg0                         |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | readSensor/Byte_compiler/Read_Byte/E[2]                          | readSensor/Byte_compiler/MemWrite_reg0                         |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | readSensor/Byte_compiler/Read_Byte/E[0]                          | readSensor/Byte_compiler/MemWrite_reg0                         |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | readSensor/Byte_compiler/Read_Byte/E[3]                          | readSensor/Byte_compiler/MemWrite_reg0                         |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG | readSensor/Byte_compiler/Read_Byte/I2C_Master/addr_rw0           |                                                                |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG |                                                                  | readSensor/Byte_compiler/Read_Byte/I2C_Master/count[8]_i_1_n_0 |                3 |              9 |         3.00 |
|  CLK_IBUF_BUFG | readSensor/Byte_compiler/Read_Byte/I2C_Master/busy1              |                                                                |                2 |              9 |         4.50 |
|  CLK_IBUF_BUFG | pwmGen/p_0_in                                                    |                                                                |                3 |             11 |         3.67 |
|  CLK_IBUF_BUFG | pwmCal/clkDivider[11]_i_2_n_0                                    | pwmCal/clkDivider[11]_i_1_n_0                                  |                4 |             12 |         3.00 |
| ~CLK_IBUF_BUFG | readSensor/Byte_compiler/E[0]                                    |                                                                |                4 |             12 |         3.00 |
| ~CLK_IBUF_BUFG | readSensor/Byte_compiler/MemWrite_reg_0[0]                       |                                                                |                3 |             12 |         4.00 |
| ~CLK_IBUF_BUFG | readSensor/Byte_compiler/ADDRMemBus_reg[1]_0[0]                  |                                                                |                4 |             12 |         3.00 |
| ~CLK_IBUF_BUFG | readSensor/Byte_compiler/ADDRMemBus_reg[5][0]                    |                                                                |                5 |             12 |         2.40 |
|  CLK_IBUF_BUFG | pwmCal/output[7]_i_1_n_0                                         |                                                                |                5 |             16 |         3.20 |
|  CLK_IBUF_BUFG | readSensor/ADDRMemBus[5]_i_1_n_0                                 |                                                                |                7 |             17 |         2.43 |
|  CLK_IBUF_BUFG | readSensor/Byte_compiler/Read_Byte/WaitClock                     |                                                                |                8 |             32 |         4.00 |
| ~CLK_IBUF_BUFG | pwmCal/E[0]                                                      |                                                                |                6 |             32 |         5.33 |
|  CLK_IBUF_BUFG |                                                                  |                                                                |               26 |             52 |         2.00 |
+----------------+------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


