module audio #(
        parameter  L1 = 340136, // D è°ƒä½éŸ? 1
                    L2 = 303027, // D è°ƒä½éŸ? 2
                    L3 = 269966, // D è°ƒä½éŸ? 3
                    L4 = 254814, // D è°ƒä½éŸ? 4
                    L5 = 227014, // D è°ƒä½éŸ? 5
                    L6 = 202246, // D è°ƒä½éŸ? 6
                    L7 = 180181, // D è°ƒä½éŸ? 7
                    M1 = 170068, // D è°ƒéŸ³ 1
                    M2 = 151513, // D è°ƒéŸ³ 2
                    M3 = 134983, // D è°ƒéŸ³ 3
                    M4 = 127407, // D è°ƒéŸ³ 4
                    M5 = 113507, // D è°ƒéŸ³ 5
                    M6 = 101123, // D è°ƒéŸ³ 6
                    M7 = 90090,  // D è°ƒéŸ³ 7
                    H1 = 85034,  // D è°ƒé«˜éŸ? 1
                    H2 = 75757,  // D è°ƒé«˜éŸ? 2
                    H3 = 67492,  // D è°ƒé«˜éŸ? 3
                    H4 = 63704,  // D è°ƒé«˜éŸ? 4
                    H5 = 56753,  // D è°ƒé«˜éŸ? 5
                    H6 = 50562,  // D è°ƒé«˜éŸ? 6
                    H7 = 45045  // D è°ƒé«˜éŸ? 7
    )
    (
        input  wire clk,
        input  wire rst,
        output reg  audio_out
    );

    reg  [31:0] ctr_arr;    // é¢„é‡è£…å??
    wire [31:0] ctr_crr;    // æ¯”è¾ƒå€?
    wire [8:0]  pitch_num;  // éŸ³ä¹çš„éŸ³è°ƒç¼–å?
    wire [4:0]  pitch;      // éŸ³ä¹çš„éŸ³è°?
        
    //æ ¹æ® rom å­˜å‚¨è¾“å‡ºä¸åŒçš„éŸ³è°ƒè¾“å‡ºä¸åŒçš„é¢„ç½®æ•?
    always @(posedge clk) begin
        if(rst) begin
            ctr_arr <= 1;
        end else begin
            case(pitch)
                5'b01_001:ctr_arr = L1; // D è°ƒä½éŸ? 1
                5'b01_010:ctr_arr = L2; // D è°ƒä½éŸ? 2
                5'b01_011:ctr_arr = L3; // D è°ƒä½éŸ? 3
                5'b01_100:ctr_arr = L4; // D è°ƒä½éŸ? 4
                5'b01_101:ctr_arr = L5; // D è°ƒä½éŸ? 5
                5'b01_110:ctr_arr = L6; // D è°ƒä½éŸ? 6
                5'b01_111:ctr_arr = L7; // D è°ƒä½éŸ? 7

                5'b10_001:ctr_arr = M1; // D è°ƒéŸ³ 1
                5'b10_010:ctr_arr = M2; // D è°ƒéŸ³ 2
                5'b10_011:ctr_arr = M3; // D è°ƒéŸ³ 3
                5'b10_100:ctr_arr = M4; // D è°ƒéŸ³ 4
                5'b10_101:ctr_arr = M5; // D è°ƒéŸ³ 5
                5'b10_110:ctr_arr = M6; // D è°ƒéŸ³ 6
                5'b10_111:ctr_arr = M7; // D è°ƒéŸ³ 7

                5'b11_001:ctr_arr = H1; // D è°ƒé«˜éŸ? 1
                5'b11_010:ctr_arr = H2; // D è°ƒé«˜éŸ? 2
                5'b11_011:ctr_arr = H3; // D è°ƒé«˜éŸ? 3
                5'b11_100:ctr_arr = H4; // D è°ƒé«˜éŸ? 4
                5'b11_101:ctr_arr = H5; // D è°ƒé«˜éŸ? 5
                5'b11_110:ctr_arr = H6; // D è°ƒé«˜éŸ? 6
                5'b11_111:ctr_arr = H7; // D è°ƒé«˜éŸ? 7
                default: ctr_arr = 32'd1;// ä¼‘æ­¢ç¬?
            endcase
        end
    end

    // å®ä¾‹åŒ? rom
    blk_mem_gen_3 music (
        .clka(clk),        // input  wire clka
        .addra(pitch_num), // input  wire [8:0] addra
        .douta(pitch)      // output wire [4:0] douta
    );

    // å®ä¾‹åŒ–éŸ³è°ƒå¾ªç¯å™¨ get_pitch
    get_pitch  get_pitch(
        .clk(clk),            // input  wire clk               æ—¶é’Ÿä¿¡å·
        .rst(rst),            // input  wire rst               å¤ä½ä¿¡å·
        .pitch_num(pitch_num) // output reg  [8:0] pitch_num   éŸ³è°ƒç¼–å·
    );

    // å®ä¾‹åŒ? pwm ç”Ÿæˆå™? pwm_gen
    pwm_gen pwm_gen(
        .clk(clk),          // input  wire clk               æ—¶é’Ÿä¿¡å·
        .rst(rst),          // input  wire rst               å¤ä½ä¿¡å·
        .pwm_gen_en(1),     // input  wire pwm_gen_en        ä½¿èƒ½ä¿¡å·
        .ctr_arr(ctr_arr),  // input  wire [31:0] ctr_arr    é¢„é‡è£…å?¼ï¼Œç”¨äºè®¾å®šé¢‘ç‡
        .ctr_crr(ctr_crr),  // input  wire [31:0] ctr_crr    æ¯”è¾ƒå€¼ï¼Œç”¨äºè°ƒèŠ‚å ç©ºæ¯?
        .pwm_out(audio_out) // output reg  ctr_arr           è¾“å‡º pwm æ³?
    );

    assign ctr_crr = ctr_arr >> 1; // è®¾ç½®è¾“å‡ºæ¯”è¾ƒå€¼ä¸ºé¢„é‡è£…å?¼ä¸€å?
endmodule