ENOMEM	,	V_83
PCIE_PHYLINKUP	,	V_38
pci_assign_unassigned_bus_resources	,	F_44
pci_bus	,	V_2
PCI_CLASS_BRIDGE_PCI	,	V_45
IORESOURCE_IO	,	V_73
dev_info	,	F_25
iproc_pcie_reset	,	F_7
msleep	,	F_10
upper_32_bits	,	F_31
iproc_pcie_ob	,	V_54
OARR_VALID	,	V_63
number	,	V_14
PCI_BRIDGE_CTRL_REG_OFFSET	,	F_14
pci_bus_write_config_dword	,	F_18
"unable to create PCI root bus\n"	,	L_13
iproc_pcie_ops	,	V_82
dev	,	V_40
"map failed\n"	,	L_12
pci_bus_add_devices	,	F_46
pci_scan_child_bus	,	F_43
PCI_FUNC	,	F_5
val	,	V_15
IORESOURCE_BUS	,	V_74
iproc_pcie_enable	,	F_26
"unable to power on PCIe PHY\n"	,	L_11
iproc_pcie_map_ranges	,	F_35
iproc_data	,	F_1
EP_MODE_SURVIVE_PERST	,	V_29
PCI_CAP_ID_EXP	,	V_46
axi_addr	,	V_51
devfn	,	V_9
pci_remove_root_bus	,	F_48
CONFIG_ARM	,	F_2
PCI_HEADER_TYPE	,	V_42
size	,	V_53
"DOWN"	,	L_5
"in EP mode, hdr=%#02x\n"	,	L_2
PCI_EXP_LNKSTA_NLW	,	V_48
resource_entry	,	V_67
ENODEV	,	V_41
PCI_CLASS_BRIDGE_MASK	,	F_15
iproc_pcie_setup_ob	,	F_27
private_data	,	V_8
PCIE_LINK_STATUS_OFFSET	,	V_37
resource_size_t	,	T_6
err_power_off_phy	,	V_81
CFG_ADDR_DEV_NUM_SHIFT	,	V_21
pos	,	V_34
CFG_ADDR_OFFSET	,	V_25
pci_common_swizzle	,	V_86
where	,	V_10
u16	,	T_4
iproc_pcie_map_cfg_bus	,	F_3
PCI_EXP_LNKSTA	,	V_47
OMAP_LO	,	F_33
resource_list_for_each_entry	,	F_36
need_ob_cfg	,	V_80
u8	,	T_3
err_rm_root_bus	,	V_85
CFG_ADDR_CFG_TYPE_MASK	,	V_24
PCI_LINK_STATUS_CTRL_2_OFFSET	,	F_21
i	,	V_56
pci_create_root_bus	,	F_42
EFAULT	,	V_44
pci_sys_data	,	V_5
pci_bus_read_config_dword	,	F_17
OARR_HI	,	F_32
EINVAL	,	V_61
CFG_ADDR_BUS_NUM_SHIFT	,	V_20
PCI_SLOT	,	F_4
SYS_RC_INTX_EN	,	V_50
iproc_pcie_remove	,	F_51
udelay	,	F_9
pcie	,	V_4
CFG_ADDR_FUNC_NUM_SHIFT	,	V_22
CFG_ADDR_REG_NUM_MASK	,	V_23
EP_PERST_SOURCE_SELECT	,	V_28
pci_bus_find_capability	,	F_19
hdr_type	,	V_31
phy	,	V_78
bus	,	V_3
__iomem	,	T_1
link_status	,	V_35
axi_offset	,	V_62
PCI_TARGET_LINK_SPEED_GEN2	,	F_23
"axi address %pap less than offset %pap\n"	,	L_8
PCI_TARGET_LINK_SPEED_GEN1	,	F_24
"invalid resource %pR\n"	,	L_9
CLK_CONTROL_OFFSET	,	V_27
lower_32_bits	,	F_29
"res size 0x%pap exceeds max supported size 0x%llx\n"	,	L_6
u32	,	T_2
CFG_IND_ADDR_OFFSET	,	V_18
CFG_IND_DATA_OFFSET	,	V_19
"UP"	,	L_4
SYS_RC_INTX_MASK	,	V_49
pci_fixup_irqs	,	F_45
"link: %s\n"	,	L_3
pci_addr	,	V_52
PCI_TARGET_LINK_SPEED_MASK	,	F_22
sysdata	,	V_7
CFG_IND_ADDR_MASK	,	V_16
set_oarr_size	,	V_64
ret	,	V_69
res	,	V_71
offset	,	V_77
resource	,	V_70
resource_type	,	F_37
max_size	,	V_57
res_type	,	V_72
root_bus	,	V_84
"PHY or data link is INACTIVE!\n"	,	L_1
pci_stop_root_bus	,	F_47
link_ctrl	,	V_32
phy_power_on	,	F_41
MAX_NUM_OB_WINDOWS	,	V_59
iproc_pcie	,	V_1
fn	,	V_12
slot	,	V_11
iproc_pcie_check_link	,	F_11
phy_power_off	,	F_49
sys	,	V_6
div64_u64_rem	,	F_28
"unable to initialize PCIe PHY\n"	,	L_10
PCIE_DL_ACTIVE	,	V_39
dev_err	,	F_12
window_size	,	V_58
ob	,	V_55
CFG_DATA_OFFSET	,	V_26
RC_PCIE_RST_OUTPUT	,	V_30
OMAP_HI	,	F_34
busno	,	V_13
IORESOURCE_MEM	,	V_75
class	,	V_33
PCI_CLASS_BRIDGE_SHIFT	,	F_16
map_irq	,	V_87
readl	,	F_8
writel	,	F_6
link_is_active	,	V_36
list_head	,	V_65
start	,	V_76
resources	,	V_66
iproc_pcie_setup	,	F_39
phy_exit	,	F_50
pci_bus_read_config_byte	,	F_13
OARR_LO	,	F_30
resource_size	,	F_38
pci_bus_read_config_word	,	F_20
u64	,	T_5
"no PCIe EP device detected\n"	,	L_14
PCI_HEADER_TYPE_BRIDGE	,	V_43
"res size %pap needs to be multiple of window size %pap\n"	,	L_7
window	,	V_68
phy_init	,	F_40
err_exit_phy	,	V_79
remainder	,	V_60
base	,	V_17
