
0319_test _speed+position.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ec78  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000498  0800ee28  0800ee28  0001ee28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f2c0  0800f2c0  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f2c0  0800f2c0  0001f2c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f2c8  0800f2c8  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f2c8  0800f2c8  0001f2c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f2cc  0800f2cc  0001f2cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800f2d0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201f8  2**0
                  CONTENTS
 10 .bss          00000f14  200001f8  200001f8  000201f8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000110c  2000110c  000201f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001a83c  00000000  00000000  0002026b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000312a  00000000  00000000  0003aaa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000014b0  00000000  00000000  0003dbd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001378  00000000  00000000  0003f088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002848a  00000000  00000000  00040400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00019199  00000000  00000000  0006888a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f2992  00000000  00000000  00081a23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000070b8  00000000  00000000  001743b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800ee10 	.word	0x0800ee10

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001fc 	.word	0x200001fc
 80001ec:	0800ee10 	.word	0x0800ee10

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a6 	b.w	800100c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9e08      	ldr	r6, [sp, #32]
 8000d4a:	460d      	mov	r5, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	460f      	mov	r7, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4694      	mov	ip, r2
 8000d58:	d965      	bls.n	8000e26 <__udivmoddi4+0xe2>
 8000d5a:	fab2 f382 	clz	r3, r2
 8000d5e:	b143      	cbz	r3, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d64:	f1c3 0220 	rsb	r2, r3, #32
 8000d68:	409f      	lsls	r7, r3
 8000d6a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6e:	4317      	orrs	r7, r2
 8000d70:	409c      	lsls	r4, r3
 8000d72:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d76:	fa1f f58c 	uxth.w	r5, ip
 8000d7a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d7e:	0c22      	lsrs	r2, r4, #16
 8000d80:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d84:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d88:	fb01 f005 	mul.w	r0, r1, r5
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	d90a      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d90:	eb1c 0202 	adds.w	r2, ip, r2
 8000d94:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d98:	f080 811c 	bcs.w	8000fd4 <__udivmoddi4+0x290>
 8000d9c:	4290      	cmp	r0, r2
 8000d9e:	f240 8119 	bls.w	8000fd4 <__udivmoddi4+0x290>
 8000da2:	3902      	subs	r1, #2
 8000da4:	4462      	add	r2, ip
 8000da6:	1a12      	subs	r2, r2, r0
 8000da8:	b2a4      	uxth	r4, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000db6:	fb00 f505 	mul.w	r5, r0, r5
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	d90a      	bls.n	8000dd4 <__udivmoddi4+0x90>
 8000dbe:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc6:	f080 8107 	bcs.w	8000fd8 <__udivmoddi4+0x294>
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	f240 8104 	bls.w	8000fd8 <__udivmoddi4+0x294>
 8000dd0:	4464      	add	r4, ip
 8000dd2:	3802      	subs	r0, #2
 8000dd4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11e      	cbz	r6, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40dc      	lsrs	r4, r3
 8000de0:	2300      	movs	r3, #0
 8000de2:	e9c6 4300 	strd	r4, r3, [r6]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0xbc>
 8000dee:	2e00      	cmp	r6, #0
 8000df0:	f000 80ed 	beq.w	8000fce <__udivmoddi4+0x28a>
 8000df4:	2100      	movs	r1, #0
 8000df6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e00:	fab3 f183 	clz	r1, r3
 8000e04:	2900      	cmp	r1, #0
 8000e06:	d149      	bne.n	8000e9c <__udivmoddi4+0x158>
 8000e08:	42ab      	cmp	r3, r5
 8000e0a:	d302      	bcc.n	8000e12 <__udivmoddi4+0xce>
 8000e0c:	4282      	cmp	r2, r0
 8000e0e:	f200 80f8 	bhi.w	8001002 <__udivmoddi4+0x2be>
 8000e12:	1a84      	subs	r4, r0, r2
 8000e14:	eb65 0203 	sbc.w	r2, r5, r3
 8000e18:	2001      	movs	r0, #1
 8000e1a:	4617      	mov	r7, r2
 8000e1c:	2e00      	cmp	r6, #0
 8000e1e:	d0e2      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	e9c6 4700 	strd	r4, r7, [r6]
 8000e24:	e7df      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e26:	b902      	cbnz	r2, 8000e2a <__udivmoddi4+0xe6>
 8000e28:	deff      	udf	#255	; 0xff
 8000e2a:	fab2 f382 	clz	r3, r2
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	f040 8090 	bne.w	8000f54 <__udivmoddi4+0x210>
 8000e34:	1a8a      	subs	r2, r1, r2
 8000e36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e3a:	fa1f fe8c 	uxth.w	lr, ip
 8000e3e:	2101      	movs	r1, #1
 8000e40:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e44:	fb07 2015 	mls	r0, r7, r5, r2
 8000e48:	0c22      	lsrs	r2, r4, #16
 8000e4a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e4e:	fb0e f005 	mul.w	r0, lr, r5
 8000e52:	4290      	cmp	r0, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x124>
 8000e56:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x122>
 8000e60:	4290      	cmp	r0, r2
 8000e62:	f200 80cb 	bhi.w	8000ffc <__udivmoddi4+0x2b8>
 8000e66:	4645      	mov	r5, r8
 8000e68:	1a12      	subs	r2, r2, r0
 8000e6a:	b2a4      	uxth	r4, r4
 8000e6c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e70:	fb07 2210 	mls	r2, r7, r0, r2
 8000e74:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e78:	fb0e fe00 	mul.w	lr, lr, r0
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x14e>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x14c>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	f200 80bb 	bhi.w	8001006 <__udivmoddi4+0x2c2>
 8000e90:	4610      	mov	r0, r2
 8000e92:	eba4 040e 	sub.w	r4, r4, lr
 8000e96:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e9a:	e79f      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e9c:	f1c1 0720 	rsb	r7, r1, #32
 8000ea0:	408b      	lsls	r3, r1
 8000ea2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ea6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eaa:	fa05 f401 	lsl.w	r4, r5, r1
 8000eae:	fa20 f307 	lsr.w	r3, r0, r7
 8000eb2:	40fd      	lsrs	r5, r7
 8000eb4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb8:	4323      	orrs	r3, r4
 8000eba:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ebe:	fa1f fe8c 	uxth.w	lr, ip
 8000ec2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ec6:	0c1c      	lsrs	r4, r3, #16
 8000ec8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ecc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ed0:	42a5      	cmp	r5, r4
 8000ed2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eda:	d90b      	bls.n	8000ef4 <__udivmoddi4+0x1b0>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ee4:	f080 8088 	bcs.w	8000ff8 <__udivmoddi4+0x2b4>
 8000ee8:	42a5      	cmp	r5, r4
 8000eea:	f240 8085 	bls.w	8000ff8 <__udivmoddi4+0x2b4>
 8000eee:	f1a8 0802 	sub.w	r8, r8, #2
 8000ef2:	4464      	add	r4, ip
 8000ef4:	1b64      	subs	r4, r4, r5
 8000ef6:	b29d      	uxth	r5, r3
 8000ef8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000efc:	fb09 4413 	mls	r4, r9, r3, r4
 8000f00:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f04:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f08:	45a6      	cmp	lr, r4
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x1da>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f14:	d26c      	bcs.n	8000ff0 <__udivmoddi4+0x2ac>
 8000f16:	45a6      	cmp	lr, r4
 8000f18:	d96a      	bls.n	8000ff0 <__udivmoddi4+0x2ac>
 8000f1a:	3b02      	subs	r3, #2
 8000f1c:	4464      	add	r4, ip
 8000f1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f22:	fba3 9502 	umull	r9, r5, r3, r2
 8000f26:	eba4 040e 	sub.w	r4, r4, lr
 8000f2a:	42ac      	cmp	r4, r5
 8000f2c:	46c8      	mov	r8, r9
 8000f2e:	46ae      	mov	lr, r5
 8000f30:	d356      	bcc.n	8000fe0 <__udivmoddi4+0x29c>
 8000f32:	d053      	beq.n	8000fdc <__udivmoddi4+0x298>
 8000f34:	b156      	cbz	r6, 8000f4c <__udivmoddi4+0x208>
 8000f36:	ebb0 0208 	subs.w	r2, r0, r8
 8000f3a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f3e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f42:	40ca      	lsrs	r2, r1
 8000f44:	40cc      	lsrs	r4, r1
 8000f46:	4317      	orrs	r7, r2
 8000f48:	e9c6 7400 	strd	r7, r4, [r6]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	2100      	movs	r1, #0
 8000f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f54:	f1c3 0120 	rsb	r1, r3, #32
 8000f58:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f5c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f60:	fa25 f101 	lsr.w	r1, r5, r1
 8000f64:	409d      	lsls	r5, r3
 8000f66:	432a      	orrs	r2, r5
 8000f68:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f6c:	fa1f fe8c 	uxth.w	lr, ip
 8000f70:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f74:	fb07 1510 	mls	r5, r7, r0, r1
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f7e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f82:	428d      	cmp	r5, r1
 8000f84:	fa04 f403 	lsl.w	r4, r4, r3
 8000f88:	d908      	bls.n	8000f9c <__udivmoddi4+0x258>
 8000f8a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f8e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f92:	d22f      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000f94:	428d      	cmp	r5, r1
 8000f96:	d92d      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000f98:	3802      	subs	r0, #2
 8000f9a:	4461      	add	r1, ip
 8000f9c:	1b49      	subs	r1, r1, r5
 8000f9e:	b292      	uxth	r2, r2
 8000fa0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fa4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fa8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fac:	fb05 f10e 	mul.w	r1, r5, lr
 8000fb0:	4291      	cmp	r1, r2
 8000fb2:	d908      	bls.n	8000fc6 <__udivmoddi4+0x282>
 8000fb4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fb8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fbc:	d216      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000fbe:	4291      	cmp	r1, r2
 8000fc0:	d914      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000fc2:	3d02      	subs	r5, #2
 8000fc4:	4462      	add	r2, ip
 8000fc6:	1a52      	subs	r2, r2, r1
 8000fc8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fcc:	e738      	b.n	8000e40 <__udivmoddi4+0xfc>
 8000fce:	4631      	mov	r1, r6
 8000fd0:	4630      	mov	r0, r6
 8000fd2:	e708      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000fd4:	4639      	mov	r1, r7
 8000fd6:	e6e6      	b.n	8000da6 <__udivmoddi4+0x62>
 8000fd8:	4610      	mov	r0, r2
 8000fda:	e6fb      	b.n	8000dd4 <__udivmoddi4+0x90>
 8000fdc:	4548      	cmp	r0, r9
 8000fde:	d2a9      	bcs.n	8000f34 <__udivmoddi4+0x1f0>
 8000fe0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fe4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fe8:	3b01      	subs	r3, #1
 8000fea:	e7a3      	b.n	8000f34 <__udivmoddi4+0x1f0>
 8000fec:	4645      	mov	r5, r8
 8000fee:	e7ea      	b.n	8000fc6 <__udivmoddi4+0x282>
 8000ff0:	462b      	mov	r3, r5
 8000ff2:	e794      	b.n	8000f1e <__udivmoddi4+0x1da>
 8000ff4:	4640      	mov	r0, r8
 8000ff6:	e7d1      	b.n	8000f9c <__udivmoddi4+0x258>
 8000ff8:	46d0      	mov	r8, sl
 8000ffa:	e77b      	b.n	8000ef4 <__udivmoddi4+0x1b0>
 8000ffc:	3d02      	subs	r5, #2
 8000ffe:	4462      	add	r2, ip
 8001000:	e732      	b.n	8000e68 <__udivmoddi4+0x124>
 8001002:	4608      	mov	r0, r1
 8001004:	e70a      	b.n	8000e1c <__udivmoddi4+0xd8>
 8001006:	4464      	add	r4, ip
 8001008:	3802      	subs	r0, #2
 800100a:	e742      	b.n	8000e92 <__udivmoddi4+0x14e>

0800100c <__aeabi_idiv0>:
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop

08001010 <_write>:
{
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
  return ch;
}

int _write(int file, char* p, int len){        //
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, p, len, 10);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	b29a      	uxth	r2, r3
 8001020:	230a      	movs	r3, #10
 8001022:	68b9      	ldr	r1, [r7, #8]
 8001024:	4803      	ldr	r0, [pc, #12]	; (8001034 <_write+0x24>)
 8001026:	f007 f81f 	bl	8008068 <HAL_UART_Transmit>
	return len;
 800102a:	687b      	ldr	r3, [r7, #4]
}
 800102c:	4618      	mov	r0, r3
 800102e:	3710      	adds	r7, #16
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	20000324 	.word	0x20000324

08001038 <SerialSendChar_WIFI>:
	while((USART3->SR & 1<<7) == RESET);
	USART3->DR = (Ch1 & 0x01FF);	//  ( 9bit  0x01FF masking)
}

void SerialSendChar_WIFI(uint8_t Ch2) // 1  
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	71fb      	strb	r3, [r7, #7]
	while((UART4->SR & 1<<7) == RESET);
 8001042:	bf00      	nop
 8001044:	4b07      	ldr	r3, [pc, #28]	; (8001064 <SerialSendChar_WIFI+0x2c>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800104c:	2b00      	cmp	r3, #0
 800104e:	d0f9      	beq.n	8001044 <SerialSendChar_WIFI+0xc>
	UART4->DR = (Ch2 & 0x01FF);
 8001050:	4a04      	ldr	r2, [pc, #16]	; (8001064 <SerialSendChar_WIFI+0x2c>)
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	6053      	str	r3, [r2, #4]
}
 8001056:	bf00      	nop
 8001058:	370c      	adds	r7, #12
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	40004c00 	.word	0x40004c00

08001068 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
	encoder_count=TIM4->CNT;
 8001070:	4bb7      	ldr	r3, [pc, #732]	; (8001350 <HAL_UART_RxCpltCallback+0x2e8>)
 8001072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001074:	4ab7      	ldr	r2, [pc, #732]	; (8001354 <HAL_UART_RxCpltCallback+0x2ec>)
 8001076:	6013      	str	r3, [r2, #0]

  if(huart->Instance == USART3)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4ab6      	ldr	r2, [pc, #728]	; (8001358 <HAL_UART_RxCpltCallback+0x2f0>)
 800107e:	4293      	cmp	r3, r2
 8001080:	f040 81cf 	bne.w	8001422 <HAL_UART_RxCpltCallback+0x3ba>
  {

	  HAL_UART_Receive_IT(&huart3, &key_value, 1);
 8001084:	2201      	movs	r2, #1
 8001086:	49b5      	ldr	r1, [pc, #724]	; (800135c <HAL_UART_RxCpltCallback+0x2f4>)
 8001088:	48b5      	ldr	r0, [pc, #724]	; (8001360 <HAL_UART_RxCpltCallback+0x2f8>)
 800108a:	f007 f878 	bl	800817e <HAL_UART_Receive_IT>
	  printf("%d,^^ %c \r\n", key_value,key_value);
 800108e:	4bb3      	ldr	r3, [pc, #716]	; (800135c <HAL_UART_RxCpltCallback+0x2f4>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	4619      	mov	r1, r3
 8001094:	4bb1      	ldr	r3, [pc, #708]	; (800135c <HAL_UART_RxCpltCallback+0x2f4>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	461a      	mov	r2, r3
 800109a:	48b2      	ldr	r0, [pc, #712]	; (8001364 <HAL_UART_RxCpltCallback+0x2fc>)
 800109c:	f009 fa22 	bl	800a4e4 <iprintf>

	  switch(key_value)
 80010a0:	4bae      	ldr	r3, [pc, #696]	; (800135c <HAL_UART_RxCpltCallback+0x2f4>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	3b2c      	subs	r3, #44	; 0x2c
 80010a6:	2b4b      	cmp	r3, #75	; 0x4b
 80010a8:	f200 81bb 	bhi.w	8001422 <HAL_UART_RxCpltCallback+0x3ba>
 80010ac:	a201      	add	r2, pc, #4	; (adr r2, 80010b4 <HAL_UART_RxCpltCallback+0x4c>)
 80010ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010b2:	bf00      	nop
 80010b4:	08001333 	.word	0x08001333
 80010b8:	08001423 	.word	0x08001423
 80010bc:	08001341 	.word	0x08001341
 80010c0:	080013a1 	.word	0x080013a1
 80010c4:	08001423 	.word	0x08001423
 80010c8:	08001219 	.word	0x08001219
 80010cc:	08001227 	.word	0x08001227
 80010d0:	08001235 	.word	0x08001235
 80010d4:	0800123d 	.word	0x0800123d
 80010d8:	08001245 	.word	0x08001245
 80010dc:	0800124f 	.word	0x0800124f
 80010e0:	08001259 	.word	0x08001259
 80010e4:	08001423 	.word	0x08001423
 80010e8:	08001423 	.word	0x08001423
 80010ec:	08001423 	.word	0x08001423
 80010f0:	08001423 	.word	0x08001423
 80010f4:	08001423 	.word	0x08001423
 80010f8:	08001423 	.word	0x08001423
 80010fc:	08001423 	.word	0x08001423
 8001100:	080013bb 	.word	0x080013bb
 8001104:	08001423 	.word	0x08001423
 8001108:	08001423 	.word	0x08001423
 800110c:	08001423 	.word	0x08001423
 8001110:	08001423 	.word	0x08001423
 8001114:	08001423 	.word	0x08001423
 8001118:	08001423 	.word	0x08001423
 800111c:	08001423 	.word	0x08001423
 8001120:	08001423 	.word	0x08001423
 8001124:	08001423 	.word	0x08001423
 8001128:	08001423 	.word	0x08001423
 800112c:	08001423 	.word	0x08001423
 8001130:	08001423 	.word	0x08001423
 8001134:	08001423 	.word	0x08001423
 8001138:	08001423 	.word	0x08001423
 800113c:	08001423 	.word	0x08001423
 8001140:	08001423 	.word	0x08001423
 8001144:	08001423 	.word	0x08001423
 8001148:	08001423 	.word	0x08001423
 800114c:	08001423 	.word	0x08001423
 8001150:	08001423 	.word	0x08001423
 8001154:	08001423 	.word	0x08001423
 8001158:	08001423 	.word	0x08001423
 800115c:	08001423 	.word	0x08001423
 8001160:	08001423 	.word	0x08001423
 8001164:	08001423 	.word	0x08001423
 8001168:	08001423 	.word	0x08001423
 800116c:	08001423 	.word	0x08001423
 8001170:	08001423 	.word	0x08001423
 8001174:	08001423 	.word	0x08001423
 8001178:	08001423 	.word	0x08001423
 800117c:	08001423 	.word	0x08001423
 8001180:	08001423 	.word	0x08001423
 8001184:	08001423 	.word	0x08001423
 8001188:	08001263 	.word	0x08001263
 800118c:	080012f5 	.word	0x080012f5
 8001190:	08001423 	.word	0x08001423
 8001194:	08001423 	.word	0x08001423
 8001198:	08001423 	.word	0x08001423
 800119c:	08001423 	.word	0x08001423
 80011a0:	08001423 	.word	0x08001423
 80011a4:	08001423 	.word	0x08001423
 80011a8:	08001295 	.word	0x08001295
 80011ac:	080013d5 	.word	0x080013d5
 80011b0:	080013ed 	.word	0x080013ed
 80011b4:	08001405 	.word	0x08001405
 80011b8:	08001325 	.word	0x08001325
 80011bc:	08001317 	.word	0x08001317
 80011c0:	080012b5 	.word	0x080012b5
 80011c4:	080012d5 	.word	0x080012d5
 80011c8:	080011e5 	.word	0x080011e5
 80011cc:	08001423 	.word	0x08001423
 80011d0:	08001423 	.word	0x08001423
 80011d4:	08001423 	.word	0x08001423
 80011d8:	08001273 	.word	0x08001273
 80011dc:	08001423 	.word	0x08001423
 80011e0:	080011ff 	.word	0x080011ff
	  	{
	  		case 'q':  // forward
	  			GPIOE->ODR |= 1<<0;  // back
 80011e4:	4b60      	ldr	r3, [pc, #384]	; (8001368 <HAL_UART_RxCpltCallback+0x300>)
 80011e6:	695b      	ldr	r3, [r3, #20]
 80011e8:	4a5f      	ldr	r2, [pc, #380]	; (8001368 <HAL_UART_RxCpltCallback+0x300>)
 80011ea:	f043 0301 	orr.w	r3, r3, #1
 80011ee:	6153      	str	r3, [r2, #20]
	  	  	 	GPIOB->ODR |= 1<<0;  //LD1
 80011f0:	4b5e      	ldr	r3, [pc, #376]	; (800136c <HAL_UART_RxCpltCallback+0x304>)
 80011f2:	695b      	ldr	r3, [r3, #20]
 80011f4:	4a5d      	ldr	r2, [pc, #372]	; (800136c <HAL_UART_RxCpltCallback+0x304>)
 80011f6:	f043 0301 	orr.w	r3, r3, #1
 80011fa:	6153      	str	r3, [r2, #20]

	  			break;
 80011fc:	e111      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>

	  		case 'w':  // back
	  			GPIOE->ODR &= ~1<<0;  // go
 80011fe:	4b5a      	ldr	r3, [pc, #360]	; (8001368 <HAL_UART_RxCpltCallback+0x300>)
 8001200:	695b      	ldr	r3, [r3, #20]
 8001202:	4a59      	ldr	r2, [pc, #356]	; (8001368 <HAL_UART_RxCpltCallback+0x300>)
 8001204:	f023 0301 	bic.w	r3, r3, #1
 8001208:	6153      	str	r3, [r2, #20]
	  		    GPIOB->ODR &= ~1<<0;  //LD1
 800120a:	4b58      	ldr	r3, [pc, #352]	; (800136c <HAL_UART_RxCpltCallback+0x304>)
 800120c:	695b      	ldr	r3, [r3, #20]
 800120e:	4a57      	ldr	r2, [pc, #348]	; (800136c <HAL_UART_RxCpltCallback+0x304>)
 8001210:	f023 0301 	bic.w	r3, r3, #1
 8001214:	6153      	str	r3, [r2, #20]

	  			break;
 8001216:	e104      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>

	  		case '1':
	  			GPIOG->ODR |= 1<<0;  //stop
 8001218:	4b55      	ldr	r3, [pc, #340]	; (8001370 <HAL_UART_RxCpltCallback+0x308>)
 800121a:	695b      	ldr	r3, [r3, #20]
 800121c:	4a54      	ldr	r2, [pc, #336]	; (8001370 <HAL_UART_RxCpltCallback+0x308>)
 800121e:	f043 0301 	orr.w	r3, r3, #1
 8001222:	6153      	str	r3, [r2, #20]

	  			break;
 8001224:	e0fd      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>

	  		case '2':
	  			  GPIOG->ODR &= ~1<<0;  //start
 8001226:	4b52      	ldr	r3, [pc, #328]	; (8001370 <HAL_UART_RxCpltCallback+0x308>)
 8001228:	695b      	ldr	r3, [r3, #20]
 800122a:	4a51      	ldr	r2, [pc, #324]	; (8001370 <HAL_UART_RxCpltCallback+0x308>)
 800122c:	f023 0301 	bic.w	r3, r3, #1
 8001230:	6153      	str	r3, [r2, #20]

	  			break;
 8001232:	e0f6      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>

	  		case '3':
	  			TIM3->CCR1 = 50;
 8001234:	4b4f      	ldr	r3, [pc, #316]	; (8001374 <HAL_UART_RxCpltCallback+0x30c>)
 8001236:	2232      	movs	r2, #50	; 0x32
 8001238:	635a      	str	r2, [r3, #52]	; 0x34
	  		//	TIM3->CCR2 = 50;

	  			break;
 800123a:	e0f2      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>

	  		case '4':
	  			TIM3->CCR1 = 100;
 800123c:	4b4d      	ldr	r3, [pc, #308]	; (8001374 <HAL_UART_RxCpltCallback+0x30c>)
 800123e:	2264      	movs	r2, #100	; 0x64
 8001240:	635a      	str	r2, [r3, #52]	; 0x34
	  	  		//	TIM3->CCR2 = 100;

	  			break;
 8001242:	e0ee      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>

	  		case '5':
	  			TIM3->CCR1 = 500;
 8001244:	4b4b      	ldr	r3, [pc, #300]	; (8001374 <HAL_UART_RxCpltCallback+0x30c>)
 8001246:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800124a:	635a      	str	r2, [r3, #52]	; 0x34
	  	  	  	//	TIM3->CCR2 = 500;

	  			break;
 800124c:	e0e9      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>

	  		case '6':
	  			TIM3->CCR1 = 800;
 800124e:	4b49      	ldr	r3, [pc, #292]	; (8001374 <HAL_UART_RxCpltCallback+0x30c>)
 8001250:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001254:	635a      	str	r2, [r3, #52]	; 0x34
	  	  	  	//	TIM3->CCR2 = 800;
	  			break;
 8001256:	e0e4      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>

	  		case '7':
	  			TIM3->CCR1 = 1000;
 8001258:	4b46      	ldr	r3, [pc, #280]	; (8001374 <HAL_UART_RxCpltCallback+0x30c>)
 800125a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800125e:	635a      	str	r2, [r3, #52]	; 0x34
	  	  	//  		TIM3->CCR2 = 1000;

	  			break;
 8001260:	e0df      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>

	  		case 'a':
	  			  TIM4->CNT=10000;
 8001262:	4b3b      	ldr	r3, [pc, #236]	; (8001350 <HAL_UART_RxCpltCallback+0x2e8>)
 8001264:	f242 7210 	movw	r2, #10000	; 0x2710
 8001268:	625a      	str	r2, [r3, #36]	; 0x24

	  		  key_flag=1;
 800126a:	4b43      	ldr	r3, [pc, #268]	; (8001378 <HAL_UART_RxCpltCallback+0x310>)
 800126c:	2201      	movs	r2, #1
 800126e:	701a      	strb	r2, [r3, #0]

	  			break;
 8001270:	e0d7      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>


	  		case 'u':
	  			if(position_start==0)
 8001272:	4b42      	ldr	r3, [pc, #264]	; (800137c <HAL_UART_RxCpltCallback+0x314>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d103      	bne.n	8001282 <HAL_UART_RxCpltCallback+0x21a>
	  			{
	  				position_start=1;
 800127a:	4b40      	ldr	r3, [pc, #256]	; (800137c <HAL_UART_RxCpltCallback+0x314>)
 800127c:	2201      	movs	r2, #1
 800127e:	601a      	str	r2, [r3, #0]
	  			else if(position_start==1)
	  		    {
	  				position_start=0;

	  			}
	  			  			 break;
 8001280:	e0cc      	b.n	800141c <HAL_UART_RxCpltCallback+0x3b4>
	  			else if(position_start==1)
 8001282:	4b3e      	ldr	r3, [pc, #248]	; (800137c <HAL_UART_RxCpltCallback+0x314>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2b01      	cmp	r3, #1
 8001288:	f040 80c8 	bne.w	800141c <HAL_UART_RxCpltCallback+0x3b4>
	  				position_start=0;
 800128c:	4b3b      	ldr	r3, [pc, #236]	; (800137c <HAL_UART_RxCpltCallback+0x314>)
 800128e:	2200      	movs	r2, #0
 8001290:	601a      	str	r2, [r3, #0]
	  			  			 break;
 8001292:	e0c3      	b.n	800141c <HAL_UART_RxCpltCallback+0x3b4>
	  			case 'i':
	  			      TIM4->CNT=10000;
 8001294:	4b2e      	ldr	r3, [pc, #184]	; (8001350 <HAL_UART_RxCpltCallback+0x2e8>)
 8001296:	f242 7210 	movw	r2, #10000	; 0x2710
 800129a:	625a      	str	r2, [r3, #36]	; 0x24
	  			    input_position=10000+500*1;
 800129c:	4b38      	ldr	r3, [pc, #224]	; (8001380 <HAL_UART_RxCpltCallback+0x318>)
 800129e:	4a39      	ldr	r2, [pc, #228]	; (8001384 <HAL_UART_RxCpltCallback+0x31c>)
 80012a0:	601a      	str	r2, [r3, #0]
	  			  	  err_sum=0;
 80012a2:	4b39      	ldr	r3, [pc, #228]	; (8001388 <HAL_UART_RxCpltCallback+0x320>)
 80012a4:	f04f 0200 	mov.w	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
	  			  	err_sum_s=0;
 80012aa:	4b38      	ldr	r3, [pc, #224]	; (800138c <HAL_UART_RxCpltCallback+0x324>)
 80012ac:	f04f 0200 	mov.w	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
	  			 break;
 80012b2:	e0b6      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>
	  			case 'o':
	  				  TIM4->CNT=10000;
 80012b4:	4b26      	ldr	r3, [pc, #152]	; (8001350 <HAL_UART_RxCpltCallback+0x2e8>)
 80012b6:	f242 7210 	movw	r2, #10000	; 0x2710
 80012ba:	625a      	str	r2, [r3, #36]	; 0x24
	  				input_position=10000+512*2;
 80012bc:	4b30      	ldr	r3, [pc, #192]	; (8001380 <HAL_UART_RxCpltCallback+0x318>)
 80012be:	4a34      	ldr	r2, [pc, #208]	; (8001390 <HAL_UART_RxCpltCallback+0x328>)
 80012c0:	601a      	str	r2, [r3, #0]
	  				  err_sum=0;
 80012c2:	4b31      	ldr	r3, [pc, #196]	; (8001388 <HAL_UART_RxCpltCallback+0x320>)
 80012c4:	f04f 0200 	mov.w	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
	  				err_sum_s=0;
 80012ca:	4b30      	ldr	r3, [pc, #192]	; (800138c <HAL_UART_RxCpltCallback+0x324>)
 80012cc:	f04f 0200 	mov.w	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]
	  			break;
 80012d2:	e0a6      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>
	  			case 'p':
	  				   TIM4->CNT=10000;
 80012d4:	4b1e      	ldr	r3, [pc, #120]	; (8001350 <HAL_UART_RxCpltCallback+0x2e8>)
 80012d6:	f242 7210 	movw	r2, #10000	; 0x2710
 80012da:	625a      	str	r2, [r3, #36]	; 0x24
	  				 input_position=10000-500*1;
 80012dc:	4b28      	ldr	r3, [pc, #160]	; (8001380 <HAL_UART_RxCpltCallback+0x318>)
 80012de:	4a2d      	ldr	r2, [pc, #180]	; (8001394 <HAL_UART_RxCpltCallback+0x32c>)
 80012e0:	601a      	str	r2, [r3, #0]
	  			 	   err_sum=0;
 80012e2:	4b29      	ldr	r3, [pc, #164]	; (8001388 <HAL_UART_RxCpltCallback+0x320>)
 80012e4:	f04f 0200 	mov.w	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
	  			 	err_sum_s=0;
 80012ea:	4b28      	ldr	r3, [pc, #160]	; (800138c <HAL_UART_RxCpltCallback+0x324>)
 80012ec:	f04f 0200 	mov.w	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
	  			 break;
 80012f2:	e096      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>

	  			case 'b':

	  				if(step_enable==0)
 80012f4:	4b28      	ldr	r3, [pc, #160]	; (8001398 <HAL_UART_RxCpltCallback+0x330>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d103      	bne.n	8001304 <HAL_UART_RxCpltCallback+0x29c>
	     			{
	  					step_enable=1;
 80012fc:	4b26      	ldr	r3, [pc, #152]	; (8001398 <HAL_UART_RxCpltCallback+0x330>)
 80012fe:	2201      	movs	r2, #1
 8001300:	601a      	str	r2, [r3, #0]
	  			 	}
	  				else if(step_enable==1)
	  			   {
	  					step_enable=0;
                    }
	  			  break;
 8001302:	e08d      	b.n	8001420 <HAL_UART_RxCpltCallback+0x3b8>
	  				else if(step_enable==1)
 8001304:	4b24      	ldr	r3, [pc, #144]	; (8001398 <HAL_UART_RxCpltCallback+0x330>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2b01      	cmp	r3, #1
 800130a:	f040 8089 	bne.w	8001420 <HAL_UART_RxCpltCallback+0x3b8>
	  					step_enable=0;
 800130e:	4b22      	ldr	r3, [pc, #136]	; (8001398 <HAL_UART_RxCpltCallback+0x330>)
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
	  			  break;
 8001314:	e084      	b.n	8001420 <HAL_UART_RxCpltCallback+0x3b8>
	  			case 'n':
	  			 HAL_GPIO_WritePin(GPIOF,  GPIO_PIN_13, 1);  //
 8001316:	2201      	movs	r2, #1
 8001318:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800131c:	481f      	ldr	r0, [pc, #124]	; (800139c <HAL_UART_RxCpltCallback+0x334>)
 800131e:	f004 fd69 	bl	8005df4 <HAL_GPIO_WritePin>

	  				  	break;
 8001322:	e07e      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>

	  			case 'm':
	  				 HAL_GPIO_WritePin(GPIOF,  GPIO_PIN_13, 0);  //
 8001324:	2200      	movs	r2, #0
 8001326:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800132a:	481c      	ldr	r0, [pc, #112]	; (800139c <HAL_UART_RxCpltCallback+0x334>)
 800132c:	f004 fd62 	bl	8005df4 <HAL_GPIO_WritePin>

	  		  	break;
 8001330:	e077      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>
	  			case ',':
	  				 HAL_GPIO_WritePin(GPIOF,  GPIO_PIN_14, 0);  //
 8001332:	2200      	movs	r2, #0
 8001334:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001338:	4818      	ldr	r0, [pc, #96]	; (800139c <HAL_UART_RxCpltCallback+0x334>)
 800133a:	f004 fd5b 	bl	8005df4 <HAL_GPIO_WritePin>

	  				  	break;
 800133e:	e070      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>
	  			case '.':
	  				 HAL_GPIO_WritePin(GPIOF,  GPIO_PIN_14, 1);  //
 8001340:	2201      	movs	r2, #1
 8001342:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001346:	4815      	ldr	r0, [pc, #84]	; (800139c <HAL_UART_RxCpltCallback+0x334>)
 8001348:	f004 fd54 	bl	8005df4 <HAL_GPIO_WritePin>

	  				   break;
 800134c:	e069      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>
 800134e:	bf00      	nop
 8001350:	40000800 	.word	0x40000800
 8001354:	20000000 	.word	0x20000000
 8001358:	40004800 	.word	0x40004800
 800135c:	20000320 	.word	0x20000320
 8001360:	20000324 	.word	0x20000324
 8001364:	0800ee28 	.word	0x0800ee28
 8001368:	40021000 	.word	0x40021000
 800136c:	40020400 	.word	0x40020400
 8001370:	40021800 	.word	0x40021800
 8001374:	40000400 	.word	0x40000400
 8001378:	20000218 	.word	0x20000218
 800137c:	20000214 	.word	0x20000214
 8001380:	20000ed4 	.word	0x20000ed4
 8001384:	46241000 	.word	0x46241000
 8001388:	20000f1c 	.word	0x20000f1c
 800138c:	20000f18 	.word	0x20000f18
 8001390:	462c4000 	.word	0x462c4000
 8001394:	46147000 	.word	0x46147000
 8001398:	2000021c 	.word	0x2000021c
 800139c:	40021400 	.word	0x40021400
	  			case '/': //
	  				rev10_flag=1;
 80013a0:	4b7c      	ldr	r3, [pc, #496]	; (8001594 <HAL_UART_RxCpltCallback+0x52c>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	701a      	strb	r2, [r3, #0]
	  				step_count=0;
 80013a6:	4b7c      	ldr	r3, [pc, #496]	; (8001598 <HAL_UART_RxCpltCallback+0x530>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	801a      	strh	r2, [r3, #0]
	  				HAL_GPIO_WritePin(GPIOF,  GPIO_PIN_13, 0);  //
 80013ac:	2200      	movs	r2, #0
 80013ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013b2:	487a      	ldr	r0, [pc, #488]	; (800159c <HAL_UART_RxCpltCallback+0x534>)
 80013b4:	f004 fd1e 	bl	8005df4 <HAL_GPIO_WritePin>

	  				   break;
 80013b8:	e033      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>
	  			case '?': //
	  		     	rev1_flag=1;
 80013ba:	4b79      	ldr	r3, [pc, #484]	; (80015a0 <HAL_UART_RxCpltCallback+0x538>)
 80013bc:	2201      	movs	r2, #1
 80013be:	701a      	strb	r2, [r3, #0]
	  				step_count=0;
 80013c0:	4b75      	ldr	r3, [pc, #468]	; (8001598 <HAL_UART_RxCpltCallback+0x530>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	801a      	strh	r2, [r3, #0]
	  				HAL_GPIO_WritePin(GPIOF,  GPIO_PIN_13, 0);  //
 80013c6:	2200      	movs	r2, #0
 80013c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013cc:	4873      	ldr	r0, [pc, #460]	; (800159c <HAL_UART_RxCpltCallback+0x534>)
 80013ce:	f004 fd11 	bl	8005df4 <HAL_GPIO_WritePin>
             		   break;
 80013d2:	e026      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>


	  		case 'j':
	  			 TIM4->CNT=10000;
 80013d4:	4b73      	ldr	r3, [pc, #460]	; (80015a4 <HAL_UART_RxCpltCallback+0x53c>)
 80013d6:	f242 7210 	movw	r2, #10000	; 0x2710
 80013da:	625a      	str	r2, [r3, #36]	; 0x24
	  			input_speed=20;
 80013dc:	4b72      	ldr	r3, [pc, #456]	; (80015a8 <HAL_UART_RxCpltCallback+0x540>)
 80013de:	4a73      	ldr	r2, [pc, #460]	; (80015ac <HAL_UART_RxCpltCallback+0x544>)
 80013e0:	601a      	str	r2, [r3, #0]
	  		     err_sum_s=0;
 80013e2:	4b73      	ldr	r3, [pc, #460]	; (80015b0 <HAL_UART_RxCpltCallback+0x548>)
 80013e4:	f04f 0200 	mov.w	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
	  			   break;
 80013ea:	e01a      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>
	  	 	case 'k': //
	  	 	     TIM4->CNT=10000;
 80013ec:	4b6d      	ldr	r3, [pc, #436]	; (80015a4 <HAL_UART_RxCpltCallback+0x53c>)
 80013ee:	f242 7210 	movw	r2, #10000	; 0x2710
 80013f2:	625a      	str	r2, [r3, #36]	; 0x24
	  	 	  input_speed=30;
 80013f4:	4b6c      	ldr	r3, [pc, #432]	; (80015a8 <HAL_UART_RxCpltCallback+0x540>)
 80013f6:	4a6f      	ldr	r2, [pc, #444]	; (80015b4 <HAL_UART_RxCpltCallback+0x54c>)
 80013f8:	601a      	str	r2, [r3, #0]
	  	     	  err_sum_s=0;
 80013fa:	4b6d      	ldr	r3, [pc, #436]	; (80015b0 <HAL_UART_RxCpltCallback+0x548>)
 80013fc:	f04f 0200 	mov.w	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
	  	          break;
 8001402:	e00e      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>
	  		case 'l': //
	  			 TIM4->CNT=10000;
 8001404:	4b67      	ldr	r3, [pc, #412]	; (80015a4 <HAL_UART_RxCpltCallback+0x53c>)
 8001406:	f242 7210 	movw	r2, #10000	; 0x2710
 800140a:	625a      	str	r2, [r3, #36]	; 0x24
	  			input_speed=40;
 800140c:	4b66      	ldr	r3, [pc, #408]	; (80015a8 <HAL_UART_RxCpltCallback+0x540>)
 800140e:	4a6a      	ldr	r2, [pc, #424]	; (80015b8 <HAL_UART_RxCpltCallback+0x550>)
 8001410:	601a      	str	r2, [r3, #0]
	  			 err_sum_s=0;
 8001412:	4b67      	ldr	r3, [pc, #412]	; (80015b0 <HAL_UART_RxCpltCallback+0x548>)
 8001414:	f04f 0200 	mov.w	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
	  			   break;
 800141a:	e002      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>
	  			  			 break;
 800141c:	bf00      	nop
 800141e:	e000      	b.n	8001422 <HAL_UART_RxCpltCallback+0x3ba>
	  			  break;
 8001420:	bf00      	nop




  }
  if(huart->Instance == UART4)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a65      	ldr	r2, [pc, #404]	; (80015bc <HAL_UART_RxCpltCallback+0x554>)
 8001428:	4293      	cmp	r3, r2
 800142a:	f040 80ae 	bne.w	800158a <HAL_UART_RxCpltCallback+0x522>
  {
	  HAL_UART_Receive_IT(&huart4, &data, 1);
 800142e:	2201      	movs	r2, #1
 8001430:	4963      	ldr	r1, [pc, #396]	; (80015c0 <HAL_UART_RxCpltCallback+0x558>)
 8001432:	4864      	ldr	r0, [pc, #400]	; (80015c4 <HAL_UART_RxCpltCallback+0x55c>)
 8001434:	f006 fea3 	bl	800817e <HAL_UART_Receive_IT>

	  printf("%d -- %c \r\n", data,data);
 8001438:	4b61      	ldr	r3, [pc, #388]	; (80015c0 <HAL_UART_RxCpltCallback+0x558>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	4619      	mov	r1, r3
 800143e:	4b60      	ldr	r3, [pc, #384]	; (80015c0 <HAL_UART_RxCpltCallback+0x558>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	461a      	mov	r2, r3
 8001444:	4860      	ldr	r0, [pc, #384]	; (80015c8 <HAL_UART_RxCpltCallback+0x560>)
 8001446:	f009 f84d 	bl	800a4e4 <iprintf>
		switch(data)
 800144a:	4b5d      	ldr	r3, [pc, #372]	; (80015c0 <HAL_UART_RxCpltCallback+0x558>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	3b21      	subs	r3, #33	; 0x21
 8001450:	2b20      	cmp	r3, #32
 8001452:	f200 809a 	bhi.w	800158a <HAL_UART_RxCpltCallback+0x522>
 8001456:	a201      	add	r2, pc, #4	; (adr r2, 800145c <HAL_UART_RxCpltCallback+0x3f4>)
 8001458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800145c:	0800156d 	.word	0x0800156d
 8001460:	0800158b 	.word	0x0800158b
 8001464:	0800158b 	.word	0x0800158b
 8001468:	0800158b 	.word	0x0800158b
 800146c:	0800158b 	.word	0x0800158b
 8001470:	0800158b 	.word	0x0800158b
 8001474:	0800158b 	.word	0x0800158b
 8001478:	0800158b 	.word	0x0800158b
 800147c:	0800158b 	.word	0x0800158b
 8001480:	0800158b 	.word	0x0800158b
 8001484:	0800158b 	.word	0x0800158b
 8001488:	0800158b 	.word	0x0800158b
 800148c:	0800158b 	.word	0x0800158b
 8001490:	0800158b 	.word	0x0800158b
 8001494:	0800158b 	.word	0x0800158b
 8001498:	080014e1 	.word	0x080014e1
 800149c:	080014fb 	.word	0x080014fb
 80014a0:	08001515 	.word	0x08001515
 80014a4:	08001523 	.word	0x08001523
 80014a8:	08001531 	.word	0x08001531
 80014ac:	0800153f 	.word	0x0800153f
 80014b0:	0800154d 	.word	0x0800154d
 80014b4:	0800155b 	.word	0x0800155b
 80014b8:	0800158b 	.word	0x0800158b
 80014bc:	0800158b 	.word	0x0800158b
 80014c0:	0800158b 	.word	0x0800158b
 80014c4:	0800158b 	.word	0x0800158b
 80014c8:	0800158b 	.word	0x0800158b
 80014cc:	0800158b 	.word	0x0800158b
 80014d0:	0800158b 	.word	0x0800158b
 80014d4:	0800158b 	.word	0x0800158b
 80014d8:	0800158b 	.word	0x0800158b
 80014dc:	08001583 	.word	0x08001583
		{
		case '0':
			 GPIOB->ODR |= 1<<0;
 80014e0:	4b3a      	ldr	r3, [pc, #232]	; (80015cc <HAL_UART_RxCpltCallback+0x564>)
 80014e2:	695b      	ldr	r3, [r3, #20]
 80014e4:	4a39      	ldr	r2, [pc, #228]	; (80015cc <HAL_UART_RxCpltCallback+0x564>)
 80014e6:	f043 0301 	orr.w	r3, r3, #1
 80014ea:	6153      	str	r3, [r2, #20]
			GPIOG->ODR &= ~1<<0;// start
 80014ec:	4b38      	ldr	r3, [pc, #224]	; (80015d0 <HAL_UART_RxCpltCallback+0x568>)
 80014ee:	695b      	ldr	r3, [r3, #20]
 80014f0:	4a37      	ldr	r2, [pc, #220]	; (80015d0 <HAL_UART_RxCpltCallback+0x568>)
 80014f2:	f023 0301 	bic.w	r3, r3, #1
 80014f6:	6153      	str	r3, [r2, #20]

			break;
 80014f8:	e047      	b.n	800158a <HAL_UART_RxCpltCallback+0x522>

		case '1':  //stop
			  GPIOB->ODR &= ~1<<0;
 80014fa:	4b34      	ldr	r3, [pc, #208]	; (80015cc <HAL_UART_RxCpltCallback+0x564>)
 80014fc:	695b      	ldr	r3, [r3, #20]
 80014fe:	4a33      	ldr	r2, [pc, #204]	; (80015cc <HAL_UART_RxCpltCallback+0x564>)
 8001500:	f023 0301 	bic.w	r3, r3, #1
 8001504:	6153      	str	r3, [r2, #20]
	          GPIOG->ODR |= 1<<0;
 8001506:	4b32      	ldr	r3, [pc, #200]	; (80015d0 <HAL_UART_RxCpltCallback+0x568>)
 8001508:	695b      	ldr	r3, [r3, #20]
 800150a:	4a31      	ldr	r2, [pc, #196]	; (80015d0 <HAL_UART_RxCpltCallback+0x568>)
 800150c:	f043 0301 	orr.w	r3, r3, #1
 8001510:	6153      	str	r3, [r2, #20]
			break;
 8001512:	e03a      	b.n	800158a <HAL_UART_RxCpltCallback+0x522>

		case '2':  //dir
			  GPIOE->ODR |= 1<<0;  // back
 8001514:	4b2f      	ldr	r3, [pc, #188]	; (80015d4 <HAL_UART_RxCpltCallback+0x56c>)
 8001516:	695b      	ldr	r3, [r3, #20]
 8001518:	4a2e      	ldr	r2, [pc, #184]	; (80015d4 <HAL_UART_RxCpltCallback+0x56c>)
 800151a:	f043 0301 	orr.w	r3, r3, #1
 800151e:	6153      	str	r3, [r2, #20]
			break;
 8001520:	e033      	b.n	800158a <HAL_UART_RxCpltCallback+0x522>

		case '3'://dir
			 GPIOE->ODR &= ~1<<0; // go
 8001522:	4b2c      	ldr	r3, [pc, #176]	; (80015d4 <HAL_UART_RxCpltCallback+0x56c>)
 8001524:	695b      	ldr	r3, [r3, #20]
 8001526:	4a2b      	ldr	r2, [pc, #172]	; (80015d4 <HAL_UART_RxCpltCallback+0x56c>)
 8001528:	f023 0301 	bic.w	r3, r3, #1
 800152c:	6153      	str	r3, [r2, #20]
			break;
 800152e:	e02c      	b.n	800158a <HAL_UART_RxCpltCallback+0x522>

		case '4':

		    TIM3->CCR1 = 0;
 8001530:	4b29      	ldr	r3, [pc, #164]	; (80015d8 <HAL_UART_RxCpltCallback+0x570>)
 8001532:	2200      	movs	r2, #0
 8001534:	635a      	str	r2, [r3, #52]	; 0x34
			TIM3->CCR2 = 0;
 8001536:	4b28      	ldr	r3, [pc, #160]	; (80015d8 <HAL_UART_RxCpltCallback+0x570>)
 8001538:	2200      	movs	r2, #0
 800153a:	639a      	str	r2, [r3, #56]	; 0x38

			break;
 800153c:	e025      	b.n	800158a <HAL_UART_RxCpltCallback+0x522>

		case '5':
			TIM3->CCR1 = 50;
 800153e:	4b26      	ldr	r3, [pc, #152]	; (80015d8 <HAL_UART_RxCpltCallback+0x570>)
 8001540:	2232      	movs	r2, #50	; 0x32
 8001542:	635a      	str	r2, [r3, #52]	; 0x34
			TIM3->CCR2 = 50;
 8001544:	4b24      	ldr	r3, [pc, #144]	; (80015d8 <HAL_UART_RxCpltCallback+0x570>)
 8001546:	2232      	movs	r2, #50	; 0x32
 8001548:	639a      	str	r2, [r3, #56]	; 0x38
			break;
 800154a:	e01e      	b.n	800158a <HAL_UART_RxCpltCallback+0x522>

		case '6':
			TIM3->CCR1 = 200;
 800154c:	4b22      	ldr	r3, [pc, #136]	; (80015d8 <HAL_UART_RxCpltCallback+0x570>)
 800154e:	22c8      	movs	r2, #200	; 0xc8
 8001550:	635a      	str	r2, [r3, #52]	; 0x34
			TIM3->CCR2 = 200;
 8001552:	4b21      	ldr	r3, [pc, #132]	; (80015d8 <HAL_UART_RxCpltCallback+0x570>)
 8001554:	22c8      	movs	r2, #200	; 0xc8
 8001556:	639a      	str	r2, [r3, #56]	; 0x38
			break;
 8001558:	e017      	b.n	800158a <HAL_UART_RxCpltCallback+0x522>

		case '7':
			TIM3->CCR1 = 1000;
 800155a:	4b1f      	ldr	r3, [pc, #124]	; (80015d8 <HAL_UART_RxCpltCallback+0x570>)
 800155c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001560:	635a      	str	r2, [r3, #52]	; 0x34
			TIM3->CCR2 = 1000;
 8001562:	4b1d      	ldr	r3, [pc, #116]	; (80015d8 <HAL_UART_RxCpltCallback+0x570>)
 8001564:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001568:	639a      	str	r2, [r3, #56]	; 0x38
			break;
 800156a:	e00e      	b.n	800158a <HAL_UART_RxCpltCallback+0x522>

		case '!':
			RX_flag=1;
 800156c:	4b1b      	ldr	r3, [pc, #108]	; (80015dc <HAL_UART_RxCpltCallback+0x574>)
 800156e:	2201      	movs	r2, #1
 8001570:	701a      	strb	r2, [r3, #0]
			 TIM2->CNT=0;
 8001572:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001576:	2200      	movs	r2, #0
 8001578:	625a      	str	r2, [r3, #36]	; 0x24
			 TIM4->CNT=0;
 800157a:	4b0a      	ldr	r3, [pc, #40]	; (80015a4 <HAL_UART_RxCpltCallback+0x53c>)
 800157c:	2200      	movs	r2, #0
 800157e:	625a      	str	r2, [r3, #36]	; 0x24
			break;
 8001580:	e003      	b.n	800158a <HAL_UART_RxCpltCallback+0x522>
		case 'A':  //Tx

			RX_flag=2;
 8001582:	4b16      	ldr	r3, [pc, #88]	; (80015dc <HAL_UART_RxCpltCallback+0x574>)
 8001584:	2202      	movs	r2, #2
 8001586:	701a      	strb	r2, [r3, #0]
				break;
 8001588:	bf00      	nop



    }

}
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000219 	.word	0x20000219
 8001598:	200003e0 	.word	0x200003e0
 800159c:	40021400 	.word	0x40021400
 80015a0:	2000021a 	.word	0x2000021a
 80015a4:	40000800 	.word	0x40000800
 80015a8:	20000ed0 	.word	0x20000ed0
 80015ac:	41a00000 	.word	0x41a00000
 80015b0:	20000f18 	.word	0x20000f18
 80015b4:	41f00000 	.word	0x41f00000
 80015b8:	42200000 	.word	0x42200000
 80015bc:	40004c00 	.word	0x40004c00
 80015c0:	2000036c 	.word	0x2000036c
 80015c4:	20000370 	.word	0x20000370
 80015c8:	0800ee34 	.word	0x0800ee34
 80015cc:	40020400 	.word	0x40020400
 80015d0:	40021800 	.word	0x40021800
 80015d4:	40021000 	.word	0x40021000
 80015d8:	40000400 	.word	0x40000400
 80015dc:	200003b8 	.word	0x200003b8

080015e0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80015e4:	f002 fc34 	bl	8003e50 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80015e8:	f000 f93c 	bl	8001864 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80015ec:	f000 fe9c 	bl	8002328 <MX_GPIO_Init>
	MX_DMA_Init();
 80015f0:	f000 fe64 	bl	80022bc <MX_DMA_Init>
	MX_ETH_Init();
 80015f4:	f000 fa10 	bl	8001a18 <MX_ETH_Init>
	MX_USART3_UART_Init();
 80015f8:	f000 fe08 	bl	800220c <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 80015fc:	f000 fe30 	bl	8002260 <MX_USB_OTG_FS_PCD_Init>
	MX_TIM3_Init();
 8001600:	f000 fb00 	bl	8001c04 <MX_TIM3_Init>
	MX_TIM14_Init();
 8001604:	f000 fda0 	bl	8002148 <MX_TIM14_Init>
	MX_TIM4_Init();
 8001608:	f000 fbac 	bl	8001d64 <MX_TIM4_Init>
	MX_UART4_Init();
 800160c:	f000 fdd4 	bl	80021b8 <MX_UART4_Init>
	MX_TIM2_Init();
 8001610:	f000 faa0 	bl	8001b54 <MX_TIM2_Init>
	MX_TIM8_Init();
 8001614:	f000 fc6e 	bl	8001ef4 <MX_TIM8_Init>
	MX_TIM6_Init();
 8001618:	f000 fbfe 	bl	8001e18 <MX_TIM6_Init>
	MX_TIM13_Init();
 800161c:	f000 fd44 	bl	80020a8 <MX_TIM13_Init>
	MX_TIM1_Init();
 8001620:	f000 fa48 	bl	8001ab4 <MX_TIM1_Init>
	MX_ADC3_Init();
 8001624:	f000 f988 	bl	8001938 <MX_ADC3_Init>
	MX_TIM7_Init();
 8001628:	f000 fc2e 	bl	8001e88 <MX_TIM7_Init>
	MX_TIM12_Init();
 800162c:	f000 fd02 	bl	8002034 <MX_TIM12_Init>
	/* USER CODE BEGIN 2 */

	HAL_UART_Receive_IT(&huart3, &key_value, 1);
 8001630:	2201      	movs	r2, #1
 8001632:	496f      	ldr	r1, [pc, #444]	; (80017f0 <main+0x210>)
 8001634:	486f      	ldr	r0, [pc, #444]	; (80017f4 <main+0x214>)
 8001636:	f006 fda2 	bl	800817e <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart4, &data, 1);
 800163a:	2201      	movs	r2, #1
 800163c:	496e      	ldr	r1, [pc, #440]	; (80017f8 <main+0x218>)
 800163e:	486f      	ldr	r0, [pc, #444]	; (80017fc <main+0x21c>)
 8001640:	f006 fd9d 	bl	800817e <HAL_UART_Receive_IT>

	HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC3_value, 3);
 8001644:	2203      	movs	r2, #3
 8001646:	496e      	ldr	r1, [pc, #440]	; (8001800 <main+0x220>)
 8001648:	486e      	ldr	r0, [pc, #440]	; (8001804 <main+0x224>)
 800164a:	f002 fdeb 	bl	8004224 <HAL_ADC_Start_DMA>

	HAL_TIM_Base_Start_IT(&htim6);
 800164e:	486e      	ldr	r0, [pc, #440]	; (8001808 <main+0x228>)
 8001650:	f005 fa48 	bl	8006ae4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8001654:	486d      	ldr	r0, [pc, #436]	; (800180c <main+0x22c>)
 8001656:	f005 fa45 	bl	8006ae4 <HAL_TIM_Base_Start_IT>

	HAL_TIM_Base_Start(&htim1);
 800165a:	486d      	ldr	r0, [pc, #436]	; (8001810 <main+0x230>)
 800165c:	f005 f9da 	bl	8006a14 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim12);
 8001660:	486c      	ldr	r0, [pc, #432]	; (8001814 <main+0x234>)
 8001662:	f005 fa3f 	bl	8006ae4 <HAL_TIM_Base_Start_IT>
	setvbuf(stdin, NULL, _IONBF, 0);
 8001666:	4b6c      	ldr	r3, [pc, #432]	; (8001818 <main+0x238>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	6858      	ldr	r0, [r3, #4]
 800166c:	2300      	movs	r3, #0
 800166e:	2202      	movs	r2, #2
 8001670:	2100      	movs	r1, #0
 8001672:	f008 ff49 	bl	800a508 <setvbuf>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		encoder_count = TIM4->CNT;
 8001676:	4b69      	ldr	r3, [pc, #420]	; (800181c <main+0x23c>)
 8001678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167a:	4a69      	ldr	r2, [pc, #420]	; (8001820 <main+0x240>)
 800167c:	6013      	str	r3, [r2, #0]

		if (step_enable == 1) {
 800167e:	4b69      	ldr	r3, [pc, #420]	; (8001824 <main+0x244>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2b01      	cmp	r3, #1
 8001684:	d149      	bne.n	800171a <main+0x13a>
			// step_motor();

			for (step_count = 0; step_count < 40000; step_count++) //40000   
 8001686:	4b68      	ldr	r3, [pc, #416]	; (8001828 <main+0x248>)
 8001688:	2200      	movs	r2, #0
 800168a:	801a      	strh	r2, [r3, #0]
 800168c:	e03f      	b.n	800170e <main+0x12e>
					{
				HAL_GPIO_WritePin(GPIOF, GPIO_PIN_15, 0);  //
 800168e:	2200      	movs	r2, #0
 8001690:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001694:	4865      	ldr	r0, [pc, #404]	; (800182c <main+0x24c>)
 8001696:	f004 fbad 	bl	8005df4 <HAL_GPIO_WritePin>
				microDelay(delay_us);
 800169a:	4b65      	ldr	r3, [pc, #404]	; (8001830 <main+0x250>)
 800169c:	881b      	ldrh	r3, [r3, #0]
 800169e:	4618      	mov	r0, r3
 80016a0:	f001 f99e 	bl	80029e0 <microDelay>
				HAL_GPIO_WritePin(GPIOF, GPIO_PIN_15, 1);
 80016a4:	2201      	movs	r2, #1
 80016a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016aa:	4860      	ldr	r0, [pc, #384]	; (800182c <main+0x24c>)
 80016ac:	f004 fba2 	bl	8005df4 <HAL_GPIO_WritePin>
				microDelay(delay_us);
 80016b0:	4b5f      	ldr	r3, [pc, #380]	; (8001830 <main+0x250>)
 80016b2:	881b      	ldrh	r3, [r3, #0]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f001 f993 	bl	80029e0 <microDelay>
				if (step_count == 200 * 10 && rev10_flag == 1)  //10 
 80016ba:	4b5b      	ldr	r3, [pc, #364]	; (8001828 <main+0x248>)
 80016bc:	881b      	ldrh	r3, [r3, #0]
 80016be:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80016c2:	d10d      	bne.n	80016e0 <main+0x100>
 80016c4:	4b5b      	ldr	r3, [pc, #364]	; (8001834 <main+0x254>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d109      	bne.n	80016e0 <main+0x100>
						{
					HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, 1);  //
 80016cc:	2201      	movs	r2, #1
 80016ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016d2:	4856      	ldr	r0, [pc, #344]	; (800182c <main+0x24c>)
 80016d4:	f004 fb8e 	bl	8005df4 <HAL_GPIO_WritePin>
					rev10_flag = 0;
 80016d8:	4b56      	ldr	r3, [pc, #344]	; (8001834 <main+0x254>)
 80016da:	2200      	movs	r2, #0
 80016dc:	701a      	strb	r2, [r3, #0]
 80016de:	e010      	b.n	8001702 <main+0x122>
				} else if (step_count == 200 * 1 && rev1_flag == 1) //1 
 80016e0:	4b51      	ldr	r3, [pc, #324]	; (8001828 <main+0x248>)
 80016e2:	881b      	ldrh	r3, [r3, #0]
 80016e4:	2bc8      	cmp	r3, #200	; 0xc8
 80016e6:	d10c      	bne.n	8001702 <main+0x122>
 80016e8:	4b53      	ldr	r3, [pc, #332]	; (8001838 <main+0x258>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b01      	cmp	r3, #1
 80016ee:	d108      	bne.n	8001702 <main+0x122>
						{
					HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, 1);  //
 80016f0:	2201      	movs	r2, #1
 80016f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016f6:	484d      	ldr	r0, [pc, #308]	; (800182c <main+0x24c>)
 80016f8:	f004 fb7c 	bl	8005df4 <HAL_GPIO_WritePin>
					rev1_flag = 0;
 80016fc:	4b4e      	ldr	r3, [pc, #312]	; (8001838 <main+0x258>)
 80016fe:	2200      	movs	r2, #0
 8001700:	701a      	strb	r2, [r3, #0]
			for (step_count = 0; step_count < 40000; step_count++) //40000   
 8001702:	4b49      	ldr	r3, [pc, #292]	; (8001828 <main+0x248>)
 8001704:	881b      	ldrh	r3, [r3, #0]
 8001706:	3301      	adds	r3, #1
 8001708:	b29a      	uxth	r2, r3
 800170a:	4b47      	ldr	r3, [pc, #284]	; (8001828 <main+0x248>)
 800170c:	801a      	strh	r2, [r3, #0]
 800170e:	4b46      	ldr	r3, [pc, #280]	; (8001828 <main+0x248>)
 8001710:	881b      	ldrh	r3, [r3, #0]
 8001712:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8001716:	4293      	cmp	r3, r2
 8001718:	d9b9      	bls.n	800168e <main+0xae>
				}

			}
		}

		if (tim6_flag == 1) {
 800171a:	4b48      	ldr	r3, [pc, #288]	; (800183c <main+0x25c>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d104      	bne.n	800172c <main+0x14c>
			distance_sensor();  // 
 8001722:	f001 f979 	bl	8002a18 <distance_sensor>

			tim6_flag = 0;
 8001726:	4b45      	ldr	r3, [pc, #276]	; (800183c <main+0x25c>)
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
		}
		if (tim14_flag == 20) //2
 800172c:	4b44      	ldr	r3, [pc, #272]	; (8001840 <main+0x260>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2b14      	cmp	r3, #20
 8001732:	d14f      	bne.n	80017d4 <main+0x1f4>
				{
			//  RPM_uint16=RPM*100;    // float uint 
			RPM_uint16 = ADC3_value[0] * 10;  // rpm 
 8001734:	4b32      	ldr	r3, [pc, #200]	; (8001800 <main+0x220>)
 8001736:	881b      	ldrh	r3, [r3, #0]
 8001738:	461a      	mov	r2, r3
 800173a:	0092      	lsls	r2, r2, #2
 800173c:	4413      	add	r3, r2
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	b29a      	uxth	r2, r3
 8001742:	4b40      	ldr	r3, [pc, #256]	; (8001844 <main+0x264>)
 8001744:	801a      	strh	r2, [r3, #0]
			battery_uint16 = battery_V * 100;
 8001746:	4b40      	ldr	r3, [pc, #256]	; (8001848 <main+0x268>)
 8001748:	edd3 7a00 	vldr	s15, [r3]
 800174c:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 800184c <main+0x26c>
 8001750:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001754:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001758:	ee17 3a90 	vmov	r3, s15
 800175c:	b29a      	uxth	r2, r3
 800175e:	4b3c      	ldr	r3, [pc, #240]	; (8001850 <main+0x270>)
 8001760:	801a      	strh	r2, [r3, #0]
			/*	    ENC[3]=RPM_uint16 / 1000;		// 10000 ????????????????????????????????????????
			 ENC[2]=RPM_uint16 % 1000/100;	// 1000 ????????????????????????????????????????
			 ENC[1]= RPM_uint16 % 100/10;	// 100 ????????????????????????????????????????
			 ENC[0]=RPM_uint16 % 10/1;		// 10 ????????????????????????????????????????
			 */
			SerialSendChar_WIFI('?');
 8001762:	203f      	movs	r0, #63	; 0x3f
 8001764:	f7ff fc68 	bl	8001038 <SerialSendChar_WIFI>
			 sprintf((char *)buffer, "%d \r\n",RPM_uint16);
			 HAL_UART_Transmit(&huart3, buffer, strlen((char *)buffer), 100);
			 */

//,  
			sprintf((char*) buffer, "%d", battery_uint16);
 8001768:	4b39      	ldr	r3, [pc, #228]	; (8001850 <main+0x270>)
 800176a:	881b      	ldrh	r3, [r3, #0]
 800176c:	461a      	mov	r2, r3
 800176e:	4939      	ldr	r1, [pc, #228]	; (8001854 <main+0x274>)
 8001770:	4839      	ldr	r0, [pc, #228]	; (8001858 <main+0x278>)
 8001772:	f008 ff77 	bl	800a664 <siprintf>
			HAL_UART_Transmit(&huart4, buffer, strlen((char*) buffer), 100);
 8001776:	4838      	ldr	r0, [pc, #224]	; (8001858 <main+0x278>)
 8001778:	f7fe fd8a 	bl	8000290 <strlen>
 800177c:	4603      	mov	r3, r0
 800177e:	b29a      	uxth	r2, r3
 8001780:	2364      	movs	r3, #100	; 0x64
 8001782:	4935      	ldr	r1, [pc, #212]	; (8001858 <main+0x278>)
 8001784:	481d      	ldr	r0, [pc, #116]	; (80017fc <main+0x21c>)
 8001786:	f006 fc6f 	bl	8008068 <HAL_UART_Transmit>
			sprintf((char*) buffer, "%d", RPM_uint16);
 800178a:	4b2e      	ldr	r3, [pc, #184]	; (8001844 <main+0x264>)
 800178c:	881b      	ldrh	r3, [r3, #0]
 800178e:	461a      	mov	r2, r3
 8001790:	4930      	ldr	r1, [pc, #192]	; (8001854 <main+0x274>)
 8001792:	4831      	ldr	r0, [pc, #196]	; (8001858 <main+0x278>)
 8001794:	f008 ff66 	bl	800a664 <siprintf>
			HAL_UART_Transmit(&huart4, buffer, strlen((char*) buffer), 100);
 8001798:	482f      	ldr	r0, [pc, #188]	; (8001858 <main+0x278>)
 800179a:	f7fe fd79 	bl	8000290 <strlen>
 800179e:	4603      	mov	r3, r0
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	2364      	movs	r3, #100	; 0x64
 80017a4:	492c      	ldr	r1, [pc, #176]	; (8001858 <main+0x278>)
 80017a6:	4815      	ldr	r0, [pc, #84]	; (80017fc <main+0x21c>)
 80017a8:	f006 fc5e 	bl	8008068 <HAL_UART_Transmit>
			sprintf((char*) buffer, "%d", battery_uint16);
 80017ac:	4b28      	ldr	r3, [pc, #160]	; (8001850 <main+0x270>)
 80017ae:	881b      	ldrh	r3, [r3, #0]
 80017b0:	461a      	mov	r2, r3
 80017b2:	4928      	ldr	r1, [pc, #160]	; (8001854 <main+0x274>)
 80017b4:	4828      	ldr	r0, [pc, #160]	; (8001858 <main+0x278>)
 80017b6:	f008 ff55 	bl	800a664 <siprintf>
			HAL_UART_Transmit(&huart4, buffer, strlen((char*) buffer), 100);
 80017ba:	4827      	ldr	r0, [pc, #156]	; (8001858 <main+0x278>)
 80017bc:	f7fe fd68 	bl	8000290 <strlen>
 80017c0:	4603      	mov	r3, r0
 80017c2:	b29a      	uxth	r2, r3
 80017c4:	2364      	movs	r3, #100	; 0x64
 80017c6:	4924      	ldr	r1, [pc, #144]	; (8001858 <main+0x278>)
 80017c8:	480c      	ldr	r0, [pc, #48]	; (80017fc <main+0x21c>)
 80017ca:	f006 fc4d 	bl	8008068 <HAL_UART_Transmit>

			//  	  HAL_Delay(2000);

			tim14_flag = 0;
 80017ce:	4b1c      	ldr	r3, [pc, #112]	; (8001840 <main+0x260>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
		}
		if (tim7_flag == 1) {
 80017d4:	4b21      	ldr	r3, [pc, #132]	; (800185c <main+0x27c>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2b01      	cmp	r3, #1
 80017da:	f47f af4c 	bne.w	8001676 <main+0x96>
			if (position_start == 1) {
 80017de:	4b20      	ldr	r3, [pc, #128]	; (8001860 <main+0x280>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	f47f af47 	bne.w	8001676 <main+0x96>
				position_pid();
 80017e8:	f000 feca 	bl	8002580 <position_pid>
		encoder_count = TIM4->CNT;
 80017ec:	e743      	b.n	8001676 <main+0x96>
 80017ee:	bf00      	nop
 80017f0:	20000320 	.word	0x20000320
 80017f4:	20000324 	.word	0x20000324
 80017f8:	2000036c 	.word	0x2000036c
 80017fc:	20000370 	.word	0x20000370
 8001800:	200003d4 	.word	0x200003d4
 8001804:	2000055c 	.word	0x2000055c
 8001808:	200007d4 	.word	0x200007d4
 800180c:	2000081c 	.word	0x2000081c
 8001810:	200006b4 	.word	0x200006b4
 8001814:	200008ac 	.word	0x200008ac
 8001818:	20000074 	.word	0x20000074
 800181c:	40000800 	.word	0x40000800
 8001820:	20000000 	.word	0x20000000
 8001824:	2000021c 	.word	0x2000021c
 8001828:	200003e0 	.word	0x200003e0
 800182c:	40021400 	.word	0x40021400
 8001830:	20000004 	.word	0x20000004
 8001834:	20000219 	.word	0x20000219
 8001838:	2000021a 	.word	0x2000021a
 800183c:	20000f80 	.word	0x20000f80
 8001840:	20000f84 	.word	0x20000f84
 8001844:	200003cc 	.word	0x200003cc
 8001848:	20000f6c 	.word	0x20000f6c
 800184c:	42c80000 	.word	0x42c80000
 8001850:	200003ce 	.word	0x200003ce
 8001854:	0800ee40 	.word	0x0800ee40
 8001858:	20000220 	.word	0x20000220
 800185c:	20000f7c 	.word	0x20000f7c
 8001860:	20000214 	.word	0x20000214

08001864 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001864:	b580      	push	{r7, lr}
 8001866:	b094      	sub	sp, #80	; 0x50
 8001868:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800186a:	f107 0320 	add.w	r3, r7, #32
 800186e:	2230      	movs	r2, #48	; 0x30
 8001870:	2100      	movs	r1, #0
 8001872:	4618      	mov	r0, r3
 8001874:	f008 ff59 	bl	800a72a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001878:	f107 030c 	add.w	r3, r7, #12
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	605a      	str	r2, [r3, #4]
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	60da      	str	r2, [r3, #12]
 8001886:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001888:	2300      	movs	r3, #0
 800188a:	60bb      	str	r3, [r7, #8]
 800188c:	4b28      	ldr	r3, [pc, #160]	; (8001930 <SystemClock_Config+0xcc>)
 800188e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001890:	4a27      	ldr	r2, [pc, #156]	; (8001930 <SystemClock_Config+0xcc>)
 8001892:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001896:	6413      	str	r3, [r2, #64]	; 0x40
 8001898:	4b25      	ldr	r3, [pc, #148]	; (8001930 <SystemClock_Config+0xcc>)
 800189a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a0:	60bb      	str	r3, [r7, #8]
 80018a2:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018a4:	2300      	movs	r3, #0
 80018a6:	607b      	str	r3, [r7, #4]
 80018a8:	4b22      	ldr	r3, [pc, #136]	; (8001934 <SystemClock_Config+0xd0>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a21      	ldr	r2, [pc, #132]	; (8001934 <SystemClock_Config+0xd0>)
 80018ae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80018b2:	6013      	str	r3, [r2, #0]
 80018b4:	4b1f      	ldr	r3, [pc, #124]	; (8001934 <SystemClock_Config+0xd0>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80018bc:	607b      	str	r3, [r7, #4]
 80018be:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018c0:	2301      	movs	r3, #1
 80018c2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80018c4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80018c8:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ca:	2302      	movs	r3, #2
 80018cc:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018ce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018d2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80018d4:	2304      	movs	r3, #4
 80018d6:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 80018d8:	23a8      	movs	r3, #168	; 0xa8
 80018da:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018dc:	2302      	movs	r3, #2
 80018de:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 80018e0:	2307      	movs	r3, #7
 80018e2:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80018e4:	f107 0320 	add.w	r3, r7, #32
 80018e8:	4618      	mov	r0, r3
 80018ea:	f004 fbab 	bl	8006044 <HAL_RCC_OscConfig>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <SystemClock_Config+0x94>
		Error_Handler();
 80018f4:	f000 fe3c 	bl	8002570 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80018f8:	230f      	movs	r3, #15
 80018fa:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018fc:	2302      	movs	r3, #2
 80018fe:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001904:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001908:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800190a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800190e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001910:	f107 030c 	add.w	r3, r7, #12
 8001914:	2105      	movs	r1, #5
 8001916:	4618      	mov	r0, r3
 8001918:	f004 fe0c 	bl	8006534 <HAL_RCC_ClockConfig>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <SystemClock_Config+0xc2>
		Error_Handler();
 8001922:	f000 fe25 	bl	8002570 <Error_Handler>
	}
}
 8001926:	bf00      	nop
 8001928:	3750      	adds	r7, #80	; 0x50
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40023800 	.word	0x40023800
 8001934:	40007000 	.word	0x40007000

08001938 <MX_ADC3_Init>:
/**
 * @brief ADC3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC3_Init(void) {
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC3_Init 0 */

	/* USER CODE END ADC3_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800193e:	463b      	mov	r3, r7
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
 8001946:	609a      	str	r2, [r3, #8]
 8001948:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC3_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc3.Instance = ADC3;
 800194a:	4b31      	ldr	r3, [pc, #196]	; (8001a10 <MX_ADC3_Init+0xd8>)
 800194c:	4a31      	ldr	r2, [pc, #196]	; (8001a14 <MX_ADC3_Init+0xdc>)
 800194e:	601a      	str	r2, [r3, #0]
	hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001950:	4b2f      	ldr	r3, [pc, #188]	; (8001a10 <MX_ADC3_Init+0xd8>)
 8001952:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001956:	605a      	str	r2, [r3, #4]
	hadc3.Init.Resolution = ADC_RESOLUTION_10B;
 8001958:	4b2d      	ldr	r3, [pc, #180]	; (8001a10 <MX_ADC3_Init+0xd8>)
 800195a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800195e:	609a      	str	r2, [r3, #8]
	hadc3.Init.ScanConvMode = ENABLE;
 8001960:	4b2b      	ldr	r3, [pc, #172]	; (8001a10 <MX_ADC3_Init+0xd8>)
 8001962:	2201      	movs	r2, #1
 8001964:	611a      	str	r2, [r3, #16]
	hadc3.Init.ContinuousConvMode = DISABLE;
 8001966:	4b2a      	ldr	r3, [pc, #168]	; (8001a10 <MX_ADC3_Init+0xd8>)
 8001968:	2200      	movs	r2, #0
 800196a:	761a      	strb	r2, [r3, #24]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 800196c:	4b28      	ldr	r3, [pc, #160]	; (8001a10 <MX_ADC3_Init+0xd8>)
 800196e:	2200      	movs	r2, #0
 8001970:	f883 2020 	strb.w	r2, [r3, #32]
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001974:	4b26      	ldr	r3, [pc, #152]	; (8001a10 <MX_ADC3_Init+0xd8>)
 8001976:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800197a:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 800197c:	4b24      	ldr	r3, [pc, #144]	; (8001a10 <MX_ADC3_Init+0xd8>)
 800197e:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8001982:	629a      	str	r2, [r3, #40]	; 0x28
	hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001984:	4b22      	ldr	r3, [pc, #136]	; (8001a10 <MX_ADC3_Init+0xd8>)
 8001986:	2200      	movs	r2, #0
 8001988:	60da      	str	r2, [r3, #12]
	hadc3.Init.NbrOfConversion = 3;
 800198a:	4b21      	ldr	r3, [pc, #132]	; (8001a10 <MX_ADC3_Init+0xd8>)
 800198c:	2203      	movs	r2, #3
 800198e:	61da      	str	r2, [r3, #28]
	hadc3.Init.DMAContinuousRequests = ENABLE;
 8001990:	4b1f      	ldr	r3, [pc, #124]	; (8001a10 <MX_ADC3_Init+0xd8>)
 8001992:	2201      	movs	r2, #1
 8001994:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001998:	4b1d      	ldr	r3, [pc, #116]	; (8001a10 <MX_ADC3_Init+0xd8>)
 800199a:	2201      	movs	r2, #1
 800199c:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc3) != HAL_OK) {
 800199e:	481c      	ldr	r0, [pc, #112]	; (8001a10 <MX_ADC3_Init+0xd8>)
 80019a0:	f002 faec 	bl	8003f7c <HAL_ADC_Init>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <MX_ADC3_Init+0x76>
		Error_Handler();
 80019aa:	f000 fde1 	bl	8002570 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_12;
 80019ae:	230c      	movs	r3, #12
 80019b0:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80019b2:	2301      	movs	r3, #1
 80019b4:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80019b6:	2307      	movs	r3, #7
 80019b8:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) {
 80019ba:	463b      	mov	r3, r7
 80019bc:	4619      	mov	r1, r3
 80019be:	4814      	ldr	r0, [pc, #80]	; (8001a10 <MX_ADC3_Init+0xd8>)
 80019c0:	f002 fd5e 	bl	8004480 <HAL_ADC_ConfigChannel>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_ADC3_Init+0x96>
		Error_Handler();
 80019ca:	f000 fdd1 	bl	8002570 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_13;
 80019ce:	230d      	movs	r3, #13
 80019d0:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 80019d2:	2302      	movs	r3, #2
 80019d4:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) {
 80019d6:	463b      	mov	r3, r7
 80019d8:	4619      	mov	r1, r3
 80019da:	480d      	ldr	r0, [pc, #52]	; (8001a10 <MX_ADC3_Init+0xd8>)
 80019dc:	f002 fd50 	bl	8004480 <HAL_ADC_ConfigChannel>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_ADC3_Init+0xb2>
		Error_Handler();
 80019e6:	f000 fdc3 	bl	8002570 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_14;
 80019ea:	230e      	movs	r3, #14
 80019ec:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 80019ee:	2303      	movs	r3, #3
 80019f0:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK) {
 80019f2:	463b      	mov	r3, r7
 80019f4:	4619      	mov	r1, r3
 80019f6:	4806      	ldr	r0, [pc, #24]	; (8001a10 <MX_ADC3_Init+0xd8>)
 80019f8:	f002 fd42 	bl	8004480 <HAL_ADC_ConfigChannel>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <MX_ADC3_Init+0xce>
		Error_Handler();
 8001a02:	f000 fdb5 	bl	8002570 <Error_Handler>
	}
	/* USER CODE BEGIN ADC3_Init 2 */

	/* USER CODE END ADC3_Init 2 */

}
 8001a06:	bf00      	nop
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	2000055c 	.word	0x2000055c
 8001a14:	40012200 	.word	0x40012200

08001a18 <MX_ETH_Init>:
/**
 * @brief ETH Initialization Function
 * @param None
 * @retval None
 */
static void MX_ETH_Init(void) {
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
	static uint8_t MACAddr[6];

	/* USER CODE BEGIN ETH_Init 1 */

	/* USER CODE END ETH_Init 1 */
	heth.Instance = ETH;
 8001a1c:	4b1f      	ldr	r3, [pc, #124]	; (8001a9c <MX_ETH_Init+0x84>)
 8001a1e:	4a20      	ldr	r2, [pc, #128]	; (8001aa0 <MX_ETH_Init+0x88>)
 8001a20:	601a      	str	r2, [r3, #0]
	MACAddr[0] = 0x00;
 8001a22:	4b20      	ldr	r3, [pc, #128]	; (8001aa4 <MX_ETH_Init+0x8c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
	MACAddr[1] = 0x80;
 8001a28:	4b1e      	ldr	r3, [pc, #120]	; (8001aa4 <MX_ETH_Init+0x8c>)
 8001a2a:	2280      	movs	r2, #128	; 0x80
 8001a2c:	705a      	strb	r2, [r3, #1]
	MACAddr[2] = 0xE1;
 8001a2e:	4b1d      	ldr	r3, [pc, #116]	; (8001aa4 <MX_ETH_Init+0x8c>)
 8001a30:	22e1      	movs	r2, #225	; 0xe1
 8001a32:	709a      	strb	r2, [r3, #2]
	MACAddr[3] = 0x00;
 8001a34:	4b1b      	ldr	r3, [pc, #108]	; (8001aa4 <MX_ETH_Init+0x8c>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	70da      	strb	r2, [r3, #3]
	MACAddr[4] = 0x00;
 8001a3a:	4b1a      	ldr	r3, [pc, #104]	; (8001aa4 <MX_ETH_Init+0x8c>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	711a      	strb	r2, [r3, #4]
	MACAddr[5] = 0x00;
 8001a40:	4b18      	ldr	r3, [pc, #96]	; (8001aa4 <MX_ETH_Init+0x8c>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	715a      	strb	r2, [r3, #5]
	heth.Init.MACAddr = &MACAddr[0];
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <MX_ETH_Init+0x84>)
 8001a48:	4a16      	ldr	r2, [pc, #88]	; (8001aa4 <MX_ETH_Init+0x8c>)
 8001a4a:	605a      	str	r2, [r3, #4]
	heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001a4c:	4b13      	ldr	r3, [pc, #76]	; (8001a9c <MX_ETH_Init+0x84>)
 8001a4e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001a52:	609a      	str	r2, [r3, #8]
	heth.Init.TxDesc = DMATxDscrTab;
 8001a54:	4b11      	ldr	r3, [pc, #68]	; (8001a9c <MX_ETH_Init+0x84>)
 8001a56:	4a14      	ldr	r2, [pc, #80]	; (8001aa8 <MX_ETH_Init+0x90>)
 8001a58:	60da      	str	r2, [r3, #12]
	heth.Init.RxDesc = DMARxDscrTab;
 8001a5a:	4b10      	ldr	r3, [pc, #64]	; (8001a9c <MX_ETH_Init+0x84>)
 8001a5c:	4a13      	ldr	r2, [pc, #76]	; (8001aac <MX_ETH_Init+0x94>)
 8001a5e:	611a      	str	r2, [r3, #16]
	heth.Init.RxBuffLen = 1524;
 8001a60:	4b0e      	ldr	r3, [pc, #56]	; (8001a9c <MX_ETH_Init+0x84>)
 8001a62:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001a66:	615a      	str	r2, [r3, #20]

	/* USER CODE BEGIN MACADDRESS */

	/* USER CODE END MACADDRESS */

	if (HAL_ETH_Init(&heth) != HAL_OK) {
 8001a68:	480c      	ldr	r0, [pc, #48]	; (8001a9c <MX_ETH_Init+0x84>)
 8001a6a:	f003 fcd7 	bl	800541c <HAL_ETH_Init>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_ETH_Init+0x60>
		Error_Handler();
 8001a74:	f000 fd7c 	bl	8002570 <Error_Handler>
	}

	memset(&TxConfig, 0, sizeof(ETH_TxPacketConfig));
 8001a78:	2238      	movs	r2, #56	; 0x38
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	480c      	ldr	r0, [pc, #48]	; (8001ab0 <MX_ETH_Init+0x98>)
 8001a7e:	f008 fe54 	bl	800a72a <memset>
	TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM
 8001a82:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <MX_ETH_Init+0x98>)
 8001a84:	2221      	movs	r2, #33	; 0x21
 8001a86:	601a      	str	r2, [r3, #0]
			| ETH_TX_PACKETS_FEATURES_CRCPAD;
	TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001a88:	4b09      	ldr	r3, [pc, #36]	; (8001ab0 <MX_ETH_Init+0x98>)
 8001a8a:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8001a8e:	615a      	str	r2, [r3, #20]
	TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001a90:	4b07      	ldr	r3, [pc, #28]	; (8001ab0 <MX_ETH_Init+0x98>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN ETH_Init 2 */

	/* USER CODE END ETH_Init 2 */

}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	20000604 	.word	0x20000604
 8001aa0:	40028000 	.word	0x40028000
 8001aa4:	20000ec8 	.word	0x20000ec8
 8001aa8:	200004bc 	.word	0x200004bc
 8001aac:	2000041c 	.word	0x2000041c
 8001ab0:	200003e4 	.word	0x200003e4

08001ab4 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b086      	sub	sp, #24
 8001ab8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001aba:	f107 0308 	add.w	r3, r7, #8
 8001abe:	2200      	movs	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]
 8001ac2:	605a      	str	r2, [r3, #4]
 8001ac4:	609a      	str	r2, [r3, #8]
 8001ac6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001ac8:	463b      	mov	r3, r7
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001ad0:	4b1e      	ldr	r3, [pc, #120]	; (8001b4c <MX_TIM1_Init+0x98>)
 8001ad2:	4a1f      	ldr	r2, [pc, #124]	; (8001b50 <MX_TIM1_Init+0x9c>)
 8001ad4:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 84 - 1;
 8001ad6:	4b1d      	ldr	r3, [pc, #116]	; (8001b4c <MX_TIM1_Init+0x98>)
 8001ad8:	2253      	movs	r2, #83	; 0x53
 8001ada:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001adc:	4b1b      	ldr	r3, [pc, #108]	; (8001b4c <MX_TIM1_Init+0x98>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8001ae2:	4b1a      	ldr	r3, [pc, #104]	; (8001b4c <MX_TIM1_Init+0x98>)
 8001ae4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ae8:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aea:	4b18      	ldr	r3, [pc, #96]	; (8001b4c <MX_TIM1_Init+0x98>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001af0:	4b16      	ldr	r3, [pc, #88]	; (8001b4c <MX_TIM1_Init+0x98>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001af6:	4b15      	ldr	r3, [pc, #84]	; (8001b4c <MX_TIM1_Init+0x98>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001afc:	4813      	ldr	r0, [pc, #76]	; (8001b4c <MX_TIM1_Init+0x98>)
 8001afe:	f004 ff39 	bl	8006974 <HAL_TIM_Base_Init>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <MX_TIM1_Init+0x58>
		Error_Handler();
 8001b08:	f000 fd32 	bl	8002570 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b10:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8001b12:	f107 0308 	add.w	r3, r7, #8
 8001b16:	4619      	mov	r1, r3
 8001b18:	480c      	ldr	r0, [pc, #48]	; (8001b4c <MX_TIM1_Init+0x98>)
 8001b1a:	f005 fd5d 	bl	80075d8 <HAL_TIM_ConfigClockSource>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_TIM1_Init+0x74>
		Error_Handler();
 8001b24:	f000 fd24 	bl	8002570 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001b30:	463b      	mov	r3, r7
 8001b32:	4619      	mov	r1, r3
 8001b34:	4805      	ldr	r0, [pc, #20]	; (8001b4c <MX_TIM1_Init+0x98>)
 8001b36:	f006 f965 	bl	8007e04 <HAL_TIMEx_MasterConfigSynchronization>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_TIM1_Init+0x90>
			!= HAL_OK) {
		Error_Handler();
 8001b40:	f000 fd16 	bl	8002570 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8001b44:	bf00      	nop
 8001b46:	3718      	adds	r7, #24
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	200006b4 	.word	0x200006b4
 8001b50:	40010000 	.word	0x40010000

08001b54 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b08c      	sub	sp, #48	; 0x30
 8001b58:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8001b5a:	f107 030c 	add.w	r3, r7, #12
 8001b5e:	2224      	movs	r2, #36	; 0x24
 8001b60:	2100      	movs	r1, #0
 8001b62:	4618      	mov	r0, r3
 8001b64:	f008 fde1 	bl	800a72a <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001b68:	1d3b      	adds	r3, r7, #4
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001b70:	4b23      	ldr	r3, [pc, #140]	; (8001c00 <MX_TIM2_Init+0xac>)
 8001b72:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b76:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 340;
 8001b78:	4b21      	ldr	r3, [pc, #132]	; (8001c00 <MX_TIM2_Init+0xac>)
 8001b7a:	f44f 72aa 	mov.w	r2, #340	; 0x154
 8001b7e:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b80:	4b1f      	ldr	r3, [pc, #124]	; (8001c00 <MX_TIM2_Init+0xac>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65000;
 8001b86:	4b1e      	ldr	r3, [pc, #120]	; (8001c00 <MX_TIM2_Init+0xac>)
 8001b88:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8001b8c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b8e:	4b1c      	ldr	r3, [pc, #112]	; (8001c00 <MX_TIM2_Init+0xac>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b94:	4b1a      	ldr	r3, [pc, #104]	; (8001c00 <MX_TIM2_Init+0xac>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK) {
 8001bbe:	f107 030c 	add.w	r3, r7, #12
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	480e      	ldr	r0, [pc, #56]	; (8001c00 <MX_TIM2_Init+0xac>)
 8001bc6:	f005 f9c5 	bl	8006f54 <HAL_TIM_Encoder_Init>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_TIM2_Init+0x80>
		Error_Handler();
 8001bd0:	f000 fcce 	bl	8002570 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001bdc:	1d3b      	adds	r3, r7, #4
 8001bde:	4619      	mov	r1, r3
 8001be0:	4807      	ldr	r0, [pc, #28]	; (8001c00 <MX_TIM2_Init+0xac>)
 8001be2:	f006 f90f 	bl	8007e04 <HAL_TIMEx_MasterConfigSynchronization>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_TIM2_Init+0x9c>
			!= HAL_OK) {
		Error_Handler();
 8001bec:	f000 fcc0 	bl	8002570 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001bf0:	213c      	movs	r1, #60	; 0x3c
 8001bf2:	4803      	ldr	r0, [pc, #12]	; (8001c00 <MX_TIM2_Init+0xac>)
 8001bf4:	f005 fa54 	bl	80070a0 <HAL_TIM_Encoder_Start>
	/* USER CODE END TIM2_Init 2 */

}
 8001bf8:	bf00      	nop
 8001bfa:	3730      	adds	r7, #48	; 0x30
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	200006fc 	.word	0x200006fc

08001c04 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b08e      	sub	sp, #56	; 0x38
 8001c08:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001c0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c0e:	2200      	movs	r2, #0
 8001c10:	601a      	str	r2, [r3, #0]
 8001c12:	605a      	str	r2, [r3, #4]
 8001c14:	609a      	str	r2, [r3, #8]
 8001c16:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001c18:	f107 0320 	add.w	r3, r7, #32
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001c22:	1d3b      	adds	r3, r7, #4
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	605a      	str	r2, [r3, #4]
 8001c2a:	609a      	str	r2, [r3, #8]
 8001c2c:	60da      	str	r2, [r3, #12]
 8001c2e:	611a      	str	r2, [r3, #16]
 8001c30:	615a      	str	r2, [r3, #20]
 8001c32:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001c34:	4b48      	ldr	r3, [pc, #288]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001c36:	4a49      	ldr	r2, [pc, #292]	; (8001d5c <MX_TIM3_Init+0x158>)
 8001c38:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 840 - 1;
 8001c3a:	4b47      	ldr	r3, [pc, #284]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001c3c:	f240 3247 	movw	r2, #839	; 0x347
 8001c40:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c42:	4b45      	ldr	r3, [pc, #276]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1000 - 1;
 8001c48:	4b43      	ldr	r3, [pc, #268]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001c4a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c4e:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c50:	4b41      	ldr	r3, [pc, #260]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c56:	4b40      	ldr	r3, [pc, #256]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001c5c:	483e      	ldr	r0, [pc, #248]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001c5e:	f004 fe89 	bl	8006974 <HAL_TIM_Base_Init>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_TIM3_Init+0x68>
		Error_Handler();
 8001c68:	f000 fc82 	bl	8002570 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c70:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001c72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c76:	4619      	mov	r1, r3
 8001c78:	4837      	ldr	r0, [pc, #220]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001c7a:	f005 fcad 	bl	80075d8 <HAL_TIM_ConfigClockSource>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_TIM3_Init+0x84>
		Error_Handler();
 8001c84:	f000 fc74 	bl	8002570 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8001c88:	4833      	ldr	r0, [pc, #204]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001c8a:	f004 fff4 	bl	8006c76 <HAL_TIM_PWM_Init>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <MX_TIM3_Init+0x94>
		Error_Handler();
 8001c94:	f000 fc6c 	bl	8002570 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001ca0:	f107 0320 	add.w	r3, r7, #32
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	482c      	ldr	r0, [pc, #176]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001ca8:	f006 f8ac 	bl	8007e04 <HAL_TIMEx_MasterConfigSynchronization>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_TIM3_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 8001cb2:	f000 fc5d 	bl	8002570 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cb6:	2360      	movs	r3, #96	; 0x60
 8001cb8:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 100;
 8001cba:	2364      	movs	r3, #100	; 0x64
 8001cbc:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 8001cc6:	1d3b      	adds	r3, r7, #4
 8001cc8:	2200      	movs	r2, #0
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4822      	ldr	r0, [pc, #136]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001cce:	f005 fbc1 	bl	8007454 <HAL_TIM_PWM_ConfigChannel>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_TIM3_Init+0xd8>
			!= HAL_OK) {
		Error_Handler();
 8001cd8:	f000 fc4a 	bl	8002570 <Error_Handler>
	}
	__HAL_TIM_DISABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_1);
 8001cdc:	4b1e      	ldr	r3, [pc, #120]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	699a      	ldr	r2, [r3, #24]
 8001ce2:	4b1d      	ldr	r3, [pc, #116]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f022 0208 	bic.w	r2, r2, #8
 8001cea:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8001cec:	1d3b      	adds	r3, r7, #4
 8001cee:	2204      	movs	r2, #4
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	4819      	ldr	r0, [pc, #100]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001cf4:	f005 fbae 	bl	8007454 <HAL_TIM_PWM_ConfigChannel>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <MX_TIM3_Init+0xfe>
			!= HAL_OK) {
		Error_Handler();
 8001cfe:	f000 fc37 	bl	8002570 <Error_Handler>
	}
	__HAL_TIM_DISABLE_OCxPRELOAD(&htim3, TIM_CHANNEL_2);
 8001d02:	4b15      	ldr	r3, [pc, #84]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	699a      	ldr	r2, [r3, #24]
 8001d08:	4b13      	ldr	r3, [pc, #76]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d10:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN TIM3_Init 2 */
	TIM3->DIER |= (1 << 1);   // CC1IE: Enable the Tim3 CC1 interrupt
 8001d12:	4b12      	ldr	r3, [pc, #72]	; (8001d5c <MX_TIM3_Init+0x158>)
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	4a11      	ldr	r2, [pc, #68]	; (8001d5c <MX_TIM3_Init+0x158>)
 8001d18:	f043 0302 	orr.w	r3, r3, #2
 8001d1c:	60d3      	str	r3, [r2, #12]
	NVIC->ISER[0] |= (1 << 29); // TIM3_CC
 8001d1e:	4b10      	ldr	r3, [pc, #64]	; (8001d60 <MX_TIM3_Init+0x15c>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a0f      	ldr	r2, [pc, #60]	; (8001d60 <MX_TIM3_Init+0x15c>)
 8001d24:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001d28:	6013      	str	r3, [r2, #0]
	TIM3->CCER |= (1 << 0);	// CC1E=1: OC1(TIM5_CH1) Active(Capture/Compare 1 output enable)
 8001d2a:	4b0c      	ldr	r3, [pc, #48]	; (8001d5c <MX_TIM3_Init+0x158>)
 8001d2c:	6a1b      	ldr	r3, [r3, #32]
 8001d2e:	4a0b      	ldr	r2, [pc, #44]	; (8001d5c <MX_TIM3_Init+0x158>)
 8001d30:	f043 0301 	orr.w	r3, r3, #1
 8001d34:	6213      	str	r3, [r2, #32]
	// ????(40??????????????????????????????????????????)? ?? ??
	TIM3->CR1 |= (1 << 0);	// CEN: Counter TIM3 enable
 8001d36:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <MX_TIM3_Init+0x158>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a08      	ldr	r2, [pc, #32]	; (8001d5c <MX_TIM3_Init+0x158>)
 8001d3c:	f043 0301 	orr.w	r3, r3, #1
 8001d40:	6013      	str	r3, [r2, #0]

	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 8001d42:	2100      	movs	r1, #0
 8001d44:	4804      	ldr	r0, [pc, #16]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001d46:	f004 ffef 	bl	8006d28 <HAL_TIM_PWM_Start_IT>

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8001d4a:	4803      	ldr	r0, [pc, #12]	; (8001d58 <MX_TIM3_Init+0x154>)
 8001d4c:	f001 fa7a 	bl	8003244 <HAL_TIM_MspPostInit>

}
 8001d50:	bf00      	nop
 8001d52:	3738      	adds	r7, #56	; 0x38
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	20000744 	.word	0x20000744
 8001d5c:	40000400 	.word	0x40000400
 8001d60:	e000e100 	.word	0xe000e100

08001d64 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08c      	sub	sp, #48	; 0x30
 8001d68:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8001d6a:	f107 030c 	add.w	r3, r7, #12
 8001d6e:	2224      	movs	r2, #36	; 0x24
 8001d70:	2100      	movs	r1, #0
 8001d72:	4618      	mov	r0, r3
 8001d74:	f008 fcd9 	bl	800a72a <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001d78:	1d3b      	adds	r3, r7, #4
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8001d80:	4b23      	ldr	r3, [pc, #140]	; (8001e10 <MX_TIM4_Init+0xac>)
 8001d82:	4a24      	ldr	r2, [pc, #144]	; (8001e14 <MX_TIM4_Init+0xb0>)
 8001d84:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 340;
 8001d86:	4b22      	ldr	r3, [pc, #136]	; (8001e10 <MX_TIM4_Init+0xac>)
 8001d88:	f44f 72aa 	mov.w	r2, #340	; 0x154
 8001d8c:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d8e:	4b20      	ldr	r3, [pc, #128]	; (8001e10 <MX_TIM4_Init+0xac>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 65000;
 8001d94:	4b1e      	ldr	r3, [pc, #120]	; (8001e10 <MX_TIM4_Init+0xac>)
 8001d96:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8001d9a:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d9c:	4b1c      	ldr	r3, [pc, #112]	; (8001e10 <MX_TIM4_Init+0xac>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001da2:	4b1b      	ldr	r3, [pc, #108]	; (8001e10 <MX_TIM4_Init+0xac>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001da8:	2303      	movs	r3, #3
 8001daa:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001dac:	2300      	movs	r3, #0
 8001dae:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001db0:	2301      	movs	r3, #1
 8001db2:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001db4:	2300      	movs	r3, #0
 8001db6:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001db8:	2300      	movs	r3, #0
 8001dba:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK) {
 8001dcc:	f107 030c 	add.w	r3, r7, #12
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	480f      	ldr	r0, [pc, #60]	; (8001e10 <MX_TIM4_Init+0xac>)
 8001dd4:	f005 f8be 	bl	8006f54 <HAL_TIM_Encoder_Init>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <MX_TIM4_Init+0x7e>
		Error_Handler();
 8001dde:	f000 fbc7 	bl	8002570 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001de2:	2300      	movs	r3, #0
 8001de4:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001de6:	2300      	movs	r3, #0
 8001de8:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8001dea:	1d3b      	adds	r3, r7, #4
 8001dec:	4619      	mov	r1, r3
 8001dee:	4808      	ldr	r0, [pc, #32]	; (8001e10 <MX_TIM4_Init+0xac>)
 8001df0:	f006 f808 	bl	8007e04 <HAL_TIMEx_MasterConfigSynchronization>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <MX_TIM4_Init+0x9a>
			!= HAL_OK) {
		Error_Handler();
 8001dfa:	f000 fbb9 	bl	8002570 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001dfe:	213c      	movs	r1, #60	; 0x3c
 8001e00:	4803      	ldr	r0, [pc, #12]	; (8001e10 <MX_TIM4_Init+0xac>)
 8001e02:	f005 f94d 	bl	80070a0 <HAL_TIM_Encoder_Start>
	/* USER CODE END TIM4_Init 2 */

}
 8001e06:	bf00      	nop
 8001e08:	3730      	adds	r7, #48	; 0x30
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	2000078c 	.word	0x2000078c
 8001e14:	40000800 	.word	0x40000800

08001e18 <MX_TIM6_Init>:
/**
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void) {
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM6_Init 0 */

	/* USER CODE END TIM6_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001e1e:	463b      	mov	r3, r7
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM6_Init 1 */

	/* USER CODE END TIM6_Init 1 */
	htim6.Instance = TIM6;
 8001e26:	4b16      	ldr	r3, [pc, #88]	; (8001e80 <MX_TIM6_Init+0x68>)
 8001e28:	4a16      	ldr	r2, [pc, #88]	; (8001e84 <MX_TIM6_Init+0x6c>)
 8001e2a:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = 84 - 1;
 8001e2c:	4b14      	ldr	r3, [pc, #80]	; (8001e80 <MX_TIM6_Init+0x68>)
 8001e2e:	2253      	movs	r2, #83	; 0x53
 8001e30:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e32:	4b13      	ldr	r3, [pc, #76]	; (8001e80 <MX_TIM6_Init+0x68>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = 100 - 1;
 8001e38:	4b11      	ldr	r3, [pc, #68]	; (8001e80 <MX_TIM6_Init+0x68>)
 8001e3a:	2263      	movs	r2, #99	; 0x63
 8001e3c:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e3e:	4b10      	ldr	r3, [pc, #64]	; (8001e80 <MX_TIM6_Init+0x68>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 8001e44:	480e      	ldr	r0, [pc, #56]	; (8001e80 <MX_TIM6_Init+0x68>)
 8001e46:	f004 fd95 	bl	8006974 <HAL_TIM_Base_Init>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <MX_TIM6_Init+0x3c>
		Error_Handler();
 8001e50:	f000 fb8e 	bl	8002570 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e54:	2300      	movs	r3, #0
 8001e56:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig)
 8001e5c:	463b      	mov	r3, r7
 8001e5e:	4619      	mov	r1, r3
 8001e60:	4807      	ldr	r0, [pc, #28]	; (8001e80 <MX_TIM6_Init+0x68>)
 8001e62:	f005 ffcf 	bl	8007e04 <HAL_TIMEx_MasterConfigSynchronization>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <MX_TIM6_Init+0x58>
			!= HAL_OK) {
		Error_Handler();
 8001e6c:	f000 fb80 	bl	8002570 <Error_Handler>
	}
	/* USER CODE BEGIN TIM6_Init 2 */
	HAL_TIM_Base_Start_IT(&htim6);
 8001e70:	4803      	ldr	r0, [pc, #12]	; (8001e80 <MX_TIM6_Init+0x68>)
 8001e72:	f004 fe37 	bl	8006ae4 <HAL_TIM_Base_Start_IT>
	/* USER CODE END TIM6_Init 2 */

}
 8001e76:	bf00      	nop
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	200007d4 	.word	0x200007d4
 8001e84:	40001000 	.word	0x40001000

08001e88 <MX_TIM7_Init>:
/**
 * @brief TIM7 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM7_Init(void) {
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM7_Init 0 */

	/* USER CODE END TIM7_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001e8e:	463b      	mov	r3, r7
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]
 8001e94:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM7_Init 1 */

	/* USER CODE END TIM7_Init 1 */
	htim7.Instance = TIM7;
 8001e96:	4b15      	ldr	r3, [pc, #84]	; (8001eec <MX_TIM7_Init+0x64>)
 8001e98:	4a15      	ldr	r2, [pc, #84]	; (8001ef0 <MX_TIM7_Init+0x68>)
 8001e9a:	601a      	str	r2, [r3, #0]
	htim7.Init.Prescaler = 84 - 1;  //0.001 = 1ms
 8001e9c:	4b13      	ldr	r3, [pc, #76]	; (8001eec <MX_TIM7_Init+0x64>)
 8001e9e:	2253      	movs	r2, #83	; 0x53
 8001ea0:	605a      	str	r2, [r3, #4]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ea2:	4b12      	ldr	r3, [pc, #72]	; (8001eec <MX_TIM7_Init+0x64>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	609a      	str	r2, [r3, #8]
	htim7.Init.Period = 1000 - 1;
 8001ea8:	4b10      	ldr	r3, [pc, #64]	; (8001eec <MX_TIM7_Init+0x64>)
 8001eaa:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001eae:	60da      	str	r2, [r3, #12]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eb0:	4b0e      	ldr	r3, [pc, #56]	; (8001eec <MX_TIM7_Init+0x64>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK) {
 8001eb6:	480d      	ldr	r0, [pc, #52]	; (8001eec <MX_TIM7_Init+0x64>)
 8001eb8:	f004 fd5c 	bl	8006974 <HAL_TIM_Base_Init>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <MX_TIM7_Init+0x3e>
		Error_Handler();
 8001ec2:	f000 fb55 	bl	8002570 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig)
 8001ece:	463b      	mov	r3, r7
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4806      	ldr	r0, [pc, #24]	; (8001eec <MX_TIM7_Init+0x64>)
 8001ed4:	f005 ff96 	bl	8007e04 <HAL_TIMEx_MasterConfigSynchronization>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_TIM7_Init+0x5a>
			!= HAL_OK) {
		Error_Handler();
 8001ede:	f000 fb47 	bl	8002570 <Error_Handler>
	}
	/* USER CODE BEGIN TIM7_Init 2 */

	/* USER CODE END TIM7_Init 2 */

}
 8001ee2:	bf00      	nop
 8001ee4:	3708      	adds	r7, #8
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	2000081c 	.word	0x2000081c
 8001ef0:	40001400 	.word	0x40001400

08001ef4 <MX_TIM8_Init>:
/**
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void) {
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b096      	sub	sp, #88	; 0x58
 8001ef8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001efa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001efe:	2200      	movs	r2, #0
 8001f00:	601a      	str	r2, [r3, #0]
 8001f02:	605a      	str	r2, [r3, #4]
 8001f04:	609a      	str	r2, [r3, #8]
 8001f06:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001f08:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001f12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f16:	2200      	movs	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	605a      	str	r2, [r3, #4]
 8001f1c:	609a      	str	r2, [r3, #8]
 8001f1e:	60da      	str	r2, [r3, #12]
 8001f20:	611a      	str	r2, [r3, #16]
 8001f22:	615a      	str	r2, [r3, #20]
 8001f24:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8001f26:	1d3b      	adds	r3, r7, #4
 8001f28:	2220      	movs	r2, #32
 8001f2a:	2100      	movs	r1, #0
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f008 fbfc 	bl	800a72a <memset>

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 8001f32:	4b3e      	ldr	r3, [pc, #248]	; (800202c <MX_TIM8_Init+0x138>)
 8001f34:	4a3e      	ldr	r2, [pc, #248]	; (8002030 <MX_TIM8_Init+0x13c>)
 8001f36:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 840 - 1;
 8001f38:	4b3c      	ldr	r3, [pc, #240]	; (800202c <MX_TIM8_Init+0x138>)
 8001f3a:	f240 3247 	movw	r2, #839	; 0x347
 8001f3e:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f40:	4b3a      	ldr	r3, [pc, #232]	; (800202c <MX_TIM8_Init+0x138>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 50 - 1;
 8001f46:	4b39      	ldr	r3, [pc, #228]	; (800202c <MX_TIM8_Init+0x138>)
 8001f48:	2231      	movs	r2, #49	; 0x31
 8001f4a:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f4c:	4b37      	ldr	r3, [pc, #220]	; (800202c <MX_TIM8_Init+0x138>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 8001f52:	4b36      	ldr	r3, [pc, #216]	; (800202c <MX_TIM8_Init+0x138>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f58:	4b34      	ldr	r3, [pc, #208]	; (800202c <MX_TIM8_Init+0x138>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim8) != HAL_OK) {
 8001f5e:	4833      	ldr	r0, [pc, #204]	; (800202c <MX_TIM8_Init+0x138>)
 8001f60:	f004 fd08 	bl	8006974 <HAL_TIM_Base_Init>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <MX_TIM8_Init+0x7a>
		Error_Handler();
 8001f6a:	f000 fb01 	bl	8002570 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f72:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK) {
 8001f74:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f78:	4619      	mov	r1, r3
 8001f7a:	482c      	ldr	r0, [pc, #176]	; (800202c <MX_TIM8_Init+0x138>)
 8001f7c:	f005 fb2c 	bl	80075d8 <HAL_TIM_ConfigClockSource>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <MX_TIM8_Init+0x96>
		Error_Handler();
 8001f86:	f000 faf3 	bl	8002570 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim8) != HAL_OK) {
 8001f8a:	4828      	ldr	r0, [pc, #160]	; (800202c <MX_TIM8_Init+0x138>)
 8001f8c:	f004 fe1a 	bl	8006bc4 <HAL_TIM_OC_Init>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_TIM8_Init+0xa6>
		Error_Handler();
 8001f96:	f000 faeb 	bl	8002570 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001f9a:	2320      	movs	r3, #32
 8001f9c:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig)
 8001fa2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4820      	ldr	r0, [pc, #128]	; (800202c <MX_TIM8_Init+0x138>)
 8001faa:	f005 ff2b 	bl	8007e04 <HAL_TIMEx_MasterConfigSynchronization>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d001      	beq.n	8001fb8 <MX_TIM8_Init+0xc4>
			!= HAL_OK) {
		Error_Handler();
 8001fb4:	f000 fadc 	bl	8002570 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 2000;
 8001fbc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001fc0:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK) {
 8001fd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fd6:	220c      	movs	r2, #12
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4814      	ldr	r0, [pc, #80]	; (800202c <MX_TIM8_Init+0x138>)
 8001fdc:	f005 f9de 	bl	800739c <HAL_TIM_OC_ConfigChannel>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <MX_TIM8_Init+0xf6>
		Error_Handler();
 8001fe6:	f000 fac3 	bl	8002570 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fea:	2300      	movs	r3, #0
 8001fec:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ffe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002002:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002004:	2300      	movs	r3, #0
 8002006:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig)
 8002008:	1d3b      	adds	r3, r7, #4
 800200a:	4619      	mov	r1, r3
 800200c:	4807      	ldr	r0, [pc, #28]	; (800202c <MX_TIM8_Init+0x138>)
 800200e:	f005 ff75 	bl	8007efc <HAL_TIMEx_ConfigBreakDeadTime>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <MX_TIM8_Init+0x128>
			!= HAL_OK) {
		Error_Handler();
 8002018:	f000 faaa 	bl	8002570 <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */
	HAL_TIM_Base_Start_IT(&htim8);
 800201c:	4803      	ldr	r0, [pc, #12]	; (800202c <MX_TIM8_Init+0x138>)
 800201e:	f004 fd61 	bl	8006ae4 <HAL_TIM_Base_Start_IT>
	/* USER CODE END TIM8_Init 2 */

}
 8002022:	bf00      	nop
 8002024:	3758      	adds	r7, #88	; 0x58
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	20000864 	.word	0x20000864
 8002030:	40010400 	.word	0x40010400

08002034 <MX_TIM12_Init>:
/**
 * @brief TIM12 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM12_Init(void) {
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM12_Init 0 */

	/* USER CODE END TIM12_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800203a:	463b      	mov	r3, r7
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	605a      	str	r2, [r3, #4]
 8002042:	609a      	str	r2, [r3, #8]
 8002044:	60da      	str	r2, [r3, #12]

	/* USER CODE BEGIN TIM12_Init 1 */

	/* USER CODE END TIM12_Init 1 */
	htim12.Instance = TIM12;
 8002046:	4b16      	ldr	r3, [pc, #88]	; (80020a0 <MX_TIM12_Init+0x6c>)
 8002048:	4a16      	ldr	r2, [pc, #88]	; (80020a4 <MX_TIM12_Init+0x70>)
 800204a:	601a      	str	r2, [r3, #0]
	htim12.Init.Prescaler = 42 - 1;
 800204c:	4b14      	ldr	r3, [pc, #80]	; (80020a0 <MX_TIM12_Init+0x6c>)
 800204e:	2229      	movs	r2, #41	; 0x29
 8002050:	605a      	str	r2, [r3, #4]
	htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002052:	4b13      	ldr	r3, [pc, #76]	; (80020a0 <MX_TIM12_Init+0x6c>)
 8002054:	2200      	movs	r2, #0
 8002056:	609a      	str	r2, [r3, #8]
	htim12.Init.Period = 65535;
 8002058:	4b11      	ldr	r3, [pc, #68]	; (80020a0 <MX_TIM12_Init+0x6c>)
 800205a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800205e:	60da      	str	r2, [r3, #12]
	htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002060:	4b0f      	ldr	r3, [pc, #60]	; (80020a0 <MX_TIM12_Init+0x6c>)
 8002062:	2200      	movs	r2, #0
 8002064:	611a      	str	r2, [r3, #16]
	htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002066:	4b0e      	ldr	r3, [pc, #56]	; (80020a0 <MX_TIM12_Init+0x6c>)
 8002068:	2200      	movs	r2, #0
 800206a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim12) != HAL_OK) {
 800206c:	480c      	ldr	r0, [pc, #48]	; (80020a0 <MX_TIM12_Init+0x6c>)
 800206e:	f004 fc81 	bl	8006974 <HAL_TIM_Base_Init>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <MX_TIM12_Init+0x48>
		Error_Handler();
 8002078:	f000 fa7a 	bl	8002570 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800207c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002080:	603b      	str	r3, [r7, #0]
	if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK) {
 8002082:	463b      	mov	r3, r7
 8002084:	4619      	mov	r1, r3
 8002086:	4806      	ldr	r0, [pc, #24]	; (80020a0 <MX_TIM12_Init+0x6c>)
 8002088:	f005 faa6 	bl	80075d8 <HAL_TIM_ConfigClockSource>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <MX_TIM12_Init+0x62>
		Error_Handler();
 8002092:	f000 fa6d 	bl	8002570 <Error_Handler>
	}
	/* USER CODE BEGIN TIM12_Init 2 */

	/* USER CODE END TIM12_Init 2 */

}
 8002096:	bf00      	nop
 8002098:	3710      	adds	r7, #16
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	200008ac 	.word	0x200008ac
 80020a4:	40001800 	.word	0x40001800

080020a8 <MX_TIM13_Init>:
/**
 * @brief TIM13 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM13_Init(void) {
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b088      	sub	sp, #32
 80020ac:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM13_Init 0 */

	/* USER CODE END TIM13_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80020ae:	1d3b      	adds	r3, r7, #4
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	605a      	str	r2, [r3, #4]
 80020b6:	609a      	str	r2, [r3, #8]
 80020b8:	60da      	str	r2, [r3, #12]
 80020ba:	611a      	str	r2, [r3, #16]
 80020bc:	615a      	str	r2, [r3, #20]
 80020be:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM13_Init 1 */

	/* USER CODE END TIM13_Init 1 */
	htim13.Instance = TIM13;
 80020c0:	4b1f      	ldr	r3, [pc, #124]	; (8002140 <MX_TIM13_Init+0x98>)
 80020c2:	4a20      	ldr	r2, [pc, #128]	; (8002144 <MX_TIM13_Init+0x9c>)
 80020c4:	601a      	str	r2, [r3, #0]
	htim13.Init.Prescaler = 84;
 80020c6:	4b1e      	ldr	r3, [pc, #120]	; (8002140 <MX_TIM13_Init+0x98>)
 80020c8:	2254      	movs	r2, #84	; 0x54
 80020ca:	605a      	str	r2, [r3, #4]
	htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020cc:	4b1c      	ldr	r3, [pc, #112]	; (8002140 <MX_TIM13_Init+0x98>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	609a      	str	r2, [r3, #8]
	htim13.Init.Period = 100;
 80020d2:	4b1b      	ldr	r3, [pc, #108]	; (8002140 <MX_TIM13_Init+0x98>)
 80020d4:	2264      	movs	r2, #100	; 0x64
 80020d6:	60da      	str	r2, [r3, #12]
	htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020d8:	4b19      	ldr	r3, [pc, #100]	; (8002140 <MX_TIM13_Init+0x98>)
 80020da:	2200      	movs	r2, #0
 80020dc:	611a      	str	r2, [r3, #16]
	htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020de:	4b18      	ldr	r3, [pc, #96]	; (8002140 <MX_TIM13_Init+0x98>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim13) != HAL_OK) {
 80020e4:	4816      	ldr	r0, [pc, #88]	; (8002140 <MX_TIM13_Init+0x98>)
 80020e6:	f004 fc45 	bl	8006974 <HAL_TIM_Base_Init>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <MX_TIM13_Init+0x4c>
		Error_Handler();
 80020f0:	f000 fa3e 	bl	8002570 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim13) != HAL_OK) {
 80020f4:	4812      	ldr	r0, [pc, #72]	; (8002140 <MX_TIM13_Init+0x98>)
 80020f6:	f004 fdbe 	bl	8006c76 <HAL_TIM_PWM_Init>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_TIM13_Init+0x5c>
		Error_Handler();
 8002100:	f000 fa36 	bl	8002570 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002104:	2360      	movs	r3, #96	; 0x60
 8002106:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 50;
 8002108:	2332      	movs	r3, #50	; 0x32
 800210a:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800210c:	2300      	movs	r3, #0
 800210e:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1)
 8002114:	1d3b      	adds	r3, r7, #4
 8002116:	2200      	movs	r2, #0
 8002118:	4619      	mov	r1, r3
 800211a:	4809      	ldr	r0, [pc, #36]	; (8002140 <MX_TIM13_Init+0x98>)
 800211c:	f005 f99a 	bl	8007454 <HAL_TIM_PWM_ConfigChannel>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <MX_TIM13_Init+0x82>
			!= HAL_OK) {
		Error_Handler();
 8002126:	f000 fa23 	bl	8002570 <Error_Handler>
	}
	/* USER CODE BEGIN TIM13_Init 2 */
	HAL_TIM_MspPostInit(&htim13);
 800212a:	4805      	ldr	r0, [pc, #20]	; (8002140 <MX_TIM13_Init+0x98>)
 800212c:	f001 f88a 	bl	8003244 <HAL_TIM_MspPostInit>
	/* USER CODE END TIM13_Init 2 */
	HAL_TIM_MspPostInit(&htim13);
 8002130:	4803      	ldr	r0, [pc, #12]	; (8002140 <MX_TIM13_Init+0x98>)
 8002132:	f001 f887 	bl	8003244 <HAL_TIM_MspPostInit>

}
 8002136:	bf00      	nop
 8002138:	3720      	adds	r7, #32
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	200008f4 	.word	0x200008f4
 8002144:	40001c00 	.word	0x40001c00

08002148 <MX_TIM14_Init>:
/**
 * @brief TIM14 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM14_Init(void) {
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
	/* USER CODE END TIM14_Init 0 */

	/* USER CODE BEGIN TIM14_Init 1 */

	/* USER CODE END TIM14_Init 1 */
	htim14.Instance = TIM14;
 800214c:	4b17      	ldr	r3, [pc, #92]	; (80021ac <MX_TIM14_Init+0x64>)
 800214e:	4a18      	ldr	r2, [pc, #96]	; (80021b0 <MX_TIM14_Init+0x68>)
 8002150:	601a      	str	r2, [r3, #0]
	htim14.Init.Prescaler = 840 - 1;  //0.01s  100hz
 8002152:	4b16      	ldr	r3, [pc, #88]	; (80021ac <MX_TIM14_Init+0x64>)
 8002154:	f240 3247 	movw	r2, #839	; 0x347
 8002158:	605a      	str	r2, [r3, #4]
	htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800215a:	4b14      	ldr	r3, [pc, #80]	; (80021ac <MX_TIM14_Init+0x64>)
 800215c:	2200      	movs	r2, #0
 800215e:	609a      	str	r2, [r3, #8]
	htim14.Init.Period = 1000 - 1;
 8002160:	4b12      	ldr	r3, [pc, #72]	; (80021ac <MX_TIM14_Init+0x64>)
 8002162:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002166:	60da      	str	r2, [r3, #12]
	htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002168:	4b10      	ldr	r3, [pc, #64]	; (80021ac <MX_TIM14_Init+0x64>)
 800216a:	2200      	movs	r2, #0
 800216c:	611a      	str	r2, [r3, #16]
	htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800216e:	4b0f      	ldr	r3, [pc, #60]	; (80021ac <MX_TIM14_Init+0x64>)
 8002170:	2200      	movs	r2, #0
 8002172:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim14) != HAL_OK) {
 8002174:	480d      	ldr	r0, [pc, #52]	; (80021ac <MX_TIM14_Init+0x64>)
 8002176:	f004 fbfd 	bl	8006974 <HAL_TIM_Base_Init>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <MX_TIM14_Init+0x3c>
		Error_Handler();
 8002180:	f000 f9f6 	bl	8002570 <Error_Handler>
	}
	/* USER CODE BEGIN TIM14_Init 2 */
	TIM14->DIER |= (1 << 0);   // CC1IE: Enable the Tim14 UG interrupt
 8002184:	4b0a      	ldr	r3, [pc, #40]	; (80021b0 <MX_TIM14_Init+0x68>)
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	4a09      	ldr	r2, [pc, #36]	; (80021b0 <MX_TIM14_Init+0x68>)
 800218a:	f043 0301 	orr.w	r3, r3, #1
 800218e:	60d3      	str	r3, [r2, #12]
	NVIC->ISER[1] |= (1 << (45 - 32)); // TIM14_CC
 8002190:	4b08      	ldr	r3, [pc, #32]	; (80021b4 <MX_TIM14_Init+0x6c>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	4a07      	ldr	r2, [pc, #28]	; (80021b4 <MX_TIM14_Init+0x6c>)
 8002196:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800219a:	6053      	str	r3, [r2, #4]

	TIM14->CR1 |= (1 << 0);	// CEN: Counter TIM14 enable
 800219c:	4b04      	ldr	r3, [pc, #16]	; (80021b0 <MX_TIM14_Init+0x68>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a03      	ldr	r2, [pc, #12]	; (80021b0 <MX_TIM14_Init+0x68>)
 80021a2:	f043 0301 	orr.w	r3, r3, #1
 80021a6:	6013      	str	r3, [r2, #0]

	/* USER CODE END TIM14_Init 2 */

}
 80021a8:	bf00      	nop
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	2000093c 	.word	0x2000093c
 80021b0:	40002000 	.word	0x40002000
 80021b4:	e000e100 	.word	0xe000e100

080021b8 <MX_UART4_Init>:
/**
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void) {
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 80021bc:	4b11      	ldr	r3, [pc, #68]	; (8002204 <MX_UART4_Init+0x4c>)
 80021be:	4a12      	ldr	r2, [pc, #72]	; (8002208 <MX_UART4_Init+0x50>)
 80021c0:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 80021c2:	4b10      	ldr	r3, [pc, #64]	; (8002204 <MX_UART4_Init+0x4c>)
 80021c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021c8:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80021ca:	4b0e      	ldr	r3, [pc, #56]	; (8002204 <MX_UART4_Init+0x4c>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 80021d0:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <MX_UART4_Init+0x4c>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_EVEN;
 80021d6:	4b0b      	ldr	r3, [pc, #44]	; (8002204 <MX_UART4_Init+0x4c>)
 80021d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021dc:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 80021de:	4b09      	ldr	r3, [pc, #36]	; (8002204 <MX_UART4_Init+0x4c>)
 80021e0:	220c      	movs	r2, #12
 80021e2:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021e4:	4b07      	ldr	r3, [pc, #28]	; (8002204 <MX_UART4_Init+0x4c>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80021ea:	4b06      	ldr	r3, [pc, #24]	; (8002204 <MX_UART4_Init+0x4c>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 80021f0:	4804      	ldr	r0, [pc, #16]	; (8002204 <MX_UART4_Init+0x4c>)
 80021f2:	f005 fee9 	bl	8007fc8 <HAL_UART_Init>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d001      	beq.n	8002200 <MX_UART4_Init+0x48>
		Error_Handler();
 80021fc:	f000 f9b8 	bl	8002570 <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 8002200:	bf00      	nop
 8002202:	bd80      	pop	{r7, pc}
 8002204:	20000370 	.word	0x20000370
 8002208:	40004c00 	.word	0x40004c00

0800220c <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8002210:	4b11      	ldr	r3, [pc, #68]	; (8002258 <MX_USART3_UART_Init+0x4c>)
 8002212:	4a12      	ldr	r2, [pc, #72]	; (800225c <MX_USART3_UART_Init+0x50>)
 8002214:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8002216:	4b10      	ldr	r3, [pc, #64]	; (8002258 <MX_USART3_UART_Init+0x4c>)
 8002218:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800221c:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800221e:	4b0e      	ldr	r3, [pc, #56]	; (8002258 <MX_USART3_UART_Init+0x4c>)
 8002220:	2200      	movs	r2, #0
 8002222:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8002224:	4b0c      	ldr	r3, [pc, #48]	; (8002258 <MX_USART3_UART_Init+0x4c>)
 8002226:	2200      	movs	r2, #0
 8002228:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 800222a:	4b0b      	ldr	r3, [pc, #44]	; (8002258 <MX_USART3_UART_Init+0x4c>)
 800222c:	2200      	movs	r2, #0
 800222e:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8002230:	4b09      	ldr	r3, [pc, #36]	; (8002258 <MX_USART3_UART_Init+0x4c>)
 8002232:	220c      	movs	r2, #12
 8002234:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002236:	4b08      	ldr	r3, [pc, #32]	; (8002258 <MX_USART3_UART_Init+0x4c>)
 8002238:	2200      	movs	r2, #0
 800223a:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800223c:	4b06      	ldr	r3, [pc, #24]	; (8002258 <MX_USART3_UART_Init+0x4c>)
 800223e:	2200      	movs	r2, #0
 8002240:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8002242:	4805      	ldr	r0, [pc, #20]	; (8002258 <MX_USART3_UART_Init+0x4c>)
 8002244:	f005 fec0 	bl	8007fc8 <HAL_UART_Init>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <MX_USART3_UART_Init+0x46>
		Error_Handler();
 800224e:	f000 f98f 	bl	8002570 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8002252:	bf00      	nop
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	20000324 	.word	0x20000324
 800225c:	40004800 	.word	0x40004800

08002260 <MX_USB_OTG_FS_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void) {
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
	/* USER CODE END USB_OTG_FS_Init 0 */

	/* USER CODE BEGIN USB_OTG_FS_Init 1 */

	/* USER CODE END USB_OTG_FS_Init 1 */
	hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002264:	4b14      	ldr	r3, [pc, #80]	; (80022b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002266:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800226a:	601a      	str	r2, [r3, #0]
	hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800226c:	4b12      	ldr	r3, [pc, #72]	; (80022b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800226e:	2204      	movs	r2, #4
 8002270:	711a      	strb	r2, [r3, #4]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002272:	4b11      	ldr	r3, [pc, #68]	; (80022b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002274:	2202      	movs	r2, #2
 8002276:	71da      	strb	r2, [r3, #7]
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002278:	4b0f      	ldr	r3, [pc, #60]	; (80022b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800227a:	2200      	movs	r2, #0
 800227c:	719a      	strb	r2, [r3, #6]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800227e:	4b0e      	ldr	r3, [pc, #56]	; (80022b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002280:	2202      	movs	r2, #2
 8002282:	725a      	strb	r2, [r3, #9]
	hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002284:	4b0c      	ldr	r3, [pc, #48]	; (80022b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002286:	2201      	movs	r2, #1
 8002288:	729a      	strb	r2, [r3, #10]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800228a:	4b0b      	ldr	r3, [pc, #44]	; (80022b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800228c:	2200      	movs	r2, #0
 800228e:	72da      	strb	r2, [r3, #11]
	hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8002290:	4b09      	ldr	r3, [pc, #36]	; (80022b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002292:	2200      	movs	r2, #0
 8002294:	731a      	strb	r2, [r3, #12]
	hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002296:	4b08      	ldr	r3, [pc, #32]	; (80022b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002298:	2201      	movs	r2, #1
 800229a:	739a      	strb	r2, [r3, #14]
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800229c:	4b06      	ldr	r3, [pc, #24]	; (80022b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800229e:	2200      	movs	r2, #0
 80022a0:	73da      	strb	r2, [r3, #15]
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 80022a2:	4805      	ldr	r0, [pc, #20]	; (80022b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022a4:	f003 fdbf 	bl	8005e26 <HAL_PCD_Init>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <MX_USB_OTG_FS_PCD_Init+0x52>
		Error_Handler();
 80022ae:	f000 f95f 	bl	8002570 <Error_Handler>
	}
	/* USER CODE BEGIN USB_OTG_FS_Init 2 */

	/* USER CODE END USB_OTG_FS_Init 2 */

}
 80022b2:	bf00      	nop
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	200009e4 	.word	0x200009e4

080022bc <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80022c2:	2300      	movs	r3, #0
 80022c4:	607b      	str	r3, [r7, #4]
 80022c6:	4b17      	ldr	r3, [pc, #92]	; (8002324 <MX_DMA_Init+0x68>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ca:	4a16      	ldr	r2, [pc, #88]	; (8002324 <MX_DMA_Init+0x68>)
 80022cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022d0:	6313      	str	r3, [r2, #48]	; 0x30
 80022d2:	4b14      	ldr	r3, [pc, #80]	; (8002324 <MX_DMA_Init+0x68>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022da:	607b      	str	r3, [r7, #4]
 80022dc:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA2_CLK_ENABLE();
 80022de:	2300      	movs	r3, #0
 80022e0:	603b      	str	r3, [r7, #0]
 80022e2:	4b10      	ldr	r3, [pc, #64]	; (8002324 <MX_DMA_Init+0x68>)
 80022e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e6:	4a0f      	ldr	r2, [pc, #60]	; (8002324 <MX_DMA_Init+0x68>)
 80022e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80022ec:	6313      	str	r3, [r2, #48]	; 0x30
 80022ee:	4b0d      	ldr	r3, [pc, #52]	; (8002324 <MX_DMA_Init+0x68>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022f6:	603b      	str	r3, [r7, #0]
 80022f8:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80022fa:	2200      	movs	r2, #0
 80022fc:	2100      	movs	r1, #0
 80022fe:	2011      	movs	r0, #17
 8002300:	f002 fc53 	bl	8004baa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002304:	2011      	movs	r0, #17
 8002306:	f002 fc6c 	bl	8004be2 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800230a:	2200      	movs	r2, #0
 800230c:	2100      	movs	r1, #0
 800230e:	2039      	movs	r0, #57	; 0x39
 8002310:	f002 fc4b 	bl	8004baa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002314:	2039      	movs	r0, #57	; 0x39
 8002316:	f002 fc64 	bl	8004be2 <HAL_NVIC_EnableIRQ>

}
 800231a:	bf00      	nop
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	40023800 	.word	0x40023800

08002328 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002328:	b580      	push	{r7, lr}
 800232a:	b08e      	sub	sp, #56	; 0x38
 800232c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800232e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002332:	2200      	movs	r2, #0
 8002334:	601a      	str	r2, [r3, #0]
 8002336:	605a      	str	r2, [r3, #4]
 8002338:	609a      	str	r2, [r3, #8]
 800233a:	60da      	str	r2, [r3, #12]
 800233c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800233e:	2300      	movs	r3, #0
 8002340:	623b      	str	r3, [r7, #32]
 8002342:	4b84      	ldr	r3, [pc, #528]	; (8002554 <MX_GPIO_Init+0x22c>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002346:	4a83      	ldr	r2, [pc, #524]	; (8002554 <MX_GPIO_Init+0x22c>)
 8002348:	f043 0304 	orr.w	r3, r3, #4
 800234c:	6313      	str	r3, [r2, #48]	; 0x30
 800234e:	4b81      	ldr	r3, [pc, #516]	; (8002554 <MX_GPIO_Init+0x22c>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	f003 0304 	and.w	r3, r3, #4
 8002356:	623b      	str	r3, [r7, #32]
 8002358:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800235a:	2300      	movs	r3, #0
 800235c:	61fb      	str	r3, [r7, #28]
 800235e:	4b7d      	ldr	r3, [pc, #500]	; (8002554 <MX_GPIO_Init+0x22c>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002362:	4a7c      	ldr	r2, [pc, #496]	; (8002554 <MX_GPIO_Init+0x22c>)
 8002364:	f043 0320 	orr.w	r3, r3, #32
 8002368:	6313      	str	r3, [r2, #48]	; 0x30
 800236a:	4b7a      	ldr	r3, [pc, #488]	; (8002554 <MX_GPIO_Init+0x22c>)
 800236c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236e:	f003 0320 	and.w	r3, r3, #32
 8002372:	61fb      	str	r3, [r7, #28]
 8002374:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002376:	2300      	movs	r3, #0
 8002378:	61bb      	str	r3, [r7, #24]
 800237a:	4b76      	ldr	r3, [pc, #472]	; (8002554 <MX_GPIO_Init+0x22c>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237e:	4a75      	ldr	r2, [pc, #468]	; (8002554 <MX_GPIO_Init+0x22c>)
 8002380:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002384:	6313      	str	r3, [r2, #48]	; 0x30
 8002386:	4b73      	ldr	r3, [pc, #460]	; (8002554 <MX_GPIO_Init+0x22c>)
 8002388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800238e:	61bb      	str	r3, [r7, #24]
 8002390:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002392:	2300      	movs	r3, #0
 8002394:	617b      	str	r3, [r7, #20]
 8002396:	4b6f      	ldr	r3, [pc, #444]	; (8002554 <MX_GPIO_Init+0x22c>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239a:	4a6e      	ldr	r2, [pc, #440]	; (8002554 <MX_GPIO_Init+0x22c>)
 800239c:	f043 0301 	orr.w	r3, r3, #1
 80023a0:	6313      	str	r3, [r2, #48]	; 0x30
 80023a2:	4b6c      	ldr	r3, [pc, #432]	; (8002554 <MX_GPIO_Init+0x22c>)
 80023a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a6:	f003 0301 	and.w	r3, r3, #1
 80023aa:	617b      	str	r3, [r7, #20]
 80023ac:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80023ae:	2300      	movs	r3, #0
 80023b0:	613b      	str	r3, [r7, #16]
 80023b2:	4b68      	ldr	r3, [pc, #416]	; (8002554 <MX_GPIO_Init+0x22c>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b6:	4a67      	ldr	r2, [pc, #412]	; (8002554 <MX_GPIO_Init+0x22c>)
 80023b8:	f043 0302 	orr.w	r3, r3, #2
 80023bc:	6313      	str	r3, [r2, #48]	; 0x30
 80023be:	4b65      	ldr	r3, [pc, #404]	; (8002554 <MX_GPIO_Init+0x22c>)
 80023c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c2:	f003 0302 	and.w	r3, r3, #2
 80023c6:	613b      	str	r3, [r7, #16]
 80023c8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 80023ca:	2300      	movs	r3, #0
 80023cc:	60fb      	str	r3, [r7, #12]
 80023ce:	4b61      	ldr	r3, [pc, #388]	; (8002554 <MX_GPIO_Init+0x22c>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d2:	4a60      	ldr	r2, [pc, #384]	; (8002554 <MX_GPIO_Init+0x22c>)
 80023d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023d8:	6313      	str	r3, [r2, #48]	; 0x30
 80023da:	4b5e      	ldr	r3, [pc, #376]	; (8002554 <MX_GPIO_Init+0x22c>)
 80023dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023e2:	60fb      	str	r3, [r7, #12]
 80023e4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80023e6:	2300      	movs	r3, #0
 80023e8:	60bb      	str	r3, [r7, #8]
 80023ea:	4b5a      	ldr	r3, [pc, #360]	; (8002554 <MX_GPIO_Init+0x22c>)
 80023ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ee:	4a59      	ldr	r2, [pc, #356]	; (8002554 <MX_GPIO_Init+0x22c>)
 80023f0:	f043 0308 	orr.w	r3, r3, #8
 80023f4:	6313      	str	r3, [r2, #48]	; 0x30
 80023f6:	4b57      	ldr	r3, [pc, #348]	; (8002554 <MX_GPIO_Init+0x22c>)
 80023f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fa:	f003 0308 	and.w	r3, r3, #8
 80023fe:	60bb      	str	r3, [r7, #8]
 8002400:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002402:	2300      	movs	r3, #0
 8002404:	607b      	str	r3, [r7, #4]
 8002406:	4b53      	ldr	r3, [pc, #332]	; (8002554 <MX_GPIO_Init+0x22c>)
 8002408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240a:	4a52      	ldr	r2, [pc, #328]	; (8002554 <MX_GPIO_Init+0x22c>)
 800240c:	f043 0310 	orr.w	r3, r3, #16
 8002410:	6313      	str	r3, [r2, #48]	; 0x30
 8002412:	4b50      	ldr	r3, [pc, #320]	; (8002554 <MX_GPIO_Init+0x22c>)
 8002414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002416:	f003 0310 	and.w	r3, r3, #16
 800241a:	607b      	str	r3, [r7, #4]
 800241c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | LD3_Pin | GPIO_PIN_7, GPIO_PIN_RESET);
 800241e:	2200      	movs	r2, #0
 8002420:	f244 0181 	movw	r1, #16513	; 0x4081
 8002424:	484c      	ldr	r0, [pc, #304]	; (8002558 <MX_GPIO_Init+0x230>)
 8002426:	f003 fce5 	bl	8005df4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15,
 800242a:	2200      	movs	r2, #0
 800242c:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8002430:	484a      	ldr	r0, [pc, #296]	; (800255c <MX_GPIO_Init+0x234>)
 8002432:	f003 fcdf 	bl	8005df4 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 8002436:	2200      	movs	r2, #0
 8002438:	2103      	movs	r1, #3
 800243a:	4849      	ldr	r0, [pc, #292]	; (8002560 <MX_GPIO_Init+0x238>)
 800243c:	f003 fcda 	bl	8005df4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8002440:	2200      	movs	r2, #0
 8002442:	2180      	movs	r1, #128	; 0x80
 8002444:	4847      	ldr	r0, [pc, #284]	; (8002564 <MX_GPIO_Init+0x23c>)
 8002446:	f003 fcd5 	bl	8005df4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, GPIO_PIN_RESET);
 800244a:	2200      	movs	r2, #0
 800244c:	2101      	movs	r1, #1
 800244e:	4846      	ldr	r0, [pc, #280]	; (8002568 <MX_GPIO_Init+0x240>)
 8002450:	f003 fcd0 	bl	8005df4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : USER_Btn_Pin */
	GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002454:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002458:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800245a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800245e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002460:	2300      	movs	r3, #0
 8002462:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002464:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002468:	4619      	mov	r1, r3
 800246a:	4840      	ldr	r0, [pc, #256]	; (800256c <MX_GPIO_Init+0x244>)
 800246c:	f003 fafe 	bl	8005a6c <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 LD3_Pin PB7 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | LD3_Pin | GPIO_PIN_7;
 8002470:	f244 0381 	movw	r3, #16513	; 0x4081
 8002474:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002476:	2301      	movs	r3, #1
 8002478:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247a:	2300      	movs	r3, #0
 800247c:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800247e:	2300      	movs	r3, #0
 8002480:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002482:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002486:	4619      	mov	r1, r3
 8002488:	4833      	ldr	r0, [pc, #204]	; (8002558 <MX_GPIO_Init+0x230>)
 800248a:	f003 faef 	bl	8005a6c <HAL_GPIO_Init>

	/*Configure GPIO pins : PF13 PF14 PF15 */
	GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 800248e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002492:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002494:	2301      	movs	r3, #1
 8002496:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002498:	2300      	movs	r3, #0
 800249a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800249c:	2300      	movs	r3, #0
 800249e:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80024a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024a4:	4619      	mov	r1, r3
 80024a6:	482d      	ldr	r0, [pc, #180]	; (800255c <MX_GPIO_Init+0x234>)
 80024a8:	f003 fae0 	bl	8005a6c <HAL_GPIO_Init>

	/*Configure GPIO pins : PG0 PG1 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80024ac:	2303      	movs	r3, #3
 80024ae:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024b0:	2301      	movs	r3, #1
 80024b2:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b4:	2300      	movs	r3, #0
 80024b6:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b8:	2300      	movs	r3, #0
 80024ba:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80024bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024c0:	4619      	mov	r1, r3
 80024c2:	4827      	ldr	r0, [pc, #156]	; (8002560 <MX_GPIO_Init+0x238>)
 80024c4:	f003 fad2 	bl	8005a6c <HAL_GPIO_Init>

	/*Configure GPIO pin : PB10 */
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024cc:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024ce:	2300      	movs	r3, #0
 80024d0:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d2:	2300      	movs	r3, #0
 80024d4:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024da:	4619      	mov	r1, r3
 80024dc:	481e      	ldr	r0, [pc, #120]	; (8002558 <MX_GPIO_Init+0x230>)
 80024de:	f003 fac5 	bl	8005a6c <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80024e2:	2380      	movs	r3, #128	; 0x80
 80024e4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024e6:	2300      	movs	r3, #0
 80024e8:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80024ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024f2:	4619      	mov	r1, r3
 80024f4:	481a      	ldr	r0, [pc, #104]	; (8002560 <MX_GPIO_Init+0x238>)
 80024f6:	f003 fab9 	bl	8005a6c <HAL_GPIO_Init>

	/*Configure GPIO pin : PD6 */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 80024fa:	2340      	movs	r3, #64	; 0x40
 80024fc:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024fe:	2300      	movs	r3, #0
 8002500:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002502:	2300      	movs	r3, #0
 8002504:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002506:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800250a:	4619      	mov	r1, r3
 800250c:	4815      	ldr	r0, [pc, #84]	; (8002564 <MX_GPIO_Init+0x23c>)
 800250e:	f003 faad 	bl	8005a6c <HAL_GPIO_Init>

	/*Configure GPIO pin : PD7 */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002512:	2380      	movs	r3, #128	; 0x80
 8002514:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002516:	2301      	movs	r3, #1
 8002518:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251a:	2300      	movs	r3, #0
 800251c:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800251e:	2300      	movs	r3, #0
 8002520:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002522:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002526:	4619      	mov	r1, r3
 8002528:	480e      	ldr	r0, [pc, #56]	; (8002564 <MX_GPIO_Init+0x23c>)
 800252a:	f003 fa9f 	bl	8005a6c <HAL_GPIO_Init>

	/*Configure GPIO pin : PE0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 800252e:	2301      	movs	r3, #1
 8002530:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002532:	2301      	movs	r3, #1
 8002534:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002536:	2300      	movs	r3, #0
 8002538:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800253a:	2300      	movs	r3, #0
 800253c:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800253e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002542:	4619      	mov	r1, r3
 8002544:	4808      	ldr	r0, [pc, #32]	; (8002568 <MX_GPIO_Init+0x240>)
 8002546:	f003 fa91 	bl	8005a6c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800254a:	bf00      	nop
 800254c:	3738      	adds	r7, #56	; 0x38
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	40023800 	.word	0x40023800
 8002558:	40020400 	.word	0x40020400
 800255c:	40021400 	.word	0x40021400
 8002560:	40021800 	.word	0x40021800
 8002564:	40020c00 	.word	0x40020c00
 8002568:	40021000 	.word	0x40021000
 800256c:	40020800 	.word	0x40020800

08002570 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002570:	b480      	push	{r7}
 8002572:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002574:	b672      	cpsid	i
}
 8002576:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002578:	e7fe      	b.n	8002578 <Error_Handler+0x8>
 800257a:	0000      	movs	r0, r0
 800257c:	0000      	movs	r0, r0
	...

08002580 <position_pid>:
extern float RPM;
extern float RPM_Avg;


void position_pid(void)
{
 8002580:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002584:	af00      	add	r7, sp, #0
//		p_kp = 10;
	//	p_ki = 1;
	//	p_kd = 0.02;


		err = input_position - TIM4->CNT;
 8002586:	4b54      	ldr	r3, [pc, #336]	; (80026d8 <position_pid+0x158>)
 8002588:	ed93 7a00 	vldr	s14, [r3]
 800258c:	4b53      	ldr	r3, [pc, #332]	; (80026dc <position_pid+0x15c>)
 800258e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002590:	ee07 3a90 	vmov	s15, r3
 8002594:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002598:	ee77 7a67 	vsub.f32	s15, s14, s15
 800259c:	4b50      	ldr	r3, [pc, #320]	; (80026e0 <position_pid+0x160>)
 800259e:	edc3 7a00 	vstr	s15, [r3]
		P_KP = err * p_kp;
 80025a2:	4b4f      	ldr	r3, [pc, #316]	; (80026e0 <position_pid+0x160>)
 80025a4:	ed93 7a00 	vldr	s14, [r3]
 80025a8:	4b4e      	ldr	r3, [pc, #312]	; (80026e4 <position_pid+0x164>)
 80025aa:	edd3 7a00 	vldr	s15, [r3]
 80025ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025b2:	4b4d      	ldr	r3, [pc, #308]	; (80026e8 <position_pid+0x168>)
 80025b4:	edc3 7a00 	vstr	s15, [r3]

		err_sum = err_sum + err * 0.001;
 80025b8:	4b4c      	ldr	r3, [pc, #304]	; (80026ec <position_pid+0x16c>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7fd ffd3 	bl	8000568 <__aeabi_f2d>
 80025c2:	4680      	mov	r8, r0
 80025c4:	4689      	mov	r9, r1
 80025c6:	4b46      	ldr	r3, [pc, #280]	; (80026e0 <position_pid+0x160>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7fd ffcc 	bl	8000568 <__aeabi_f2d>
 80025d0:	a33f      	add	r3, pc, #252	; (adr r3, 80026d0 <position_pid+0x150>)
 80025d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d6:	f7fe f81f 	bl	8000618 <__aeabi_dmul>
 80025da:	4602      	mov	r2, r0
 80025dc:	460b      	mov	r3, r1
 80025de:	4640      	mov	r0, r8
 80025e0:	4649      	mov	r1, r9
 80025e2:	f7fd fe63 	bl	80002ac <__adddf3>
 80025e6:	4602      	mov	r2, r0
 80025e8:	460b      	mov	r3, r1
 80025ea:	4610      	mov	r0, r2
 80025ec:	4619      	mov	r1, r3
 80025ee:	f7fe fb0b 	bl	8000c08 <__aeabi_d2f>
 80025f2:	4603      	mov	r3, r0
 80025f4:	4a3d      	ldr	r2, [pc, #244]	; (80026ec <position_pid+0x16c>)
 80025f6:	6013      	str	r3, [r2, #0]
		if (p_PID == 0)
 80025f8:	4b3d      	ldr	r3, [pc, #244]	; (80026f0 <position_pid+0x170>)
 80025fa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80025fe:	f04f 0200 	mov.w	r2, #0
 8002602:	f04f 0300 	mov.w	r3, #0
 8002606:	f7fe fa6f 	bl	8000ae8 <__aeabi_dcmpeq>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	d003      	beq.n	8002618 <position_pid+0x98>
		{
			err_sum = 0;
 8002610:	4b36      	ldr	r3, [pc, #216]	; (80026ec <position_pid+0x16c>)
 8002612:	f04f 0200 	mov.w	r2, #0
 8002616:	601a      	str	r2, [r3, #0]
		}
		P_KI = err_sum * p_ki;
 8002618:	4b34      	ldr	r3, [pc, #208]	; (80026ec <position_pid+0x16c>)
 800261a:	ed93 7a00 	vldr	s14, [r3]
 800261e:	4b35      	ldr	r3, [pc, #212]	; (80026f4 <position_pid+0x174>)
 8002620:	edd3 7a00 	vldr	s15, [r3]
 8002624:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002628:	4b33      	ldr	r3, [pc, #204]	; (80026f8 <position_pid+0x178>)
 800262a:	edc3 7a00 	vstr	s15, [r3]

		err_d = (err - previous_err) / 0.001;
 800262e:	4b2c      	ldr	r3, [pc, #176]	; (80026e0 <position_pid+0x160>)
 8002630:	ed93 7a00 	vldr	s14, [r3]
 8002634:	4b31      	ldr	r3, [pc, #196]	; (80026fc <position_pid+0x17c>)
 8002636:	edd3 7a00 	vldr	s15, [r3]
 800263a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800263e:	ee17 0a90 	vmov	r0, s15
 8002642:	f7fd ff91 	bl	8000568 <__aeabi_f2d>
 8002646:	a322      	add	r3, pc, #136	; (adr r3, 80026d0 <position_pid+0x150>)
 8002648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800264c:	f7fe f90e 	bl	800086c <__aeabi_ddiv>
 8002650:	4602      	mov	r2, r0
 8002652:	460b      	mov	r3, r1
 8002654:	492a      	ldr	r1, [pc, #168]	; (8002700 <position_pid+0x180>)
 8002656:	e9c1 2300 	strd	r2, r3, [r1]
		previous_err = err;
 800265a:	4b21      	ldr	r3, [pc, #132]	; (80026e0 <position_pid+0x160>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a27      	ldr	r2, [pc, #156]	; (80026fc <position_pid+0x17c>)
 8002660:	6013      	str	r3, [r2, #0]
		P_KD = err_d * p_kd;
 8002662:	4b28      	ldr	r3, [pc, #160]	; (8002704 <position_pid+0x184>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4618      	mov	r0, r3
 8002668:	f7fd ff7e 	bl	8000568 <__aeabi_f2d>
 800266c:	4b24      	ldr	r3, [pc, #144]	; (8002700 <position_pid+0x180>)
 800266e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002672:	f7fd ffd1 	bl	8000618 <__aeabi_dmul>
 8002676:	4602      	mov	r2, r0
 8002678:	460b      	mov	r3, r1
 800267a:	4923      	ldr	r1, [pc, #140]	; (8002708 <position_pid+0x188>)
 800267c:	e9c1 2300 	strd	r2, r3, [r1]

		p_PID = P_KP + P_KI + P_KD;
 8002680:	4b19      	ldr	r3, [pc, #100]	; (80026e8 <position_pid+0x168>)
 8002682:	ed93 7a00 	vldr	s14, [r3]
 8002686:	4b1c      	ldr	r3, [pc, #112]	; (80026f8 <position_pid+0x178>)
 8002688:	edd3 7a00 	vldr	s15, [r3]
 800268c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002690:	ee17 0a90 	vmov	r0, s15
 8002694:	f7fd ff68 	bl	8000568 <__aeabi_f2d>
 8002698:	4b1b      	ldr	r3, [pc, #108]	; (8002708 <position_pid+0x188>)
 800269a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800269e:	f7fd fe05 	bl	80002ac <__adddf3>
 80026a2:	4602      	mov	r2, r0
 80026a4:	460b      	mov	r3, r1
 80026a6:	4912      	ldr	r1, [pc, #72]	; (80026f0 <position_pid+0x170>)
 80026a8:	e9c1 2300 	strd	r2, r3, [r1]

		if (p_PID >= 800)
 80026ac:	4b10      	ldr	r3, [pc, #64]	; (80026f0 <position_pid+0x170>)
 80026ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80026b2:	f04f 0200 	mov.w	r2, #0
 80026b6:	4b15      	ldr	r3, [pc, #84]	; (800270c <position_pid+0x18c>)
 80026b8:	f7fe fa34 	bl	8000b24 <__aeabi_dcmpge>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d026      	beq.n	8002710 <position_pid+0x190>
		{
			p_PID = 800;
 80026c2:	490b      	ldr	r1, [pc, #44]	; (80026f0 <position_pid+0x170>)
 80026c4:	f04f 0200 	mov.w	r2, #0
 80026c8:	4b10      	ldr	r3, [pc, #64]	; (800270c <position_pid+0x18c>)
 80026ca:	e9c1 2300 	strd	r2, r3, [r1]
 80026ce:	e030      	b.n	8002732 <position_pid+0x1b2>
 80026d0:	d2f1a9fc 	.word	0xd2f1a9fc
 80026d4:	3f50624d 	.word	0x3f50624d
 80026d8:	20000ed4 	.word	0x20000ed4
 80026dc:	40000800 	.word	0x40000800
 80026e0:	20000ed8 	.word	0x20000ed8
 80026e4:	20000008 	.word	0x20000008
 80026e8:	20000ef8 	.word	0x20000ef8
 80026ec:	20000f1c 	.word	0x20000f1c
 80026f0:	20000ee0 	.word	0x20000ee0
 80026f4:	20000ee8 	.word	0x20000ee8
 80026f8:	20000efc 	.word	0x20000efc
 80026fc:	20000f10 	.word	0x20000f10
 8002700:	20000f08 	.word	0x20000f08
 8002704:	20000eec 	.word	0x20000eec
 8002708:	20000f00 	.word	0x20000f00
 800270c:	40890000 	.word	0x40890000
		}
		else if (p_PID <= -800)
 8002710:	4b9f      	ldr	r3, [pc, #636]	; (8002990 <position_pid+0x410>)
 8002712:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002716:	f04f 0200 	mov.w	r2, #0
 800271a:	4b9e      	ldr	r3, [pc, #632]	; (8002994 <position_pid+0x414>)
 800271c:	f7fe f9f8 	bl	8000b10 <__aeabi_dcmple>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d005      	beq.n	8002732 <position_pid+0x1b2>
		{
			p_PID = -800;
 8002726:	499a      	ldr	r1, [pc, #616]	; (8002990 <position_pid+0x410>)
 8002728:	f04f 0200 	mov.w	r2, #0
 800272c:	4b99      	ldr	r3, [pc, #612]	; (8002994 <position_pid+0x414>)
 800272e:	e9c1 2300 	strd	r2, r3, [r1]
//////////////////////////////////////
//	s_kp = 50;
//	s_ki = 5;
//  s_kd = 0;

		input_speed=	p_PID;
 8002732:	4b97      	ldr	r3, [pc, #604]	; (8002990 <position_pid+0x410>)
 8002734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002738:	4610      	mov	r0, r2
 800273a:	4619      	mov	r1, r3
 800273c:	f7fe fa64 	bl	8000c08 <__aeabi_d2f>
 8002740:	4603      	mov	r3, r0
 8002742:	4a95      	ldr	r2, [pc, #596]	; (8002998 <position_pid+0x418>)
 8002744:	6013      	str	r3, [r2, #0]
	err_s = input_speed -RPM / 60 * 512;
 8002746:	4b94      	ldr	r3, [pc, #592]	; (8002998 <position_pid+0x418>)
 8002748:	ed93 7a00 	vldr	s14, [r3]
 800274c:	4b93      	ldr	r3, [pc, #588]	; (800299c <position_pid+0x41c>)
 800274e:	edd3 6a00 	vldr	s13, [r3]
 8002752:	ed9f 6a93 	vldr	s12, [pc, #588]	; 80029a0 <position_pid+0x420>
 8002756:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800275a:	eddf 6a92 	vldr	s13, [pc, #584]	; 80029a4 <position_pid+0x424>
 800275e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002762:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002766:	4b90      	ldr	r3, [pc, #576]	; (80029a8 <position_pid+0x428>)
 8002768:	edc3 7a00 	vstr	s15, [r3]
	S_KP = err_s * s_kp;
 800276c:	4b8e      	ldr	r3, [pc, #568]	; (80029a8 <position_pid+0x428>)
 800276e:	ed93 7a00 	vldr	s14, [r3]
 8002772:	4b8e      	ldr	r3, [pc, #568]	; (80029ac <position_pid+0x42c>)
 8002774:	edd3 7a00 	vldr	s15, [r3]
 8002778:	ee67 7a27 	vmul.f32	s15, s14, s15
 800277c:	4b8c      	ldr	r3, [pc, #560]	; (80029b0 <position_pid+0x430>)
 800277e:	edc3 7a00 	vstr	s15, [r3]

	//y = 0.05e0.158x
	input_duty=	0.05*pow(2.71828,0.158*input_speed);
 8002782:	4b85      	ldr	r3, [pc, #532]	; (8002998 <position_pid+0x418>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4618      	mov	r0, r3
 8002788:	f7fd feee 	bl	8000568 <__aeabi_f2d>
 800278c:	a378      	add	r3, pc, #480	; (adr r3, 8002970 <position_pid+0x3f0>)
 800278e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002792:	f7fd ff41 	bl	8000618 <__aeabi_dmul>
 8002796:	4602      	mov	r2, r0
 8002798:	460b      	mov	r3, r1
 800279a:	ec43 2b17 	vmov	d7, r2, r3
 800279e:	eeb0 1a47 	vmov.f32	s2, s14
 80027a2:	eef0 1a67 	vmov.f32	s3, s15
 80027a6:	ed9f 0b74 	vldr	d0, [pc, #464]	; 8002978 <position_pid+0x3f8>
 80027aa:	f00b fbf9 	bl	800dfa0 <pow>
 80027ae:	ec51 0b10 	vmov	r0, r1, d0
 80027b2:	a373      	add	r3, pc, #460	; (adr r3, 8002980 <position_pid+0x400>)
 80027b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b8:	f7fd ff2e 	bl	8000618 <__aeabi_dmul>
 80027bc:	4602      	mov	r2, r0
 80027be:	460b      	mov	r3, r1
 80027c0:	4610      	mov	r0, r2
 80027c2:	4619      	mov	r1, r3
 80027c4:	f7fe fa20 	bl	8000c08 <__aeabi_d2f>
 80027c8:	4603      	mov	r3, r0
 80027ca:	4a7a      	ldr	r2, [pc, #488]	; (80029b4 <position_pid+0x434>)
 80027cc:	6013      	str	r3, [r2, #0]

	err_sum_s = err_sum_s + err_s * 0.001;
 80027ce:	4b7a      	ldr	r3, [pc, #488]	; (80029b8 <position_pid+0x438>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7fd fec8 	bl	8000568 <__aeabi_f2d>
 80027d8:	4680      	mov	r8, r0
 80027da:	4689      	mov	r9, r1
 80027dc:	4b72      	ldr	r3, [pc, #456]	; (80029a8 <position_pid+0x428>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7fd fec1 	bl	8000568 <__aeabi_f2d>
 80027e6:	a368      	add	r3, pc, #416	; (adr r3, 8002988 <position_pid+0x408>)
 80027e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ec:	f7fd ff14 	bl	8000618 <__aeabi_dmul>
 80027f0:	4602      	mov	r2, r0
 80027f2:	460b      	mov	r3, r1
 80027f4:	4640      	mov	r0, r8
 80027f6:	4649      	mov	r1, r9
 80027f8:	f7fd fd58 	bl	80002ac <__adddf3>
 80027fc:	4602      	mov	r2, r0
 80027fe:	460b      	mov	r3, r1
 8002800:	4610      	mov	r0, r2
 8002802:	4619      	mov	r1, r3
 8002804:	f7fe fa00 	bl	8000c08 <__aeabi_d2f>
 8002808:	4603      	mov	r3, r0
 800280a:	4a6b      	ldr	r2, [pc, #428]	; (80029b8 <position_pid+0x438>)
 800280c:	6013      	str	r3, [r2, #0]
	if (s_PID == 0)
 800280e:	4b6b      	ldr	r3, [pc, #428]	; (80029bc <position_pid+0x43c>)
 8002810:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002814:	f04f 0200 	mov.w	r2, #0
 8002818:	f04f 0300 	mov.w	r3, #0
 800281c:	f7fe f964 	bl	8000ae8 <__aeabi_dcmpeq>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d003      	beq.n	800282e <position_pid+0x2ae>
	{
		err_sum_s = 0;
 8002826:	4b64      	ldr	r3, [pc, #400]	; (80029b8 <position_pid+0x438>)
 8002828:	f04f 0200 	mov.w	r2, #0
 800282c:	601a      	str	r2, [r3, #0]
	}
	S_KI = err_sum_s * s_ki;
 800282e:	4b62      	ldr	r3, [pc, #392]	; (80029b8 <position_pid+0x438>)
 8002830:	ed93 7a00 	vldr	s14, [r3]
 8002834:	4b62      	ldr	r3, [pc, #392]	; (80029c0 <position_pid+0x440>)
 8002836:	edd3 7a00 	vldr	s15, [r3]
 800283a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800283e:	4b61      	ldr	r3, [pc, #388]	; (80029c4 <position_pid+0x444>)
 8002840:	edc3 7a00 	vstr	s15, [r3]

	err_d_s = (err_s - previous_err_s) / 0.001;
 8002844:	4b58      	ldr	r3, [pc, #352]	; (80029a8 <position_pid+0x428>)
 8002846:	ed93 7a00 	vldr	s14, [r3]
 800284a:	4b5f      	ldr	r3, [pc, #380]	; (80029c8 <position_pid+0x448>)
 800284c:	edd3 7a00 	vldr	s15, [r3]
 8002850:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002854:	ee17 0a90 	vmov	r0, s15
 8002858:	f7fd fe86 	bl	8000568 <__aeabi_f2d>
 800285c:	a34a      	add	r3, pc, #296	; (adr r3, 8002988 <position_pid+0x408>)
 800285e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002862:	f7fe f803 	bl	800086c <__aeabi_ddiv>
 8002866:	4602      	mov	r2, r0
 8002868:	460b      	mov	r3, r1
 800286a:	4958      	ldr	r1, [pc, #352]	; (80029cc <position_pid+0x44c>)
 800286c:	e9c1 2300 	strd	r2, r3, [r1]
	previous_err_s = err_s;
 8002870:	4b4d      	ldr	r3, [pc, #308]	; (80029a8 <position_pid+0x428>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a54      	ldr	r2, [pc, #336]	; (80029c8 <position_pid+0x448>)
 8002876:	6013      	str	r3, [r2, #0]
	S_KD = err_d_s * s_kd;
 8002878:	4b55      	ldr	r3, [pc, #340]	; (80029d0 <position_pid+0x450>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4618      	mov	r0, r3
 800287e:	f7fd fe73 	bl	8000568 <__aeabi_f2d>
 8002882:	4b52      	ldr	r3, [pc, #328]	; (80029cc <position_pid+0x44c>)
 8002884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002888:	f7fd fec6 	bl	8000618 <__aeabi_dmul>
 800288c:	4602      	mov	r2, r0
 800288e:	460b      	mov	r3, r1
 8002890:	4950      	ldr	r1, [pc, #320]	; (80029d4 <position_pid+0x454>)
 8002892:	e9c1 2300 	strd	r2, r3, [r1]

	s_PID = S_KP + S_KI + S_KD;
 8002896:	4b46      	ldr	r3, [pc, #280]	; (80029b0 <position_pid+0x430>)
 8002898:	ed93 7a00 	vldr	s14, [r3]
 800289c:	4b49      	ldr	r3, [pc, #292]	; (80029c4 <position_pid+0x444>)
 800289e:	edd3 7a00 	vldr	s15, [r3]
 80028a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028a6:	ee17 0a90 	vmov	r0, s15
 80028aa:	f7fd fe5d 	bl	8000568 <__aeabi_f2d>
 80028ae:	4b49      	ldr	r3, [pc, #292]	; (80029d4 <position_pid+0x454>)
 80028b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b4:	f7fd fcfa 	bl	80002ac <__adddf3>
 80028b8:	4602      	mov	r2, r0
 80028ba:	460b      	mov	r3, r1
 80028bc:	493f      	ldr	r1, [pc, #252]	; (80029bc <position_pid+0x43c>)
 80028be:	e9c1 2300 	strd	r2, r3, [r1]
		TIM3->CCR1 = s_PID + input_duty;
	}

*/

	if (s_PID > 0)
 80028c2:	4b3e      	ldr	r3, [pc, #248]	; (80029bc <position_pid+0x43c>)
 80028c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80028c8:	f04f 0200 	mov.w	r2, #0
 80028cc:	f04f 0300 	mov.w	r3, #0
 80028d0:	f7fe f932 	bl	8000b38 <__aeabi_dcmpgt>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d010      	beq.n	80028fc <position_pid+0x37c>
	{
		GPIOE->ODR &= ~1 << 0; // go
 80028da:	4b3f      	ldr	r3, [pc, #252]	; (80029d8 <position_pid+0x458>)
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	4a3e      	ldr	r2, [pc, #248]	; (80029d8 <position_pid+0x458>)
 80028e0:	f023 0301 	bic.w	r3, r3, #1
 80028e4:	6153      	str	r3, [r2, #20]
		TIM3->CCR1 = s_PID;
 80028e6:	4b35      	ldr	r3, [pc, #212]	; (80029bc <position_pid+0x43c>)
 80028e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ec:	4c3b      	ldr	r4, [pc, #236]	; (80029dc <position_pid+0x45c>)
 80028ee:	4610      	mov	r0, r2
 80028f0:	4619      	mov	r1, r3
 80028f2:	f7fe f969 	bl	8000bc8 <__aeabi_d2uiz>
 80028f6:	4603      	mov	r3, r0
 80028f8:	6363      	str	r3, [r4, #52]	; 0x34
	{
		s_PID = 0;
		TIM3->CCR1 = s_PID;
	}

}
 80028fa:	e036      	b.n	800296a <position_pid+0x3ea>
	else if (s_PID < 0)
 80028fc:	4b2f      	ldr	r3, [pc, #188]	; (80029bc <position_pid+0x43c>)
 80028fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002902:	f04f 0200 	mov.w	r2, #0
 8002906:	f04f 0300 	mov.w	r3, #0
 800290a:	f7fe f8f7 	bl	8000afc <__aeabi_dcmplt>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d019      	beq.n	8002948 <position_pid+0x3c8>
		GPIOE->ODR |= 1 << 0; // back
 8002914:	4b30      	ldr	r3, [pc, #192]	; (80029d8 <position_pid+0x458>)
 8002916:	695b      	ldr	r3, [r3, #20]
 8002918:	4a2f      	ldr	r2, [pc, #188]	; (80029d8 <position_pid+0x458>)
 800291a:	f043 0301 	orr.w	r3, r3, #1
 800291e:	6153      	str	r3, [r2, #20]
		s_PID = -s_PID;
 8002920:	4b26      	ldr	r3, [pc, #152]	; (80029bc <position_pid+0x43c>)
 8002922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002926:	4614      	mov	r4, r2
 8002928:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800292c:	4b23      	ldr	r3, [pc, #140]	; (80029bc <position_pid+0x43c>)
 800292e:	e9c3 4500 	strd	r4, r5, [r3]
		TIM3->CCR1 = s_PID;
 8002932:	4b22      	ldr	r3, [pc, #136]	; (80029bc <position_pid+0x43c>)
 8002934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002938:	4c28      	ldr	r4, [pc, #160]	; (80029dc <position_pid+0x45c>)
 800293a:	4610      	mov	r0, r2
 800293c:	4619      	mov	r1, r3
 800293e:	f7fe f943 	bl	8000bc8 <__aeabi_d2uiz>
 8002942:	4603      	mov	r3, r0
 8002944:	6363      	str	r3, [r4, #52]	; 0x34
}
 8002946:	e010      	b.n	800296a <position_pid+0x3ea>
		s_PID = 0;
 8002948:	491c      	ldr	r1, [pc, #112]	; (80029bc <position_pid+0x43c>)
 800294a:	f04f 0200 	mov.w	r2, #0
 800294e:	f04f 0300 	mov.w	r3, #0
 8002952:	e9c1 2300 	strd	r2, r3, [r1]
		TIM3->CCR1 = s_PID;
 8002956:	4b19      	ldr	r3, [pc, #100]	; (80029bc <position_pid+0x43c>)
 8002958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800295c:	4c1f      	ldr	r4, [pc, #124]	; (80029dc <position_pid+0x45c>)
 800295e:	4610      	mov	r0, r2
 8002960:	4619      	mov	r1, r3
 8002962:	f7fe f931 	bl	8000bc8 <__aeabi_d2uiz>
 8002966:	4603      	mov	r3, r0
 8002968:	6363      	str	r3, [r4, #52]	; 0x34
}
 800296a:	bf00      	nop
 800296c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002970:	10624dd3 	.word	0x10624dd3
 8002974:	3fc43958 	.word	0x3fc43958
 8002978:	95aaf790 	.word	0x95aaf790
 800297c:	4005bf09 	.word	0x4005bf09
 8002980:	9999999a 	.word	0x9999999a
 8002984:	3fa99999 	.word	0x3fa99999
 8002988:	d2f1a9fc 	.word	0xd2f1a9fc
 800298c:	3f50624d 	.word	0x3f50624d
 8002990:	20000ee0 	.word	0x20000ee0
 8002994:	c0890000 	.word	0xc0890000
 8002998:	20000ed0 	.word	0x20000ed0
 800299c:	200003c4 	.word	0x200003c4
 80029a0:	42700000 	.word	0x42700000
 80029a4:	44000000 	.word	0x44000000
 80029a8:	20000f14 	.word	0x20000f14
 80029ac:	2000000c 	.word	0x2000000c
 80029b0:	20000f28 	.word	0x20000f28
 80029b4:	20000f44 	.word	0x20000f44
 80029b8:	20000f18 	.word	0x20000f18
 80029bc:	20000f20 	.word	0x20000f20
 80029c0:	20000ef0 	.word	0x20000ef0
 80029c4:	20000f2c 	.word	0x20000f2c
 80029c8:	20000f40 	.word	0x20000f40
 80029cc:	20000f38 	.word	0x20000f38
 80029d0:	20000ef4 	.word	0x20000ef4
 80029d4:	20000f30 	.word	0x20000f30
 80029d8:	40021000 	.word	0x40021000
 80029dc:	40000400 	.word	0x40000400

080029e0 <microDelay>:
extern TIM_HandleTypeDef htim1;
extern TIM_HandleTypeDef htim7;
extern TIM_HandleTypeDef htim12;

void microDelay(uint16_t delay)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	4603      	mov	r3, r0
 80029e8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim7,0);
 80029ea:	4b09      	ldr	r3, [pc, #36]	; (8002a10 <microDelay+0x30>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2200      	movs	r2, #0
 80029f0:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim7) < delay );
 80029f2:	bf00      	nop
 80029f4:	4b06      	ldr	r3, [pc, #24]	; (8002a10 <microDelay+0x30>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029fa:	88fb      	ldrh	r3, [r7, #6]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d3f9      	bcc.n	80029f4 <microDelay+0x14>
}
 8002a00:	bf00      	nop
 8002a02:	bf00      	nop
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	2000081c 	.word	0x2000081c
 8002a14:	00000000 	.word	0x00000000

08002a18 <distance_sensor>:



void distance_sensor (void)
{
 8002a18:	b598      	push	{r3, r4, r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	2180      	movs	r1, #128	; 0x80
 8002a20:	484f      	ldr	r0, [pc, #316]	; (8002b60 <distance_sensor+0x148>)
 8002a22:	f003 f9e7 	bl	8005df4 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COUNTER(&htim12, 0);
 8002a26:	4b4f      	ldr	r3, [pc, #316]	; (8002b64 <distance_sensor+0x14c>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	625a      	str	r2, [r3, #36]	; 0x24
    while (__HAL_TIM_GET_COUNTER (&htim12) < 10);  // wait for 10 us
 8002a2e:	bf00      	nop
 8002a30:	4b4c      	ldr	r3, [pc, #304]	; (8002b64 <distance_sensor+0x14c>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a36:	2b09      	cmp	r3, #9
 8002a38:	d9fa      	bls.n	8002a30 <distance_sensor+0x18>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);  // pull the TRIG pin low
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	2180      	movs	r1, #128	; 0x80
 8002a3e:	4848      	ldr	r0, [pc, #288]	; (8002b60 <distance_sensor+0x148>)
 8002a40:	f003 f9d8 	bl	8005df4 <HAL_GPIO_WritePin>

    pMillis = HAL_GetTick(); // used this to avoid infinite while loop  (for timeout)
 8002a44:	f001 fa6a 	bl	8003f1c <HAL_GetTick>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	4a47      	ldr	r2, [pc, #284]	; (8002b68 <distance_sensor+0x150>)
 8002a4c:	6013      	str	r3, [r2, #0]
    // wait for the echo pin to go high
    while (!(HAL_GPIO_ReadPin (ECHO_PORT, ECHO_PIN)) && pMillis + 10 >  HAL_GetTick());
 8002a4e:	bf00      	nop
 8002a50:	2140      	movs	r1, #64	; 0x40
 8002a52:	4843      	ldr	r0, [pc, #268]	; (8002b60 <distance_sensor+0x148>)
 8002a54:	f003 f9b6 	bl	8005dc4 <HAL_GPIO_ReadPin>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d108      	bne.n	8002a70 <distance_sensor+0x58>
 8002a5e:	4b42      	ldr	r3, [pc, #264]	; (8002b68 <distance_sensor+0x150>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f103 040a 	add.w	r4, r3, #10
 8002a66:	f001 fa59 	bl	8003f1c <HAL_GetTick>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	429c      	cmp	r4, r3
 8002a6e:	d8ef      	bhi.n	8002a50 <distance_sensor+0x38>
    Value1 = __HAL_TIM_GET_COUNTER (&htim12);
 8002a70:	4b3c      	ldr	r3, [pc, #240]	; (8002b64 <distance_sensor+0x14c>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a76:	4a3d      	ldr	r2, [pc, #244]	; (8002b6c <distance_sensor+0x154>)
 8002a78:	6013      	str	r3, [r2, #0]

    pMillis = HAL_GetTick(); // used this to avoid infinite while loop (for timeout)
 8002a7a:	f001 fa4f 	bl	8003f1c <HAL_GetTick>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	4a39      	ldr	r2, [pc, #228]	; (8002b68 <distance_sensor+0x150>)
 8002a82:	6013      	str	r3, [r2, #0]
    // wait for the echo pin to go low
    while ((HAL_GPIO_ReadPin (ECHO_PORT, ECHO_PIN)) && pMillis + 50 > HAL_GetTick());
 8002a84:	bf00      	nop
 8002a86:	2140      	movs	r1, #64	; 0x40
 8002a88:	4835      	ldr	r0, [pc, #212]	; (8002b60 <distance_sensor+0x148>)
 8002a8a:	f003 f99b 	bl	8005dc4 <HAL_GPIO_ReadPin>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d008      	beq.n	8002aa6 <distance_sensor+0x8e>
 8002a94:	4b34      	ldr	r3, [pc, #208]	; (8002b68 <distance_sensor+0x150>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f103 0432 	add.w	r4, r3, #50	; 0x32
 8002a9c:	f001 fa3e 	bl	8003f1c <HAL_GetTick>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	429c      	cmp	r4, r3
 8002aa4:	d8ef      	bhi.n	8002a86 <distance_sensor+0x6e>
    Value2 = __HAL_TIM_GET_COUNTER (&htim12);
 8002aa6:	4b2f      	ldr	r3, [pc, #188]	; (8002b64 <distance_sensor+0x14c>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aac:	4a30      	ldr	r2, [pc, #192]	; (8002b70 <distance_sensor+0x158>)
 8002aae:	6013      	str	r3, [r2, #0]

    Distance = (Value2-Value1)* 0.034/2/2;
 8002ab0:	4b2f      	ldr	r3, [pc, #188]	; (8002b70 <distance_sensor+0x158>)
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	4b2d      	ldr	r3, [pc, #180]	; (8002b6c <distance_sensor+0x154>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7fd fd32 	bl	8000524 <__aeabi_ui2d>
 8002ac0:	a325      	add	r3, pc, #148	; (adr r3, 8002b58 <distance_sensor+0x140>)
 8002ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ac6:	f7fd fda7 	bl	8000618 <__aeabi_dmul>
 8002aca:	4602      	mov	r2, r0
 8002acc:	460b      	mov	r3, r1
 8002ace:	4610      	mov	r0, r2
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	f04f 0200 	mov.w	r2, #0
 8002ad6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002ada:	f7fd fec7 	bl	800086c <__aeabi_ddiv>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	4610      	mov	r0, r2
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	f04f 0200 	mov.w	r2, #0
 8002aea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002aee:	f7fd febd 	bl	800086c <__aeabi_ddiv>
 8002af2:	4602      	mov	r2, r0
 8002af4:	460b      	mov	r3, r1
 8002af6:	4610      	mov	r0, r2
 8002af8:	4619      	mov	r1, r3
 8002afa:	f7fe f885 	bl	8000c08 <__aeabi_d2f>
 8002afe:	4603      	mov	r3, r0
 8002b00:	4a1c      	ldr	r2, [pc, #112]	; (8002b74 <distance_sensor+0x15c>)
 8002b02:	6013      	str	r3, [r2, #0]

    Distance_Sum = Distance + Distance_Sum;
 8002b04:	4b1b      	ldr	r3, [pc, #108]	; (8002b74 <distance_sensor+0x15c>)
 8002b06:	ed93 7a00 	vldr	s14, [r3]
 8002b0a:	4b1b      	ldr	r3, [pc, #108]	; (8002b78 <distance_sensor+0x160>)
 8002b0c:	edd3 7a00 	vldr	s15, [r3]
 8002b10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b14:	4b18      	ldr	r3, [pc, #96]	; (8002b78 <distance_sensor+0x160>)
 8002b16:	edc3 7a00 	vstr	s15, [r3]
    	  j++;
 8002b1a:	4b18      	ldr	r3, [pc, #96]	; (8002b7c <distance_sensor+0x164>)
 8002b1c:	881b      	ldrh	r3, [r3, #0]
 8002b1e:	3301      	adds	r3, #1
 8002b20:	b29a      	uxth	r2, r3
 8002b22:	4b16      	ldr	r3, [pc, #88]	; (8002b7c <distance_sensor+0x164>)
 8002b24:	801a      	strh	r2, [r3, #0]
    	 	 if(j==150)
 8002b26:	4b15      	ldr	r3, [pc, #84]	; (8002b7c <distance_sensor+0x164>)
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	2b96      	cmp	r3, #150	; 0x96
 8002b2c:	d110      	bne.n	8002b50 <distance_sensor+0x138>
    	 	  {
    	 		Distance_Avg = Distance_Sum/(150+1);
 8002b2e:	4b12      	ldr	r3, [pc, #72]	; (8002b78 <distance_sensor+0x160>)
 8002b30:	ed93 7a00 	vldr	s14, [r3]
 8002b34:	eddf 6a12 	vldr	s13, [pc, #72]	; 8002b80 <distance_sensor+0x168>
 8002b38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b3c:	4b11      	ldr	r3, [pc, #68]	; (8002b84 <distance_sensor+0x16c>)
 8002b3e:	edc3 7a00 	vstr	s15, [r3]

    	 			  j=0;
 8002b42:	4b0e      	ldr	r3, [pc, #56]	; (8002b7c <distance_sensor+0x164>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	801a      	strh	r2, [r3, #0]
    	 			 Distance_Sum=0;
 8002b48:	4b0b      	ldr	r3, [pc, #44]	; (8002b78 <distance_sensor+0x160>)
 8002b4a:	f04f 0200 	mov.w	r2, #0
 8002b4e:	601a      	str	r2, [r3, #0]

    //     printf("Distance = %f \r\n",Distance);
	//      sprintf((char *)buffer, "%d \r\n",Distance);
		 //     HAL_UART_Transmit(&huart3, buffer, strlen((char *)buffer), 100);

}
 8002b50:	bf00      	nop
 8002b52:	bd98      	pop	{r3, r4, r7, pc}
 8002b54:	f3af 8000 	nop.w
 8002b58:	b020c49c 	.word	0xb020c49c
 8002b5c:	3fa16872 	.word	0x3fa16872
 8002b60:	40020c00 	.word	0x40020c00
 8002b64:	200008ac 	.word	0x200008ac
 8002b68:	20000f48 	.word	0x20000f48
 8002b6c:	20000f4c 	.word	0x20000f4c
 8002b70:	20000f50 	.word	0x20000f50
 8002b74:	20000f54 	.word	0x20000f54
 8002b78:	20000f58 	.word	0x20000f58
 8002b7c:	20000f60 	.word	0x20000f60
 8002b80:	43170000 	.word	0x43170000
 8002b84:	20000f5c 	.word	0x20000f5c

08002b88 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b8e:	2300      	movs	r3, #0
 8002b90:	607b      	str	r3, [r7, #4]
 8002b92:	4b10      	ldr	r3, [pc, #64]	; (8002bd4 <HAL_MspInit+0x4c>)
 8002b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b96:	4a0f      	ldr	r2, [pc, #60]	; (8002bd4 <HAL_MspInit+0x4c>)
 8002b98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b9c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b9e:	4b0d      	ldr	r3, [pc, #52]	; (8002bd4 <HAL_MspInit+0x4c>)
 8002ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ba6:	607b      	str	r3, [r7, #4]
 8002ba8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002baa:	2300      	movs	r3, #0
 8002bac:	603b      	str	r3, [r7, #0]
 8002bae:	4b09      	ldr	r3, [pc, #36]	; (8002bd4 <HAL_MspInit+0x4c>)
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	4a08      	ldr	r2, [pc, #32]	; (8002bd4 <HAL_MspInit+0x4c>)
 8002bb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bb8:	6413      	str	r3, [r2, #64]	; 0x40
 8002bba:	4b06      	ldr	r3, [pc, #24]	; (8002bd4 <HAL_MspInit+0x4c>)
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bc2:	603b      	str	r3, [r7, #0]
 8002bc4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bc6:	bf00      	nop
 8002bc8:	370c      	adds	r7, #12
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	40023800 	.word	0x40023800

08002bd8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b08a      	sub	sp, #40	; 0x28
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be0:	f107 0314 	add.w	r3, r7, #20
 8002be4:	2200      	movs	r2, #0
 8002be6:	601a      	str	r2, [r3, #0]
 8002be8:	605a      	str	r2, [r3, #4]
 8002bea:	609a      	str	r2, [r3, #8]
 8002bec:	60da      	str	r2, [r3, #12]
 8002bee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a40      	ldr	r2, [pc, #256]	; (8002cf8 <HAL_ADC_MspInit+0x120>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d17a      	bne.n	8002cf0 <HAL_ADC_MspInit+0x118>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	613b      	str	r3, [r7, #16]
 8002bfe:	4b3f      	ldr	r3, [pc, #252]	; (8002cfc <HAL_ADC_MspInit+0x124>)
 8002c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c02:	4a3e      	ldr	r2, [pc, #248]	; (8002cfc <HAL_ADC_MspInit+0x124>)
 8002c04:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c08:	6453      	str	r3, [r2, #68]	; 0x44
 8002c0a:	4b3c      	ldr	r3, [pc, #240]	; (8002cfc <HAL_ADC_MspInit+0x124>)
 8002c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c12:	613b      	str	r3, [r7, #16]
 8002c14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c16:	2300      	movs	r3, #0
 8002c18:	60fb      	str	r3, [r7, #12]
 8002c1a:	4b38      	ldr	r3, [pc, #224]	; (8002cfc <HAL_ADC_MspInit+0x124>)
 8002c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1e:	4a37      	ldr	r2, [pc, #220]	; (8002cfc <HAL_ADC_MspInit+0x124>)
 8002c20:	f043 0320 	orr.w	r3, r3, #32
 8002c24:	6313      	str	r3, [r2, #48]	; 0x30
 8002c26:	4b35      	ldr	r3, [pc, #212]	; (8002cfc <HAL_ADC_MspInit+0x124>)
 8002c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2a:	f003 0320 	and.w	r3, r3, #32
 8002c2e:	60fb      	str	r3, [r7, #12]
 8002c30:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c32:	2300      	movs	r3, #0
 8002c34:	60bb      	str	r3, [r7, #8]
 8002c36:	4b31      	ldr	r3, [pc, #196]	; (8002cfc <HAL_ADC_MspInit+0x124>)
 8002c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3a:	4a30      	ldr	r2, [pc, #192]	; (8002cfc <HAL_ADC_MspInit+0x124>)
 8002c3c:	f043 0304 	orr.w	r3, r3, #4
 8002c40:	6313      	str	r3, [r2, #48]	; 0x30
 8002c42:	4b2e      	ldr	r3, [pc, #184]	; (8002cfc <HAL_ADC_MspInit+0x124>)
 8002c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c46:	f003 0304 	and.w	r3, r3, #4
 8002c4a:	60bb      	str	r3, [r7, #8]
 8002c4c:	68bb      	ldr	r3, [r7, #8]
    /**ADC3 GPIO Configuration
    PF4     ------> ADC3_IN14
    PC2     ------> ADC3_IN12
    PC3     ------> ADC3_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002c4e:	2310      	movs	r3, #16
 8002c50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c52:	2303      	movs	r3, #3
 8002c54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c56:	2300      	movs	r3, #0
 8002c58:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002c5a:	f107 0314 	add.w	r3, r7, #20
 8002c5e:	4619      	mov	r1, r3
 8002c60:	4827      	ldr	r0, [pc, #156]	; (8002d00 <HAL_ADC_MspInit+0x128>)
 8002c62:	f002 ff03 	bl	8005a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002c66:	230c      	movs	r3, #12
 8002c68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c72:	f107 0314 	add.w	r3, r7, #20
 8002c76:	4619      	mov	r1, r3
 8002c78:	4822      	ldr	r0, [pc, #136]	; (8002d04 <HAL_ADC_MspInit+0x12c>)
 8002c7a:	f002 fef7 	bl	8005a6c <HAL_GPIO_Init>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA2_Stream1;
 8002c7e:	4b22      	ldr	r3, [pc, #136]	; (8002d08 <HAL_ADC_MspInit+0x130>)
 8002c80:	4a22      	ldr	r2, [pc, #136]	; (8002d0c <HAL_ADC_MspInit+0x134>)
 8002c82:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 8002c84:	4b20      	ldr	r3, [pc, #128]	; (8002d08 <HAL_ADC_MspInit+0x130>)
 8002c86:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002c8a:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c8c:	4b1e      	ldr	r3, [pc, #120]	; (8002d08 <HAL_ADC_MspInit+0x130>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c92:	4b1d      	ldr	r3, [pc, #116]	; (8002d08 <HAL_ADC_MspInit+0x130>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002c98:	4b1b      	ldr	r3, [pc, #108]	; (8002d08 <HAL_ADC_MspInit+0x130>)
 8002c9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c9e:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ca0:	4b19      	ldr	r3, [pc, #100]	; (8002d08 <HAL_ADC_MspInit+0x130>)
 8002ca2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ca6:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002ca8:	4b17      	ldr	r3, [pc, #92]	; (8002d08 <HAL_ADC_MspInit+0x130>)
 8002caa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002cae:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8002cb0:	4b15      	ldr	r3, [pc, #84]	; (8002d08 <HAL_ADC_MspInit+0x130>)
 8002cb2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002cb6:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8002cb8:	4b13      	ldr	r3, [pc, #76]	; (8002d08 <HAL_ADC_MspInit+0x130>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002cbe:	4b12      	ldr	r3, [pc, #72]	; (8002d08 <HAL_ADC_MspInit+0x130>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002cc4:	4810      	ldr	r0, [pc, #64]	; (8002d08 <HAL_ADC_MspInit+0x130>)
 8002cc6:	f001 ffa7 	bl	8004c18 <HAL_DMA_Init>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d001      	beq.n	8002cd4 <HAL_ADC_MspInit+0xfc>
    {
      Error_Handler();
 8002cd0:	f7ff fc4e 	bl	8002570 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	4a0c      	ldr	r2, [pc, #48]	; (8002d08 <HAL_ADC_MspInit+0x130>)
 8002cd8:	639a      	str	r2, [r3, #56]	; 0x38
 8002cda:	4a0b      	ldr	r2, [pc, #44]	; (8002d08 <HAL_ADC_MspInit+0x130>)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	2100      	movs	r1, #0
 8002ce4:	2012      	movs	r0, #18
 8002ce6:	f001 ff60 	bl	8004baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002cea:	2012      	movs	r0, #18
 8002cec:	f001 ff79 	bl	8004be2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002cf0:	bf00      	nop
 8002cf2:	3728      	adds	r7, #40	; 0x28
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40012200 	.word	0x40012200
 8002cfc:	40023800 	.word	0x40023800
 8002d00:	40021400 	.word	0x40021400
 8002d04:	40020800 	.word	0x40020800
 8002d08:	200005a4 	.word	0x200005a4
 8002d0c:	40026428 	.word	0x40026428

08002d10 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b08e      	sub	sp, #56	; 0x38
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]
 8002d20:	605a      	str	r2, [r3, #4]
 8002d22:	609a      	str	r2, [r3, #8]
 8002d24:	60da      	str	r2, [r3, #12]
 8002d26:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a55      	ldr	r2, [pc, #340]	; (8002e84 <HAL_ETH_MspInit+0x174>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	f040 80a4 	bne.w	8002e7c <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002d34:	2300      	movs	r3, #0
 8002d36:	623b      	str	r3, [r7, #32]
 8002d38:	4b53      	ldr	r3, [pc, #332]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3c:	4a52      	ldr	r2, [pc, #328]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002d3e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d42:	6313      	str	r3, [r2, #48]	; 0x30
 8002d44:	4b50      	ldr	r3, [pc, #320]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d4c:	623b      	str	r3, [r7, #32]
 8002d4e:	6a3b      	ldr	r3, [r7, #32]
 8002d50:	2300      	movs	r3, #0
 8002d52:	61fb      	str	r3, [r7, #28]
 8002d54:	4b4c      	ldr	r3, [pc, #304]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d58:	4a4b      	ldr	r2, [pc, #300]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002d5a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002d5e:	6313      	str	r3, [r2, #48]	; 0x30
 8002d60:	4b49      	ldr	r3, [pc, #292]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d64:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d68:	61fb      	str	r3, [r7, #28]
 8002d6a:	69fb      	ldr	r3, [r7, #28]
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	61bb      	str	r3, [r7, #24]
 8002d70:	4b45      	ldr	r3, [pc, #276]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d74:	4a44      	ldr	r2, [pc, #272]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002d76:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002d7a:	6313      	str	r3, [r2, #48]	; 0x30
 8002d7c:	4b42      	ldr	r3, [pc, #264]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d84:	61bb      	str	r3, [r7, #24]
 8002d86:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d88:	2300      	movs	r3, #0
 8002d8a:	617b      	str	r3, [r7, #20]
 8002d8c:	4b3e      	ldr	r3, [pc, #248]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d90:	4a3d      	ldr	r2, [pc, #244]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002d92:	f043 0304 	orr.w	r3, r3, #4
 8002d96:	6313      	str	r3, [r2, #48]	; 0x30
 8002d98:	4b3b      	ldr	r3, [pc, #236]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9c:	f003 0304 	and.w	r3, r3, #4
 8002da0:	617b      	str	r3, [r7, #20]
 8002da2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002da4:	2300      	movs	r3, #0
 8002da6:	613b      	str	r3, [r7, #16]
 8002da8:	4b37      	ldr	r3, [pc, #220]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dac:	4a36      	ldr	r2, [pc, #216]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002dae:	f043 0301 	orr.w	r3, r3, #1
 8002db2:	6313      	str	r3, [r2, #48]	; 0x30
 8002db4:	4b34      	ldr	r3, [pc, #208]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db8:	f003 0301 	and.w	r3, r3, #1
 8002dbc:	613b      	str	r3, [r7, #16]
 8002dbe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	60fb      	str	r3, [r7, #12]
 8002dc4:	4b30      	ldr	r3, [pc, #192]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc8:	4a2f      	ldr	r2, [pc, #188]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002dca:	f043 0302 	orr.w	r3, r3, #2
 8002dce:	6313      	str	r3, [r2, #48]	; 0x30
 8002dd0:	4b2d      	ldr	r3, [pc, #180]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd4:	f003 0302 	and.w	r3, r3, #2
 8002dd8:	60fb      	str	r3, [r7, #12]
 8002dda:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002ddc:	2300      	movs	r3, #0
 8002dde:	60bb      	str	r3, [r7, #8]
 8002de0:	4b29      	ldr	r3, [pc, #164]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de4:	4a28      	ldr	r2, [pc, #160]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002de6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dea:	6313      	str	r3, [r2, #48]	; 0x30
 8002dec:	4b26      	ldr	r3, [pc, #152]	; (8002e88 <HAL_ETH_MspInit+0x178>)
 8002dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002df4:	60bb      	str	r3, [r7, #8]
 8002df6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002df8:	2332      	movs	r3, #50	; 0x32
 8002dfa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e00:	2300      	movs	r3, #0
 8002e02:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e04:	2303      	movs	r3, #3
 8002e06:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002e08:	230b      	movs	r3, #11
 8002e0a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e10:	4619      	mov	r1, r3
 8002e12:	481e      	ldr	r0, [pc, #120]	; (8002e8c <HAL_ETH_MspInit+0x17c>)
 8002e14:	f002 fe2a 	bl	8005a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002e18:	2386      	movs	r3, #134	; 0x86
 8002e1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e1c:	2302      	movs	r3, #2
 8002e1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e20:	2300      	movs	r3, #0
 8002e22:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e24:	2303      	movs	r3, #3
 8002e26:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002e28:	230b      	movs	r3, #11
 8002e2a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e30:	4619      	mov	r1, r3
 8002e32:	4817      	ldr	r0, [pc, #92]	; (8002e90 <HAL_ETH_MspInit+0x180>)
 8002e34:	f002 fe1a 	bl	8005a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002e38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e3c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e3e:	2302      	movs	r3, #2
 8002e40:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e42:	2300      	movs	r3, #0
 8002e44:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e46:	2303      	movs	r3, #3
 8002e48:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002e4a:	230b      	movs	r3, #11
 8002e4c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002e4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e52:	4619      	mov	r1, r3
 8002e54:	480f      	ldr	r0, [pc, #60]	; (8002e94 <HAL_ETH_MspInit+0x184>)
 8002e56:	f002 fe09 	bl	8005a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002e5a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002e5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e60:	2302      	movs	r3, #2
 8002e62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e64:	2300      	movs	r3, #0
 8002e66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002e6c:	230b      	movs	r3, #11
 8002e6e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e74:	4619      	mov	r1, r3
 8002e76:	4808      	ldr	r0, [pc, #32]	; (8002e98 <HAL_ETH_MspInit+0x188>)
 8002e78:	f002 fdf8 	bl	8005a6c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8002e7c:	bf00      	nop
 8002e7e:	3738      	adds	r7, #56	; 0x38
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	40028000 	.word	0x40028000
 8002e88:	40023800 	.word	0x40023800
 8002e8c:	40020800 	.word	0x40020800
 8002e90:	40020000 	.word	0x40020000
 8002e94:	40020400 	.word	0x40020400
 8002e98:	40021800 	.word	0x40021800

08002e9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b08a      	sub	sp, #40	; 0x28
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a74      	ldr	r2, [pc, #464]	; (800307c <HAL_TIM_Base_MspInit+0x1e0>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d10e      	bne.n	8002ecc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	627b      	str	r3, [r7, #36]	; 0x24
 8002eb2:	4b73      	ldr	r3, [pc, #460]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb6:	4a72      	ldr	r2, [pc, #456]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002eb8:	f043 0301 	orr.w	r3, r3, #1
 8002ebc:	6453      	str	r3, [r2, #68]	; 0x44
 8002ebe:	4b70      	ldr	r3, [pc, #448]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ec2:	f003 0301 	and.w	r3, r3, #1
 8002ec6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8002eca:	e0d2      	b.n	8003072 <HAL_TIM_Base_MspInit+0x1d6>
  else if(htim_base->Instance==TIM3)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a6c      	ldr	r2, [pc, #432]	; (8003084 <HAL_TIM_Base_MspInit+0x1e8>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d116      	bne.n	8002f04 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	623b      	str	r3, [r7, #32]
 8002eda:	4b69      	ldr	r3, [pc, #420]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ede:	4a68      	ldr	r2, [pc, #416]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002ee0:	f043 0302 	orr.w	r3, r3, #2
 8002ee4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ee6:	4b66      	ldr	r3, [pc, #408]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	623b      	str	r3, [r7, #32]
 8002ef0:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	201d      	movs	r0, #29
 8002ef8:	f001 fe57 	bl	8004baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002efc:	201d      	movs	r0, #29
 8002efe:	f001 fe70 	bl	8004be2 <HAL_NVIC_EnableIRQ>
}
 8002f02:	e0b6      	b.n	8003072 <HAL_TIM_Base_MspInit+0x1d6>
  else if(htim_base->Instance==TIM6)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a5f      	ldr	r2, [pc, #380]	; (8003088 <HAL_TIM_Base_MspInit+0x1ec>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d116      	bne.n	8002f3c <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002f0e:	2300      	movs	r3, #0
 8002f10:	61fb      	str	r3, [r7, #28]
 8002f12:	4b5b      	ldr	r3, [pc, #364]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f16:	4a5a      	ldr	r2, [pc, #360]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002f18:	f043 0310 	orr.w	r3, r3, #16
 8002f1c:	6413      	str	r3, [r2, #64]	; 0x40
 8002f1e:	4b58      	ldr	r3, [pc, #352]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f22:	f003 0310 	and.w	r3, r3, #16
 8002f26:	61fb      	str	r3, [r7, #28]
 8002f28:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 6, 0);
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	2106      	movs	r1, #6
 8002f2e:	2036      	movs	r0, #54	; 0x36
 8002f30:	f001 fe3b 	bl	8004baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002f34:	2036      	movs	r0, #54	; 0x36
 8002f36:	f001 fe54 	bl	8004be2 <HAL_NVIC_EnableIRQ>
}
 8002f3a:	e09a      	b.n	8003072 <HAL_TIM_Base_MspInit+0x1d6>
  else if(htim_base->Instance==TIM7)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a52      	ldr	r2, [pc, #328]	; (800308c <HAL_TIM_Base_MspInit+0x1f0>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d116      	bne.n	8002f74 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002f46:	2300      	movs	r3, #0
 8002f48:	61bb      	str	r3, [r7, #24]
 8002f4a:	4b4d      	ldr	r3, [pc, #308]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4e:	4a4c      	ldr	r2, [pc, #304]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002f50:	f043 0320 	orr.w	r3, r3, #32
 8002f54:	6413      	str	r3, [r2, #64]	; 0x40
 8002f56:	4b4a      	ldr	r3, [pc, #296]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5a:	f003 0320 	and.w	r3, r3, #32
 8002f5e:	61bb      	str	r3, [r7, #24]
 8002f60:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002f62:	2200      	movs	r2, #0
 8002f64:	2100      	movs	r1, #0
 8002f66:	2037      	movs	r0, #55	; 0x37
 8002f68:	f001 fe1f 	bl	8004baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002f6c:	2037      	movs	r0, #55	; 0x37
 8002f6e:	f001 fe38 	bl	8004be2 <HAL_NVIC_EnableIRQ>
}
 8002f72:	e07e      	b.n	8003072 <HAL_TIM_Base_MspInit+0x1d6>
  else if(htim_base->Instance==TIM8)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a45      	ldr	r2, [pc, #276]	; (8003090 <HAL_TIM_Base_MspInit+0x1f4>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d126      	bne.n	8002fcc <HAL_TIM_Base_MspInit+0x130>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002f7e:	2300      	movs	r3, #0
 8002f80:	617b      	str	r3, [r7, #20]
 8002f82:	4b3f      	ldr	r3, [pc, #252]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f86:	4a3e      	ldr	r2, [pc, #248]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002f88:	f043 0302 	orr.w	r3, r3, #2
 8002f8c:	6453      	str	r3, [r2, #68]	; 0x44
 8002f8e:	4b3c      	ldr	r3, [pc, #240]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f92:	f003 0302 	and.w	r3, r3, #2
 8002f96:	617b      	str	r3, [r7, #20]
 8002f98:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	202b      	movs	r0, #43	; 0x2b
 8002fa0:	f001 fe03 	bl	8004baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002fa4:	202b      	movs	r0, #43	; 0x2b
 8002fa6:	f001 fe1c 	bl	8004be2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8002faa:	2200      	movs	r2, #0
 8002fac:	2100      	movs	r1, #0
 8002fae:	202c      	movs	r0, #44	; 0x2c
 8002fb0:	f001 fdfb 	bl	8004baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002fb4:	202c      	movs	r0, #44	; 0x2c
 8002fb6:	f001 fe14 	bl	8004be2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8002fba:	2200      	movs	r2, #0
 8002fbc:	2100      	movs	r1, #0
 8002fbe:	202d      	movs	r0, #45	; 0x2d
 8002fc0:	f001 fdf3 	bl	8004baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8002fc4:	202d      	movs	r0, #45	; 0x2d
 8002fc6:	f001 fe0c 	bl	8004be2 <HAL_NVIC_EnableIRQ>
}
 8002fca:	e052      	b.n	8003072 <HAL_TIM_Base_MspInit+0x1d6>
  else if(htim_base->Instance==TIM12)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a30      	ldr	r2, [pc, #192]	; (8003094 <HAL_TIM_Base_MspInit+0x1f8>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d116      	bne.n	8003004 <HAL_TIM_Base_MspInit+0x168>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	613b      	str	r3, [r7, #16]
 8002fda:	4b29      	ldr	r3, [pc, #164]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fde:	4a28      	ldr	r2, [pc, #160]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002fe0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fe4:	6413      	str	r3, [r2, #64]	; 0x40
 8002fe6:	4b26      	ldr	r3, [pc, #152]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8002fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fee:	613b      	str	r3, [r7, #16]
 8002ff0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	202b      	movs	r0, #43	; 0x2b
 8002ff8:	f001 fdd7 	bl	8004baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002ffc:	202b      	movs	r0, #43	; 0x2b
 8002ffe:	f001 fdf0 	bl	8004be2 <HAL_NVIC_EnableIRQ>
}
 8003002:	e036      	b.n	8003072 <HAL_TIM_Base_MspInit+0x1d6>
  else if(htim_base->Instance==TIM13)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a23      	ldr	r2, [pc, #140]	; (8003098 <HAL_TIM_Base_MspInit+0x1fc>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d116      	bne.n	800303c <HAL_TIM_Base_MspInit+0x1a0>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800300e:	2300      	movs	r3, #0
 8003010:	60fb      	str	r3, [r7, #12]
 8003012:	4b1b      	ldr	r3, [pc, #108]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8003014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003016:	4a1a      	ldr	r2, [pc, #104]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8003018:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800301c:	6413      	str	r3, [r2, #64]	; 0x40
 800301e:	4b18      	ldr	r3, [pc, #96]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8003020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003022:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003026:	60fb      	str	r3, [r7, #12]
 8003028:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800302a:	2200      	movs	r2, #0
 800302c:	2100      	movs	r1, #0
 800302e:	202c      	movs	r0, #44	; 0x2c
 8003030:	f001 fdbb 	bl	8004baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8003034:	202c      	movs	r0, #44	; 0x2c
 8003036:	f001 fdd4 	bl	8004be2 <HAL_NVIC_EnableIRQ>
}
 800303a:	e01a      	b.n	8003072 <HAL_TIM_Base_MspInit+0x1d6>
  else if(htim_base->Instance==TIM14)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a16      	ldr	r2, [pc, #88]	; (800309c <HAL_TIM_Base_MspInit+0x200>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d115      	bne.n	8003072 <HAL_TIM_Base_MspInit+0x1d6>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003046:	2300      	movs	r3, #0
 8003048:	60bb      	str	r3, [r7, #8]
 800304a:	4b0d      	ldr	r3, [pc, #52]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 800304c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304e:	4a0c      	ldr	r2, [pc, #48]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8003050:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003054:	6413      	str	r3, [r2, #64]	; 0x40
 8003056:	4b0a      	ldr	r3, [pc, #40]	; (8003080 <HAL_TIM_Base_MspInit+0x1e4>)
 8003058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800305e:	60bb      	str	r3, [r7, #8]
 8003060:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8003062:	2200      	movs	r2, #0
 8003064:	2100      	movs	r1, #0
 8003066:	202d      	movs	r0, #45	; 0x2d
 8003068:	f001 fd9f 	bl	8004baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800306c:	202d      	movs	r0, #45	; 0x2d
 800306e:	f001 fdb8 	bl	8004be2 <HAL_NVIC_EnableIRQ>
}
 8003072:	bf00      	nop
 8003074:	3728      	adds	r7, #40	; 0x28
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	40010000 	.word	0x40010000
 8003080:	40023800 	.word	0x40023800
 8003084:	40000400 	.word	0x40000400
 8003088:	40001000 	.word	0x40001000
 800308c:	40001400 	.word	0x40001400
 8003090:	40010400 	.word	0x40010400
 8003094:	40001800 	.word	0x40001800
 8003098:	40001c00 	.word	0x40001c00
 800309c:	40002000 	.word	0x40002000

080030a0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b08c      	sub	sp, #48	; 0x30
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030a8:	f107 031c 	add.w	r3, r7, #28
 80030ac:	2200      	movs	r2, #0
 80030ae:	601a      	str	r2, [r3, #0]
 80030b0:	605a      	str	r2, [r3, #4]
 80030b2:	609a      	str	r2, [r3, #8]
 80030b4:	60da      	str	r2, [r3, #12]
 80030b6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030c0:	d14b      	bne.n	800315a <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80030c2:	2300      	movs	r3, #0
 80030c4:	61bb      	str	r3, [r7, #24]
 80030c6:	4b58      	ldr	r3, [pc, #352]	; (8003228 <HAL_TIM_Encoder_MspInit+0x188>)
 80030c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ca:	4a57      	ldr	r2, [pc, #348]	; (8003228 <HAL_TIM_Encoder_MspInit+0x188>)
 80030cc:	f043 0301 	orr.w	r3, r3, #1
 80030d0:	6413      	str	r3, [r2, #64]	; 0x40
 80030d2:	4b55      	ldr	r3, [pc, #340]	; (8003228 <HAL_TIM_Encoder_MspInit+0x188>)
 80030d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	61bb      	str	r3, [r7, #24]
 80030dc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030de:	2300      	movs	r3, #0
 80030e0:	617b      	str	r3, [r7, #20]
 80030e2:	4b51      	ldr	r3, [pc, #324]	; (8003228 <HAL_TIM_Encoder_MspInit+0x188>)
 80030e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e6:	4a50      	ldr	r2, [pc, #320]	; (8003228 <HAL_TIM_Encoder_MspInit+0x188>)
 80030e8:	f043 0301 	orr.w	r3, r3, #1
 80030ec:	6313      	str	r3, [r2, #48]	; 0x30
 80030ee:	4b4e      	ldr	r3, [pc, #312]	; (8003228 <HAL_TIM_Encoder_MspInit+0x188>)
 80030f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f2:	f003 0301 	and.w	r3, r3, #1
 80030f6:	617b      	str	r3, [r7, #20]
 80030f8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030fa:	2300      	movs	r3, #0
 80030fc:	613b      	str	r3, [r7, #16]
 80030fe:	4b4a      	ldr	r3, [pc, #296]	; (8003228 <HAL_TIM_Encoder_MspInit+0x188>)
 8003100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003102:	4a49      	ldr	r2, [pc, #292]	; (8003228 <HAL_TIM_Encoder_MspInit+0x188>)
 8003104:	f043 0302 	orr.w	r3, r3, #2
 8003108:	6313      	str	r3, [r2, #48]	; 0x30
 800310a:	4b47      	ldr	r3, [pc, #284]	; (8003228 <HAL_TIM_Encoder_MspInit+0x188>)
 800310c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310e:	f003 0302 	and.w	r3, r3, #2
 8003112:	613b      	str	r3, [r7, #16]
 8003114:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003116:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800311a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800311c:	2302      	movs	r3, #2
 800311e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003120:	2300      	movs	r3, #0
 8003122:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003124:	2300      	movs	r3, #0
 8003126:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003128:	2301      	movs	r3, #1
 800312a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800312c:	f107 031c 	add.w	r3, r7, #28
 8003130:	4619      	mov	r1, r3
 8003132:	483e      	ldr	r0, [pc, #248]	; (800322c <HAL_TIM_Encoder_MspInit+0x18c>)
 8003134:	f002 fc9a 	bl	8005a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003138:	2308      	movs	r3, #8
 800313a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800313c:	2302      	movs	r3, #2
 800313e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003140:	2300      	movs	r3, #0
 8003142:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003144:	2300      	movs	r3, #0
 8003146:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003148:	2301      	movs	r3, #1
 800314a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800314c:	f107 031c 	add.w	r3, r7, #28
 8003150:	4619      	mov	r1, r3
 8003152:	4837      	ldr	r0, [pc, #220]	; (8003230 <HAL_TIM_Encoder_MspInit+0x190>)
 8003154:	f002 fc8a 	bl	8005a6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003158:	e061      	b.n	800321e <HAL_TIM_Encoder_MspInit+0x17e>
  else if(htim_encoder->Instance==TIM4)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a35      	ldr	r2, [pc, #212]	; (8003234 <HAL_TIM_Encoder_MspInit+0x194>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d15c      	bne.n	800321e <HAL_TIM_Encoder_MspInit+0x17e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003164:	2300      	movs	r3, #0
 8003166:	60fb      	str	r3, [r7, #12]
 8003168:	4b2f      	ldr	r3, [pc, #188]	; (8003228 <HAL_TIM_Encoder_MspInit+0x188>)
 800316a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316c:	4a2e      	ldr	r2, [pc, #184]	; (8003228 <HAL_TIM_Encoder_MspInit+0x188>)
 800316e:	f043 0304 	orr.w	r3, r3, #4
 8003172:	6413      	str	r3, [r2, #64]	; 0x40
 8003174:	4b2c      	ldr	r3, [pc, #176]	; (8003228 <HAL_TIM_Encoder_MspInit+0x188>)
 8003176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003178:	f003 0304 	and.w	r3, r3, #4
 800317c:	60fb      	str	r3, [r7, #12]
 800317e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003180:	2300      	movs	r3, #0
 8003182:	60bb      	str	r3, [r7, #8]
 8003184:	4b28      	ldr	r3, [pc, #160]	; (8003228 <HAL_TIM_Encoder_MspInit+0x188>)
 8003186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003188:	4a27      	ldr	r2, [pc, #156]	; (8003228 <HAL_TIM_Encoder_MspInit+0x188>)
 800318a:	f043 0308 	orr.w	r3, r3, #8
 800318e:	6313      	str	r3, [r2, #48]	; 0x30
 8003190:	4b25      	ldr	r3, [pc, #148]	; (8003228 <HAL_TIM_Encoder_MspInit+0x188>)
 8003192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003194:	f003 0308 	and.w	r3, r3, #8
 8003198:	60bb      	str	r3, [r7, #8]
 800319a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800319c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80031a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031a2:	2302      	movs	r3, #2
 80031a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a6:	2300      	movs	r3, #0
 80031a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031aa:	2300      	movs	r3, #0
 80031ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80031ae:	2302      	movs	r3, #2
 80031b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031b2:	f107 031c 	add.w	r3, r7, #28
 80031b6:	4619      	mov	r1, r3
 80031b8:	481f      	ldr	r0, [pc, #124]	; (8003238 <HAL_TIM_Encoder_MspInit+0x198>)
 80031ba:	f002 fc57 	bl	8005a6c <HAL_GPIO_Init>
    hdma_tim4_up.Instance = DMA1_Stream6;
 80031be:	4b1f      	ldr	r3, [pc, #124]	; (800323c <HAL_TIM_Encoder_MspInit+0x19c>)
 80031c0:	4a1f      	ldr	r2, [pc, #124]	; (8003240 <HAL_TIM_Encoder_MspInit+0x1a0>)
 80031c2:	601a      	str	r2, [r3, #0]
    hdma_tim4_up.Init.Channel = DMA_CHANNEL_2;
 80031c4:	4b1d      	ldr	r3, [pc, #116]	; (800323c <HAL_TIM_Encoder_MspInit+0x19c>)
 80031c6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80031ca:	605a      	str	r2, [r3, #4]
    hdma_tim4_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80031cc:	4b1b      	ldr	r3, [pc, #108]	; (800323c <HAL_TIM_Encoder_MspInit+0x19c>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	609a      	str	r2, [r3, #8]
    hdma_tim4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80031d2:	4b1a      	ldr	r3, [pc, #104]	; (800323c <HAL_TIM_Encoder_MspInit+0x19c>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	60da      	str	r2, [r3, #12]
    hdma_tim4_up.Init.MemInc = DMA_MINC_ENABLE;
 80031d8:	4b18      	ldr	r3, [pc, #96]	; (800323c <HAL_TIM_Encoder_MspInit+0x19c>)
 80031da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031de:	611a      	str	r2, [r3, #16]
    hdma_tim4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80031e0:	4b16      	ldr	r3, [pc, #88]	; (800323c <HAL_TIM_Encoder_MspInit+0x19c>)
 80031e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80031e6:	615a      	str	r2, [r3, #20]
    hdma_tim4_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80031e8:	4b14      	ldr	r3, [pc, #80]	; (800323c <HAL_TIM_Encoder_MspInit+0x19c>)
 80031ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80031ee:	619a      	str	r2, [r3, #24]
    hdma_tim4_up.Init.Mode = DMA_NORMAL;
 80031f0:	4b12      	ldr	r3, [pc, #72]	; (800323c <HAL_TIM_Encoder_MspInit+0x19c>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	61da      	str	r2, [r3, #28]
    hdma_tim4_up.Init.Priority = DMA_PRIORITY_LOW;
 80031f6:	4b11      	ldr	r3, [pc, #68]	; (800323c <HAL_TIM_Encoder_MspInit+0x19c>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	621a      	str	r2, [r3, #32]
    hdma_tim4_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031fc:	4b0f      	ldr	r3, [pc, #60]	; (800323c <HAL_TIM_Encoder_MspInit+0x19c>)
 80031fe:	2200      	movs	r2, #0
 8003200:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_up) != HAL_OK)
 8003202:	480e      	ldr	r0, [pc, #56]	; (800323c <HAL_TIM_Encoder_MspInit+0x19c>)
 8003204:	f001 fd08 	bl	8004c18 <HAL_DMA_Init>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <HAL_TIM_Encoder_MspInit+0x172>
      Error_Handler();
 800320e:	f7ff f9af 	bl	8002570 <Error_Handler>
    __HAL_LINKDMA(htim_encoder,hdma[TIM_DMA_ID_UPDATE],hdma_tim4_up);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a09      	ldr	r2, [pc, #36]	; (800323c <HAL_TIM_Encoder_MspInit+0x19c>)
 8003216:	621a      	str	r2, [r3, #32]
 8003218:	4a08      	ldr	r2, [pc, #32]	; (800323c <HAL_TIM_Encoder_MspInit+0x19c>)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6393      	str	r3, [r2, #56]	; 0x38
}
 800321e:	bf00      	nop
 8003220:	3730      	adds	r7, #48	; 0x30
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	40023800 	.word	0x40023800
 800322c:	40020000 	.word	0x40020000
 8003230:	40020400 	.word	0x40020400
 8003234:	40000800 	.word	0x40000800
 8003238:	40020c00 	.word	0x40020c00
 800323c:	20000984 	.word	0x20000984
 8003240:	400260a0 	.word	0x400260a0

08003244 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b08a      	sub	sp, #40	; 0x28
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800324c:	f107 0314 	add.w	r3, r7, #20
 8003250:	2200      	movs	r2, #0
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	605a      	str	r2, [r3, #4]
 8003256:	609a      	str	r2, [r3, #8]
 8003258:	60da      	str	r2, [r3, #12]
 800325a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a33      	ldr	r2, [pc, #204]	; (8003330 <HAL_TIM_MspPostInit+0xec>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d13c      	bne.n	80032e0 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003266:	2300      	movs	r3, #0
 8003268:	613b      	str	r3, [r7, #16]
 800326a:	4b32      	ldr	r3, [pc, #200]	; (8003334 <HAL_TIM_MspPostInit+0xf0>)
 800326c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326e:	4a31      	ldr	r2, [pc, #196]	; (8003334 <HAL_TIM_MspPostInit+0xf0>)
 8003270:	f043 0301 	orr.w	r3, r3, #1
 8003274:	6313      	str	r3, [r2, #48]	; 0x30
 8003276:	4b2f      	ldr	r3, [pc, #188]	; (8003334 <HAL_TIM_MspPostInit+0xf0>)
 8003278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	613b      	str	r3, [r7, #16]
 8003280:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003282:	2300      	movs	r3, #0
 8003284:	60fb      	str	r3, [r7, #12]
 8003286:	4b2b      	ldr	r3, [pc, #172]	; (8003334 <HAL_TIM_MspPostInit+0xf0>)
 8003288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328a:	4a2a      	ldr	r2, [pc, #168]	; (8003334 <HAL_TIM_MspPostInit+0xf0>)
 800328c:	f043 0304 	orr.w	r3, r3, #4
 8003290:	6313      	str	r3, [r2, #48]	; 0x30
 8003292:	4b28      	ldr	r3, [pc, #160]	; (8003334 <HAL_TIM_MspPostInit+0xf0>)
 8003294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003296:	f003 0304 	and.w	r3, r3, #4
 800329a:	60fb      	str	r3, [r7, #12]
 800329c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800329e:	2340      	movs	r3, #64	; 0x40
 80032a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a2:	2302      	movs	r3, #2
 80032a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a6:	2300      	movs	r3, #0
 80032a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032aa:	2300      	movs	r3, #0
 80032ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80032ae:	2302      	movs	r3, #2
 80032b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032b2:	f107 0314 	add.w	r3, r7, #20
 80032b6:	4619      	mov	r1, r3
 80032b8:	481f      	ldr	r0, [pc, #124]	; (8003338 <HAL_TIM_MspPostInit+0xf4>)
 80032ba:	f002 fbd7 	bl	8005a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80032be:	2380      	movs	r3, #128	; 0x80
 80032c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032c2:	2302      	movs	r3, #2
 80032c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032c6:	2300      	movs	r3, #0
 80032c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032ca:	2300      	movs	r3, #0
 80032cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80032ce:	2302      	movs	r3, #2
 80032d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032d2:	f107 0314 	add.w	r3, r7, #20
 80032d6:	4619      	mov	r1, r3
 80032d8:	4818      	ldr	r0, [pc, #96]	; (800333c <HAL_TIM_MspPostInit+0xf8>)
 80032da:	f002 fbc7 	bl	8005a6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 80032de:	e023      	b.n	8003328 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM13)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a16      	ldr	r2, [pc, #88]	; (8003340 <HAL_TIM_MspPostInit+0xfc>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d11e      	bne.n	8003328 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80032ea:	2300      	movs	r3, #0
 80032ec:	60bb      	str	r3, [r7, #8]
 80032ee:	4b11      	ldr	r3, [pc, #68]	; (8003334 <HAL_TIM_MspPostInit+0xf0>)
 80032f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f2:	4a10      	ldr	r2, [pc, #64]	; (8003334 <HAL_TIM_MspPostInit+0xf0>)
 80032f4:	f043 0320 	orr.w	r3, r3, #32
 80032f8:	6313      	str	r3, [r2, #48]	; 0x30
 80032fa:	4b0e      	ldr	r3, [pc, #56]	; (8003334 <HAL_TIM_MspPostInit+0xf0>)
 80032fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fe:	f003 0320 	and.w	r3, r3, #32
 8003302:	60bb      	str	r3, [r7, #8]
 8003304:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003306:	f44f 7380 	mov.w	r3, #256	; 0x100
 800330a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800330c:	2302      	movs	r3, #2
 800330e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003310:	2300      	movs	r3, #0
 8003312:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003314:	2300      	movs	r3, #0
 8003316:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8003318:	2309      	movs	r3, #9
 800331a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800331c:	f107 0314 	add.w	r3, r7, #20
 8003320:	4619      	mov	r1, r3
 8003322:	4808      	ldr	r0, [pc, #32]	; (8003344 <HAL_TIM_MspPostInit+0x100>)
 8003324:	f002 fba2 	bl	8005a6c <HAL_GPIO_Init>
}
 8003328:	bf00      	nop
 800332a:	3728      	adds	r7, #40	; 0x28
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	40000400 	.word	0x40000400
 8003334:	40023800 	.word	0x40023800
 8003338:	40020000 	.word	0x40020000
 800333c:	40020800 	.word	0x40020800
 8003340:	40001c00 	.word	0x40001c00
 8003344:	40021400 	.word	0x40021400

08003348 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b08c      	sub	sp, #48	; 0x30
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003350:	f107 031c 	add.w	r3, r7, #28
 8003354:	2200      	movs	r2, #0
 8003356:	601a      	str	r2, [r3, #0]
 8003358:	605a      	str	r2, [r3, #4]
 800335a:	609a      	str	r2, [r3, #8]
 800335c:	60da      	str	r2, [r3, #12]
 800335e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a3b      	ldr	r2, [pc, #236]	; (8003454 <HAL_UART_MspInit+0x10c>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d135      	bne.n	80033d6 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800336a:	2300      	movs	r3, #0
 800336c:	61bb      	str	r3, [r7, #24]
 800336e:	4b3a      	ldr	r3, [pc, #232]	; (8003458 <HAL_UART_MspInit+0x110>)
 8003370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003372:	4a39      	ldr	r2, [pc, #228]	; (8003458 <HAL_UART_MspInit+0x110>)
 8003374:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003378:	6413      	str	r3, [r2, #64]	; 0x40
 800337a:	4b37      	ldr	r3, [pc, #220]	; (8003458 <HAL_UART_MspInit+0x110>)
 800337c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003382:	61bb      	str	r3, [r7, #24]
 8003384:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003386:	2300      	movs	r3, #0
 8003388:	617b      	str	r3, [r7, #20]
 800338a:	4b33      	ldr	r3, [pc, #204]	; (8003458 <HAL_UART_MspInit+0x110>)
 800338c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338e:	4a32      	ldr	r2, [pc, #200]	; (8003458 <HAL_UART_MspInit+0x110>)
 8003390:	f043 0304 	orr.w	r3, r3, #4
 8003394:	6313      	str	r3, [r2, #48]	; 0x30
 8003396:	4b30      	ldr	r3, [pc, #192]	; (8003458 <HAL_UART_MspInit+0x110>)
 8003398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339a:	f003 0304 	and.w	r3, r3, #4
 800339e:	617b      	str	r3, [r7, #20]
 80033a0:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80033a2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80033a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033a8:	2302      	movs	r3, #2
 80033aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ac:	2300      	movs	r3, #0
 80033ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033b0:	2303      	movs	r3, #3
 80033b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80033b4:	2308      	movs	r3, #8
 80033b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033b8:	f107 031c 	add.w	r3, r7, #28
 80033bc:	4619      	mov	r1, r3
 80033be:	4827      	ldr	r0, [pc, #156]	; (800345c <HAL_UART_MspInit+0x114>)
 80033c0:	f002 fb54 	bl	8005a6c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80033c4:	2200      	movs	r2, #0
 80033c6:	2100      	movs	r1, #0
 80033c8:	2034      	movs	r0, #52	; 0x34
 80033ca:	f001 fbee 	bl	8004baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80033ce:	2034      	movs	r0, #52	; 0x34
 80033d0:	f001 fc07 	bl	8004be2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80033d4:	e039      	b.n	800344a <HAL_UART_MspInit+0x102>
  else if(huart->Instance==USART3)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a21      	ldr	r2, [pc, #132]	; (8003460 <HAL_UART_MspInit+0x118>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d134      	bne.n	800344a <HAL_UART_MspInit+0x102>
    __HAL_RCC_USART3_CLK_ENABLE();
 80033e0:	2300      	movs	r3, #0
 80033e2:	613b      	str	r3, [r7, #16]
 80033e4:	4b1c      	ldr	r3, [pc, #112]	; (8003458 <HAL_UART_MspInit+0x110>)
 80033e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e8:	4a1b      	ldr	r2, [pc, #108]	; (8003458 <HAL_UART_MspInit+0x110>)
 80033ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033ee:	6413      	str	r3, [r2, #64]	; 0x40
 80033f0:	4b19      	ldr	r3, [pc, #100]	; (8003458 <HAL_UART_MspInit+0x110>)
 80033f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033f8:	613b      	str	r3, [r7, #16]
 80033fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80033fc:	2300      	movs	r3, #0
 80033fe:	60fb      	str	r3, [r7, #12]
 8003400:	4b15      	ldr	r3, [pc, #84]	; (8003458 <HAL_UART_MspInit+0x110>)
 8003402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003404:	4a14      	ldr	r2, [pc, #80]	; (8003458 <HAL_UART_MspInit+0x110>)
 8003406:	f043 0308 	orr.w	r3, r3, #8
 800340a:	6313      	str	r3, [r2, #48]	; 0x30
 800340c:	4b12      	ldr	r3, [pc, #72]	; (8003458 <HAL_UART_MspInit+0x110>)
 800340e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003410:	f003 0308 	and.w	r3, r3, #8
 8003414:	60fb      	str	r3, [r7, #12]
 8003416:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8003418:	f44f 7340 	mov.w	r3, #768	; 0x300
 800341c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800341e:	2302      	movs	r3, #2
 8003420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003422:	2300      	movs	r3, #0
 8003424:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003426:	2303      	movs	r3, #3
 8003428:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800342a:	2307      	movs	r3, #7
 800342c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800342e:	f107 031c 	add.w	r3, r7, #28
 8003432:	4619      	mov	r1, r3
 8003434:	480b      	ldr	r0, [pc, #44]	; (8003464 <HAL_UART_MspInit+0x11c>)
 8003436:	f002 fb19 	bl	8005a6c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800343a:	2200      	movs	r2, #0
 800343c:	2100      	movs	r1, #0
 800343e:	2027      	movs	r0, #39	; 0x27
 8003440:	f001 fbb3 	bl	8004baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003444:	2027      	movs	r0, #39	; 0x27
 8003446:	f001 fbcc 	bl	8004be2 <HAL_NVIC_EnableIRQ>
}
 800344a:	bf00      	nop
 800344c:	3730      	adds	r7, #48	; 0x30
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	40004c00 	.word	0x40004c00
 8003458:	40023800 	.word	0x40023800
 800345c:	40020800 	.word	0x40020800
 8003460:	40004800 	.word	0x40004800
 8003464:	40020c00 	.word	0x40020c00

08003468 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b08a      	sub	sp, #40	; 0x28
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003470:	f107 0314 	add.w	r3, r7, #20
 8003474:	2200      	movs	r2, #0
 8003476:	601a      	str	r2, [r3, #0]
 8003478:	605a      	str	r2, [r3, #4]
 800347a:	609a      	str	r2, [r3, #8]
 800347c:	60da      	str	r2, [r3, #12]
 800347e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003488:	d13f      	bne.n	800350a <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800348a:	2300      	movs	r3, #0
 800348c:	613b      	str	r3, [r7, #16]
 800348e:	4b21      	ldr	r3, [pc, #132]	; (8003514 <HAL_PCD_MspInit+0xac>)
 8003490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003492:	4a20      	ldr	r2, [pc, #128]	; (8003514 <HAL_PCD_MspInit+0xac>)
 8003494:	f043 0301 	orr.w	r3, r3, #1
 8003498:	6313      	str	r3, [r2, #48]	; 0x30
 800349a:	4b1e      	ldr	r3, [pc, #120]	; (8003514 <HAL_PCD_MspInit+0xac>)
 800349c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	613b      	str	r3, [r7, #16]
 80034a4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80034a6:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80034aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ac:	2302      	movs	r3, #2
 80034ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b0:	2300      	movs	r3, #0
 80034b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034b4:	2303      	movs	r3, #3
 80034b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80034b8:	230a      	movs	r3, #10
 80034ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034bc:	f107 0314 	add.w	r3, r7, #20
 80034c0:	4619      	mov	r1, r3
 80034c2:	4815      	ldr	r0, [pc, #84]	; (8003518 <HAL_PCD_MspInit+0xb0>)
 80034c4:	f002 fad2 	bl	8005a6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80034c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80034cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80034ce:	2300      	movs	r3, #0
 80034d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d2:	2300      	movs	r3, #0
 80034d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80034d6:	f107 0314 	add.w	r3, r7, #20
 80034da:	4619      	mov	r1, r3
 80034dc:	480e      	ldr	r0, [pc, #56]	; (8003518 <HAL_PCD_MspInit+0xb0>)
 80034de:	f002 fac5 	bl	8005a6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80034e2:	4b0c      	ldr	r3, [pc, #48]	; (8003514 <HAL_PCD_MspInit+0xac>)
 80034e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034e6:	4a0b      	ldr	r2, [pc, #44]	; (8003514 <HAL_PCD_MspInit+0xac>)
 80034e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034ec:	6353      	str	r3, [r2, #52]	; 0x34
 80034ee:	2300      	movs	r3, #0
 80034f0:	60fb      	str	r3, [r7, #12]
 80034f2:	4b08      	ldr	r3, [pc, #32]	; (8003514 <HAL_PCD_MspInit+0xac>)
 80034f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034f6:	4a07      	ldr	r2, [pc, #28]	; (8003514 <HAL_PCD_MspInit+0xac>)
 80034f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034fc:	6453      	str	r3, [r2, #68]	; 0x44
 80034fe:	4b05      	ldr	r3, [pc, #20]	; (8003514 <HAL_PCD_MspInit+0xac>)
 8003500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003502:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800350a:	bf00      	nop
 800350c:	3728      	adds	r7, #40	; 0x28
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	40023800 	.word	0x40023800
 8003518:	40020000 	.word	0x40020000
 800351c:	00000000 	.word	0x00000000

08003520 <HAL_ADC_ConvCpltCallback>:




void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b082      	sub	sp, #8
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]

		if(hadc->Instance == hadc3.Instance)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	4b30      	ldr	r3, [pc, #192]	; (80035f0 <HAL_ADC_ConvCpltCallback+0xd0>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	429a      	cmp	r2, r3
 8003532:	d14a      	bne.n	80035ca <HAL_ADC_ConvCpltCallback+0xaa>

		{

		//	GPIOB->ODR ^= 1<<7;  ok

			battery_V=ADC3_value[2]/67.8*27.667  +2.2
 8003534:	4b2f      	ldr	r3, [pc, #188]	; (80035f4 <HAL_ADC_ConvCpltCallback+0xd4>)
 8003536:	889b      	ldrh	r3, [r3, #4]
 8003538:	4618      	mov	r0, r3
 800353a:	f7fd f803 	bl	8000544 <__aeabi_i2d>
 800353e:	a326      	add	r3, pc, #152	; (adr r3, 80035d8 <HAL_ADC_ConvCpltCallback+0xb8>)
 8003540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003544:	f7fd f992 	bl	800086c <__aeabi_ddiv>
 8003548:	4602      	mov	r2, r0
 800354a:	460b      	mov	r3, r1
 800354c:	4610      	mov	r0, r2
 800354e:	4619      	mov	r1, r3
 8003550:	a323      	add	r3, pc, #140	; (adr r3, 80035e0 <HAL_ADC_ConvCpltCallback+0xc0>)
 8003552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003556:	f7fd f85f 	bl	8000618 <__aeabi_dmul>
 800355a:	4602      	mov	r2, r0
 800355c:	460b      	mov	r3, r1
 800355e:	4610      	mov	r0, r2
 8003560:	4619      	mov	r1, r3
 8003562:	a321      	add	r3, pc, #132	; (adr r3, 80035e8 <HAL_ADC_ConvCpltCallback+0xc8>)
 8003564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003568:	f7fc fea0 	bl	80002ac <__adddf3>
 800356c:	4602      	mov	r2, r0
 800356e:	460b      	mov	r3, r1
 8003570:	4610      	mov	r0, r2
 8003572:	4619      	mov	r1, r3
 8003574:	f7fd fb48 	bl	8000c08 <__aeabi_d2f>
 8003578:	4603      	mov	r3, r0
 800357a:	4a1f      	ldr	r2, [pc, #124]	; (80035f8 <HAL_ADC_ConvCpltCallback+0xd8>)
 800357c:	6013      	str	r3, [r2, #0]
					;




			 battery_V_sum = battery_V + battery_V_sum;
 800357e:	4b1e      	ldr	r3, [pc, #120]	; (80035f8 <HAL_ADC_ConvCpltCallback+0xd8>)
 8003580:	ed93 7a00 	vldr	s14, [r3]
 8003584:	4b1d      	ldr	r3, [pc, #116]	; (80035fc <HAL_ADC_ConvCpltCallback+0xdc>)
 8003586:	edd3 7a00 	vldr	s15, [r3]
 800358a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800358e:	4b1b      	ldr	r3, [pc, #108]	; (80035fc <HAL_ADC_ConvCpltCallback+0xdc>)
 8003590:	edc3 7a00 	vstr	s15, [r3]

			    	  k++;
 8003594:	4b1a      	ldr	r3, [pc, #104]	; (8003600 <HAL_ADC_ConvCpltCallback+0xe0>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	3301      	adds	r3, #1
 800359a:	4a19      	ldr	r2, [pc, #100]	; (8003600 <HAL_ADC_ConvCpltCallback+0xe0>)
 800359c:	6013      	str	r3, [r2, #0]
			    	 	 if(k==2000)
 800359e:	4b18      	ldr	r3, [pc, #96]	; (8003600 <HAL_ADC_ConvCpltCallback+0xe0>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80035a6:	d110      	bne.n	80035ca <HAL_ADC_ConvCpltCallback+0xaa>
			    	 	  {
			    	 		battery_V_avg = battery_V_sum/2001;
 80035a8:	4b14      	ldr	r3, [pc, #80]	; (80035fc <HAL_ADC_ConvCpltCallback+0xdc>)
 80035aa:	ed93 7a00 	vldr	s14, [r3]
 80035ae:	eddf 6a15 	vldr	s13, [pc, #84]	; 8003604 <HAL_ADC_ConvCpltCallback+0xe4>
 80035b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80035b6:	4b14      	ldr	r3, [pc, #80]	; (8003608 <HAL_ADC_ConvCpltCallback+0xe8>)
 80035b8:	edc3 7a00 	vstr	s15, [r3]

			    	 			  k=0;
 80035bc:	4b10      	ldr	r3, [pc, #64]	; (8003600 <HAL_ADC_ConvCpltCallback+0xe0>)
 80035be:	2200      	movs	r2, #0
 80035c0:	601a      	str	r2, [r3, #0]
			    	 			 battery_V_sum=0;
 80035c2:	4b0e      	ldr	r3, [pc, #56]	; (80035fc <HAL_ADC_ConvCpltCallback+0xdc>)
 80035c4:	f04f 0200 	mov.w	r2, #0
 80035c8:	601a      	str	r2, [r3, #0]
			    	 	  }


		}

}
 80035ca:	bf00      	nop
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	f3af 8000 	nop.w
 80035d8:	33333333 	.word	0x33333333
 80035dc:	4050f333 	.word	0x4050f333
 80035e0:	83126e98 	.word	0x83126e98
 80035e4:	403baac0 	.word	0x403baac0
 80035e8:	9999999a 	.word	0x9999999a
 80035ec:	40019999 	.word	0x40019999
 80035f0:	2000055c 	.word	0x2000055c
 80035f4:	200003d4 	.word	0x200003d4
 80035f8:	20000f6c 	.word	0x20000f6c
 80035fc:	20000f74 	.word	0x20000f74
 8003600:	20000f68 	.word	0x20000f68
 8003604:	44fa2000 	.word	0x44fa2000
 8003608:	20000f70 	.word	0x20000f70

0800360c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003610:	e7fe      	b.n	8003610 <NMI_Handler+0x4>

08003612 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003612:	b480      	push	{r7}
 8003614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003616:	e7fe      	b.n	8003616 <HardFault_Handler+0x4>

08003618 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003618:	b480      	push	{r7}
 800361a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800361c:	e7fe      	b.n	800361c <MemManage_Handler+0x4>

0800361e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800361e:	b480      	push	{r7}
 8003620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003622:	e7fe      	b.n	8003622 <BusFault_Handler+0x4>

08003624 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003624:	b480      	push	{r7}
 8003626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003628:	e7fe      	b.n	8003628 <UsageFault_Handler+0x4>

0800362a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800362a:	b480      	push	{r7}
 800362c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800362e:	bf00      	nop
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800363c:	bf00      	nop
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr

08003646 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003646:	b480      	push	{r7}
 8003648:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800364a:	bf00      	nop
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003658:	f000 fc4c 	bl	8003ef4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800365c:	bf00      	nop
 800365e:	bd80      	pop	{r7, pc}

08003660 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_up);
 8003664:	4802      	ldr	r0, [pc, #8]	; (8003670 <DMA1_Stream6_IRQHandler+0x10>)
 8003666:	f001 fc6f 	bl	8004f48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800366a:	bf00      	nop
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	20000984 	.word	0x20000984
 8003674:	00000000 	.word	0x00000000

08003678 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8003678:	b5b0      	push	{r4, r5, r7, lr}
 800367a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 800367c:	4872      	ldr	r0, [pc, #456]	; (8003848 <ADC_IRQHandler+0x1d0>)
 800367e:	f000 fcc0 	bl	8004002 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */



  ADC3_IN12 = ADC3_value[0];
 8003682:	4b72      	ldr	r3, [pc, #456]	; (800384c <ADC_IRQHandler+0x1d4>)
 8003684:	881a      	ldrh	r2, [r3, #0]
 8003686:	4b72      	ldr	r3, [pc, #456]	; (8003850 <ADC_IRQHandler+0x1d8>)
 8003688:	801a      	strh	r2, [r3, #0]
  ADC3_IN13 = ADC3_value[1];
 800368a:	4b70      	ldr	r3, [pc, #448]	; (800384c <ADC_IRQHandler+0x1d4>)
 800368c:	885a      	ldrh	r2, [r3, #2]
 800368e:	4b71      	ldr	r3, [pc, #452]	; (8003854 <ADC_IRQHandler+0x1dc>)
 8003690:	801a      	strh	r2, [r3, #0]




  V=ADC1_0 * 0.6547877;  //3227 > 2113(ref)= 2.58V
 8003692:	4b71      	ldr	r3, [pc, #452]	; (8003858 <ADC_IRQHandler+0x1e0>)
 8003694:	881b      	ldrh	r3, [r3, #0]
 8003696:	4618      	mov	r0, r3
 8003698:	f7fc ff54 	bl	8000544 <__aeabi_i2d>
 800369c:	a364      	add	r3, pc, #400	; (adr r3, 8003830 <ADC_IRQHandler+0x1b8>)
 800369e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a2:	f7fc ffb9 	bl	8000618 <__aeabi_dmul>
 80036a6:	4602      	mov	r2, r0
 80036a8:	460b      	mov	r3, r1
 80036aa:	4610      	mov	r0, r2
 80036ac:	4619      	mov	r1, r3
 80036ae:	f7fd faab 	bl	8000c08 <__aeabi_d2f>
 80036b2:	4603      	mov	r3, r0
 80036b4:	4a69      	ldr	r2, [pc, #420]	; (800385c <ADC_IRQHandler+0x1e4>)
 80036b6:	6013      	str	r3, [r2, #0]
  V1_mV = V *5000 / 4095.0; //[mV]
 80036b8:	4b68      	ldr	r3, [pc, #416]	; (800385c <ADC_IRQHandler+0x1e4>)
 80036ba:	edd3 7a00 	vldr	s15, [r3]
 80036be:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8003860 <ADC_IRQHandler+0x1e8>
 80036c2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036c6:	eddf 6a67 	vldr	s13, [pc, #412]	; 8003864 <ADC_IRQHandler+0x1ec>
 80036ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80036ce:	4b66      	ldr	r3, [pc, #408]	; (8003868 <ADC_IRQHandler+0x1f0>)
 80036d0:	edc3 7a00 	vstr	s15, [r3]
  V1_V = V *5 / 4095.0; //[V]
 80036d4:	4b61      	ldr	r3, [pc, #388]	; (800385c <ADC_IRQHandler+0x1e4>)
 80036d6:	edd3 7a00 	vldr	s15, [r3]
 80036da:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80036de:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036e2:	eddf 6a60 	vldr	s13, [pc, #384]	; 8003864 <ADC_IRQHandler+0x1ec>
 80036e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80036ea:	4b60      	ldr	r3, [pc, #384]	; (800386c <ADC_IRQHandler+0x1f4>)
 80036ec:	edc3 7a00 	vstr	s15, [r3]


  if(V1_V - 2.58>=0)
 80036f0:	4b5e      	ldr	r3, [pc, #376]	; (800386c <ADC_IRQHandler+0x1f4>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4618      	mov	r0, r3
 80036f6:	f7fc ff37 	bl	8000568 <__aeabi_f2d>
 80036fa:	a34f      	add	r3, pc, #316	; (adr r3, 8003838 <ADC_IRQHandler+0x1c0>)
 80036fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003700:	f7fc fdd2 	bl	80002a8 <__aeabi_dsub>
 8003704:	4602      	mov	r2, r0
 8003706:	460b      	mov	r3, r1
 8003708:	4610      	mov	r0, r2
 800370a:	4619      	mov	r1, r3
 800370c:	f04f 0200 	mov.w	r2, #0
 8003710:	f04f 0300 	mov.w	r3, #0
 8003714:	f7fd fa06 	bl	8000b24 <__aeabi_dcmpge>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d025      	beq.n	800376a <ADC_IRQHandler+0xf2>
  {
	  amp_A = (V1_V -2.58) /285*1000;
 800371e:	4b53      	ldr	r3, [pc, #332]	; (800386c <ADC_IRQHandler+0x1f4>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4618      	mov	r0, r3
 8003724:	f7fc ff20 	bl	8000568 <__aeabi_f2d>
 8003728:	a343      	add	r3, pc, #268	; (adr r3, 8003838 <ADC_IRQHandler+0x1c0>)
 800372a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800372e:	f7fc fdbb 	bl	80002a8 <__aeabi_dsub>
 8003732:	4602      	mov	r2, r0
 8003734:	460b      	mov	r3, r1
 8003736:	4610      	mov	r0, r2
 8003738:	4619      	mov	r1, r3
 800373a:	a341      	add	r3, pc, #260	; (adr r3, 8003840 <ADC_IRQHandler+0x1c8>)
 800373c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003740:	f7fd f894 	bl	800086c <__aeabi_ddiv>
 8003744:	4602      	mov	r2, r0
 8003746:	460b      	mov	r3, r1
 8003748:	4610      	mov	r0, r2
 800374a:	4619      	mov	r1, r3
 800374c:	f04f 0200 	mov.w	r2, #0
 8003750:	4b47      	ldr	r3, [pc, #284]	; (8003870 <ADC_IRQHandler+0x1f8>)
 8003752:	f7fc ff61 	bl	8000618 <__aeabi_dmul>
 8003756:	4602      	mov	r2, r0
 8003758:	460b      	mov	r3, r1
 800375a:	4610      	mov	r0, r2
 800375c:	4619      	mov	r1, r3
 800375e:	f7fd fa53 	bl	8000c08 <__aeabi_d2f>
 8003762:	4603      	mov	r3, r0
 8003764:	4a43      	ldr	r2, [pc, #268]	; (8003874 <ADC_IRQHandler+0x1fc>)
 8003766:	6013      	str	r3, [r2, #0]
 8003768:	e03e      	b.n	80037e8 <ADC_IRQHandler+0x170>
  }
  else if(V1_V - 2.58 < 0)
 800376a:	4b40      	ldr	r3, [pc, #256]	; (800386c <ADC_IRQHandler+0x1f4>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4618      	mov	r0, r3
 8003770:	f7fc fefa 	bl	8000568 <__aeabi_f2d>
 8003774:	a330      	add	r3, pc, #192	; (adr r3, 8003838 <ADC_IRQHandler+0x1c0>)
 8003776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800377a:	f7fc fd95 	bl	80002a8 <__aeabi_dsub>
 800377e:	4602      	mov	r2, r0
 8003780:	460b      	mov	r3, r1
 8003782:	4610      	mov	r0, r2
 8003784:	4619      	mov	r1, r3
 8003786:	f04f 0200 	mov.w	r2, #0
 800378a:	f04f 0300 	mov.w	r3, #0
 800378e:	f7fd f9b5 	bl	8000afc <__aeabi_dcmplt>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d027      	beq.n	80037e8 <ADC_IRQHandler+0x170>
  {
	  amp_A = -(V1_V - 2.58) /285*1000;
 8003798:	4b34      	ldr	r3, [pc, #208]	; (800386c <ADC_IRQHandler+0x1f4>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4618      	mov	r0, r3
 800379e:	f7fc fee3 	bl	8000568 <__aeabi_f2d>
 80037a2:	a325      	add	r3, pc, #148	; (adr r3, 8003838 <ADC_IRQHandler+0x1c0>)
 80037a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a8:	f7fc fd7e 	bl	80002a8 <__aeabi_dsub>
 80037ac:	4602      	mov	r2, r0
 80037ae:	460b      	mov	r3, r1
 80037b0:	4614      	mov	r4, r2
 80037b2:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80037b6:	a322      	add	r3, pc, #136	; (adr r3, 8003840 <ADC_IRQHandler+0x1c8>)
 80037b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037bc:	4620      	mov	r0, r4
 80037be:	4629      	mov	r1, r5
 80037c0:	f7fd f854 	bl	800086c <__aeabi_ddiv>
 80037c4:	4602      	mov	r2, r0
 80037c6:	460b      	mov	r3, r1
 80037c8:	4610      	mov	r0, r2
 80037ca:	4619      	mov	r1, r3
 80037cc:	f04f 0200 	mov.w	r2, #0
 80037d0:	4b27      	ldr	r3, [pc, #156]	; (8003870 <ADC_IRQHandler+0x1f8>)
 80037d2:	f7fc ff21 	bl	8000618 <__aeabi_dmul>
 80037d6:	4602      	mov	r2, r0
 80037d8:	460b      	mov	r3, r1
 80037da:	4610      	mov	r0, r2
 80037dc:	4619      	mov	r1, r3
 80037de:	f7fd fa13 	bl	8000c08 <__aeabi_d2f>
 80037e2:	4603      	mov	r3, r0
 80037e4:	4a23      	ldr	r2, [pc, #140]	; (8003874 <ADC_IRQHandler+0x1fc>)
 80037e6:	6013      	str	r3, [r2, #0]
  }


  amp_mA = amp_A * 1000;
 80037e8:	4b22      	ldr	r3, [pc, #136]	; (8003874 <ADC_IRQHandler+0x1fc>)
 80037ea:	edd3 7a00 	vldr	s15, [r3]
 80037ee:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8003878 <ADC_IRQHandler+0x200>
 80037f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037f6:	4b21      	ldr	r3, [pc, #132]	; (800387c <ADC_IRQHandler+0x204>)
 80037f8:	edc3 7a00 	vstr	s15, [r3]

  sum=amp_mA + sum;
 80037fc:	4b1f      	ldr	r3, [pc, #124]	; (800387c <ADC_IRQHandler+0x204>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4618      	mov	r0, r3
 8003802:	f7fc feb1 	bl	8000568 <__aeabi_f2d>
 8003806:	4b1e      	ldr	r3, [pc, #120]	; (8003880 <ADC_IRQHandler+0x208>)
 8003808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380c:	f7fc fd4e 	bl	80002ac <__adddf3>
 8003810:	4602      	mov	r2, r0
 8003812:	460b      	mov	r3, r1
 8003814:	491a      	ldr	r1, [pc, #104]	; (8003880 <ADC_IRQHandler+0x208>)
 8003816:	e9c1 2300 	strd	r2, r3, [r1]
 	  i++;
 800381a:	4b1a      	ldr	r3, [pc, #104]	; (8003884 <ADC_IRQHandler+0x20c>)
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	3301      	adds	r3, #1
 8003820:	b2da      	uxtb	r2, r3
 8003822:	4b18      	ldr	r3, [pc, #96]	; (8003884 <ADC_IRQHandler+0x20c>)
 8003824:	701a      	strb	r2, [r3, #0]
 	 	  }



  /* USER CODE END ADC_IRQn 1 */
}
 8003826:	bf00      	nop
 8003828:	bdb0      	pop	{r4, r5, r7, pc}
 800382a:	bf00      	nop
 800382c:	f3af 8000 	nop.w
 8003830:	55aa5680 	.word	0x55aa5680
 8003834:	3fe4f405 	.word	0x3fe4f405
 8003838:	0a3d70a4 	.word	0x0a3d70a4
 800383c:	4004a3d7 	.word	0x4004a3d7
 8003840:	00000000 	.word	0x00000000
 8003844:	4071d000 	.word	0x4071d000
 8003848:	2000055c 	.word	0x2000055c
 800384c:	200003d4 	.word	0x200003d4
 8003850:	20000f78 	.word	0x20000f78
 8003854:	20000f7a 	.word	0x20000f7a
 8003858:	200003d0 	.word	0x200003d0
 800385c:	20000f8c 	.word	0x20000f8c
 8003860:	459c4000 	.word	0x459c4000
 8003864:	457ff000 	.word	0x457ff000
 8003868:	20000f90 	.word	0x20000f90
 800386c:	20000f94 	.word	0x20000f94
 8003870:	408f4000 	.word	0x408f4000
 8003874:	20000f98 	.word	0x20000f98
 8003878:	447a0000 	.word	0x447a0000
 800387c:	20000f9c 	.word	0x20000f9c
 8003880:	20000fa0 	.word	0x20000fa0
 8003884:	20000fa8 	.word	0x20000fa8

08003888 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800388c:	4802      	ldr	r0, [pc, #8]	; (8003898 <TIM3_IRQHandler+0x10>)
 800388e:	f003 fc95 	bl	80071bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */


  /* USER CODE END TIM3_IRQn 1 */
}
 8003892:	bf00      	nop
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	20000744 	.word	0x20000744

0800389c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80038a0:	4802      	ldr	r0, [pc, #8]	; (80038ac <USART3_IRQHandler+0x10>)
 80038a2:	f004 fc91 	bl	80081c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80038a6:	bf00      	nop
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	20000324 	.word	0x20000324

080038b0 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80038b4:	4803      	ldr	r0, [pc, #12]	; (80038c4 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 80038b6:	f003 fc81 	bl	80071bc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 80038ba:	4803      	ldr	r0, [pc, #12]	; (80038c8 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 80038bc:	f003 fc7e 	bl	80071bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80038c0:	bf00      	nop
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	20000864 	.word	0x20000864
 80038c8:	200008ac 	.word	0x200008ac

080038cc <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80038d0:	4805      	ldr	r0, [pc, #20]	; (80038e8 <TIM8_UP_TIM13_IRQHandler+0x1c>)
 80038d2:	f003 fc73 	bl	80071bc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 80038d6:	4805      	ldr	r0, [pc, #20]	; (80038ec <TIM8_UP_TIM13_IRQHandler+0x20>)
 80038d8:	f003 fc70 	bl	80071bc <HAL_TIM_IRQHandler>
  //0.0001/4

  //GPIOB->ODR ^=1<<0;  //ok


  tim13_flag=1;
 80038dc:	4b04      	ldr	r3, [pc, #16]	; (80038f0 <TIM8_UP_TIM13_IRQHandler+0x24>)
 80038de:	2201      	movs	r2, #1
 80038e0:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80038e2:	bf00      	nop
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	20000864 	.word	0x20000864
 80038ec:	200008f4 	.word	0x200008f4
 80038f0:	20000f88 	.word	0x20000f88
 80038f4:	00000000 	.word	0x00000000

080038f8 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80038fc:	487e      	ldr	r0, [pc, #504]	; (8003af8 <TIM8_TRG_COM_TIM14_IRQHandler+0x200>)
 80038fe:	f003 fc5d 	bl	80071bc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim14);
 8003902:	487e      	ldr	r0, [pc, #504]	; (8003afc <TIM8_TRG_COM_TIM14_IRQHandler+0x204>)
 8003904:	f003 fc5a 	bl	80071bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

 tim14_flag++;
 8003908:	4b7d      	ldr	r3, [pc, #500]	; (8003b00 <TIM8_TRG_COM_TIM14_IRQHandler+0x208>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	3301      	adds	r3, #1
 800390e:	4a7c      	ldr	r2, [pc, #496]	; (8003b00 <TIM8_TRG_COM_TIM14_IRQHandler+0x208>)
 8003910:	6013      	str	r3, [r2, #0]
if(tim14_flag>20)
 8003912:	4b7b      	ldr	r3, [pc, #492]	; (8003b00 <TIM8_TRG_COM_TIM14_IRQHandler+0x208>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2b14      	cmp	r3, #20
 8003918:	dd02      	ble.n	8003920 <TIM8_TRG_COM_TIM14_IRQHandler+0x28>
	tim14_flag=0;
 800391a:	4b79      	ldr	r3, [pc, #484]	; (8003b00 <TIM8_TRG_COM_TIM14_IRQHandler+0x208>)
 800391c:	2200      	movs	r2, #0
 800391e:	601a      	str	r2, [r3, #0]
//motor1
  ENCODER_OLD= ENCODER_NEW;
 8003920:	4b78      	ldr	r3, [pc, #480]	; (8003b04 <TIM8_TRG_COM_TIM14_IRQHandler+0x20c>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a78      	ldr	r2, [pc, #480]	; (8003b08 <TIM8_TRG_COM_TIM14_IRQHandler+0x210>)
 8003926:	6013      	str	r3, [r2, #0]
  ENCODER_NEW = TIM4->CNT;
 8003928:	4b78      	ldr	r3, [pc, #480]	; (8003b0c <TIM8_TRG_COM_TIM14_IRQHandler+0x214>)
 800392a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392c:	4a75      	ldr	r2, [pc, #468]	; (8003b04 <TIM8_TRG_COM_TIM14_IRQHandler+0x20c>)
 800392e:	6013      	str	r3, [r2, #0]




   	RPM =  ((abs(ENCODER_NEW-ENCODER_OLD)*60))/512.0/0.01;	// ? ??: 1 turn? 3 pulse 
 8003930:	4b74      	ldr	r3, [pc, #464]	; (8003b04 <TIM8_TRG_COM_TIM14_IRQHandler+0x20c>)
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	4b74      	ldr	r3, [pc, #464]	; (8003b08 <TIM8_TRG_COM_TIM14_IRQHandler+0x210>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800393e:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8003942:	4613      	mov	r3, r2
 8003944:	011b      	lsls	r3, r3, #4
 8003946:	1a9b      	subs	r3, r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	4618      	mov	r0, r3
 800394c:	f7fc fdfa 	bl	8000544 <__aeabi_i2d>
 8003950:	f04f 0200 	mov.w	r2, #0
 8003954:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8003958:	f7fc ff88 	bl	800086c <__aeabi_ddiv>
 800395c:	4602      	mov	r2, r0
 800395e:	460b      	mov	r3, r1
 8003960:	4610      	mov	r0, r2
 8003962:	4619      	mov	r1, r3
 8003964:	a35c      	add	r3, pc, #368	; (adr r3, 8003ad8 <TIM8_TRG_COM_TIM14_IRQHandler+0x1e0>)
 8003966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396a:	f7fc ff7f 	bl	800086c <__aeabi_ddiv>
 800396e:	4602      	mov	r2, r0
 8003970:	460b      	mov	r3, r1
 8003972:	4610      	mov	r0, r2
 8003974:	4619      	mov	r1, r3
 8003976:	f7fd f947 	bl	8000c08 <__aeabi_d2f>
 800397a:	4603      	mov	r3, r0
 800397c:	4a64      	ldr	r2, [pc, #400]	; (8003b10 <TIM8_TRG_COM_TIM14_IRQHandler+0x218>)
 800397e:	6013      	str	r3, [r2, #0]
    	RPS=RPM/60;
 8003980:	4b63      	ldr	r3, [pc, #396]	; (8003b10 <TIM8_TRG_COM_TIM14_IRQHandler+0x218>)
 8003982:	ed93 7a00 	vldr	s14, [r3]
 8003986:	eddf 6a63 	vldr	s13, [pc, #396]	; 8003b14 <TIM8_TRG_COM_TIM14_IRQHandler+0x21c>
 800398a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800398e:	4b62      	ldr	r3, [pc, #392]	; (8003b18 <TIM8_TRG_COM_TIM14_IRQHandler+0x220>)
 8003990:	edc3 7a00 	vstr	s15, [r3]
    	Omega= RPS*2*M_PI;
 8003994:	4b60      	ldr	r3, [pc, #384]	; (8003b18 <TIM8_TRG_COM_TIM14_IRQHandler+0x220>)
 8003996:	edd3 7a00 	vldr	s15, [r3]
 800399a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800399e:	ee17 0a90 	vmov	r0, s15
 80039a2:	f7fc fde1 	bl	8000568 <__aeabi_f2d>
 80039a6:	a34e      	add	r3, pc, #312	; (adr r3, 8003ae0 <TIM8_TRG_COM_TIM14_IRQHandler+0x1e8>)
 80039a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ac:	f7fc fe34 	bl	8000618 <__aeabi_dmul>
 80039b0:	4602      	mov	r2, r0
 80039b2:	460b      	mov	r3, r1
 80039b4:	4610      	mov	r0, r2
 80039b6:	4619      	mov	r1, r3
 80039b8:	f7fd f926 	bl	8000c08 <__aeabi_d2f>
 80039bc:	4603      	mov	r3, r0
 80039be:	4a57      	ldr	r2, [pc, #348]	; (8003b1c <TIM8_TRG_COM_TIM14_IRQHandler+0x224>)
 80039c0:	6013      	str	r3, [r2, #0]


		RPM_Sum= RPM + RPM_Sum;
 80039c2:	4b53      	ldr	r3, [pc, #332]	; (8003b10 <TIM8_TRG_COM_TIM14_IRQHandler+0x218>)
 80039c4:	ed93 7a00 	vldr	s14, [r3]
 80039c8:	4b55      	ldr	r3, [pc, #340]	; (8003b20 <TIM8_TRG_COM_TIM14_IRQHandler+0x228>)
 80039ca:	edd3 7a00 	vldr	s15, [r3]
 80039ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039d2:	4b53      	ldr	r3, [pc, #332]	; (8003b20 <TIM8_TRG_COM_TIM14_IRQHandler+0x228>)
 80039d4:	edc3 7a00 	vstr	s15, [r3]


				    	  k123++;
 80039d8:	4b52      	ldr	r3, [pc, #328]	; (8003b24 <TIM8_TRG_COM_TIM14_IRQHandler+0x22c>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	3301      	adds	r3, #1
 80039de:	4a51      	ldr	r2, [pc, #324]	; (8003b24 <TIM8_TRG_COM_TIM14_IRQHandler+0x22c>)
 80039e0:	6013      	str	r3, [r2, #0]
				    	 	 if(k123==10)
 80039e2:	4b50      	ldr	r3, [pc, #320]	; (8003b24 <TIM8_TRG_COM_TIM14_IRQHandler+0x22c>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	2b0a      	cmp	r3, #10
 80039e8:	d110      	bne.n	8003a0c <TIM8_TRG_COM_TIM14_IRQHandler+0x114>
				    	 	  {
				    	 		RPM_Avg = RPM_Sum/(10+1);
 80039ea:	4b4d      	ldr	r3, [pc, #308]	; (8003b20 <TIM8_TRG_COM_TIM14_IRQHandler+0x228>)
 80039ec:	ed93 7a00 	vldr	s14, [r3]
 80039f0:	eef2 6a06 	vmov.f32	s13, #38	; 0x41300000  11.0
 80039f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80039f8:	4b4b      	ldr	r3, [pc, #300]	; (8003b28 <TIM8_TRG_COM_TIM14_IRQHandler+0x230>)
 80039fa:	edc3 7a00 	vstr	s15, [r3]

				    	 			  k123=0;
 80039fe:	4b49      	ldr	r3, [pc, #292]	; (8003b24 <TIM8_TRG_COM_TIM14_IRQHandler+0x22c>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	601a      	str	r2, [r3, #0]
				    	 			 RPM_Sum=0;
 8003a04:	4b46      	ldr	r3, [pc, #280]	; (8003b20 <TIM8_TRG_COM_TIM14_IRQHandler+0x228>)
 8003a06:	f04f 0200 	mov.w	r2, #0
 8003a0a:	601a      	str	r2, [r3, #0]
				    	 	  }
				    	 	tim7_flag = 0;
 8003a0c:	4b47      	ldr	r3, [pc, #284]	; (8003b2c <TIM8_TRG_COM_TIM14_IRQHandler+0x234>)
 8003a0e:	2200      	movs	r2, #0
 8003a10:	601a      	str	r2, [r3, #0]


    //	printf("RPS = %d \r\n",RPS);
   // 	 printf("RPM = %d \r\n",RPM);

    	step_RPM = 1.8/2/delay_us/6*1000000;
 8003a12:	4b47      	ldr	r3, [pc, #284]	; (8003b30 <TIM8_TRG_COM_TIM14_IRQHandler+0x238>)
 8003a14:	881b      	ldrh	r3, [r3, #0]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f7fc fd94 	bl	8000544 <__aeabi_i2d>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	460b      	mov	r3, r1
 8003a20:	a131      	add	r1, pc, #196	; (adr r1, 8003ae8 <TIM8_TRG_COM_TIM14_IRQHandler+0x1f0>)
 8003a22:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003a26:	f7fc ff21 	bl	800086c <__aeabi_ddiv>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	4610      	mov	r0, r2
 8003a30:	4619      	mov	r1, r3
 8003a32:	f04f 0200 	mov.w	r2, #0
 8003a36:	4b3f      	ldr	r3, [pc, #252]	; (8003b34 <TIM8_TRG_COM_TIM14_IRQHandler+0x23c>)
 8003a38:	f7fc ff18 	bl	800086c <__aeabi_ddiv>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	460b      	mov	r3, r1
 8003a40:	4610      	mov	r0, r2
 8003a42:	4619      	mov	r1, r3
 8003a44:	a32a      	add	r3, pc, #168	; (adr r3, 8003af0 <TIM8_TRG_COM_TIM14_IRQHandler+0x1f8>)
 8003a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a4a:	f7fc fde5 	bl	8000618 <__aeabi_dmul>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	460b      	mov	r3, r1
 8003a52:	4610      	mov	r0, r2
 8003a54:	4619      	mov	r1, r3
 8003a56:	f7fd f8d7 	bl	8000c08 <__aeabi_d2f>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	4a36      	ldr	r2, [pc, #216]	; (8003b38 <TIM8_TRG_COM_TIM14_IRQHandler+0x240>)
 8003a5e:	6013      	str	r3, [r2, #0]




    	if(( GPIOE->ODR & 1<<0) == 0)	// if  back?
 8003a60:	4b36      	ldr	r3, [pc, #216]	; (8003b3c <TIM8_TRG_COM_TIM14_IRQHandler+0x244>)
 8003a62:	695b      	ldr	r3, [r3, #20]
 8003a64:	f003 0301 	and.w	r3, r3, #1
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d110      	bne.n	8003a8e <TIM8_TRG_COM_TIM14_IRQHandler+0x196>
    	{
    		RPM = RPM;
 8003a6c:	4b28      	ldr	r3, [pc, #160]	; (8003b10 <TIM8_TRG_COM_TIM14_IRQHandler+0x218>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a27      	ldr	r2, [pc, #156]	; (8003b10 <TIM8_TRG_COM_TIM14_IRQHandler+0x218>)
 8003a72:	6013      	str	r3, [r2, #0]
			RPS = RPS;
 8003a74:	4b28      	ldr	r3, [pc, #160]	; (8003b18 <TIM8_TRG_COM_TIM14_IRQHandler+0x220>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a27      	ldr	r2, [pc, #156]	; (8003b18 <TIM8_TRG_COM_TIM14_IRQHandler+0x220>)
 8003a7a:	6013      	str	r3, [r2, #0]
			Omega = Omega;
 8003a7c:	4b27      	ldr	r3, [pc, #156]	; (8003b1c <TIM8_TRG_COM_TIM14_IRQHandler+0x224>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a26      	ldr	r2, [pc, #152]	; (8003b1c <TIM8_TRG_COM_TIM14_IRQHandler+0x224>)
 8003a82:	6013      	str	r3, [r2, #0]
			RPM_Avg =RPM_Avg;
 8003a84:	4b28      	ldr	r3, [pc, #160]	; (8003b28 <TIM8_TRG_COM_TIM14_IRQHandler+0x230>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a27      	ldr	r2, [pc, #156]	; (8003b28 <TIM8_TRG_COM_TIM14_IRQHandler+0x230>)
 8003a8a:	6013      	str	r3, [r2, #0]




  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8003a8c:	e01f      	b.n	8003ace <TIM8_TRG_COM_TIM14_IRQHandler+0x1d6>
    		RPM = -RPM;
 8003a8e:	4b20      	ldr	r3, [pc, #128]	; (8003b10 <TIM8_TRG_COM_TIM14_IRQHandler+0x218>)
 8003a90:	edd3 7a00 	vldr	s15, [r3]
 8003a94:	eef1 7a67 	vneg.f32	s15, s15
 8003a98:	4b1d      	ldr	r3, [pc, #116]	; (8003b10 <TIM8_TRG_COM_TIM14_IRQHandler+0x218>)
 8003a9a:	edc3 7a00 	vstr	s15, [r3]
         	RPS = -RPS;
 8003a9e:	4b1e      	ldr	r3, [pc, #120]	; (8003b18 <TIM8_TRG_COM_TIM14_IRQHandler+0x220>)
 8003aa0:	edd3 7a00 	vldr	s15, [r3]
 8003aa4:	eef1 7a67 	vneg.f32	s15, s15
 8003aa8:	4b1b      	ldr	r3, [pc, #108]	; (8003b18 <TIM8_TRG_COM_TIM14_IRQHandler+0x220>)
 8003aaa:	edc3 7a00 	vstr	s15, [r3]
    		Omega = -Omega;
 8003aae:	4b1b      	ldr	r3, [pc, #108]	; (8003b1c <TIM8_TRG_COM_TIM14_IRQHandler+0x224>)
 8003ab0:	edd3 7a00 	vldr	s15, [r3]
 8003ab4:	eef1 7a67 	vneg.f32	s15, s15
 8003ab8:	4b18      	ldr	r3, [pc, #96]	; (8003b1c <TIM8_TRG_COM_TIM14_IRQHandler+0x224>)
 8003aba:	edc3 7a00 	vstr	s15, [r3]
    		RPM_Avg = -RPM_Avg;
 8003abe:	4b1a      	ldr	r3, [pc, #104]	; (8003b28 <TIM8_TRG_COM_TIM14_IRQHandler+0x230>)
 8003ac0:	edd3 7a00 	vldr	s15, [r3]
 8003ac4:	eef1 7a67 	vneg.f32	s15, s15
 8003ac8:	4b17      	ldr	r3, [pc, #92]	; (8003b28 <TIM8_TRG_COM_TIM14_IRQHandler+0x230>)
 8003aca:	edc3 7a00 	vstr	s15, [r3]
}
 8003ace:	bf00      	nop
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	f3af 8000 	nop.w
 8003ad8:	47ae147b 	.word	0x47ae147b
 8003adc:	3f847ae1 	.word	0x3f847ae1
 8003ae0:	54442d18 	.word	0x54442d18
 8003ae4:	400921fb 	.word	0x400921fb
 8003ae8:	cccccccd 	.word	0xcccccccd
 8003aec:	3feccccc 	.word	0x3feccccc
 8003af0:	00000000 	.word	0x00000000
 8003af4:	412e8480 	.word	0x412e8480
 8003af8:	20000864 	.word	0x20000864
 8003afc:	2000093c 	.word	0x2000093c
 8003b00:	20000f84 	.word	0x20000f84
 8003b04:	200003bc 	.word	0x200003bc
 8003b08:	200003c0 	.word	0x200003c0
 8003b0c:	40000800 	.word	0x40000800
 8003b10:	200003c4 	.word	0x200003c4
 8003b14:	42700000 	.word	0x42700000
 8003b18:	200003c8 	.word	0x200003c8
 8003b1c:	200003dc 	.word	0x200003dc
 8003b20:	20000fac 	.word	0x20000fac
 8003b24:	20000fb4 	.word	0x20000fb4
 8003b28:	20000fb0 	.word	0x20000fb0
 8003b2c:	20000f7c 	.word	0x20000f7c
 8003b30:	20000004 	.word	0x20000004
 8003b34:	40180000 	.word	0x40180000
 8003b38:	20000f64 	.word	0x20000f64
 8003b3c:	40021000 	.word	0x40021000

08003b40 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003b44:	4802      	ldr	r0, [pc, #8]	; (8003b50 <UART4_IRQHandler+0x10>)
 8003b46:	f004 fb3f 	bl	80081c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003b4a:	bf00      	nop
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	20000370 	.word	0x20000370

08003b54 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003b58:	4835      	ldr	r0, [pc, #212]	; (8003c30 <TIM6_DAC_IRQHandler+0xdc>)
 8003b5a:	f003 fb2f 	bl	80071bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  tim6_flag=1;
 8003b5e:	4b35      	ldr	r3, [pc, #212]	; (8003c34 <TIM6_DAC_IRQHandler+0xe0>)
 8003b60:	2201      	movs	r2, #1
 8003b62:	601a      	str	r2, [r3, #0]





	if(key_flag==1)
 8003b64:	4b34      	ldr	r3, [pc, #208]	; (8003c38 <TIM6_DAC_IRQHandler+0xe4>)
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d12d      	bne.n	8003bc8 <TIM6_DAC_IRQHandler+0x74>
	  {
		  GPIOE->ODR &= ~1<<0;  // forward
 8003b6c:	4b33      	ldr	r3, [pc, #204]	; (8003c3c <TIM6_DAC_IRQHandler+0xe8>)
 8003b6e:	695b      	ldr	r3, [r3, #20]
 8003b70:	4a32      	ldr	r2, [pc, #200]	; (8003c3c <TIM6_DAC_IRQHandler+0xe8>)
 8003b72:	f023 0301 	bic.w	r3, r3, #1
 8003b76:	6153      	str	r3, [r2, #20]

	      GPIOG->ODR &= ~1<<0;  //start
 8003b78:	4b31      	ldr	r3, [pc, #196]	; (8003c40 <TIM6_DAC_IRQHandler+0xec>)
 8003b7a:	695b      	ldr	r3, [r3, #20]
 8003b7c:	4a30      	ldr	r2, [pc, #192]	; (8003c40 <TIM6_DAC_IRQHandler+0xec>)
 8003b7e:	f023 0301 	bic.w	r3, r3, #1
 8003b82:	6153      	str	r3, [r2, #20]

		  TIM3->CCR1 = 250;
 8003b84:	4b2f      	ldr	r3, [pc, #188]	; (8003c44 <TIM6_DAC_IRQHandler+0xf0>)
 8003b86:	22fa      	movs	r2, #250	; 0xfa
 8003b88:	635a      	str	r2, [r3, #52]	; 0x34

		    if(TIM4->CNT>=10220)
 8003b8a:	4b2f      	ldr	r3, [pc, #188]	; (8003c48 <TIM6_DAC_IRQHandler+0xf4>)
 8003b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8e:	f242 72eb 	movw	r2, #10219	; 0x27eb
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d918      	bls.n	8003bc8 <TIM6_DAC_IRQHandler+0x74>
			{
		    	TIM3->CCR1 = 100;
 8003b96:	4b2b      	ldr	r3, [pc, #172]	; (8003c44 <TIM6_DAC_IRQHandler+0xf0>)
 8003b98:	2264      	movs	r2, #100	; 0x64
 8003b9a:	635a      	str	r2, [r3, #52]	; 0x34

		 		if(TIM4->CNT>=10512)
 8003b9c:	4b2a      	ldr	r3, [pc, #168]	; (8003c48 <TIM6_DAC_IRQHandler+0xf4>)
 8003b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba0:	f642 120f 	movw	r2, #10511	; 0x290f
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d90f      	bls.n	8003bc8 <TIM6_DAC_IRQHandler+0x74>
		  		{
			         GPIOG->ODR |= 1<<0;  //stop
 8003ba8:	4b25      	ldr	r3, [pc, #148]	; (8003c40 <TIM6_DAC_IRQHandler+0xec>)
 8003baa:	695b      	ldr	r3, [r3, #20]
 8003bac:	4a24      	ldr	r2, [pc, #144]	; (8003c40 <TIM6_DAC_IRQHandler+0xec>)
 8003bae:	f043 0301 	orr.w	r3, r3, #1
 8003bb2:	6153      	str	r3, [r2, #20]
			        //  key_flag=0;
			          stop_flag=1;
 8003bb4:	4b25      	ldr	r3, [pc, #148]	; (8003c4c <TIM6_DAC_IRQHandler+0xf8>)
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	701a      	strb	r2, [r3, #0]
			          key_flag=0;
 8003bba:	4b1f      	ldr	r3, [pc, #124]	; (8003c38 <TIM6_DAC_IRQHandler+0xe4>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	701a      	strb	r2, [r3, #0]
			          HAL_Delay(2000);
 8003bc0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003bc4:	f000 f9b6 	bl	8003f34 <HAL_Delay>


	  }


	  if(stop_flag==1)
 8003bc8:	4b20      	ldr	r3, [pc, #128]	; (8003c4c <TIM6_DAC_IRQHandler+0xf8>)
 8003bca:	781b      	ldrb	r3, [r3, #0]
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d12c      	bne.n	8003c2a <TIM6_DAC_IRQHandler+0xd6>
	      	    {
	      	          GPIOE->ODR |= 1<<0;  //back
 8003bd0:	4b1a      	ldr	r3, [pc, #104]	; (8003c3c <TIM6_DAC_IRQHandler+0xe8>)
 8003bd2:	695b      	ldr	r3, [r3, #20]
 8003bd4:	4a19      	ldr	r2, [pc, #100]	; (8003c3c <TIM6_DAC_IRQHandler+0xe8>)
 8003bd6:	f043 0301 	orr.w	r3, r3, #1
 8003bda:	6153      	str	r3, [r2, #20]
	      	          GPIOG->ODR &= ~1<<0;  //start
 8003bdc:	4b18      	ldr	r3, [pc, #96]	; (8003c40 <TIM6_DAC_IRQHandler+0xec>)
 8003bde:	695b      	ldr	r3, [r3, #20]
 8003be0:	4a17      	ldr	r2, [pc, #92]	; (8003c40 <TIM6_DAC_IRQHandler+0xec>)
 8003be2:	f023 0301 	bic.w	r3, r3, #1
 8003be6:	6153      	str	r3, [r2, #20]
	      	          TIM3->CCR1 = 250;
 8003be8:	4b16      	ldr	r3, [pc, #88]	; (8003c44 <TIM6_DAC_IRQHandler+0xf0>)
 8003bea:	22fa      	movs	r2, #250	; 0xfa
 8003bec:	635a      	str	r2, [r3, #52]	; 0x34


	      	            if(encoder_count<=10280)
 8003bee:	4b18      	ldr	r3, [pc, #96]	; (8003c50 <TIM6_DAC_IRQHandler+0xfc>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f642 0228 	movw	r2, #10280	; 0x2828
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d817      	bhi.n	8003c2a <TIM6_DAC_IRQHandler+0xd6>
	      	            {
	      	            	  TIM3->CCR1 = 87;
 8003bfa:	4b12      	ldr	r3, [pc, #72]	; (8003c44 <TIM6_DAC_IRQHandler+0xf0>)
 8003bfc:	2257      	movs	r2, #87	; 0x57
 8003bfe:	635a      	str	r2, [r3, #52]	; 0x34
	      	             	  if(encoder_count<=10000)
 8003c00:	4b13      	ldr	r3, [pc, #76]	; (8003c50 <TIM6_DAC_IRQHandler+0xfc>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f242 7210 	movw	r2, #10000	; 0x2710
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d80e      	bhi.n	8003c2a <TIM6_DAC_IRQHandler+0xd6>
	      	    	      	    {
	      	    	  		 		  GPIOG->ODR |= 1<<0;  //stop
 8003c0c:	4b0c      	ldr	r3, [pc, #48]	; (8003c40 <TIM6_DAC_IRQHandler+0xec>)
 8003c0e:	695b      	ldr	r3, [r3, #20]
 8003c10:	4a0b      	ldr	r2, [pc, #44]	; (8003c40 <TIM6_DAC_IRQHandler+0xec>)
 8003c12:	f043 0301 	orr.w	r3, r3, #1
 8003c16:	6153      	str	r3, [r2, #20]
	      	    	          		  GPIOE->ODR &= ~1<<0;  //go
 8003c18:	4b08      	ldr	r3, [pc, #32]	; (8003c3c <TIM6_DAC_IRQHandler+0xe8>)
 8003c1a:	695b      	ldr	r3, [r3, #20]
 8003c1c:	4a07      	ldr	r2, [pc, #28]	; (8003c3c <TIM6_DAC_IRQHandler+0xe8>)
 8003c1e:	f023 0301 	bic.w	r3, r3, #1
 8003c22:	6153      	str	r3, [r2, #20]
	      	    	  		         stop_flag=0;
 8003c24:	4b09      	ldr	r3, [pc, #36]	; (8003c4c <TIM6_DAC_IRQHandler+0xf8>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	701a      	strb	r2, [r3, #0]




  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003c2a:	bf00      	nop
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	200007d4 	.word	0x200007d4
 8003c34:	20000f80 	.word	0x20000f80
 8003c38:	20000218 	.word	0x20000218
 8003c3c:	40021000 	.word	0x40021000
 8003c40:	40021800 	.word	0x40021800
 8003c44:	40000400 	.word	0x40000400
 8003c48:	40000800 	.word	0x40000800
 8003c4c:	20000fa9 	.word	0x20000fa9
 8003c50:	20000000 	.word	0x20000000

08003c54 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003c58:	4803      	ldr	r0, [pc, #12]	; (8003c68 <TIM7_IRQHandler+0x14>)
 8003c5a:	f003 faaf 	bl	80071bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
  tim7_flag=1;
 8003c5e:	4b03      	ldr	r3, [pc, #12]	; (8003c6c <TIM7_IRQHandler+0x18>)
 8003c60:	2201      	movs	r2, #1
 8003c62:	601a      	str	r2, [r3, #0]


  /* USER CODE END TIM7_IRQn 1 */
}
 8003c64:	bf00      	nop
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	2000081c 	.word	0x2000081c
 8003c6c:	20000f7c 	.word	0x20000f7c

08003c70 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003c74:	4802      	ldr	r0, [pc, #8]	; (8003c80 <DMA2_Stream1_IRQHandler+0x10>)
 8003c76:	f001 f967 	bl	8004f48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8003c7a:	bf00      	nop
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	200005a4 	.word	0x200005a4

08003c84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003c84:	b480      	push	{r7}
 8003c86:	af00      	add	r7, sp, #0
  return 1;
 8003c88:	2301      	movs	r3, #1
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <_kill>:

int _kill(int pid, int sig)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003c9e:	f006 fd97 	bl	800a7d0 <__errno>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	2216      	movs	r2, #22
 8003ca6:	601a      	str	r2, [r3, #0]
  return -1;
 8003ca8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3708      	adds	r7, #8
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <_exit>:

void _exit (int status)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003cbc:	f04f 31ff 	mov.w	r1, #4294967295
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f7ff ffe7 	bl	8003c94 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003cc6:	e7fe      	b.n	8003cc6 <_exit+0x12>

08003cc8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b086      	sub	sp, #24
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	617b      	str	r3, [r7, #20]
 8003cd8:	e00a      	b.n	8003cf0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003cda:	f3af 8000 	nop.w
 8003cde:	4601      	mov	r1, r0
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	1c5a      	adds	r2, r3, #1
 8003ce4:	60ba      	str	r2, [r7, #8]
 8003ce6:	b2ca      	uxtb	r2, r1
 8003ce8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	3301      	adds	r3, #1
 8003cee:	617b      	str	r3, [r7, #20]
 8003cf0:	697a      	ldr	r2, [r7, #20]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	dbf0      	blt.n	8003cda <_read+0x12>
  }

  return len;
 8003cf8:	687b      	ldr	r3, [r7, #4]
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3718      	adds	r7, #24
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}

08003d02 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003d02:	b480      	push	{r7}
 8003d04:	b083      	sub	sp, #12
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003d0a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	370c      	adds	r7, #12
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b083      	sub	sp, #12
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
 8003d22:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d2a:	605a      	str	r2, [r3, #4]
  return 0;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	370c      	adds	r7, #12
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr

08003d3a <_isatty>:

int _isatty(int file)
{
 8003d3a:	b480      	push	{r7}
 8003d3c:	b083      	sub	sp, #12
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003d42:	2301      	movs	r3, #1
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003d5c:	2300      	movs	r3, #0
}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3714      	adds	r7, #20
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr
	...

08003d6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b086      	sub	sp, #24
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d74:	4a14      	ldr	r2, [pc, #80]	; (8003dc8 <_sbrk+0x5c>)
 8003d76:	4b15      	ldr	r3, [pc, #84]	; (8003dcc <_sbrk+0x60>)
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d80:	4b13      	ldr	r3, [pc, #76]	; (8003dd0 <_sbrk+0x64>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d102      	bne.n	8003d8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d88:	4b11      	ldr	r3, [pc, #68]	; (8003dd0 <_sbrk+0x64>)
 8003d8a:	4a12      	ldr	r2, [pc, #72]	; (8003dd4 <_sbrk+0x68>)
 8003d8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d8e:	4b10      	ldr	r3, [pc, #64]	; (8003dd0 <_sbrk+0x64>)
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4413      	add	r3, r2
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d207      	bcs.n	8003dac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d9c:	f006 fd18 	bl	800a7d0 <__errno>
 8003da0:	4603      	mov	r3, r0
 8003da2:	220c      	movs	r2, #12
 8003da4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003da6:	f04f 33ff 	mov.w	r3, #4294967295
 8003daa:	e009      	b.n	8003dc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003dac:	4b08      	ldr	r3, [pc, #32]	; (8003dd0 <_sbrk+0x64>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003db2:	4b07      	ldr	r3, [pc, #28]	; (8003dd0 <_sbrk+0x64>)
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4413      	add	r3, r2
 8003dba:	4a05      	ldr	r2, [pc, #20]	; (8003dd0 <_sbrk+0x64>)
 8003dbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3718      	adds	r7, #24
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	20030000 	.word	0x20030000
 8003dcc:	00000400 	.word	0x00000400
 8003dd0:	20000fb8 	.word	0x20000fb8
 8003dd4:	20001110 	.word	0x20001110

08003dd8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ddc:	4b06      	ldr	r3, [pc, #24]	; (8003df8 <SystemInit+0x20>)
 8003dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003de2:	4a05      	ldr	r2, [pc, #20]	; (8003df8 <SystemInit+0x20>)
 8003de4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003de8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003dec:	bf00      	nop
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	e000ed00 	.word	0xe000ed00

08003dfc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003dfc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003e34 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003e00:	f7ff ffea 	bl	8003dd8 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003e04:	480c      	ldr	r0, [pc, #48]	; (8003e38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003e06:	490d      	ldr	r1, [pc, #52]	; (8003e3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003e08:	4a0d      	ldr	r2, [pc, #52]	; (8003e40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003e0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e0c:	e002      	b.n	8003e14 <LoopCopyDataInit>

08003e0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e12:	3304      	adds	r3, #4

08003e14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e18:	d3f9      	bcc.n	8003e0e <CopyDataInit>
  


/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e1a:	4a0a      	ldr	r2, [pc, #40]	; (8003e44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003e1c:	4c0a      	ldr	r4, [pc, #40]	; (8003e48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003e1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e20:	e001      	b.n	8003e26 <LoopFillZerobss>

08003e22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e24:	3204      	adds	r2, #4

08003e26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e28:	d3fb      	bcc.n	8003e22 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003e2a:	f006 fcd7 	bl	800a7dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e2e:	f7fd fbd7 	bl	80015e0 <main>
  bx  lr    
 8003e32:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003e34:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003e38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e3c:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8003e40:	0800f2d0 	.word	0x0800f2d0
  ldr r2, =_sbss
 8003e44:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8003e48:	2000110c 	.word	0x2000110c

08003e4c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e4c:	e7fe      	b.n	8003e4c <CAN1_RX0_IRQHandler>
	...

08003e50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e54:	4b0e      	ldr	r3, [pc, #56]	; (8003e90 <HAL_Init+0x40>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a0d      	ldr	r2, [pc, #52]	; (8003e90 <HAL_Init+0x40>)
 8003e5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003e60:	4b0b      	ldr	r3, [pc, #44]	; (8003e90 <HAL_Init+0x40>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a0a      	ldr	r2, [pc, #40]	; (8003e90 <HAL_Init+0x40>)
 8003e66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e6c:	4b08      	ldr	r3, [pc, #32]	; (8003e90 <HAL_Init+0x40>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a07      	ldr	r2, [pc, #28]	; (8003e90 <HAL_Init+0x40>)
 8003e72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e78:	2003      	movs	r0, #3
 8003e7a:	f000 fe8b 	bl	8004b94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e7e:	2000      	movs	r0, #0
 8003e80:	f000 f808 	bl	8003e94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e84:	f7fe fe80 	bl	8002b88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e88:	2300      	movs	r3, #0
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	40023c00 	.word	0x40023c00

08003e94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e9c:	4b12      	ldr	r3, [pc, #72]	; (8003ee8 <HAL_InitTick+0x54>)
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	4b12      	ldr	r3, [pc, #72]	; (8003eec <HAL_InitTick+0x58>)
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003eaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8003eae:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f000 fea3 	bl	8004bfe <HAL_SYSTICK_Config>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d001      	beq.n	8003ec2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e00e      	b.n	8003ee0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2b0f      	cmp	r3, #15
 8003ec6:	d80a      	bhi.n	8003ede <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ec8:	2200      	movs	r2, #0
 8003eca:	6879      	ldr	r1, [r7, #4]
 8003ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ed0:	f000 fe6b 	bl	8004baa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ed4:	4a06      	ldr	r2, [pc, #24]	; (8003ef0 <HAL_InitTick+0x5c>)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003eda:	2300      	movs	r3, #0
 8003edc:	e000      	b.n	8003ee0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3708      	adds	r7, #8
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	20000010 	.word	0x20000010
 8003eec:	20000018 	.word	0x20000018
 8003ef0:	20000014 	.word	0x20000014

08003ef4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ef8:	4b06      	ldr	r3, [pc, #24]	; (8003f14 <HAL_IncTick+0x20>)
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	461a      	mov	r2, r3
 8003efe:	4b06      	ldr	r3, [pc, #24]	; (8003f18 <HAL_IncTick+0x24>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4413      	add	r3, r2
 8003f04:	4a04      	ldr	r2, [pc, #16]	; (8003f18 <HAL_IncTick+0x24>)
 8003f06:	6013      	str	r3, [r2, #0]
}
 8003f08:	bf00      	nop
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
 8003f12:	bf00      	nop
 8003f14:	20000018 	.word	0x20000018
 8003f18:	20000fbc 	.word	0x20000fbc

08003f1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	af00      	add	r7, sp, #0
  return uwTick;
 8003f20:	4b03      	ldr	r3, [pc, #12]	; (8003f30 <HAL_GetTick+0x14>)
 8003f22:	681b      	ldr	r3, [r3, #0]
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
 8003f2e:	bf00      	nop
 8003f30:	20000fbc 	.word	0x20000fbc

08003f34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f3c:	f7ff ffee 	bl	8003f1c <HAL_GetTick>
 8003f40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f4c:	d005      	beq.n	8003f5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f4e:	4b0a      	ldr	r3, [pc, #40]	; (8003f78 <HAL_Delay+0x44>)
 8003f50:	781b      	ldrb	r3, [r3, #0]
 8003f52:	461a      	mov	r2, r3
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	4413      	add	r3, r2
 8003f58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003f5a:	bf00      	nop
 8003f5c:	f7ff ffde 	bl	8003f1c <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d8f7      	bhi.n	8003f5c <HAL_Delay+0x28>
  {
  }
}
 8003f6c:	bf00      	nop
 8003f6e:	bf00      	nop
 8003f70:	3710      	adds	r7, #16
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	20000018 	.word	0x20000018

08003f7c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b084      	sub	sp, #16
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f84:	2300      	movs	r3, #0
 8003f86:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d101      	bne.n	8003f92 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e033      	b.n	8003ffa <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d109      	bne.n	8003fae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f7fe fe1c 	bl	8002bd8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb2:	f003 0310 	and.w	r3, r3, #16
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d118      	bne.n	8003fec <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fbe:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003fc2:	f023 0302 	bic.w	r3, r3, #2
 8003fc6:	f043 0202 	orr.w	r2, r3, #2
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 fb88 	bl	80046e4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fde:	f023 0303 	bic.w	r3, r3, #3
 8003fe2:	f043 0201 	orr.w	r2, r3, #1
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	641a      	str	r2, [r3, #64]	; 0x40
 8003fea:	e001      	b.n	8003ff0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}

08004002 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b086      	sub	sp, #24
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800400a:	2300      	movs	r3, #0
 800400c:	617b      	str	r3, [r7, #20]
 800400e:	2300      	movs	r3, #0
 8004010:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	f003 0302 	and.w	r3, r3, #2
 8004028:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	f003 0320 	and.w	r3, r3, #32
 8004030:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d049      	beq.n	80040cc <HAL_ADC_IRQHandler+0xca>
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d046      	beq.n	80040cc <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004042:	f003 0310 	and.w	r3, r3, #16
 8004046:	2b00      	cmp	r3, #0
 8004048:	d105      	bne.n	8004056 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d12b      	bne.n	80040bc <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004068:	2b00      	cmp	r3, #0
 800406a:	d127      	bne.n	80040bc <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004072:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004076:	2b00      	cmp	r3, #0
 8004078:	d006      	beq.n	8004088 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004084:	2b00      	cmp	r3, #0
 8004086:	d119      	bne.n	80040bc <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	685a      	ldr	r2, [r3, #4]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 0220 	bic.w	r2, r2, #32
 8004096:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800409c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d105      	bne.n	80040bc <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b4:	f043 0201 	orr.w	r2, r3, #1
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	f7ff fa2f 	bl	8003520 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f06f 0212 	mvn.w	r2, #18
 80040ca:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f003 0304 	and.w	r3, r3, #4
 80040d2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040da:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d057      	beq.n	8004192 <HAL_ADC_IRQHandler+0x190>
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d054      	beq.n	8004192 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ec:	f003 0310 	and.w	r3, r3, #16
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d105      	bne.n	8004100 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d139      	bne.n	8004182 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004114:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004118:	2b00      	cmp	r3, #0
 800411a:	d006      	beq.n	800412a <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004126:	2b00      	cmp	r3, #0
 8004128:	d12b      	bne.n	8004182 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8004134:	2b00      	cmp	r3, #0
 8004136:	d124      	bne.n	8004182 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004142:	2b00      	cmp	r3, #0
 8004144:	d11d      	bne.n	8004182 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800414a:	2b00      	cmp	r3, #0
 800414c:	d119      	bne.n	8004182 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	685a      	ldr	r2, [r3, #4]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800415c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004162:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004172:	2b00      	cmp	r3, #0
 8004174:	d105      	bne.n	8004182 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417a:	f043 0201 	orr.w	r2, r3, #1
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f000 fc2c 	bl	80049e0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f06f 020c 	mvn.w	r2, #12
 8004190:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041a0:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d017      	beq.n	80041d8 <HAL_ADC_IRQHandler+0x1d6>
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d014      	beq.n	80041d8 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0301 	and.w	r3, r3, #1
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d10d      	bne.n	80041d8 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 f945 	bl	8004458 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f06f 0201 	mvn.w	r2, #1
 80041d6:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f003 0320 	and.w	r3, r3, #32
 80041de:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80041e6:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d015      	beq.n	800421a <HAL_ADC_IRQHandler+0x218>
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d012      	beq.n	800421a <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f8:	f043 0202 	orr.w	r2, r3, #2
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f06f 0220 	mvn.w	r2, #32
 8004208:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f000 f92e 	bl	800446c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f06f 0220 	mvn.w	r2, #32
 8004218:	601a      	str	r2, [r3, #0]
  }
}
 800421a:	bf00      	nop
 800421c:	3718      	adds	r7, #24
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
	...

08004224 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b086      	sub	sp, #24
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004230:	2300      	movs	r3, #0
 8004232:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800423a:	2b01      	cmp	r3, #1
 800423c:	d101      	bne.n	8004242 <HAL_ADC_Start_DMA+0x1e>
 800423e:	2302      	movs	r3, #2
 8004240:	e0e9      	b.n	8004416 <HAL_ADC_Start_DMA+0x1f2>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2201      	movs	r2, #1
 8004246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	f003 0301 	and.w	r3, r3, #1
 8004254:	2b01      	cmp	r3, #1
 8004256:	d018      	beq.n	800428a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689a      	ldr	r2, [r3, #8]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f042 0201 	orr.w	r2, r2, #1
 8004266:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004268:	4b6d      	ldr	r3, [pc, #436]	; (8004420 <HAL_ADC_Start_DMA+0x1fc>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a6d      	ldr	r2, [pc, #436]	; (8004424 <HAL_ADC_Start_DMA+0x200>)
 800426e:	fba2 2303 	umull	r2, r3, r2, r3
 8004272:	0c9a      	lsrs	r2, r3, #18
 8004274:	4613      	mov	r3, r2
 8004276:	005b      	lsls	r3, r3, #1
 8004278:	4413      	add	r3, r2
 800427a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800427c:	e002      	b.n	8004284 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	3b01      	subs	r3, #1
 8004282:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1f9      	bne.n	800427e <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004294:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004298:	d107      	bne.n	80042aa <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	689a      	ldr	r2, [r3, #8]
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042a8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f003 0301 	and.w	r3, r3, #1
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	f040 80a1 	bne.w	80043fc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042be:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80042c2:	f023 0301 	bic.w	r3, r3, #1
 80042c6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d007      	beq.n	80042ec <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80042e4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042f8:	d106      	bne.n	8004308 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042fe:	f023 0206 	bic.w	r2, r3, #6
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	645a      	str	r2, [r3, #68]	; 0x44
 8004306:	e002      	b.n	800430e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004316:	4b44      	ldr	r3, [pc, #272]	; (8004428 <HAL_ADC_Start_DMA+0x204>)
 8004318:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800431e:	4a43      	ldr	r2, [pc, #268]	; (800442c <HAL_ADC_Start_DMA+0x208>)
 8004320:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004326:	4a42      	ldr	r2, [pc, #264]	; (8004430 <HAL_ADC_Start_DMA+0x20c>)
 8004328:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800432e:	4a41      	ldr	r2, [pc, #260]	; (8004434 <HAL_ADC_Start_DMA+0x210>)
 8004330:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800433a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	685a      	ldr	r2, [r3, #4]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800434a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	689a      	ldr	r2, [r3, #8]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800435a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	334c      	adds	r3, #76	; 0x4c
 8004366:	4619      	mov	r1, r3
 8004368:	68ba      	ldr	r2, [r7, #8]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f000 fd02 	bl	8004d74 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f003 031f 	and.w	r3, r3, #31
 8004378:	2b00      	cmp	r3, #0
 800437a:	d12a      	bne.n	80043d2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a2d      	ldr	r2, [pc, #180]	; (8004438 <HAL_ADC_Start_DMA+0x214>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d015      	beq.n	80043b2 <HAL_ADC_Start_DMA+0x18e>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a2c      	ldr	r2, [pc, #176]	; (800443c <HAL_ADC_Start_DMA+0x218>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d105      	bne.n	800439c <HAL_ADC_Start_DMA+0x178>
 8004390:	4b25      	ldr	r3, [pc, #148]	; (8004428 <HAL_ADC_Start_DMA+0x204>)
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	f003 031f 	and.w	r3, r3, #31
 8004398:	2b00      	cmp	r3, #0
 800439a:	d00a      	beq.n	80043b2 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a27      	ldr	r2, [pc, #156]	; (8004440 <HAL_ADC_Start_DMA+0x21c>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d136      	bne.n	8004414 <HAL_ADC_Start_DMA+0x1f0>
 80043a6:	4b20      	ldr	r3, [pc, #128]	; (8004428 <HAL_ADC_Start_DMA+0x204>)
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f003 0310 	and.w	r3, r3, #16
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d130      	bne.n	8004414 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d129      	bne.n	8004414 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	689a      	ldr	r2, [r3, #8]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80043ce:	609a      	str	r2, [r3, #8]
 80043d0:	e020      	b.n	8004414 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a18      	ldr	r2, [pc, #96]	; (8004438 <HAL_ADC_Start_DMA+0x214>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d11b      	bne.n	8004414 <HAL_ADC_Start_DMA+0x1f0>
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d114      	bne.n	8004414 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	689a      	ldr	r2, [r3, #8]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80043f8:	609a      	str	r2, [r3, #8]
 80043fa:	e00b      	b.n	8004414 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004400:	f043 0210 	orr.w	r2, r3, #16
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800440c:	f043 0201 	orr.w	r2, r3, #1
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8004414:	2300      	movs	r3, #0
}
 8004416:	4618      	mov	r0, r3
 8004418:	3718      	adds	r7, #24
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	20000010 	.word	0x20000010
 8004424:	431bde83 	.word	0x431bde83
 8004428:	40012300 	.word	0x40012300
 800442c:	080048dd 	.word	0x080048dd
 8004430:	08004997 	.word	0x08004997
 8004434:	080049b3 	.word	0x080049b3
 8004438:	40012000 	.word	0x40012000
 800443c:	40012100 	.word	0x40012100
 8004440:	40012200 	.word	0x40012200

08004444 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800444c:	bf00      	nop
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8004460:	bf00      	nop
 8004462:	370c      	adds	r7, #12
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr

0800446c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004474:	bf00      	nop
 8004476:	370c      	adds	r7, #12
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004480:	b480      	push	{r7}
 8004482:	b085      	sub	sp, #20
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800448a:	2300      	movs	r3, #0
 800448c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004494:	2b01      	cmp	r3, #1
 8004496:	d101      	bne.n	800449c <HAL_ADC_ConfigChannel+0x1c>
 8004498:	2302      	movs	r3, #2
 800449a:	e113      	b.n	80046c4 <HAL_ADC_ConfigChannel+0x244>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2b09      	cmp	r3, #9
 80044aa:	d925      	bls.n	80044f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68d9      	ldr	r1, [r3, #12]
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	461a      	mov	r2, r3
 80044ba:	4613      	mov	r3, r2
 80044bc:	005b      	lsls	r3, r3, #1
 80044be:	4413      	add	r3, r2
 80044c0:	3b1e      	subs	r3, #30
 80044c2:	2207      	movs	r2, #7
 80044c4:	fa02 f303 	lsl.w	r3, r2, r3
 80044c8:	43da      	mvns	r2, r3
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	400a      	ands	r2, r1
 80044d0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	68d9      	ldr	r1, [r3, #12]
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	689a      	ldr	r2, [r3, #8]
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	4618      	mov	r0, r3
 80044e4:	4603      	mov	r3, r0
 80044e6:	005b      	lsls	r3, r3, #1
 80044e8:	4403      	add	r3, r0
 80044ea:	3b1e      	subs	r3, #30
 80044ec:	409a      	lsls	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	430a      	orrs	r2, r1
 80044f4:	60da      	str	r2, [r3, #12]
 80044f6:	e022      	b.n	800453e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	6919      	ldr	r1, [r3, #16]
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	b29b      	uxth	r3, r3
 8004504:	461a      	mov	r2, r3
 8004506:	4613      	mov	r3, r2
 8004508:	005b      	lsls	r3, r3, #1
 800450a:	4413      	add	r3, r2
 800450c:	2207      	movs	r2, #7
 800450e:	fa02 f303 	lsl.w	r3, r2, r3
 8004512:	43da      	mvns	r2, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	400a      	ands	r2, r1
 800451a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	6919      	ldr	r1, [r3, #16]
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	689a      	ldr	r2, [r3, #8]
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	b29b      	uxth	r3, r3
 800452c:	4618      	mov	r0, r3
 800452e:	4603      	mov	r3, r0
 8004530:	005b      	lsls	r3, r3, #1
 8004532:	4403      	add	r3, r0
 8004534:	409a      	lsls	r2, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	430a      	orrs	r2, r1
 800453c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	2b06      	cmp	r3, #6
 8004544:	d824      	bhi.n	8004590 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	685a      	ldr	r2, [r3, #4]
 8004550:	4613      	mov	r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	4413      	add	r3, r2
 8004556:	3b05      	subs	r3, #5
 8004558:	221f      	movs	r2, #31
 800455a:	fa02 f303 	lsl.w	r3, r2, r3
 800455e:	43da      	mvns	r2, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	400a      	ands	r2, r1
 8004566:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	b29b      	uxth	r3, r3
 8004574:	4618      	mov	r0, r3
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	685a      	ldr	r2, [r3, #4]
 800457a:	4613      	mov	r3, r2
 800457c:	009b      	lsls	r3, r3, #2
 800457e:	4413      	add	r3, r2
 8004580:	3b05      	subs	r3, #5
 8004582:	fa00 f203 	lsl.w	r2, r0, r3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	430a      	orrs	r2, r1
 800458c:	635a      	str	r2, [r3, #52]	; 0x34
 800458e:	e04c      	b.n	800462a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	2b0c      	cmp	r3, #12
 8004596:	d824      	bhi.n	80045e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	685a      	ldr	r2, [r3, #4]
 80045a2:	4613      	mov	r3, r2
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	4413      	add	r3, r2
 80045a8:	3b23      	subs	r3, #35	; 0x23
 80045aa:	221f      	movs	r2, #31
 80045ac:	fa02 f303 	lsl.w	r3, r2, r3
 80045b0:	43da      	mvns	r2, r3
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	400a      	ands	r2, r1
 80045b8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	b29b      	uxth	r3, r3
 80045c6:	4618      	mov	r0, r3
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	685a      	ldr	r2, [r3, #4]
 80045cc:	4613      	mov	r3, r2
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	4413      	add	r3, r2
 80045d2:	3b23      	subs	r3, #35	; 0x23
 80045d4:	fa00 f203 	lsl.w	r2, r0, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	430a      	orrs	r2, r1
 80045de:	631a      	str	r2, [r3, #48]	; 0x30
 80045e0:	e023      	b.n	800462a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	685a      	ldr	r2, [r3, #4]
 80045ec:	4613      	mov	r3, r2
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	4413      	add	r3, r2
 80045f2:	3b41      	subs	r3, #65	; 0x41
 80045f4:	221f      	movs	r2, #31
 80045f6:	fa02 f303 	lsl.w	r3, r2, r3
 80045fa:	43da      	mvns	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	400a      	ands	r2, r1
 8004602:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	b29b      	uxth	r3, r3
 8004610:	4618      	mov	r0, r3
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	685a      	ldr	r2, [r3, #4]
 8004616:	4613      	mov	r3, r2
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	4413      	add	r3, r2
 800461c:	3b41      	subs	r3, #65	; 0x41
 800461e:	fa00 f203 	lsl.w	r2, r0, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	430a      	orrs	r2, r1
 8004628:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800462a:	4b29      	ldr	r3, [pc, #164]	; (80046d0 <HAL_ADC_ConfigChannel+0x250>)
 800462c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a28      	ldr	r2, [pc, #160]	; (80046d4 <HAL_ADC_ConfigChannel+0x254>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d10f      	bne.n	8004658 <HAL_ADC_ConfigChannel+0x1d8>
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2b12      	cmp	r3, #18
 800463e:	d10b      	bne.n	8004658 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a1d      	ldr	r2, [pc, #116]	; (80046d4 <HAL_ADC_ConfigChannel+0x254>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d12b      	bne.n	80046ba <HAL_ADC_ConfigChannel+0x23a>
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a1c      	ldr	r2, [pc, #112]	; (80046d8 <HAL_ADC_ConfigChannel+0x258>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d003      	beq.n	8004674 <HAL_ADC_ConfigChannel+0x1f4>
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2b11      	cmp	r3, #17
 8004672:	d122      	bne.n	80046ba <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a11      	ldr	r2, [pc, #68]	; (80046d8 <HAL_ADC_ConfigChannel+0x258>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d111      	bne.n	80046ba <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004696:	4b11      	ldr	r3, [pc, #68]	; (80046dc <HAL_ADC_ConfigChannel+0x25c>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a11      	ldr	r2, [pc, #68]	; (80046e0 <HAL_ADC_ConfigChannel+0x260>)
 800469c:	fba2 2303 	umull	r2, r3, r2, r3
 80046a0:	0c9a      	lsrs	r2, r3, #18
 80046a2:	4613      	mov	r3, r2
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	4413      	add	r3, r2
 80046a8:	005b      	lsls	r3, r3, #1
 80046aa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80046ac:	e002      	b.n	80046b4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	3b01      	subs	r3, #1
 80046b2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1f9      	bne.n	80046ae <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 80046c2:	2300      	movs	r3, #0
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3714      	adds	r7, #20
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr
 80046d0:	40012300 	.word	0x40012300
 80046d4:	40012000 	.word	0x40012000
 80046d8:	10000012 	.word	0x10000012
 80046dc:	20000010 	.word	0x20000010
 80046e0:	431bde83 	.word	0x431bde83

080046e4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80046ec:	4b79      	ldr	r3, [pc, #484]	; (80048d4 <ADC_Init+0x1f0>)
 80046ee:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	685a      	ldr	r2, [r3, #4]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	431a      	orrs	r2, r3
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	685a      	ldr	r2, [r3, #4]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004718:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	6859      	ldr	r1, [r3, #4]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	021a      	lsls	r2, r3, #8
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	430a      	orrs	r2, r1
 800472c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800473c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	6859      	ldr	r1, [r3, #4]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689a      	ldr	r2, [r3, #8]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	430a      	orrs	r2, r1
 800474e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	689a      	ldr	r2, [r3, #8]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800475e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	6899      	ldr	r1, [r3, #8]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	68da      	ldr	r2, [r3, #12]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	430a      	orrs	r2, r1
 8004770:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004776:	4a58      	ldr	r2, [pc, #352]	; (80048d8 <ADC_Init+0x1f4>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d022      	beq.n	80047c2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	689a      	ldr	r2, [r3, #8]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800478a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	6899      	ldr	r1, [r3, #8]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	430a      	orrs	r2, r1
 800479c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	689a      	ldr	r2, [r3, #8]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80047ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	6899      	ldr	r1, [r3, #8]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	430a      	orrs	r2, r1
 80047be:	609a      	str	r2, [r3, #8]
 80047c0:	e00f      	b.n	80047e2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	689a      	ldr	r2, [r3, #8]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80047d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	689a      	ldr	r2, [r3, #8]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80047e0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	689a      	ldr	r2, [r3, #8]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f022 0202 	bic.w	r2, r2, #2
 80047f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	6899      	ldr	r1, [r3, #8]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	7e1b      	ldrb	r3, [r3, #24]
 80047fc:	005a      	lsls	r2, r3, #1
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	430a      	orrs	r2, r1
 8004804:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f893 3020 	ldrb.w	r3, [r3, #32]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d01b      	beq.n	8004848 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	685a      	ldr	r2, [r3, #4]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800481e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	685a      	ldr	r2, [r3, #4]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800482e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	6859      	ldr	r1, [r3, #4]
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800483a:	3b01      	subs	r3, #1
 800483c:	035a      	lsls	r2, r3, #13
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	430a      	orrs	r2, r1
 8004844:	605a      	str	r2, [r3, #4]
 8004846:	e007      	b.n	8004858 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	685a      	ldr	r2, [r3, #4]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004856:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004866:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	69db      	ldr	r3, [r3, #28]
 8004872:	3b01      	subs	r3, #1
 8004874:	051a      	lsls	r2, r3, #20
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	430a      	orrs	r2, r1
 800487c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	689a      	ldr	r2, [r3, #8]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800488c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	6899      	ldr	r1, [r3, #8]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800489a:	025a      	lsls	r2, r3, #9
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	430a      	orrs	r2, r1
 80048a2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	689a      	ldr	r2, [r3, #8]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	6899      	ldr	r1, [r3, #8]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	695b      	ldr	r3, [r3, #20]
 80048be:	029a      	lsls	r2, r3, #10
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	430a      	orrs	r2, r1
 80048c6:	609a      	str	r2, [r3, #8]
}
 80048c8:	bf00      	nop
 80048ca:	3714      	adds	r7, #20
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr
 80048d4:	40012300 	.word	0x40012300
 80048d8:	0f000001 	.word	0x0f000001

080048dc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b084      	sub	sp, #16
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ee:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d13c      	bne.n	8004970 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d12b      	bne.n	8004968 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004914:	2b00      	cmp	r3, #0
 8004916:	d127      	bne.n	8004968 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800491e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004922:	2b00      	cmp	r3, #0
 8004924:	d006      	beq.n	8004934 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004930:	2b00      	cmp	r3, #0
 8004932:	d119      	bne.n	8004968 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	685a      	ldr	r2, [r3, #4]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f022 0220 	bic.w	r2, r2, #32
 8004942:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004948:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004954:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d105      	bne.n	8004968 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004960:	f043 0201 	orr.w	r2, r3, #1
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004968:	68f8      	ldr	r0, [r7, #12]
 800496a:	f7fe fdd9 	bl	8003520 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800496e:	e00e      	b.n	800498e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004974:	f003 0310 	and.w	r3, r3, #16
 8004978:	2b00      	cmp	r3, #0
 800497a:	d003      	beq.n	8004984 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f7ff fd75 	bl	800446c <HAL_ADC_ErrorCallback>
}
 8004982:	e004      	b.n	800498e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	4798      	blx	r3
}
 800498e:	bf00      	nop
 8004990:	3710      	adds	r7, #16
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}

08004996 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004996:	b580      	push	{r7, lr}
 8004998:	b084      	sub	sp, #16
 800499a:	af00      	add	r7, sp, #0
 800499c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80049a4:	68f8      	ldr	r0, [r7, #12]
 80049a6:	f7ff fd4d 	bl	8004444 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80049aa:	bf00      	nop
 80049ac:	3710      	adds	r7, #16
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}

080049b2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80049b2:	b580      	push	{r7, lr}
 80049b4:	b084      	sub	sp, #16
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049be:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2240      	movs	r2, #64	; 0x40
 80049c4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ca:	f043 0204 	orr.w	r2, r3, #4
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80049d2:	68f8      	ldr	r0, [r7, #12]
 80049d4:	f7ff fd4a 	bl	800446c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80049d8:	bf00      	nop
 80049da:	3710      	adds	r7, #16
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}

080049e0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80049e8:	bf00      	nop
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr

080049f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f003 0307 	and.w	r3, r3, #7
 8004a02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a04:	4b0c      	ldr	r3, [pc, #48]	; (8004a38 <__NVIC_SetPriorityGrouping+0x44>)
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a10:	4013      	ands	r3, r2
 8004a12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004a20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a26:	4a04      	ldr	r2, [pc, #16]	; (8004a38 <__NVIC_SetPriorityGrouping+0x44>)
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	60d3      	str	r3, [r2, #12]
}
 8004a2c:	bf00      	nop
 8004a2e:	3714      	adds	r7, #20
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr
 8004a38:	e000ed00 	.word	0xe000ed00

08004a3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a40:	4b04      	ldr	r3, [pc, #16]	; (8004a54 <__NVIC_GetPriorityGrouping+0x18>)
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	0a1b      	lsrs	r3, r3, #8
 8004a46:	f003 0307 	and.w	r3, r3, #7
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr
 8004a54:	e000ed00 	.word	0xe000ed00

08004a58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	4603      	mov	r3, r0
 8004a60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	db0b      	blt.n	8004a82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a6a:	79fb      	ldrb	r3, [r7, #7]
 8004a6c:	f003 021f 	and.w	r2, r3, #31
 8004a70:	4907      	ldr	r1, [pc, #28]	; (8004a90 <__NVIC_EnableIRQ+0x38>)
 8004a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a76:	095b      	lsrs	r3, r3, #5
 8004a78:	2001      	movs	r0, #1
 8004a7a:	fa00 f202 	lsl.w	r2, r0, r2
 8004a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004a82:	bf00      	nop
 8004a84:	370c      	adds	r7, #12
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr
 8004a8e:	bf00      	nop
 8004a90:	e000e100 	.word	0xe000e100

08004a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	6039      	str	r1, [r7, #0]
 8004a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	db0a      	blt.n	8004abe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	b2da      	uxtb	r2, r3
 8004aac:	490c      	ldr	r1, [pc, #48]	; (8004ae0 <__NVIC_SetPriority+0x4c>)
 8004aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab2:	0112      	lsls	r2, r2, #4
 8004ab4:	b2d2      	uxtb	r2, r2
 8004ab6:	440b      	add	r3, r1
 8004ab8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004abc:	e00a      	b.n	8004ad4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	b2da      	uxtb	r2, r3
 8004ac2:	4908      	ldr	r1, [pc, #32]	; (8004ae4 <__NVIC_SetPriority+0x50>)
 8004ac4:	79fb      	ldrb	r3, [r7, #7]
 8004ac6:	f003 030f 	and.w	r3, r3, #15
 8004aca:	3b04      	subs	r3, #4
 8004acc:	0112      	lsls	r2, r2, #4
 8004ace:	b2d2      	uxtb	r2, r2
 8004ad0:	440b      	add	r3, r1
 8004ad2:	761a      	strb	r2, [r3, #24]
}
 8004ad4:	bf00      	nop
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr
 8004ae0:	e000e100 	.word	0xe000e100
 8004ae4:	e000ed00 	.word	0xe000ed00

08004ae8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b089      	sub	sp, #36	; 0x24
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	60b9      	str	r1, [r7, #8]
 8004af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f003 0307 	and.w	r3, r3, #7
 8004afa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	f1c3 0307 	rsb	r3, r3, #7
 8004b02:	2b04      	cmp	r3, #4
 8004b04:	bf28      	it	cs
 8004b06:	2304      	movcs	r3, #4
 8004b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	3304      	adds	r3, #4
 8004b0e:	2b06      	cmp	r3, #6
 8004b10:	d902      	bls.n	8004b18 <NVIC_EncodePriority+0x30>
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	3b03      	subs	r3, #3
 8004b16:	e000      	b.n	8004b1a <NVIC_EncodePriority+0x32>
 8004b18:	2300      	movs	r3, #0
 8004b1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	fa02 f303 	lsl.w	r3, r2, r3
 8004b26:	43da      	mvns	r2, r3
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	401a      	ands	r2, r3
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b30:	f04f 31ff 	mov.w	r1, #4294967295
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	fa01 f303 	lsl.w	r3, r1, r3
 8004b3a:	43d9      	mvns	r1, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b40:	4313      	orrs	r3, r2
         );
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3724      	adds	r7, #36	; 0x24
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
	...

08004b50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b082      	sub	sp, #8
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b60:	d301      	bcc.n	8004b66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b62:	2301      	movs	r3, #1
 8004b64:	e00f      	b.n	8004b86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b66:	4a0a      	ldr	r2, [pc, #40]	; (8004b90 <SysTick_Config+0x40>)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b6e:	210f      	movs	r1, #15
 8004b70:	f04f 30ff 	mov.w	r0, #4294967295
 8004b74:	f7ff ff8e 	bl	8004a94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b78:	4b05      	ldr	r3, [pc, #20]	; (8004b90 <SysTick_Config+0x40>)
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b7e:	4b04      	ldr	r3, [pc, #16]	; (8004b90 <SysTick_Config+0x40>)
 8004b80:	2207      	movs	r2, #7
 8004b82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3708      	adds	r7, #8
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	e000e010 	.word	0xe000e010

08004b94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f7ff ff29 	bl	80049f4 <__NVIC_SetPriorityGrouping>
}
 8004ba2:	bf00      	nop
 8004ba4:	3708      	adds	r7, #8
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}

08004baa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004baa:	b580      	push	{r7, lr}
 8004bac:	b086      	sub	sp, #24
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	60b9      	str	r1, [r7, #8]
 8004bb4:	607a      	str	r2, [r7, #4]
 8004bb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bbc:	f7ff ff3e 	bl	8004a3c <__NVIC_GetPriorityGrouping>
 8004bc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bc2:	687a      	ldr	r2, [r7, #4]
 8004bc4:	68b9      	ldr	r1, [r7, #8]
 8004bc6:	6978      	ldr	r0, [r7, #20]
 8004bc8:	f7ff ff8e 	bl	8004ae8 <NVIC_EncodePriority>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bd2:	4611      	mov	r1, r2
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f7ff ff5d 	bl	8004a94 <__NVIC_SetPriority>
}
 8004bda:	bf00      	nop
 8004bdc:	3718      	adds	r7, #24
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}

08004be2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004be2:	b580      	push	{r7, lr}
 8004be4:	b082      	sub	sp, #8
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	4603      	mov	r3, r0
 8004bea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7ff ff31 	bl	8004a58 <__NVIC_EnableIRQ>
}
 8004bf6:	bf00      	nop
 8004bf8:	3708      	adds	r7, #8
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}

08004bfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004bfe:	b580      	push	{r7, lr}
 8004c00:	b082      	sub	sp, #8
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f7ff ffa2 	bl	8004b50 <SysTick_Config>
 8004c0c:	4603      	mov	r3, r0
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3708      	adds	r7, #8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
	...

08004c18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004c20:	2300      	movs	r3, #0
 8004c22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004c24:	f7ff f97a 	bl	8003f1c <HAL_GetTick>
 8004c28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d101      	bne.n	8004c34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e099      	b.n	8004d68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2202      	movs	r2, #2
 8004c38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f022 0201 	bic.w	r2, r2, #1
 8004c52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c54:	e00f      	b.n	8004c76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c56:	f7ff f961 	bl	8003f1c <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	2b05      	cmp	r3, #5
 8004c62:	d908      	bls.n	8004c76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2220      	movs	r2, #32
 8004c68:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2203      	movs	r2, #3
 8004c6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e078      	b.n	8004d68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0301 	and.w	r3, r3, #1
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d1e8      	bne.n	8004c56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	4b38      	ldr	r3, [pc, #224]	; (8004d70 <HAL_DMA_Init+0x158>)
 8004c90:	4013      	ands	r3, r2
 8004c92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	685a      	ldr	r2, [r3, #4]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ca2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	699b      	ldr	r3, [r3, #24]
 8004cb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cc2:	697a      	ldr	r2, [r7, #20]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ccc:	2b04      	cmp	r3, #4
 8004cce:	d107      	bne.n	8004ce0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	697a      	ldr	r2, [r7, #20]
 8004ce6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	f023 0307 	bic.w	r3, r3, #7
 8004cf6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d06:	2b04      	cmp	r3, #4
 8004d08:	d117      	bne.n	8004d3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00e      	beq.n	8004d3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f000 fb01 	bl	8005324 <DMA_CheckFifoParam>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d008      	beq.n	8004d3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2240      	movs	r2, #64	; 0x40
 8004d2c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2201      	movs	r2, #1
 8004d32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004d36:	2301      	movs	r3, #1
 8004d38:	e016      	b.n	8004d68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f000 fab8 	bl	80052b8 <DMA_CalcBaseAndBitshift>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d50:	223f      	movs	r2, #63	; 0x3f
 8004d52:	409a      	lsls	r2, r3
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2201      	movs	r2, #1
 8004d62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004d66:	2300      	movs	r3, #0
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3718      	adds	r7, #24
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	f010803f 	.word	0xf010803f

08004d74 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b086      	sub	sp, #24
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	607a      	str	r2, [r7, #4]
 8004d80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d82:	2300      	movs	r3, #0
 8004d84:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d8a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d101      	bne.n	8004d9a <HAL_DMA_Start_IT+0x26>
 8004d96:	2302      	movs	r3, #2
 8004d98:	e040      	b.n	8004e1c <HAL_DMA_Start_IT+0xa8>
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	2b01      	cmp	r3, #1
 8004dac:	d12f      	bne.n	8004e0e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2202      	movs	r2, #2
 8004db2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2200      	movs	r2, #0
 8004dba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	68b9      	ldr	r1, [r7, #8]
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f000 fa4a 	bl	800525c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dcc:	223f      	movs	r2, #63	; 0x3f
 8004dce:	409a      	lsls	r2, r3
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f042 0216 	orr.w	r2, r2, #22
 8004de2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d007      	beq.n	8004dfc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f042 0208 	orr.w	r2, r2, #8
 8004dfa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f042 0201 	orr.w	r2, r2, #1
 8004e0a:	601a      	str	r2, [r3, #0]
 8004e0c:	e005      	b.n	8004e1a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004e16:	2302      	movs	r3, #2
 8004e18:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004e1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3718      	adds	r7, #24
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b084      	sub	sp, #16
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e30:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004e32:	f7ff f873 	bl	8003f1c <HAL_GetTick>
 8004e36:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	2b02      	cmp	r3, #2
 8004e42:	d008      	beq.n	8004e56 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2280      	movs	r2, #128	; 0x80
 8004e48:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e052      	b.n	8004efc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f022 0216 	bic.w	r2, r2, #22
 8004e64:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	695a      	ldr	r2, [r3, #20]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e74:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d103      	bne.n	8004e86 <HAL_DMA_Abort+0x62>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d007      	beq.n	8004e96 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f022 0208 	bic.w	r2, r2, #8
 8004e94:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f022 0201 	bic.w	r2, r2, #1
 8004ea4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ea6:	e013      	b.n	8004ed0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ea8:	f7ff f838 	bl	8003f1c <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	2b05      	cmp	r3, #5
 8004eb4:	d90c      	bls.n	8004ed0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2220      	movs	r2, #32
 8004eba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2203      	movs	r2, #3
 8004ec0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e015      	b.n	8004efc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f003 0301 	and.w	r3, r3, #1
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d1e4      	bne.n	8004ea8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ee2:	223f      	movs	r2, #63	; 0x3f
 8004ee4:	409a      	lsls	r2, r3
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004efa:	2300      	movs	r3, #0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3710      	adds	r7, #16
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d004      	beq.n	8004f22 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2280      	movs	r2, #128	; 0x80
 8004f1c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e00c      	b.n	8004f3c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2205      	movs	r2, #5
 8004f26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f022 0201 	bic.w	r2, r2, #1
 8004f38:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004f3a:	2300      	movs	r3, #0
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	370c      	adds	r7, #12
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr

08004f48 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b086      	sub	sp, #24
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004f50:	2300      	movs	r3, #0
 8004f52:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004f54:	4b8e      	ldr	r3, [pc, #568]	; (8005190 <HAL_DMA_IRQHandler+0x248>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a8e      	ldr	r2, [pc, #568]	; (8005194 <HAL_DMA_IRQHandler+0x24c>)
 8004f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f5e:	0a9b      	lsrs	r3, r3, #10
 8004f60:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f66:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f72:	2208      	movs	r2, #8
 8004f74:	409a      	lsls	r2, r3
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	4013      	ands	r3, r2
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d01a      	beq.n	8004fb4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 0304 	and.w	r3, r3, #4
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d013      	beq.n	8004fb4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f022 0204 	bic.w	r2, r2, #4
 8004f9a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fa0:	2208      	movs	r2, #8
 8004fa2:	409a      	lsls	r2, r3
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fac:	f043 0201 	orr.w	r2, r3, #1
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fb8:	2201      	movs	r2, #1
 8004fba:	409a      	lsls	r2, r3
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d012      	beq.n	8004fea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	695b      	ldr	r3, [r3, #20]
 8004fca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00b      	beq.n	8004fea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	409a      	lsls	r2, r3
 8004fda:	693b      	ldr	r3, [r7, #16]
 8004fdc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fe2:	f043 0202 	orr.w	r2, r3, #2
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fee:	2204      	movs	r2, #4
 8004ff0:	409a      	lsls	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d012      	beq.n	8005020 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0302 	and.w	r3, r3, #2
 8005004:	2b00      	cmp	r3, #0
 8005006:	d00b      	beq.n	8005020 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800500c:	2204      	movs	r2, #4
 800500e:	409a      	lsls	r2, r3
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005018:	f043 0204 	orr.w	r2, r3, #4
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005024:	2210      	movs	r2, #16
 8005026:	409a      	lsls	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	4013      	ands	r3, r2
 800502c:	2b00      	cmp	r3, #0
 800502e:	d043      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0308 	and.w	r3, r3, #8
 800503a:	2b00      	cmp	r3, #0
 800503c:	d03c      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005042:	2210      	movs	r2, #16
 8005044:	409a      	lsls	r2, r3
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d018      	beq.n	800508a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005062:	2b00      	cmp	r3, #0
 8005064:	d108      	bne.n	8005078 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506a:	2b00      	cmp	r3, #0
 800506c:	d024      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	4798      	blx	r3
 8005076:	e01f      	b.n	80050b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800507c:	2b00      	cmp	r3, #0
 800507e:	d01b      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	4798      	blx	r3
 8005088:	e016      	b.n	80050b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005094:	2b00      	cmp	r3, #0
 8005096:	d107      	bne.n	80050a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f022 0208 	bic.w	r2, r2, #8
 80050a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d003      	beq.n	80050b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050bc:	2220      	movs	r2, #32
 80050be:	409a      	lsls	r2, r3
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	4013      	ands	r3, r2
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	f000 808f 	beq.w	80051e8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0310 	and.w	r3, r3, #16
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	f000 8087 	beq.w	80051e8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050de:	2220      	movs	r2, #32
 80050e0:	409a      	lsls	r2, r3
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	2b05      	cmp	r3, #5
 80050f0:	d136      	bne.n	8005160 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f022 0216 	bic.w	r2, r2, #22
 8005100:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	695a      	ldr	r2, [r3, #20]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005110:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005116:	2b00      	cmp	r3, #0
 8005118:	d103      	bne.n	8005122 <HAL_DMA_IRQHandler+0x1da>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800511e:	2b00      	cmp	r3, #0
 8005120:	d007      	beq.n	8005132 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f022 0208 	bic.w	r2, r2, #8
 8005130:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005136:	223f      	movs	r2, #63	; 0x3f
 8005138:	409a      	lsls	r2, r3
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2201      	movs	r2, #1
 8005142:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005152:	2b00      	cmp	r3, #0
 8005154:	d07e      	beq.n	8005254 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	4798      	blx	r3
        }
        return;
 800515e:	e079      	b.n	8005254 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d01d      	beq.n	80051aa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d10d      	bne.n	8005198 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005180:	2b00      	cmp	r3, #0
 8005182:	d031      	beq.n	80051e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	4798      	blx	r3
 800518c:	e02c      	b.n	80051e8 <HAL_DMA_IRQHandler+0x2a0>
 800518e:	bf00      	nop
 8005190:	20000010 	.word	0x20000010
 8005194:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800519c:	2b00      	cmp	r3, #0
 800519e:	d023      	beq.n	80051e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051a4:	6878      	ldr	r0, [r7, #4]
 80051a6:	4798      	blx	r3
 80051a8:	e01e      	b.n	80051e8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d10f      	bne.n	80051d8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f022 0210 	bic.w	r2, r2, #16
 80051c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d003      	beq.n	80051e8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d032      	beq.n	8005256 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051f4:	f003 0301 	and.w	r3, r3, #1
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d022      	beq.n	8005242 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2205      	movs	r2, #5
 8005200:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f022 0201 	bic.w	r2, r2, #1
 8005212:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	3301      	adds	r3, #1
 8005218:	60bb      	str	r3, [r7, #8]
 800521a:	697a      	ldr	r2, [r7, #20]
 800521c:	429a      	cmp	r2, r3
 800521e:	d307      	bcc.n	8005230 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0301 	and.w	r3, r3, #1
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1f2      	bne.n	8005214 <HAL_DMA_IRQHandler+0x2cc>
 800522e:	e000      	b.n	8005232 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005230:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005246:	2b00      	cmp	r3, #0
 8005248:	d005      	beq.n	8005256 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	4798      	blx	r3
 8005252:	e000      	b.n	8005256 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005254:	bf00      	nop
    }
  }
}
 8005256:	3718      	adds	r7, #24
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}

0800525c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	607a      	str	r2, [r7, #4]
 8005268:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005278:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	683a      	ldr	r2, [r7, #0]
 8005280:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	2b40      	cmp	r3, #64	; 0x40
 8005288:	d108      	bne.n	800529c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68ba      	ldr	r2, [r7, #8]
 8005298:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800529a:	e007      	b.n	80052ac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	68ba      	ldr	r2, [r7, #8]
 80052a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	60da      	str	r2, [r3, #12]
}
 80052ac:	bf00      	nop
 80052ae:	3714      	adds	r7, #20
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr

080052b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b085      	sub	sp, #20
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	3b10      	subs	r3, #16
 80052c8:	4a14      	ldr	r2, [pc, #80]	; (800531c <DMA_CalcBaseAndBitshift+0x64>)
 80052ca:	fba2 2303 	umull	r2, r3, r2, r3
 80052ce:	091b      	lsrs	r3, r3, #4
 80052d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80052d2:	4a13      	ldr	r2, [pc, #76]	; (8005320 <DMA_CalcBaseAndBitshift+0x68>)
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	4413      	add	r3, r2
 80052d8:	781b      	ldrb	r3, [r3, #0]
 80052da:	461a      	mov	r2, r3
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2b03      	cmp	r3, #3
 80052e4:	d909      	bls.n	80052fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80052ee:	f023 0303 	bic.w	r3, r3, #3
 80052f2:	1d1a      	adds	r2, r3, #4
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	659a      	str	r2, [r3, #88]	; 0x58
 80052f8:	e007      	b.n	800530a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005302:	f023 0303 	bic.w	r3, r3, #3
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800530e:	4618      	mov	r0, r3
 8005310:	3714      	adds	r7, #20
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr
 800531a:	bf00      	nop
 800531c:	aaaaaaab 	.word	0xaaaaaaab
 8005320:	0800ee5c 	.word	0x0800ee5c

08005324 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005324:	b480      	push	{r7}
 8005326:	b085      	sub	sp, #20
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800532c:	2300      	movs	r3, #0
 800532e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005334:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d11f      	bne.n	800537e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	2b03      	cmp	r3, #3
 8005342:	d856      	bhi.n	80053f2 <DMA_CheckFifoParam+0xce>
 8005344:	a201      	add	r2, pc, #4	; (adr r2, 800534c <DMA_CheckFifoParam+0x28>)
 8005346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800534a:	bf00      	nop
 800534c:	0800535d 	.word	0x0800535d
 8005350:	0800536f 	.word	0x0800536f
 8005354:	0800535d 	.word	0x0800535d
 8005358:	080053f3 	.word	0x080053f3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005360:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d046      	beq.n	80053f6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800536c:	e043      	b.n	80053f6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005372:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005376:	d140      	bne.n	80053fa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800537c:	e03d      	b.n	80053fa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	699b      	ldr	r3, [r3, #24]
 8005382:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005386:	d121      	bne.n	80053cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	2b03      	cmp	r3, #3
 800538c:	d837      	bhi.n	80053fe <DMA_CheckFifoParam+0xda>
 800538e:	a201      	add	r2, pc, #4	; (adr r2, 8005394 <DMA_CheckFifoParam+0x70>)
 8005390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005394:	080053a5 	.word	0x080053a5
 8005398:	080053ab 	.word	0x080053ab
 800539c:	080053a5 	.word	0x080053a5
 80053a0:	080053bd 	.word	0x080053bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	73fb      	strb	r3, [r7, #15]
      break;
 80053a8:	e030      	b.n	800540c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d025      	beq.n	8005402 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053ba:	e022      	b.n	8005402 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80053c4:	d11f      	bne.n	8005406 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80053ca:	e01c      	b.n	8005406 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	2b02      	cmp	r3, #2
 80053d0:	d903      	bls.n	80053da <DMA_CheckFifoParam+0xb6>
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	2b03      	cmp	r3, #3
 80053d6:	d003      	beq.n	80053e0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80053d8:	e018      	b.n	800540c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	73fb      	strb	r3, [r7, #15]
      break;
 80053de:	e015      	b.n	800540c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d00e      	beq.n	800540a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	73fb      	strb	r3, [r7, #15]
      break;
 80053f0:	e00b      	b.n	800540a <DMA_CheckFifoParam+0xe6>
      break;
 80053f2:	bf00      	nop
 80053f4:	e00a      	b.n	800540c <DMA_CheckFifoParam+0xe8>
      break;
 80053f6:	bf00      	nop
 80053f8:	e008      	b.n	800540c <DMA_CheckFifoParam+0xe8>
      break;
 80053fa:	bf00      	nop
 80053fc:	e006      	b.n	800540c <DMA_CheckFifoParam+0xe8>
      break;
 80053fe:	bf00      	nop
 8005400:	e004      	b.n	800540c <DMA_CheckFifoParam+0xe8>
      break;
 8005402:	bf00      	nop
 8005404:	e002      	b.n	800540c <DMA_CheckFifoParam+0xe8>
      break;   
 8005406:	bf00      	nop
 8005408:	e000      	b.n	800540c <DMA_CheckFifoParam+0xe8>
      break;
 800540a:	bf00      	nop
    }
  } 
  
  return status; 
 800540c:	7bfb      	ldrb	r3, [r7, #15]
}
 800540e:	4618      	mov	r0, r3
 8005410:	3714      	adds	r7, #20
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop

0800541c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d101      	bne.n	800542e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e06c      	b.n	8005508 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005434:	2b00      	cmp	r3, #0
 8005436:	d106      	bne.n	8005446 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2223      	movs	r2, #35	; 0x23
 800543c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f7fd fc65 	bl	8002d10 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005446:	2300      	movs	r3, #0
 8005448:	60bb      	str	r3, [r7, #8]
 800544a:	4b31      	ldr	r3, [pc, #196]	; (8005510 <HAL_ETH_Init+0xf4>)
 800544c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800544e:	4a30      	ldr	r2, [pc, #192]	; (8005510 <HAL_ETH_Init+0xf4>)
 8005450:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005454:	6453      	str	r3, [r2, #68]	; 0x44
 8005456:	4b2e      	ldr	r3, [pc, #184]	; (8005510 <HAL_ETH_Init+0xf4>)
 8005458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800545a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800545e:	60bb      	str	r3, [r7, #8]
 8005460:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8005462:	4b2c      	ldr	r3, [pc, #176]	; (8005514 <HAL_ETH_Init+0xf8>)
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	4a2b      	ldr	r2, [pc, #172]	; (8005514 <HAL_ETH_Init+0xf8>)
 8005468:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800546c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800546e:	4b29      	ldr	r3, [pc, #164]	; (8005514 <HAL_ETH_Init+0xf8>)
 8005470:	685a      	ldr	r2, [r3, #4]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	4927      	ldr	r1, [pc, #156]	; (8005514 <HAL_ETH_Init+0xf8>)
 8005478:	4313      	orrs	r3, r2
 800547a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800547c:	4b25      	ldr	r3, [pc, #148]	; (8005514 <HAL_ETH_Init+0xf8>)
 800547e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	687a      	ldr	r2, [r7, #4]
 800548c:	6812      	ldr	r2, [r2, #0]
 800548e:	f043 0301 	orr.w	r3, r3, #1
 8005492:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005496:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005498:	f7fe fd40 	bl	8003f1c <HAL_GetTick>
 800549c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800549e:	e011      	b.n	80054c4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80054a0:	f7fe fd3c 	bl	8003f1c <HAL_GetTick>
 80054a4:	4602      	mov	r2, r0
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80054ae:	d909      	bls.n	80054c4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2204      	movs	r2, #4
 80054b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	22e0      	movs	r2, #224	; 0xe0
 80054bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	e021      	b.n	8005508 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 0301 	and.w	r3, r3, #1
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d1e4      	bne.n	80054a0 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f000 f958 	bl	800578c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f000 f9ff 	bl	80058e0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f000 fa55 	bl	8005992 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	461a      	mov	r2, r3
 80054ee:	2100      	movs	r1, #0
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f000 f9bd 	bl	8005870 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2210      	movs	r2, #16
 8005502:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005506:	2300      	movs	r3, #0
}
 8005508:	4618      	mov	r0, r3
 800550a:	3710      	adds	r7, #16
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	40023800 	.word	0x40023800
 8005514:	40013800 	.word	0x40013800

08005518 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b084      	sub	sp, #16
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800552a:	68fa      	ldr	r2, [r7, #12]
 800552c:	4b51      	ldr	r3, [pc, #324]	; (8005674 <ETH_SetMACConfig+0x15c>)
 800552e:	4013      	ands	r3, r2
 8005530:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	7c1b      	ldrb	r3, [r3, #16]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d102      	bne.n	8005540 <ETH_SetMACConfig+0x28>
 800553a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800553e:	e000      	b.n	8005542 <ETH_SetMACConfig+0x2a>
 8005540:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	7c5b      	ldrb	r3, [r3, #17]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d102      	bne.n	8005550 <ETH_SetMACConfig+0x38>
 800554a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800554e:	e000      	b.n	8005552 <ETH_SetMACConfig+0x3a>
 8005550:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8005552:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8005558:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	7fdb      	ldrb	r3, [r3, #31]
 800555e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8005560:	431a      	orrs	r2, r3
                        macconf->Speed |
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8005566:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005568:	683a      	ldr	r2, [r7, #0]
 800556a:	7f92      	ldrb	r2, [r2, #30]
 800556c:	2a00      	cmp	r2, #0
 800556e:	d102      	bne.n	8005576 <ETH_SetMACConfig+0x5e>
 8005570:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005574:	e000      	b.n	8005578 <ETH_SetMACConfig+0x60>
 8005576:	2200      	movs	r2, #0
                        macconf->Speed |
 8005578:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	7f1b      	ldrb	r3, [r3, #28]
 800557e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005580:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8005586:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	791b      	ldrb	r3, [r3, #4]
 800558c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800558e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005590:	683a      	ldr	r2, [r7, #0]
 8005592:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005596:	2a00      	cmp	r2, #0
 8005598:	d102      	bne.n	80055a0 <ETH_SetMACConfig+0x88>
 800559a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800559e:	e000      	b.n	80055a2 <ETH_SetMACConfig+0x8a>
 80055a0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80055a2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	7bdb      	ldrb	r3, [r3, #15]
 80055a8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80055aa:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80055b0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80055b8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80055ba:	4313      	orrs	r3, r2
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	4313      	orrs	r3, r2
 80055c0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80055d2:	2001      	movs	r0, #1
 80055d4:	f7fe fcae 	bl	8003f34 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	68fa      	ldr	r2, [r7, #12]
 80055de:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	699b      	ldr	r3, [r3, #24]
 80055e6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	f64f 7341 	movw	r3, #65345	; 0xff41
 80055ee:	4013      	ands	r3, r2
 80055f0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055f6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80055f8:	683a      	ldr	r2, [r7, #0]
 80055fa:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80055fe:	2a00      	cmp	r2, #0
 8005600:	d101      	bne.n	8005606 <ETH_SetMACConfig+0xee>
 8005602:	2280      	movs	r2, #128	; 0x80
 8005604:	e000      	b.n	8005608 <ETH_SetMACConfig+0xf0>
 8005606:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005608:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800560e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8005610:	683a      	ldr	r2, [r7, #0]
 8005612:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8005616:	2a01      	cmp	r2, #1
 8005618:	d101      	bne.n	800561e <ETH_SetMACConfig+0x106>
 800561a:	2208      	movs	r2, #8
 800561c:	e000      	b.n	8005620 <ETH_SetMACConfig+0x108>
 800561e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8005620:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8005622:	683a      	ldr	r2, [r7, #0]
 8005624:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8005628:	2a01      	cmp	r2, #1
 800562a:	d101      	bne.n	8005630 <ETH_SetMACConfig+0x118>
 800562c:	2204      	movs	r2, #4
 800562e:	e000      	b.n	8005632 <ETH_SetMACConfig+0x11a>
 8005630:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8005632:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8005634:	683a      	ldr	r2, [r7, #0]
 8005636:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 800563a:	2a01      	cmp	r2, #1
 800563c:	d101      	bne.n	8005642 <ETH_SetMACConfig+0x12a>
 800563e:	2202      	movs	r2, #2
 8005640:	e000      	b.n	8005644 <ETH_SetMACConfig+0x12c>
 8005642:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005644:	4313      	orrs	r3, r2
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	4313      	orrs	r3, r2
 800564a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	699b      	ldr	r3, [r3, #24]
 800565a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800565c:	2001      	movs	r0, #1
 800565e:	f7fe fc69 	bl	8003f34 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	619a      	str	r2, [r3, #24]
}
 800566a:	bf00      	nop
 800566c:	3710      	adds	r7, #16
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	ff20810f 	.word	0xff20810f

08005678 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800568a:	699b      	ldr	r3, [r3, #24]
 800568c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800568e:	68fa      	ldr	r2, [r7, #12]
 8005690:	4b3d      	ldr	r3, [pc, #244]	; (8005788 <ETH_SetDMAConfig+0x110>)
 8005692:	4013      	ands	r3, r2
 8005694:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	7b1b      	ldrb	r3, [r3, #12]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d102      	bne.n	80056a4 <ETH_SetDMAConfig+0x2c>
 800569e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80056a2:	e000      	b.n	80056a6 <ETH_SetDMAConfig+0x2e>
 80056a4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	7b5b      	ldrb	r3, [r3, #13]
 80056aa:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80056ac:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80056ae:	683a      	ldr	r2, [r7, #0]
 80056b0:	7f52      	ldrb	r2, [r2, #29]
 80056b2:	2a00      	cmp	r2, #0
 80056b4:	d102      	bne.n	80056bc <ETH_SetDMAConfig+0x44>
 80056b6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80056ba:	e000      	b.n	80056be <ETH_SetDMAConfig+0x46>
 80056bc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80056be:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	7b9b      	ldrb	r3, [r3, #14]
 80056c4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80056c6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80056cc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	7f1b      	ldrb	r3, [r3, #28]
 80056d2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80056d4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	7f9b      	ldrb	r3, [r3, #30]
 80056da:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80056dc:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80056e2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80056ea:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80056ec:	4313      	orrs	r3, r2
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056fc:	461a      	mov	r2, r3
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800570a:	699b      	ldr	r3, [r3, #24]
 800570c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800570e:	2001      	movs	r0, #1
 8005710:	f7fe fc10 	bl	8003f34 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800571c:	461a      	mov	r2, r3
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	791b      	ldrb	r3, [r3, #4]
 8005726:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800572c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8005732:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8005738:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005740:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8005742:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005748:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800574a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8005750:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8005752:	687a      	ldr	r2, [r7, #4]
 8005754:	6812      	ldr	r2, [r2, #0]
 8005756:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800575a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800575e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800576c:	2001      	movs	r0, #1
 800576e:	f7fe fbe1 	bl	8003f34 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800577a:	461a      	mov	r2, r3
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6013      	str	r3, [r2, #0]
}
 8005780:	bf00      	nop
 8005782:	3710      	adds	r7, #16
 8005784:	46bd      	mov	sp, r7
 8005786:	bd80      	pop	{r7, pc}
 8005788:	f8de3f23 	.word	0xf8de3f23

0800578c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b0a6      	sub	sp, #152	; 0x98
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8005794:	2301      	movs	r3, #1
 8005796:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 800579a:	2301      	movs	r3, #1
 800579c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80057a0:	2300      	movs	r3, #0
 80057a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80057a4:	2300      	movs	r3, #0
 80057a6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80057aa:	2301      	movs	r3, #1
 80057ac:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80057b0:	2300      	movs	r3, #0
 80057b2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 80057b6:	2301      	movs	r3, #1
 80057b8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80057bc:	2300      	movs	r3, #0
 80057be:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80057c2:	2300      	movs	r3, #0
 80057c4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80057c8:	2300      	movs	r3, #0
 80057ca:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80057cc:	2300      	movs	r3, #0
 80057ce:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80057d2:	2300      	movs	r3, #0
 80057d4:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80057d6:	2300      	movs	r3, #0
 80057d8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80057dc:	2300      	movs	r3, #0
 80057de:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80057e2:	2300      	movs	r3, #0
 80057e4:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80057e8:	2300      	movs	r3, #0
 80057ea:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80057ee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80057f2:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80057f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80057f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80057fa:	2300      	movs	r3, #0
 80057fc:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005800:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8005804:	4619      	mov	r1, r3
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f7ff fe86 	bl	8005518 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800580c:	2301      	movs	r3, #1
 800580e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8005810:	2301      	movs	r3, #1
 8005812:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8005814:	2301      	movs	r3, #1
 8005816:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800581a:	2301      	movs	r3, #1
 800581c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800581e:	2300      	movs	r3, #0
 8005820:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8005822:	2300      	movs	r3, #0
 8005824:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8005828:	2300      	movs	r3, #0
 800582a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800582e:	2300      	movs	r3, #0
 8005830:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8005832:	2301      	movs	r3, #1
 8005834:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8005838:	2301      	movs	r3, #1
 800583a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800583c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005840:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8005842:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005846:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005848:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800584c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800584e:	2301      	movs	r3, #1
 8005850:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8005854:	2300      	movs	r3, #0
 8005856:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8005858:	2300      	movs	r3, #0
 800585a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800585c:	f107 0308 	add.w	r3, r7, #8
 8005860:	4619      	mov	r1, r3
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f7ff ff08 	bl	8005678 <ETH_SetDMAConfig>
}
 8005868:	bf00      	nop
 800586a:	3798      	adds	r7, #152	; 0x98
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}

08005870 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005870:	b480      	push	{r7}
 8005872:	b087      	sub	sp, #28
 8005874:	af00      	add	r7, sp, #0
 8005876:	60f8      	str	r0, [r7, #12]
 8005878:	60b9      	str	r1, [r7, #8]
 800587a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	3305      	adds	r3, #5
 8005880:	781b      	ldrb	r3, [r3, #0]
 8005882:	021b      	lsls	r3, r3, #8
 8005884:	687a      	ldr	r2, [r7, #4]
 8005886:	3204      	adds	r2, #4
 8005888:	7812      	ldrb	r2, [r2, #0]
 800588a:	4313      	orrs	r3, r2
 800588c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800588e:	68ba      	ldr	r2, [r7, #8]
 8005890:	4b11      	ldr	r3, [pc, #68]	; (80058d8 <ETH_MACAddressConfig+0x68>)
 8005892:	4413      	add	r3, r2
 8005894:	461a      	mov	r2, r3
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	3303      	adds	r3, #3
 800589e:	781b      	ldrb	r3, [r3, #0]
 80058a0:	061a      	lsls	r2, r3, #24
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	3302      	adds	r3, #2
 80058a6:	781b      	ldrb	r3, [r3, #0]
 80058a8:	041b      	lsls	r3, r3, #16
 80058aa:	431a      	orrs	r2, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	3301      	adds	r3, #1
 80058b0:	781b      	ldrb	r3, [r3, #0]
 80058b2:	021b      	lsls	r3, r3, #8
 80058b4:	4313      	orrs	r3, r2
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	7812      	ldrb	r2, [r2, #0]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80058be:	68ba      	ldr	r2, [r7, #8]
 80058c0:	4b06      	ldr	r3, [pc, #24]	; (80058dc <ETH_MACAddressConfig+0x6c>)
 80058c2:	4413      	add	r3, r2
 80058c4:	461a      	mov	r2, r3
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	6013      	str	r3, [r2, #0]
}
 80058ca:	bf00      	nop
 80058cc:	371c      	adds	r7, #28
 80058ce:	46bd      	mov	sp, r7
 80058d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d4:	4770      	bx	lr
 80058d6:	bf00      	nop
 80058d8:	40028040 	.word	0x40028040
 80058dc:	40028044 	.word	0x40028044

080058e0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80058e0:	b480      	push	{r7}
 80058e2:	b085      	sub	sp, #20
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80058e8:	2300      	movs	r3, #0
 80058ea:	60fb      	str	r3, [r7, #12]
 80058ec:	e03e      	b.n	800596c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	68d9      	ldr	r1, [r3, #12]
 80058f2:	68fa      	ldr	r2, [r7, #12]
 80058f4:	4613      	mov	r3, r2
 80058f6:	009b      	lsls	r3, r3, #2
 80058f8:	4413      	add	r3, r2
 80058fa:	00db      	lsls	r3, r3, #3
 80058fc:	440b      	add	r3, r1
 80058fe:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	2200      	movs	r2, #0
 8005904:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	2200      	movs	r2, #0
 800590a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	2200      	movs	r2, #0
 8005910:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	2200      	movs	r2, #0
 8005916:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8005918:	68b9      	ldr	r1, [r7, #8]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	68fa      	ldr	r2, [r7, #12]
 800591e:	3206      	adds	r2, #6
 8005920:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2b02      	cmp	r3, #2
 8005934:	d80c      	bhi.n	8005950 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	68d9      	ldr	r1, [r3, #12]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	1c5a      	adds	r2, r3, #1
 800593e:	4613      	mov	r3, r2
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	4413      	add	r3, r2
 8005944:	00db      	lsls	r3, r3, #3
 8005946:	440b      	add	r3, r1
 8005948:	461a      	mov	r2, r3
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	60da      	str	r2, [r3, #12]
 800594e:	e004      	b.n	800595a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	461a      	mov	r2, r3
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	3301      	adds	r3, #1
 800596a:	60fb      	str	r3, [r7, #12]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2b03      	cmp	r3, #3
 8005970:	d9bd      	bls.n	80058ee <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	68da      	ldr	r2, [r3, #12]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005984:	611a      	str	r2, [r3, #16]
}
 8005986:	bf00      	nop
 8005988:	3714      	adds	r7, #20
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr

08005992 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8005992:	b480      	push	{r7}
 8005994:	b085      	sub	sp, #20
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800599a:	2300      	movs	r3, #0
 800599c:	60fb      	str	r3, [r7, #12]
 800599e:	e046      	b.n	8005a2e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6919      	ldr	r1, [r3, #16]
 80059a4:	68fa      	ldr	r2, [r7, #12]
 80059a6:	4613      	mov	r3, r2
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	4413      	add	r3, r2
 80059ac:	00db      	lsls	r3, r3, #3
 80059ae:	440b      	add	r3, r1
 80059b0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	2200      	movs	r2, #0
 80059b6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	2200      	movs	r2, #0
 80059bc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	2200      	movs	r2, #0
 80059c2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	2200      	movs	r2, #0
 80059c8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	2200      	movs	r2, #0
 80059ce:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	2200      	movs	r2, #0
 80059d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80059dc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80059e4:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80059f2:	68b9      	ldr	r1, [r7, #8]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	68fa      	ldr	r2, [r7, #12]
 80059f8:	3212      	adds	r2, #18
 80059fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2b02      	cmp	r3, #2
 8005a02:	d80c      	bhi.n	8005a1e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6919      	ldr	r1, [r3, #16]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	1c5a      	adds	r2, r3, #1
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	4413      	add	r3, r2
 8005a12:	00db      	lsls	r3, r3, #3
 8005a14:	440b      	add	r3, r1
 8005a16:	461a      	mov	r2, r3
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	60da      	str	r2, [r3, #12]
 8005a1c:	e004      	b.n	8005a28 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	461a      	mov	r2, r3
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	3301      	adds	r3, #1
 8005a2c:	60fb      	str	r3, [r7, #12]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2b03      	cmp	r3, #3
 8005a32:	d9b5      	bls.n	80059a0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2200      	movs	r2, #0
 8005a44:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	691a      	ldr	r2, [r3, #16]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005a5e:	60da      	str	r2, [r3, #12]
}
 8005a60:	bf00      	nop
 8005a62:	3714      	adds	r7, #20
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b089      	sub	sp, #36	; 0x24
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005a76:	2300      	movs	r3, #0
 8005a78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a82:	2300      	movs	r3, #0
 8005a84:	61fb      	str	r3, [r7, #28]
 8005a86:	e177      	b.n	8005d78 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005a88:	2201      	movs	r2, #1
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	697a      	ldr	r2, [r7, #20]
 8005a98:	4013      	ands	r3, r2
 8005a9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005a9c:	693a      	ldr	r2, [r7, #16]
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	f040 8166 	bne.w	8005d72 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	f003 0303 	and.w	r3, r3, #3
 8005aae:	2b01      	cmp	r3, #1
 8005ab0:	d005      	beq.n	8005abe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d130      	bne.n	8005b20 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005ac4:	69fb      	ldr	r3, [r7, #28]
 8005ac6:	005b      	lsls	r3, r3, #1
 8005ac8:	2203      	movs	r2, #3
 8005aca:	fa02 f303 	lsl.w	r3, r2, r3
 8005ace:	43db      	mvns	r3, r3
 8005ad0:	69ba      	ldr	r2, [r7, #24]
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	68da      	ldr	r2, [r3, #12]
 8005ada:	69fb      	ldr	r3, [r7, #28]
 8005adc:	005b      	lsls	r3, r3, #1
 8005ade:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae2:	69ba      	ldr	r2, [r7, #24]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	69ba      	ldr	r2, [r7, #24]
 8005aec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005af4:	2201      	movs	r2, #1
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	fa02 f303 	lsl.w	r3, r2, r3
 8005afc:	43db      	mvns	r3, r3
 8005afe:	69ba      	ldr	r2, [r7, #24]
 8005b00:	4013      	ands	r3, r2
 8005b02:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	091b      	lsrs	r3, r3, #4
 8005b0a:	f003 0201 	and.w	r2, r3, #1
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	fa02 f303 	lsl.w	r3, r2, r3
 8005b14:	69ba      	ldr	r2, [r7, #24]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	69ba      	ldr	r2, [r7, #24]
 8005b1e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	f003 0303 	and.w	r3, r3, #3
 8005b28:	2b03      	cmp	r3, #3
 8005b2a:	d017      	beq.n	8005b5c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	005b      	lsls	r3, r3, #1
 8005b36:	2203      	movs	r2, #3
 8005b38:	fa02 f303 	lsl.w	r3, r2, r3
 8005b3c:	43db      	mvns	r3, r3
 8005b3e:	69ba      	ldr	r2, [r7, #24]
 8005b40:	4013      	ands	r3, r2
 8005b42:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	689a      	ldr	r2, [r3, #8]
 8005b48:	69fb      	ldr	r3, [r7, #28]
 8005b4a:	005b      	lsls	r3, r3, #1
 8005b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b50:	69ba      	ldr	r2, [r7, #24]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	69ba      	ldr	r2, [r7, #24]
 8005b5a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	f003 0303 	and.w	r3, r3, #3
 8005b64:	2b02      	cmp	r3, #2
 8005b66:	d123      	bne.n	8005bb0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005b68:	69fb      	ldr	r3, [r7, #28]
 8005b6a:	08da      	lsrs	r2, r3, #3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	3208      	adds	r2, #8
 8005b70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b74:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005b76:	69fb      	ldr	r3, [r7, #28]
 8005b78:	f003 0307 	and.w	r3, r3, #7
 8005b7c:	009b      	lsls	r3, r3, #2
 8005b7e:	220f      	movs	r2, #15
 8005b80:	fa02 f303 	lsl.w	r3, r2, r3
 8005b84:	43db      	mvns	r3, r3
 8005b86:	69ba      	ldr	r2, [r7, #24]
 8005b88:	4013      	ands	r3, r2
 8005b8a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	691a      	ldr	r2, [r3, #16]
 8005b90:	69fb      	ldr	r3, [r7, #28]
 8005b92:	f003 0307 	and.w	r3, r3, #7
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	fa02 f303 	lsl.w	r3, r2, r3
 8005b9c:	69ba      	ldr	r2, [r7, #24]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	08da      	lsrs	r2, r3, #3
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	3208      	adds	r2, #8
 8005baa:	69b9      	ldr	r1, [r7, #24]
 8005bac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005bb6:	69fb      	ldr	r3, [r7, #28]
 8005bb8:	005b      	lsls	r3, r3, #1
 8005bba:	2203      	movs	r2, #3
 8005bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc0:	43db      	mvns	r3, r3
 8005bc2:	69ba      	ldr	r2, [r7, #24]
 8005bc4:	4013      	ands	r3, r2
 8005bc6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	f003 0203 	and.w	r2, r3, #3
 8005bd0:	69fb      	ldr	r3, [r7, #28]
 8005bd2:	005b      	lsls	r3, r3, #1
 8005bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd8:	69ba      	ldr	r2, [r7, #24]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	69ba      	ldr	r2, [r7, #24]
 8005be2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	f000 80c0 	beq.w	8005d72 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	60fb      	str	r3, [r7, #12]
 8005bf6:	4b66      	ldr	r3, [pc, #408]	; (8005d90 <HAL_GPIO_Init+0x324>)
 8005bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bfa:	4a65      	ldr	r2, [pc, #404]	; (8005d90 <HAL_GPIO_Init+0x324>)
 8005bfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c00:	6453      	str	r3, [r2, #68]	; 0x44
 8005c02:	4b63      	ldr	r3, [pc, #396]	; (8005d90 <HAL_GPIO_Init+0x324>)
 8005c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c0a:	60fb      	str	r3, [r7, #12]
 8005c0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005c0e:	4a61      	ldr	r2, [pc, #388]	; (8005d94 <HAL_GPIO_Init+0x328>)
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	089b      	lsrs	r3, r3, #2
 8005c14:	3302      	adds	r3, #2
 8005c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005c1c:	69fb      	ldr	r3, [r7, #28]
 8005c1e:	f003 0303 	and.w	r3, r3, #3
 8005c22:	009b      	lsls	r3, r3, #2
 8005c24:	220f      	movs	r2, #15
 8005c26:	fa02 f303 	lsl.w	r3, r2, r3
 8005c2a:	43db      	mvns	r3, r3
 8005c2c:	69ba      	ldr	r2, [r7, #24]
 8005c2e:	4013      	ands	r3, r2
 8005c30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a58      	ldr	r2, [pc, #352]	; (8005d98 <HAL_GPIO_Init+0x32c>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d037      	beq.n	8005caa <HAL_GPIO_Init+0x23e>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a57      	ldr	r2, [pc, #348]	; (8005d9c <HAL_GPIO_Init+0x330>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d031      	beq.n	8005ca6 <HAL_GPIO_Init+0x23a>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a56      	ldr	r2, [pc, #344]	; (8005da0 <HAL_GPIO_Init+0x334>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d02b      	beq.n	8005ca2 <HAL_GPIO_Init+0x236>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a55      	ldr	r2, [pc, #340]	; (8005da4 <HAL_GPIO_Init+0x338>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d025      	beq.n	8005c9e <HAL_GPIO_Init+0x232>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4a54      	ldr	r2, [pc, #336]	; (8005da8 <HAL_GPIO_Init+0x33c>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d01f      	beq.n	8005c9a <HAL_GPIO_Init+0x22e>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a53      	ldr	r2, [pc, #332]	; (8005dac <HAL_GPIO_Init+0x340>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d019      	beq.n	8005c96 <HAL_GPIO_Init+0x22a>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a52      	ldr	r2, [pc, #328]	; (8005db0 <HAL_GPIO_Init+0x344>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d013      	beq.n	8005c92 <HAL_GPIO_Init+0x226>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a51      	ldr	r2, [pc, #324]	; (8005db4 <HAL_GPIO_Init+0x348>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d00d      	beq.n	8005c8e <HAL_GPIO_Init+0x222>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a50      	ldr	r2, [pc, #320]	; (8005db8 <HAL_GPIO_Init+0x34c>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d007      	beq.n	8005c8a <HAL_GPIO_Init+0x21e>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4a4f      	ldr	r2, [pc, #316]	; (8005dbc <HAL_GPIO_Init+0x350>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d101      	bne.n	8005c86 <HAL_GPIO_Init+0x21a>
 8005c82:	2309      	movs	r3, #9
 8005c84:	e012      	b.n	8005cac <HAL_GPIO_Init+0x240>
 8005c86:	230a      	movs	r3, #10
 8005c88:	e010      	b.n	8005cac <HAL_GPIO_Init+0x240>
 8005c8a:	2308      	movs	r3, #8
 8005c8c:	e00e      	b.n	8005cac <HAL_GPIO_Init+0x240>
 8005c8e:	2307      	movs	r3, #7
 8005c90:	e00c      	b.n	8005cac <HAL_GPIO_Init+0x240>
 8005c92:	2306      	movs	r3, #6
 8005c94:	e00a      	b.n	8005cac <HAL_GPIO_Init+0x240>
 8005c96:	2305      	movs	r3, #5
 8005c98:	e008      	b.n	8005cac <HAL_GPIO_Init+0x240>
 8005c9a:	2304      	movs	r3, #4
 8005c9c:	e006      	b.n	8005cac <HAL_GPIO_Init+0x240>
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e004      	b.n	8005cac <HAL_GPIO_Init+0x240>
 8005ca2:	2302      	movs	r3, #2
 8005ca4:	e002      	b.n	8005cac <HAL_GPIO_Init+0x240>
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e000      	b.n	8005cac <HAL_GPIO_Init+0x240>
 8005caa:	2300      	movs	r3, #0
 8005cac:	69fa      	ldr	r2, [r7, #28]
 8005cae:	f002 0203 	and.w	r2, r2, #3
 8005cb2:	0092      	lsls	r2, r2, #2
 8005cb4:	4093      	lsls	r3, r2
 8005cb6:	69ba      	ldr	r2, [r7, #24]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005cbc:	4935      	ldr	r1, [pc, #212]	; (8005d94 <HAL_GPIO_Init+0x328>)
 8005cbe:	69fb      	ldr	r3, [r7, #28]
 8005cc0:	089b      	lsrs	r3, r3, #2
 8005cc2:	3302      	adds	r3, #2
 8005cc4:	69ba      	ldr	r2, [r7, #24]
 8005cc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005cca:	4b3d      	ldr	r3, [pc, #244]	; (8005dc0 <HAL_GPIO_Init+0x354>)
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	43db      	mvns	r3, r3
 8005cd4:	69ba      	ldr	r2, [r7, #24]
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d003      	beq.n	8005cee <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005ce6:	69ba      	ldr	r2, [r7, #24]
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005cee:	4a34      	ldr	r2, [pc, #208]	; (8005dc0 <HAL_GPIO_Init+0x354>)
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005cf4:	4b32      	ldr	r3, [pc, #200]	; (8005dc0 <HAL_GPIO_Init+0x354>)
 8005cf6:	68db      	ldr	r3, [r3, #12]
 8005cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	43db      	mvns	r3, r3
 8005cfe:	69ba      	ldr	r2, [r7, #24]
 8005d00:	4013      	ands	r3, r2
 8005d02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d003      	beq.n	8005d18 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005d10:	69ba      	ldr	r2, [r7, #24]
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	4313      	orrs	r3, r2
 8005d16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005d18:	4a29      	ldr	r2, [pc, #164]	; (8005dc0 <HAL_GPIO_Init+0x354>)
 8005d1a:	69bb      	ldr	r3, [r7, #24]
 8005d1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005d1e:	4b28      	ldr	r3, [pc, #160]	; (8005dc0 <HAL_GPIO_Init+0x354>)
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	43db      	mvns	r3, r3
 8005d28:	69ba      	ldr	r2, [r7, #24]
 8005d2a:	4013      	ands	r3, r2
 8005d2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d003      	beq.n	8005d42 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005d3a:	69ba      	ldr	r2, [r7, #24]
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005d42:	4a1f      	ldr	r2, [pc, #124]	; (8005dc0 <HAL_GPIO_Init+0x354>)
 8005d44:	69bb      	ldr	r3, [r7, #24]
 8005d46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005d48:	4b1d      	ldr	r3, [pc, #116]	; (8005dc0 <HAL_GPIO_Init+0x354>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	43db      	mvns	r3, r3
 8005d52:	69ba      	ldr	r2, [r7, #24]
 8005d54:	4013      	ands	r3, r2
 8005d56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d003      	beq.n	8005d6c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005d64:	69ba      	ldr	r2, [r7, #24]
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005d6c:	4a14      	ldr	r2, [pc, #80]	; (8005dc0 <HAL_GPIO_Init+0x354>)
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	3301      	adds	r3, #1
 8005d76:	61fb      	str	r3, [r7, #28]
 8005d78:	69fb      	ldr	r3, [r7, #28]
 8005d7a:	2b0f      	cmp	r3, #15
 8005d7c:	f67f ae84 	bls.w	8005a88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005d80:	bf00      	nop
 8005d82:	bf00      	nop
 8005d84:	3724      	adds	r7, #36	; 0x24
 8005d86:	46bd      	mov	sp, r7
 8005d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8c:	4770      	bx	lr
 8005d8e:	bf00      	nop
 8005d90:	40023800 	.word	0x40023800
 8005d94:	40013800 	.word	0x40013800
 8005d98:	40020000 	.word	0x40020000
 8005d9c:	40020400 	.word	0x40020400
 8005da0:	40020800 	.word	0x40020800
 8005da4:	40020c00 	.word	0x40020c00
 8005da8:	40021000 	.word	0x40021000
 8005dac:	40021400 	.word	0x40021400
 8005db0:	40021800 	.word	0x40021800
 8005db4:	40021c00 	.word	0x40021c00
 8005db8:	40022000 	.word	0x40022000
 8005dbc:	40022400 	.word	0x40022400
 8005dc0:	40013c00 	.word	0x40013c00

08005dc4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b085      	sub	sp, #20
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	460b      	mov	r3, r1
 8005dce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	691a      	ldr	r2, [r3, #16]
 8005dd4:	887b      	ldrh	r3, [r7, #2]
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d002      	beq.n	8005de2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	73fb      	strb	r3, [r7, #15]
 8005de0:	e001      	b.n	8005de6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005de2:	2300      	movs	r3, #0
 8005de4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3714      	adds	r7, #20
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b083      	sub	sp, #12
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	460b      	mov	r3, r1
 8005dfe:	807b      	strh	r3, [r7, #2]
 8005e00:	4613      	mov	r3, r2
 8005e02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005e04:	787b      	ldrb	r3, [r7, #1]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d003      	beq.n	8005e12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005e0a:	887a      	ldrh	r2, [r7, #2]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005e10:	e003      	b.n	8005e1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005e12:	887b      	ldrh	r3, [r7, #2]
 8005e14:	041a      	lsls	r2, r3, #16
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	619a      	str	r2, [r3, #24]
}
 8005e1a:	bf00      	nop
 8005e1c:	370c      	adds	r7, #12
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr

08005e26 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005e26:	b580      	push	{r7, lr}
 8005e28:	b086      	sub	sp, #24
 8005e2a:	af02      	add	r7, sp, #8
 8005e2c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d101      	bne.n	8005e38 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	e101      	b.n	800603c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d106      	bne.n	8005e58 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f7fd fb08 	bl	8003468 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2203      	movs	r2, #3
 8005e5c:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005e66:	d102      	bne.n	8005e6e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4618      	mov	r0, r3
 8005e74:	f003 f962 	bl	800913c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6818      	ldr	r0, [r3, #0]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	7c1a      	ldrb	r2, [r3, #16]
 8005e80:	f88d 2000 	strb.w	r2, [sp]
 8005e84:	3304      	adds	r3, #4
 8005e86:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005e88:	f003 f8f4 	bl	8009074 <USB_CoreInit>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d005      	beq.n	8005e9e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2202      	movs	r2, #2
 8005e96:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e0ce      	b.n	800603c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	2100      	movs	r1, #0
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f003 f95a 	bl	800915e <USB_SetCurrentMode>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d005      	beq.n	8005ebc <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2202      	movs	r2, #2
 8005eb4:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e0bf      	b.n	800603c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	73fb      	strb	r3, [r7, #15]
 8005ec0:	e04a      	b.n	8005f58 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005ec2:	7bfa      	ldrb	r2, [r7, #15]
 8005ec4:	6879      	ldr	r1, [r7, #4]
 8005ec6:	4613      	mov	r3, r2
 8005ec8:	00db      	lsls	r3, r3, #3
 8005eca:	4413      	add	r3, r2
 8005ecc:	009b      	lsls	r3, r3, #2
 8005ece:	440b      	add	r3, r1
 8005ed0:	3315      	adds	r3, #21
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005ed6:	7bfa      	ldrb	r2, [r7, #15]
 8005ed8:	6879      	ldr	r1, [r7, #4]
 8005eda:	4613      	mov	r3, r2
 8005edc:	00db      	lsls	r3, r3, #3
 8005ede:	4413      	add	r3, r2
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	440b      	add	r3, r1
 8005ee4:	3314      	adds	r3, #20
 8005ee6:	7bfa      	ldrb	r2, [r7, #15]
 8005ee8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005eea:	7bfa      	ldrb	r2, [r7, #15]
 8005eec:	7bfb      	ldrb	r3, [r7, #15]
 8005eee:	b298      	uxth	r0, r3
 8005ef0:	6879      	ldr	r1, [r7, #4]
 8005ef2:	4613      	mov	r3, r2
 8005ef4:	00db      	lsls	r3, r3, #3
 8005ef6:	4413      	add	r3, r2
 8005ef8:	009b      	lsls	r3, r3, #2
 8005efa:	440b      	add	r3, r1
 8005efc:	332e      	adds	r3, #46	; 0x2e
 8005efe:	4602      	mov	r2, r0
 8005f00:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005f02:	7bfa      	ldrb	r2, [r7, #15]
 8005f04:	6879      	ldr	r1, [r7, #4]
 8005f06:	4613      	mov	r3, r2
 8005f08:	00db      	lsls	r3, r3, #3
 8005f0a:	4413      	add	r3, r2
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	440b      	add	r3, r1
 8005f10:	3318      	adds	r3, #24
 8005f12:	2200      	movs	r2, #0
 8005f14:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005f16:	7bfa      	ldrb	r2, [r7, #15]
 8005f18:	6879      	ldr	r1, [r7, #4]
 8005f1a:	4613      	mov	r3, r2
 8005f1c:	00db      	lsls	r3, r3, #3
 8005f1e:	4413      	add	r3, r2
 8005f20:	009b      	lsls	r3, r3, #2
 8005f22:	440b      	add	r3, r1
 8005f24:	331c      	adds	r3, #28
 8005f26:	2200      	movs	r2, #0
 8005f28:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005f2a:	7bfa      	ldrb	r2, [r7, #15]
 8005f2c:	6879      	ldr	r1, [r7, #4]
 8005f2e:	4613      	mov	r3, r2
 8005f30:	00db      	lsls	r3, r3, #3
 8005f32:	4413      	add	r3, r2
 8005f34:	009b      	lsls	r3, r3, #2
 8005f36:	440b      	add	r3, r1
 8005f38:	3320      	adds	r3, #32
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005f3e:	7bfa      	ldrb	r2, [r7, #15]
 8005f40:	6879      	ldr	r1, [r7, #4]
 8005f42:	4613      	mov	r3, r2
 8005f44:	00db      	lsls	r3, r3, #3
 8005f46:	4413      	add	r3, r2
 8005f48:	009b      	lsls	r3, r3, #2
 8005f4a:	440b      	add	r3, r1
 8005f4c:	3324      	adds	r3, #36	; 0x24
 8005f4e:	2200      	movs	r2, #0
 8005f50:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f52:	7bfb      	ldrb	r3, [r7, #15]
 8005f54:	3301      	adds	r3, #1
 8005f56:	73fb      	strb	r3, [r7, #15]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	791b      	ldrb	r3, [r3, #4]
 8005f5c:	7bfa      	ldrb	r2, [r7, #15]
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	d3af      	bcc.n	8005ec2 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f62:	2300      	movs	r3, #0
 8005f64:	73fb      	strb	r3, [r7, #15]
 8005f66:	e044      	b.n	8005ff2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005f68:	7bfa      	ldrb	r2, [r7, #15]
 8005f6a:	6879      	ldr	r1, [r7, #4]
 8005f6c:	4613      	mov	r3, r2
 8005f6e:	00db      	lsls	r3, r3, #3
 8005f70:	4413      	add	r3, r2
 8005f72:	009b      	lsls	r3, r3, #2
 8005f74:	440b      	add	r3, r1
 8005f76:	f203 2355 	addw	r3, r3, #597	; 0x255
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005f7e:	7bfa      	ldrb	r2, [r7, #15]
 8005f80:	6879      	ldr	r1, [r7, #4]
 8005f82:	4613      	mov	r3, r2
 8005f84:	00db      	lsls	r3, r3, #3
 8005f86:	4413      	add	r3, r2
 8005f88:	009b      	lsls	r3, r3, #2
 8005f8a:	440b      	add	r3, r1
 8005f8c:	f503 7315 	add.w	r3, r3, #596	; 0x254
 8005f90:	7bfa      	ldrb	r2, [r7, #15]
 8005f92:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005f94:	7bfa      	ldrb	r2, [r7, #15]
 8005f96:	6879      	ldr	r1, [r7, #4]
 8005f98:	4613      	mov	r3, r2
 8005f9a:	00db      	lsls	r3, r3, #3
 8005f9c:	4413      	add	r3, r2
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	440b      	add	r3, r1
 8005fa2:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005faa:	7bfa      	ldrb	r2, [r7, #15]
 8005fac:	6879      	ldr	r1, [r7, #4]
 8005fae:	4613      	mov	r3, r2
 8005fb0:	00db      	lsls	r3, r3, #3
 8005fb2:	4413      	add	r3, r2
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	440b      	add	r3, r1
 8005fb8:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005fc0:	7bfa      	ldrb	r2, [r7, #15]
 8005fc2:	6879      	ldr	r1, [r7, #4]
 8005fc4:	4613      	mov	r3, r2
 8005fc6:	00db      	lsls	r3, r3, #3
 8005fc8:	4413      	add	r3, r2
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	440b      	add	r3, r1
 8005fce:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005fd6:	7bfa      	ldrb	r2, [r7, #15]
 8005fd8:	6879      	ldr	r1, [r7, #4]
 8005fda:	4613      	mov	r3, r2
 8005fdc:	00db      	lsls	r3, r3, #3
 8005fde:	4413      	add	r3, r2
 8005fe0:	009b      	lsls	r3, r3, #2
 8005fe2:	440b      	add	r3, r1
 8005fe4:	f503 7319 	add.w	r3, r3, #612	; 0x264
 8005fe8:	2200      	movs	r2, #0
 8005fea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005fec:	7bfb      	ldrb	r3, [r7, #15]
 8005fee:	3301      	adds	r3, #1
 8005ff0:	73fb      	strb	r3, [r7, #15]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	791b      	ldrb	r3, [r3, #4]
 8005ff6:	7bfa      	ldrb	r2, [r7, #15]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d3b5      	bcc.n	8005f68 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6818      	ldr	r0, [r3, #0]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	7c1a      	ldrb	r2, [r3, #16]
 8006004:	f88d 2000 	strb.w	r2, [sp]
 8006008:	3304      	adds	r3, #4
 800600a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800600c:	f003 f8f4 	bl	80091f8 <USB_DevInit>
 8006010:	4603      	mov	r3, r0
 8006012:	2b00      	cmp	r3, #0
 8006014:	d005      	beq.n	8006022 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2202      	movs	r2, #2
 800601a:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	e00c      	b.n	800603c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4618      	mov	r0, r3
 8006036:	f003 fabc 	bl	80095b2 <USB_DevDisconnect>

  return HAL_OK;
 800603a:	2300      	movs	r3, #0
}
 800603c:	4618      	mov	r0, r3
 800603e:	3710      	adds	r7, #16
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}

08006044 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b086      	sub	sp, #24
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d101      	bne.n	8006056 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e267      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0301 	and.w	r3, r3, #1
 800605e:	2b00      	cmp	r3, #0
 8006060:	d075      	beq.n	800614e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006062:	4b88      	ldr	r3, [pc, #544]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f003 030c 	and.w	r3, r3, #12
 800606a:	2b04      	cmp	r3, #4
 800606c:	d00c      	beq.n	8006088 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800606e:	4b85      	ldr	r3, [pc, #532]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006076:	2b08      	cmp	r3, #8
 8006078:	d112      	bne.n	80060a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800607a:	4b82      	ldr	r3, [pc, #520]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006082:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006086:	d10b      	bne.n	80060a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006088:	4b7e      	ldr	r3, [pc, #504]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006090:	2b00      	cmp	r3, #0
 8006092:	d05b      	beq.n	800614c <HAL_RCC_OscConfig+0x108>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d157      	bne.n	800614c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	e242      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060a8:	d106      	bne.n	80060b8 <HAL_RCC_OscConfig+0x74>
 80060aa:	4b76      	ldr	r3, [pc, #472]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a75      	ldr	r2, [pc, #468]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 80060b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060b4:	6013      	str	r3, [r2, #0]
 80060b6:	e01d      	b.n	80060f4 <HAL_RCC_OscConfig+0xb0>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80060c0:	d10c      	bne.n	80060dc <HAL_RCC_OscConfig+0x98>
 80060c2:	4b70      	ldr	r3, [pc, #448]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a6f      	ldr	r2, [pc, #444]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 80060c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80060cc:	6013      	str	r3, [r2, #0]
 80060ce:	4b6d      	ldr	r3, [pc, #436]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a6c      	ldr	r2, [pc, #432]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 80060d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060d8:	6013      	str	r3, [r2, #0]
 80060da:	e00b      	b.n	80060f4 <HAL_RCC_OscConfig+0xb0>
 80060dc:	4b69      	ldr	r3, [pc, #420]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a68      	ldr	r2, [pc, #416]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 80060e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060e6:	6013      	str	r3, [r2, #0]
 80060e8:	4b66      	ldr	r3, [pc, #408]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a65      	ldr	r2, [pc, #404]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 80060ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80060f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d013      	beq.n	8006124 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060fc:	f7fd ff0e 	bl	8003f1c <HAL_GetTick>
 8006100:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006102:	e008      	b.n	8006116 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006104:	f7fd ff0a 	bl	8003f1c <HAL_GetTick>
 8006108:	4602      	mov	r2, r0
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	1ad3      	subs	r3, r2, r3
 800610e:	2b64      	cmp	r3, #100	; 0x64
 8006110:	d901      	bls.n	8006116 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006112:	2303      	movs	r3, #3
 8006114:	e207      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006116:	4b5b      	ldr	r3, [pc, #364]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800611e:	2b00      	cmp	r3, #0
 8006120:	d0f0      	beq.n	8006104 <HAL_RCC_OscConfig+0xc0>
 8006122:	e014      	b.n	800614e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006124:	f7fd fefa 	bl	8003f1c <HAL_GetTick>
 8006128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800612a:	e008      	b.n	800613e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800612c:	f7fd fef6 	bl	8003f1c <HAL_GetTick>
 8006130:	4602      	mov	r2, r0
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	1ad3      	subs	r3, r2, r3
 8006136:	2b64      	cmp	r3, #100	; 0x64
 8006138:	d901      	bls.n	800613e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800613a:	2303      	movs	r3, #3
 800613c:	e1f3      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800613e:	4b51      	ldr	r3, [pc, #324]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006146:	2b00      	cmp	r3, #0
 8006148:	d1f0      	bne.n	800612c <HAL_RCC_OscConfig+0xe8>
 800614a:	e000      	b.n	800614e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800614c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f003 0302 	and.w	r3, r3, #2
 8006156:	2b00      	cmp	r3, #0
 8006158:	d063      	beq.n	8006222 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800615a:	4b4a      	ldr	r3, [pc, #296]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	f003 030c 	and.w	r3, r3, #12
 8006162:	2b00      	cmp	r3, #0
 8006164:	d00b      	beq.n	800617e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006166:	4b47      	ldr	r3, [pc, #284]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800616e:	2b08      	cmp	r3, #8
 8006170:	d11c      	bne.n	80061ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006172:	4b44      	ldr	r3, [pc, #272]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800617a:	2b00      	cmp	r3, #0
 800617c:	d116      	bne.n	80061ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800617e:	4b41      	ldr	r3, [pc, #260]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f003 0302 	and.w	r3, r3, #2
 8006186:	2b00      	cmp	r3, #0
 8006188:	d005      	beq.n	8006196 <HAL_RCC_OscConfig+0x152>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	68db      	ldr	r3, [r3, #12]
 800618e:	2b01      	cmp	r3, #1
 8006190:	d001      	beq.n	8006196 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e1c7      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006196:	4b3b      	ldr	r3, [pc, #236]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	691b      	ldr	r3, [r3, #16]
 80061a2:	00db      	lsls	r3, r3, #3
 80061a4:	4937      	ldr	r1, [pc, #220]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 80061a6:	4313      	orrs	r3, r2
 80061a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061aa:	e03a      	b.n	8006222 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	68db      	ldr	r3, [r3, #12]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d020      	beq.n	80061f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80061b4:	4b34      	ldr	r3, [pc, #208]	; (8006288 <HAL_RCC_OscConfig+0x244>)
 80061b6:	2201      	movs	r2, #1
 80061b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ba:	f7fd feaf 	bl	8003f1c <HAL_GetTick>
 80061be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061c0:	e008      	b.n	80061d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80061c2:	f7fd feab 	bl	8003f1c <HAL_GetTick>
 80061c6:	4602      	mov	r2, r0
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	1ad3      	subs	r3, r2, r3
 80061cc:	2b02      	cmp	r3, #2
 80061ce:	d901      	bls.n	80061d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80061d0:	2303      	movs	r3, #3
 80061d2:	e1a8      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061d4:	4b2b      	ldr	r3, [pc, #172]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f003 0302 	and.w	r3, r3, #2
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d0f0      	beq.n	80061c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061e0:	4b28      	ldr	r3, [pc, #160]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	691b      	ldr	r3, [r3, #16]
 80061ec:	00db      	lsls	r3, r3, #3
 80061ee:	4925      	ldr	r1, [pc, #148]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 80061f0:	4313      	orrs	r3, r2
 80061f2:	600b      	str	r3, [r1, #0]
 80061f4:	e015      	b.n	8006222 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80061f6:	4b24      	ldr	r3, [pc, #144]	; (8006288 <HAL_RCC_OscConfig+0x244>)
 80061f8:	2200      	movs	r2, #0
 80061fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061fc:	f7fd fe8e 	bl	8003f1c <HAL_GetTick>
 8006200:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006202:	e008      	b.n	8006216 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006204:	f7fd fe8a 	bl	8003f1c <HAL_GetTick>
 8006208:	4602      	mov	r2, r0
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	2b02      	cmp	r3, #2
 8006210:	d901      	bls.n	8006216 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006212:	2303      	movs	r3, #3
 8006214:	e187      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006216:	4b1b      	ldr	r3, [pc, #108]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 0302 	and.w	r3, r3, #2
 800621e:	2b00      	cmp	r3, #0
 8006220:	d1f0      	bne.n	8006204 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f003 0308 	and.w	r3, r3, #8
 800622a:	2b00      	cmp	r3, #0
 800622c:	d036      	beq.n	800629c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	695b      	ldr	r3, [r3, #20]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d016      	beq.n	8006264 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006236:	4b15      	ldr	r3, [pc, #84]	; (800628c <HAL_RCC_OscConfig+0x248>)
 8006238:	2201      	movs	r2, #1
 800623a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800623c:	f7fd fe6e 	bl	8003f1c <HAL_GetTick>
 8006240:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006242:	e008      	b.n	8006256 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006244:	f7fd fe6a 	bl	8003f1c <HAL_GetTick>
 8006248:	4602      	mov	r2, r0
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	2b02      	cmp	r3, #2
 8006250:	d901      	bls.n	8006256 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006252:	2303      	movs	r3, #3
 8006254:	e167      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006256:	4b0b      	ldr	r3, [pc, #44]	; (8006284 <HAL_RCC_OscConfig+0x240>)
 8006258:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800625a:	f003 0302 	and.w	r3, r3, #2
 800625e:	2b00      	cmp	r3, #0
 8006260:	d0f0      	beq.n	8006244 <HAL_RCC_OscConfig+0x200>
 8006262:	e01b      	b.n	800629c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006264:	4b09      	ldr	r3, [pc, #36]	; (800628c <HAL_RCC_OscConfig+0x248>)
 8006266:	2200      	movs	r2, #0
 8006268:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800626a:	f7fd fe57 	bl	8003f1c <HAL_GetTick>
 800626e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006270:	e00e      	b.n	8006290 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006272:	f7fd fe53 	bl	8003f1c <HAL_GetTick>
 8006276:	4602      	mov	r2, r0
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	1ad3      	subs	r3, r2, r3
 800627c:	2b02      	cmp	r3, #2
 800627e:	d907      	bls.n	8006290 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006280:	2303      	movs	r3, #3
 8006282:	e150      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
 8006284:	40023800 	.word	0x40023800
 8006288:	42470000 	.word	0x42470000
 800628c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006290:	4b88      	ldr	r3, [pc, #544]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006292:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006294:	f003 0302 	and.w	r3, r3, #2
 8006298:	2b00      	cmp	r3, #0
 800629a:	d1ea      	bne.n	8006272 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 0304 	and.w	r3, r3, #4
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f000 8097 	beq.w	80063d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80062aa:	2300      	movs	r3, #0
 80062ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062ae:	4b81      	ldr	r3, [pc, #516]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 80062b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d10f      	bne.n	80062da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062ba:	2300      	movs	r3, #0
 80062bc:	60bb      	str	r3, [r7, #8]
 80062be:	4b7d      	ldr	r3, [pc, #500]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 80062c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062c2:	4a7c      	ldr	r2, [pc, #496]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 80062c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062c8:	6413      	str	r3, [r2, #64]	; 0x40
 80062ca:	4b7a      	ldr	r3, [pc, #488]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 80062cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062d2:	60bb      	str	r3, [r7, #8]
 80062d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80062d6:	2301      	movs	r3, #1
 80062d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062da:	4b77      	ldr	r3, [pc, #476]	; (80064b8 <HAL_RCC_OscConfig+0x474>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d118      	bne.n	8006318 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80062e6:	4b74      	ldr	r3, [pc, #464]	; (80064b8 <HAL_RCC_OscConfig+0x474>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a73      	ldr	r2, [pc, #460]	; (80064b8 <HAL_RCC_OscConfig+0x474>)
 80062ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062f2:	f7fd fe13 	bl	8003f1c <HAL_GetTick>
 80062f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062f8:	e008      	b.n	800630c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062fa:	f7fd fe0f 	bl	8003f1c <HAL_GetTick>
 80062fe:	4602      	mov	r2, r0
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	1ad3      	subs	r3, r2, r3
 8006304:	2b02      	cmp	r3, #2
 8006306:	d901      	bls.n	800630c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006308:	2303      	movs	r3, #3
 800630a:	e10c      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800630c:	4b6a      	ldr	r3, [pc, #424]	; (80064b8 <HAL_RCC_OscConfig+0x474>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006314:	2b00      	cmp	r3, #0
 8006316:	d0f0      	beq.n	80062fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	2b01      	cmp	r3, #1
 800631e:	d106      	bne.n	800632e <HAL_RCC_OscConfig+0x2ea>
 8006320:	4b64      	ldr	r3, [pc, #400]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006322:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006324:	4a63      	ldr	r2, [pc, #396]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006326:	f043 0301 	orr.w	r3, r3, #1
 800632a:	6713      	str	r3, [r2, #112]	; 0x70
 800632c:	e01c      	b.n	8006368 <HAL_RCC_OscConfig+0x324>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	2b05      	cmp	r3, #5
 8006334:	d10c      	bne.n	8006350 <HAL_RCC_OscConfig+0x30c>
 8006336:	4b5f      	ldr	r3, [pc, #380]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800633a:	4a5e      	ldr	r2, [pc, #376]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 800633c:	f043 0304 	orr.w	r3, r3, #4
 8006340:	6713      	str	r3, [r2, #112]	; 0x70
 8006342:	4b5c      	ldr	r3, [pc, #368]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006346:	4a5b      	ldr	r2, [pc, #364]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006348:	f043 0301 	orr.w	r3, r3, #1
 800634c:	6713      	str	r3, [r2, #112]	; 0x70
 800634e:	e00b      	b.n	8006368 <HAL_RCC_OscConfig+0x324>
 8006350:	4b58      	ldr	r3, [pc, #352]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006352:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006354:	4a57      	ldr	r2, [pc, #348]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006356:	f023 0301 	bic.w	r3, r3, #1
 800635a:	6713      	str	r3, [r2, #112]	; 0x70
 800635c:	4b55      	ldr	r3, [pc, #340]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 800635e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006360:	4a54      	ldr	r2, [pc, #336]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006362:	f023 0304 	bic.w	r3, r3, #4
 8006366:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d015      	beq.n	800639c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006370:	f7fd fdd4 	bl	8003f1c <HAL_GetTick>
 8006374:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006376:	e00a      	b.n	800638e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006378:	f7fd fdd0 	bl	8003f1c <HAL_GetTick>
 800637c:	4602      	mov	r2, r0
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	f241 3288 	movw	r2, #5000	; 0x1388
 8006386:	4293      	cmp	r3, r2
 8006388:	d901      	bls.n	800638e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800638a:	2303      	movs	r3, #3
 800638c:	e0cb      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800638e:	4b49      	ldr	r3, [pc, #292]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006392:	f003 0302 	and.w	r3, r3, #2
 8006396:	2b00      	cmp	r3, #0
 8006398:	d0ee      	beq.n	8006378 <HAL_RCC_OscConfig+0x334>
 800639a:	e014      	b.n	80063c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800639c:	f7fd fdbe 	bl	8003f1c <HAL_GetTick>
 80063a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063a2:	e00a      	b.n	80063ba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80063a4:	f7fd fdba 	bl	8003f1c <HAL_GetTick>
 80063a8:	4602      	mov	r2, r0
 80063aa:	693b      	ldr	r3, [r7, #16]
 80063ac:	1ad3      	subs	r3, r2, r3
 80063ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d901      	bls.n	80063ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e0b5      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063ba:	4b3e      	ldr	r3, [pc, #248]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 80063bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d1ee      	bne.n	80063a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80063c6:	7dfb      	ldrb	r3, [r7, #23]
 80063c8:	2b01      	cmp	r3, #1
 80063ca:	d105      	bne.n	80063d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063cc:	4b39      	ldr	r3, [pc, #228]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 80063ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d0:	4a38      	ldr	r2, [pc, #224]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 80063d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80063d6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	699b      	ldr	r3, [r3, #24]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	f000 80a1 	beq.w	8006524 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80063e2:	4b34      	ldr	r3, [pc, #208]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	f003 030c 	and.w	r3, r3, #12
 80063ea:	2b08      	cmp	r3, #8
 80063ec:	d05c      	beq.n	80064a8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	699b      	ldr	r3, [r3, #24]
 80063f2:	2b02      	cmp	r3, #2
 80063f4:	d141      	bne.n	800647a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063f6:	4b31      	ldr	r3, [pc, #196]	; (80064bc <HAL_RCC_OscConfig+0x478>)
 80063f8:	2200      	movs	r2, #0
 80063fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063fc:	f7fd fd8e 	bl	8003f1c <HAL_GetTick>
 8006400:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006402:	e008      	b.n	8006416 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006404:	f7fd fd8a 	bl	8003f1c <HAL_GetTick>
 8006408:	4602      	mov	r2, r0
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	1ad3      	subs	r3, r2, r3
 800640e:	2b02      	cmp	r3, #2
 8006410:	d901      	bls.n	8006416 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006412:	2303      	movs	r3, #3
 8006414:	e087      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006416:	4b27      	ldr	r3, [pc, #156]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1f0      	bne.n	8006404 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	69da      	ldr	r2, [r3, #28]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a1b      	ldr	r3, [r3, #32]
 800642a:	431a      	orrs	r2, r3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006430:	019b      	lsls	r3, r3, #6
 8006432:	431a      	orrs	r2, r3
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006438:	085b      	lsrs	r3, r3, #1
 800643a:	3b01      	subs	r3, #1
 800643c:	041b      	lsls	r3, r3, #16
 800643e:	431a      	orrs	r2, r3
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006444:	061b      	lsls	r3, r3, #24
 8006446:	491b      	ldr	r1, [pc, #108]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 8006448:	4313      	orrs	r3, r2
 800644a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800644c:	4b1b      	ldr	r3, [pc, #108]	; (80064bc <HAL_RCC_OscConfig+0x478>)
 800644e:	2201      	movs	r2, #1
 8006450:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006452:	f7fd fd63 	bl	8003f1c <HAL_GetTick>
 8006456:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006458:	e008      	b.n	800646c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800645a:	f7fd fd5f 	bl	8003f1c <HAL_GetTick>
 800645e:	4602      	mov	r2, r0
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	1ad3      	subs	r3, r2, r3
 8006464:	2b02      	cmp	r3, #2
 8006466:	d901      	bls.n	800646c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006468:	2303      	movs	r3, #3
 800646a:	e05c      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800646c:	4b11      	ldr	r3, [pc, #68]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006474:	2b00      	cmp	r3, #0
 8006476:	d0f0      	beq.n	800645a <HAL_RCC_OscConfig+0x416>
 8006478:	e054      	b.n	8006524 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800647a:	4b10      	ldr	r3, [pc, #64]	; (80064bc <HAL_RCC_OscConfig+0x478>)
 800647c:	2200      	movs	r2, #0
 800647e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006480:	f7fd fd4c 	bl	8003f1c <HAL_GetTick>
 8006484:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006486:	e008      	b.n	800649a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006488:	f7fd fd48 	bl	8003f1c <HAL_GetTick>
 800648c:	4602      	mov	r2, r0
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	1ad3      	subs	r3, r2, r3
 8006492:	2b02      	cmp	r3, #2
 8006494:	d901      	bls.n	800649a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006496:	2303      	movs	r3, #3
 8006498:	e045      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800649a:	4b06      	ldr	r3, [pc, #24]	; (80064b4 <HAL_RCC_OscConfig+0x470>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d1f0      	bne.n	8006488 <HAL_RCC_OscConfig+0x444>
 80064a6:	e03d      	b.n	8006524 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	699b      	ldr	r3, [r3, #24]
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	d107      	bne.n	80064c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	e038      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
 80064b4:	40023800 	.word	0x40023800
 80064b8:	40007000 	.word	0x40007000
 80064bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80064c0:	4b1b      	ldr	r3, [pc, #108]	; (8006530 <HAL_RCC_OscConfig+0x4ec>)
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	699b      	ldr	r3, [r3, #24]
 80064ca:	2b01      	cmp	r3, #1
 80064cc:	d028      	beq.n	8006520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064d8:	429a      	cmp	r2, r3
 80064da:	d121      	bne.n	8006520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064e6:	429a      	cmp	r2, r3
 80064e8:	d11a      	bne.n	8006520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80064ea:	68fa      	ldr	r2, [r7, #12]
 80064ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80064f0:	4013      	ands	r3, r2
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80064f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d111      	bne.n	8006520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006506:	085b      	lsrs	r3, r3, #1
 8006508:	3b01      	subs	r3, #1
 800650a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800650c:	429a      	cmp	r2, r3
 800650e:	d107      	bne.n	8006520 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800651a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800651c:	429a      	cmp	r2, r3
 800651e:	d001      	beq.n	8006524 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e000      	b.n	8006526 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	3718      	adds	r7, #24
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}
 800652e:	bf00      	nop
 8006530:	40023800 	.word	0x40023800

08006534 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b084      	sub	sp, #16
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d101      	bne.n	8006548 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	e0cc      	b.n	80066e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006548:	4b68      	ldr	r3, [pc, #416]	; (80066ec <HAL_RCC_ClockConfig+0x1b8>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f003 030f 	and.w	r3, r3, #15
 8006550:	683a      	ldr	r2, [r7, #0]
 8006552:	429a      	cmp	r2, r3
 8006554:	d90c      	bls.n	8006570 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006556:	4b65      	ldr	r3, [pc, #404]	; (80066ec <HAL_RCC_ClockConfig+0x1b8>)
 8006558:	683a      	ldr	r2, [r7, #0]
 800655a:	b2d2      	uxtb	r2, r2
 800655c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800655e:	4b63      	ldr	r3, [pc, #396]	; (80066ec <HAL_RCC_ClockConfig+0x1b8>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f003 030f 	and.w	r3, r3, #15
 8006566:	683a      	ldr	r2, [r7, #0]
 8006568:	429a      	cmp	r2, r3
 800656a:	d001      	beq.n	8006570 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	e0b8      	b.n	80066e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 0302 	and.w	r3, r3, #2
 8006578:	2b00      	cmp	r3, #0
 800657a:	d020      	beq.n	80065be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f003 0304 	and.w	r3, r3, #4
 8006584:	2b00      	cmp	r3, #0
 8006586:	d005      	beq.n	8006594 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006588:	4b59      	ldr	r3, [pc, #356]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	4a58      	ldr	r2, [pc, #352]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 800658e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006592:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0308 	and.w	r3, r3, #8
 800659c:	2b00      	cmp	r3, #0
 800659e:	d005      	beq.n	80065ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80065a0:	4b53      	ldr	r3, [pc, #332]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80065a2:	689b      	ldr	r3, [r3, #8]
 80065a4:	4a52      	ldr	r2, [pc, #328]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80065a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80065aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065ac:	4b50      	ldr	r3, [pc, #320]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	494d      	ldr	r1, [pc, #308]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80065ba:	4313      	orrs	r3, r2
 80065bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f003 0301 	and.w	r3, r3, #1
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d044      	beq.n	8006654 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d107      	bne.n	80065e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065d2:	4b47      	ldr	r3, [pc, #284]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d119      	bne.n	8006612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	e07f      	b.n	80066e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	d003      	beq.n	80065f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80065ee:	2b03      	cmp	r3, #3
 80065f0:	d107      	bne.n	8006602 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80065f2:	4b3f      	ldr	r3, [pc, #252]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d109      	bne.n	8006612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	e06f      	b.n	80066e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006602:	4b3b      	ldr	r3, [pc, #236]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 0302 	and.w	r3, r3, #2
 800660a:	2b00      	cmp	r3, #0
 800660c:	d101      	bne.n	8006612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	e067      	b.n	80066e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006612:	4b37      	ldr	r3, [pc, #220]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	f023 0203 	bic.w	r2, r3, #3
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	4934      	ldr	r1, [pc, #208]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006620:	4313      	orrs	r3, r2
 8006622:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006624:	f7fd fc7a 	bl	8003f1c <HAL_GetTick>
 8006628:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800662a:	e00a      	b.n	8006642 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800662c:	f7fd fc76 	bl	8003f1c <HAL_GetTick>
 8006630:	4602      	mov	r2, r0
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	1ad3      	subs	r3, r2, r3
 8006636:	f241 3288 	movw	r2, #5000	; 0x1388
 800663a:	4293      	cmp	r3, r2
 800663c:	d901      	bls.n	8006642 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800663e:	2303      	movs	r3, #3
 8006640:	e04f      	b.n	80066e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006642:	4b2b      	ldr	r3, [pc, #172]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	f003 020c 	and.w	r2, r3, #12
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	429a      	cmp	r2, r3
 8006652:	d1eb      	bne.n	800662c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006654:	4b25      	ldr	r3, [pc, #148]	; (80066ec <HAL_RCC_ClockConfig+0x1b8>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 030f 	and.w	r3, r3, #15
 800665c:	683a      	ldr	r2, [r7, #0]
 800665e:	429a      	cmp	r2, r3
 8006660:	d20c      	bcs.n	800667c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006662:	4b22      	ldr	r3, [pc, #136]	; (80066ec <HAL_RCC_ClockConfig+0x1b8>)
 8006664:	683a      	ldr	r2, [r7, #0]
 8006666:	b2d2      	uxtb	r2, r2
 8006668:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800666a:	4b20      	ldr	r3, [pc, #128]	; (80066ec <HAL_RCC_ClockConfig+0x1b8>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 030f 	and.w	r3, r3, #15
 8006672:	683a      	ldr	r2, [r7, #0]
 8006674:	429a      	cmp	r2, r3
 8006676:	d001      	beq.n	800667c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	e032      	b.n	80066e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f003 0304 	and.w	r3, r3, #4
 8006684:	2b00      	cmp	r3, #0
 8006686:	d008      	beq.n	800669a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006688:	4b19      	ldr	r3, [pc, #100]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	68db      	ldr	r3, [r3, #12]
 8006694:	4916      	ldr	r1, [pc, #88]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006696:	4313      	orrs	r3, r2
 8006698:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f003 0308 	and.w	r3, r3, #8
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d009      	beq.n	80066ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80066a6:	4b12      	ldr	r3, [pc, #72]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	691b      	ldr	r3, [r3, #16]
 80066b2:	00db      	lsls	r3, r3, #3
 80066b4:	490e      	ldr	r1, [pc, #56]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80066b6:	4313      	orrs	r3, r2
 80066b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80066ba:	f000 f821 	bl	8006700 <HAL_RCC_GetSysClockFreq>
 80066be:	4602      	mov	r2, r0
 80066c0:	4b0b      	ldr	r3, [pc, #44]	; (80066f0 <HAL_RCC_ClockConfig+0x1bc>)
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	091b      	lsrs	r3, r3, #4
 80066c6:	f003 030f 	and.w	r3, r3, #15
 80066ca:	490a      	ldr	r1, [pc, #40]	; (80066f4 <HAL_RCC_ClockConfig+0x1c0>)
 80066cc:	5ccb      	ldrb	r3, [r1, r3]
 80066ce:	fa22 f303 	lsr.w	r3, r2, r3
 80066d2:	4a09      	ldr	r2, [pc, #36]	; (80066f8 <HAL_RCC_ClockConfig+0x1c4>)
 80066d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80066d6:	4b09      	ldr	r3, [pc, #36]	; (80066fc <HAL_RCC_ClockConfig+0x1c8>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4618      	mov	r0, r3
 80066dc:	f7fd fbda 	bl	8003e94 <HAL_InitTick>

  return HAL_OK;
 80066e0:	2300      	movs	r3, #0
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3710      	adds	r7, #16
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	40023c00 	.word	0x40023c00
 80066f0:	40023800 	.word	0x40023800
 80066f4:	0800ee44 	.word	0x0800ee44
 80066f8:	20000010 	.word	0x20000010
 80066fc:	20000014 	.word	0x20000014

08006700 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006700:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006704:	b094      	sub	sp, #80	; 0x50
 8006706:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006708:	2300      	movs	r3, #0
 800670a:	647b      	str	r3, [r7, #68]	; 0x44
 800670c:	2300      	movs	r3, #0
 800670e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006710:	2300      	movs	r3, #0
 8006712:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006714:	2300      	movs	r3, #0
 8006716:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006718:	4b79      	ldr	r3, [pc, #484]	; (8006900 <HAL_RCC_GetSysClockFreq+0x200>)
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	f003 030c 	and.w	r3, r3, #12
 8006720:	2b08      	cmp	r3, #8
 8006722:	d00d      	beq.n	8006740 <HAL_RCC_GetSysClockFreq+0x40>
 8006724:	2b08      	cmp	r3, #8
 8006726:	f200 80e1 	bhi.w	80068ec <HAL_RCC_GetSysClockFreq+0x1ec>
 800672a:	2b00      	cmp	r3, #0
 800672c:	d002      	beq.n	8006734 <HAL_RCC_GetSysClockFreq+0x34>
 800672e:	2b04      	cmp	r3, #4
 8006730:	d003      	beq.n	800673a <HAL_RCC_GetSysClockFreq+0x3a>
 8006732:	e0db      	b.n	80068ec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006734:	4b73      	ldr	r3, [pc, #460]	; (8006904 <HAL_RCC_GetSysClockFreq+0x204>)
 8006736:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006738:	e0db      	b.n	80068f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800673a:	4b73      	ldr	r3, [pc, #460]	; (8006908 <HAL_RCC_GetSysClockFreq+0x208>)
 800673c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800673e:	e0d8      	b.n	80068f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006740:	4b6f      	ldr	r3, [pc, #444]	; (8006900 <HAL_RCC_GetSysClockFreq+0x200>)
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006748:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800674a:	4b6d      	ldr	r3, [pc, #436]	; (8006900 <HAL_RCC_GetSysClockFreq+0x200>)
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006752:	2b00      	cmp	r3, #0
 8006754:	d063      	beq.n	800681e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006756:	4b6a      	ldr	r3, [pc, #424]	; (8006900 <HAL_RCC_GetSysClockFreq+0x200>)
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	099b      	lsrs	r3, r3, #6
 800675c:	2200      	movs	r2, #0
 800675e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006760:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006764:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006768:	633b      	str	r3, [r7, #48]	; 0x30
 800676a:	2300      	movs	r3, #0
 800676c:	637b      	str	r3, [r7, #52]	; 0x34
 800676e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006772:	4622      	mov	r2, r4
 8006774:	462b      	mov	r3, r5
 8006776:	f04f 0000 	mov.w	r0, #0
 800677a:	f04f 0100 	mov.w	r1, #0
 800677e:	0159      	lsls	r1, r3, #5
 8006780:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006784:	0150      	lsls	r0, r2, #5
 8006786:	4602      	mov	r2, r0
 8006788:	460b      	mov	r3, r1
 800678a:	4621      	mov	r1, r4
 800678c:	1a51      	subs	r1, r2, r1
 800678e:	6139      	str	r1, [r7, #16]
 8006790:	4629      	mov	r1, r5
 8006792:	eb63 0301 	sbc.w	r3, r3, r1
 8006796:	617b      	str	r3, [r7, #20]
 8006798:	f04f 0200 	mov.w	r2, #0
 800679c:	f04f 0300 	mov.w	r3, #0
 80067a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80067a4:	4659      	mov	r1, fp
 80067a6:	018b      	lsls	r3, r1, #6
 80067a8:	4651      	mov	r1, sl
 80067aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80067ae:	4651      	mov	r1, sl
 80067b0:	018a      	lsls	r2, r1, #6
 80067b2:	4651      	mov	r1, sl
 80067b4:	ebb2 0801 	subs.w	r8, r2, r1
 80067b8:	4659      	mov	r1, fp
 80067ba:	eb63 0901 	sbc.w	r9, r3, r1
 80067be:	f04f 0200 	mov.w	r2, #0
 80067c2:	f04f 0300 	mov.w	r3, #0
 80067c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80067ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80067ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80067d2:	4690      	mov	r8, r2
 80067d4:	4699      	mov	r9, r3
 80067d6:	4623      	mov	r3, r4
 80067d8:	eb18 0303 	adds.w	r3, r8, r3
 80067dc:	60bb      	str	r3, [r7, #8]
 80067de:	462b      	mov	r3, r5
 80067e0:	eb49 0303 	adc.w	r3, r9, r3
 80067e4:	60fb      	str	r3, [r7, #12]
 80067e6:	f04f 0200 	mov.w	r2, #0
 80067ea:	f04f 0300 	mov.w	r3, #0
 80067ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80067f2:	4629      	mov	r1, r5
 80067f4:	024b      	lsls	r3, r1, #9
 80067f6:	4621      	mov	r1, r4
 80067f8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80067fc:	4621      	mov	r1, r4
 80067fe:	024a      	lsls	r2, r1, #9
 8006800:	4610      	mov	r0, r2
 8006802:	4619      	mov	r1, r3
 8006804:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006806:	2200      	movs	r2, #0
 8006808:	62bb      	str	r3, [r7, #40]	; 0x28
 800680a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800680c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006810:	f7fa fa4a 	bl	8000ca8 <__aeabi_uldivmod>
 8006814:	4602      	mov	r2, r0
 8006816:	460b      	mov	r3, r1
 8006818:	4613      	mov	r3, r2
 800681a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800681c:	e058      	b.n	80068d0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800681e:	4b38      	ldr	r3, [pc, #224]	; (8006900 <HAL_RCC_GetSysClockFreq+0x200>)
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	099b      	lsrs	r3, r3, #6
 8006824:	2200      	movs	r2, #0
 8006826:	4618      	mov	r0, r3
 8006828:	4611      	mov	r1, r2
 800682a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800682e:	623b      	str	r3, [r7, #32]
 8006830:	2300      	movs	r3, #0
 8006832:	627b      	str	r3, [r7, #36]	; 0x24
 8006834:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006838:	4642      	mov	r2, r8
 800683a:	464b      	mov	r3, r9
 800683c:	f04f 0000 	mov.w	r0, #0
 8006840:	f04f 0100 	mov.w	r1, #0
 8006844:	0159      	lsls	r1, r3, #5
 8006846:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800684a:	0150      	lsls	r0, r2, #5
 800684c:	4602      	mov	r2, r0
 800684e:	460b      	mov	r3, r1
 8006850:	4641      	mov	r1, r8
 8006852:	ebb2 0a01 	subs.w	sl, r2, r1
 8006856:	4649      	mov	r1, r9
 8006858:	eb63 0b01 	sbc.w	fp, r3, r1
 800685c:	f04f 0200 	mov.w	r2, #0
 8006860:	f04f 0300 	mov.w	r3, #0
 8006864:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006868:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800686c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006870:	ebb2 040a 	subs.w	r4, r2, sl
 8006874:	eb63 050b 	sbc.w	r5, r3, fp
 8006878:	f04f 0200 	mov.w	r2, #0
 800687c:	f04f 0300 	mov.w	r3, #0
 8006880:	00eb      	lsls	r3, r5, #3
 8006882:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006886:	00e2      	lsls	r2, r4, #3
 8006888:	4614      	mov	r4, r2
 800688a:	461d      	mov	r5, r3
 800688c:	4643      	mov	r3, r8
 800688e:	18e3      	adds	r3, r4, r3
 8006890:	603b      	str	r3, [r7, #0]
 8006892:	464b      	mov	r3, r9
 8006894:	eb45 0303 	adc.w	r3, r5, r3
 8006898:	607b      	str	r3, [r7, #4]
 800689a:	f04f 0200 	mov.w	r2, #0
 800689e:	f04f 0300 	mov.w	r3, #0
 80068a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80068a6:	4629      	mov	r1, r5
 80068a8:	028b      	lsls	r3, r1, #10
 80068aa:	4621      	mov	r1, r4
 80068ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80068b0:	4621      	mov	r1, r4
 80068b2:	028a      	lsls	r2, r1, #10
 80068b4:	4610      	mov	r0, r2
 80068b6:	4619      	mov	r1, r3
 80068b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068ba:	2200      	movs	r2, #0
 80068bc:	61bb      	str	r3, [r7, #24]
 80068be:	61fa      	str	r2, [r7, #28]
 80068c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80068c4:	f7fa f9f0 	bl	8000ca8 <__aeabi_uldivmod>
 80068c8:	4602      	mov	r2, r0
 80068ca:	460b      	mov	r3, r1
 80068cc:	4613      	mov	r3, r2
 80068ce:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80068d0:	4b0b      	ldr	r3, [pc, #44]	; (8006900 <HAL_RCC_GetSysClockFreq+0x200>)
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	0c1b      	lsrs	r3, r3, #16
 80068d6:	f003 0303 	and.w	r3, r3, #3
 80068da:	3301      	adds	r3, #1
 80068dc:	005b      	lsls	r3, r3, #1
 80068de:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80068e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80068e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80068e8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80068ea:	e002      	b.n	80068f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80068ec:	4b05      	ldr	r3, [pc, #20]	; (8006904 <HAL_RCC_GetSysClockFreq+0x204>)
 80068ee:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80068f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80068f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3750      	adds	r7, #80	; 0x50
 80068f8:	46bd      	mov	sp, r7
 80068fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80068fe:	bf00      	nop
 8006900:	40023800 	.word	0x40023800
 8006904:	00f42400 	.word	0x00f42400
 8006908:	007a1200 	.word	0x007a1200

0800690c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800690c:	b480      	push	{r7}
 800690e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006910:	4b03      	ldr	r3, [pc, #12]	; (8006920 <HAL_RCC_GetHCLKFreq+0x14>)
 8006912:	681b      	ldr	r3, [r3, #0]
}
 8006914:	4618      	mov	r0, r3
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop
 8006920:	20000010 	.word	0x20000010

08006924 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006928:	f7ff fff0 	bl	800690c <HAL_RCC_GetHCLKFreq>
 800692c:	4602      	mov	r2, r0
 800692e:	4b05      	ldr	r3, [pc, #20]	; (8006944 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	0a9b      	lsrs	r3, r3, #10
 8006934:	f003 0307 	and.w	r3, r3, #7
 8006938:	4903      	ldr	r1, [pc, #12]	; (8006948 <HAL_RCC_GetPCLK1Freq+0x24>)
 800693a:	5ccb      	ldrb	r3, [r1, r3]
 800693c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006940:	4618      	mov	r0, r3
 8006942:	bd80      	pop	{r7, pc}
 8006944:	40023800 	.word	0x40023800
 8006948:	0800ee54 	.word	0x0800ee54

0800694c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006950:	f7ff ffdc 	bl	800690c <HAL_RCC_GetHCLKFreq>
 8006954:	4602      	mov	r2, r0
 8006956:	4b05      	ldr	r3, [pc, #20]	; (800696c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	0b5b      	lsrs	r3, r3, #13
 800695c:	f003 0307 	and.w	r3, r3, #7
 8006960:	4903      	ldr	r1, [pc, #12]	; (8006970 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006962:	5ccb      	ldrb	r3, [r1, r3]
 8006964:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006968:	4618      	mov	r0, r3
 800696a:	bd80      	pop	{r7, pc}
 800696c:	40023800 	.word	0x40023800
 8006970:	0800ee54 	.word	0x0800ee54

08006974 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b082      	sub	sp, #8
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d101      	bne.n	8006986 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	e041      	b.n	8006a0a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800698c:	b2db      	uxtb	r3, r3
 800698e:	2b00      	cmp	r3, #0
 8006990:	d106      	bne.n	80069a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2200      	movs	r2, #0
 8006996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f7fc fa7e 	bl	8002e9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2202      	movs	r2, #2
 80069a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681a      	ldr	r2, [r3, #0]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	3304      	adds	r3, #4
 80069b0:	4619      	mov	r1, r3
 80069b2:	4610      	mov	r0, r2
 80069b4:	f000 ff0a 	bl	80077cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2201      	movs	r2, #1
 80069bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2201      	movs	r2, #1
 80069c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2201      	movs	r2, #1
 80069cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2201      	movs	r2, #1
 80069d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2201      	movs	r2, #1
 80069dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2201      	movs	r2, #1
 80069e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2201      	movs	r2, #1
 80069ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2201      	movs	r2, #1
 80069f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a08:	2300      	movs	r3, #0
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3708      	adds	r7, #8
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
	...

08006a14 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b085      	sub	sp, #20
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a22:	b2db      	uxtb	r3, r3
 8006a24:	2b01      	cmp	r3, #1
 8006a26:	d001      	beq.n	8006a2c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006a28:	2301      	movs	r3, #1
 8006a2a:	e046      	b.n	8006aba <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2202      	movs	r2, #2
 8006a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4a23      	ldr	r2, [pc, #140]	; (8006ac8 <HAL_TIM_Base_Start+0xb4>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d022      	beq.n	8006a84 <HAL_TIM_Base_Start+0x70>
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a46:	d01d      	beq.n	8006a84 <HAL_TIM_Base_Start+0x70>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	4a1f      	ldr	r2, [pc, #124]	; (8006acc <HAL_TIM_Base_Start+0xb8>)
 8006a4e:	4293      	cmp	r3, r2
 8006a50:	d018      	beq.n	8006a84 <HAL_TIM_Base_Start+0x70>
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	4a1e      	ldr	r2, [pc, #120]	; (8006ad0 <HAL_TIM_Base_Start+0xbc>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d013      	beq.n	8006a84 <HAL_TIM_Base_Start+0x70>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a1c      	ldr	r2, [pc, #112]	; (8006ad4 <HAL_TIM_Base_Start+0xc0>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d00e      	beq.n	8006a84 <HAL_TIM_Base_Start+0x70>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4a1b      	ldr	r2, [pc, #108]	; (8006ad8 <HAL_TIM_Base_Start+0xc4>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d009      	beq.n	8006a84 <HAL_TIM_Base_Start+0x70>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4a19      	ldr	r2, [pc, #100]	; (8006adc <HAL_TIM_Base_Start+0xc8>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d004      	beq.n	8006a84 <HAL_TIM_Base_Start+0x70>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a18      	ldr	r2, [pc, #96]	; (8006ae0 <HAL_TIM_Base_Start+0xcc>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d111      	bne.n	8006aa8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	f003 0307 	and.w	r3, r3, #7
 8006a8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2b06      	cmp	r3, #6
 8006a94:	d010      	beq.n	8006ab8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	681a      	ldr	r2, [r3, #0]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f042 0201 	orr.w	r2, r2, #1
 8006aa4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006aa6:	e007      	b.n	8006ab8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	681a      	ldr	r2, [r3, #0]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f042 0201 	orr.w	r2, r2, #1
 8006ab6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ab8:	2300      	movs	r3, #0
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3714      	adds	r7, #20
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr
 8006ac6:	bf00      	nop
 8006ac8:	40010000 	.word	0x40010000
 8006acc:	40000400 	.word	0x40000400
 8006ad0:	40000800 	.word	0x40000800
 8006ad4:	40000c00 	.word	0x40000c00
 8006ad8:	40010400 	.word	0x40010400
 8006adc:	40014000 	.word	0x40014000
 8006ae0:	40001800 	.word	0x40001800

08006ae4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b085      	sub	sp, #20
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	d001      	beq.n	8006afc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	e04e      	b.n	8006b9a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2202      	movs	r2, #2
 8006b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	68da      	ldr	r2, [r3, #12]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f042 0201 	orr.w	r2, r2, #1
 8006b12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a23      	ldr	r2, [pc, #140]	; (8006ba8 <HAL_TIM_Base_Start_IT+0xc4>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d022      	beq.n	8006b64 <HAL_TIM_Base_Start_IT+0x80>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b26:	d01d      	beq.n	8006b64 <HAL_TIM_Base_Start_IT+0x80>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a1f      	ldr	r2, [pc, #124]	; (8006bac <HAL_TIM_Base_Start_IT+0xc8>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d018      	beq.n	8006b64 <HAL_TIM_Base_Start_IT+0x80>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a1e      	ldr	r2, [pc, #120]	; (8006bb0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d013      	beq.n	8006b64 <HAL_TIM_Base_Start_IT+0x80>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a1c      	ldr	r2, [pc, #112]	; (8006bb4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d00e      	beq.n	8006b64 <HAL_TIM_Base_Start_IT+0x80>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a1b      	ldr	r2, [pc, #108]	; (8006bb8 <HAL_TIM_Base_Start_IT+0xd4>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d009      	beq.n	8006b64 <HAL_TIM_Base_Start_IT+0x80>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a19      	ldr	r2, [pc, #100]	; (8006bbc <HAL_TIM_Base_Start_IT+0xd8>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d004      	beq.n	8006b64 <HAL_TIM_Base_Start_IT+0x80>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a18      	ldr	r2, [pc, #96]	; (8006bc0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d111      	bne.n	8006b88 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	f003 0307 	and.w	r3, r3, #7
 8006b6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2b06      	cmp	r3, #6
 8006b74:	d010      	beq.n	8006b98 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	681a      	ldr	r2, [r3, #0]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f042 0201 	orr.w	r2, r2, #1
 8006b84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b86:	e007      	b.n	8006b98 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681a      	ldr	r2, [r3, #0]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f042 0201 	orr.w	r2, r2, #1
 8006b96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b98:	2300      	movs	r3, #0
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3714      	adds	r7, #20
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr
 8006ba6:	bf00      	nop
 8006ba8:	40010000 	.word	0x40010000
 8006bac:	40000400 	.word	0x40000400
 8006bb0:	40000800 	.word	0x40000800
 8006bb4:	40000c00 	.word	0x40000c00
 8006bb8:	40010400 	.word	0x40010400
 8006bbc:	40014000 	.word	0x40014000
 8006bc0:	40001800 	.word	0x40001800

08006bc4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b082      	sub	sp, #8
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d101      	bne.n	8006bd6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e041      	b.n	8006c5a <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d106      	bne.n	8006bf0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2200      	movs	r2, #0
 8006be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f000 f839 	bl	8006c62 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2202      	movs	r2, #2
 8006bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681a      	ldr	r2, [r3, #0]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	3304      	adds	r3, #4
 8006c00:	4619      	mov	r1, r3
 8006c02:	4610      	mov	r0, r2
 8006c04:	f000 fde2 	bl	80077cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2201      	movs	r2, #1
 8006c14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c58:	2300      	movs	r3, #0
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3708      	adds	r7, #8
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}

08006c62 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006c62:	b480      	push	{r7}
 8006c64:	b083      	sub	sp, #12
 8006c66:	af00      	add	r7, sp, #0
 8006c68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006c6a:	bf00      	nop
 8006c6c:	370c      	adds	r7, #12
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c74:	4770      	bx	lr

08006c76 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006c76:	b580      	push	{r7, lr}
 8006c78:	b082      	sub	sp, #8
 8006c7a:	af00      	add	r7, sp, #0
 8006c7c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d101      	bne.n	8006c88 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006c84:	2301      	movs	r3, #1
 8006c86:	e041      	b.n	8006d0c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c8e:	b2db      	uxtb	r3, r3
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d106      	bne.n	8006ca2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2200      	movs	r2, #0
 8006c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	f000 f839 	bl	8006d14 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2202      	movs	r2, #2
 8006ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681a      	ldr	r2, [r3, #0]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	3304      	adds	r3, #4
 8006cb2:	4619      	mov	r1, r3
 8006cb4:	4610      	mov	r0, r2
 8006cb6:	f000 fd89 	bl	80077cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2201      	movs	r2, #1
 8006cc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2201      	movs	r2, #1
 8006cce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2201      	movs	r2, #1
 8006cde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2201      	movs	r2, #1
 8006cee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2201      	movs	r2, #1
 8006d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d0a:	2300      	movs	r3, #0
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3708      	adds	r7, #8
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}

08006d14 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006d1c:	bf00      	nop
 8006d1e:	370c      	adds	r7, #12
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b084      	sub	sp, #16
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
 8006d30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d32:	2300      	movs	r3, #0
 8006d34:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d109      	bne.n	8006d50 <HAL_TIM_PWM_Start_IT+0x28>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	bf14      	ite	ne
 8006d48:	2301      	movne	r3, #1
 8006d4a:	2300      	moveq	r3, #0
 8006d4c:	b2db      	uxtb	r3, r3
 8006d4e:	e022      	b.n	8006d96 <HAL_TIM_PWM_Start_IT+0x6e>
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	2b04      	cmp	r3, #4
 8006d54:	d109      	bne.n	8006d6a <HAL_TIM_PWM_Start_IT+0x42>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	2b01      	cmp	r3, #1
 8006d60:	bf14      	ite	ne
 8006d62:	2301      	movne	r3, #1
 8006d64:	2300      	moveq	r3, #0
 8006d66:	b2db      	uxtb	r3, r3
 8006d68:	e015      	b.n	8006d96 <HAL_TIM_PWM_Start_IT+0x6e>
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	2b08      	cmp	r3, #8
 8006d6e:	d109      	bne.n	8006d84 <HAL_TIM_PWM_Start_IT+0x5c>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	bf14      	ite	ne
 8006d7c:	2301      	movne	r3, #1
 8006d7e:	2300      	moveq	r3, #0
 8006d80:	b2db      	uxtb	r3, r3
 8006d82:	e008      	b.n	8006d96 <HAL_TIM_PWM_Start_IT+0x6e>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	bf14      	ite	ne
 8006d90:	2301      	movne	r3, #1
 8006d92:	2300      	moveq	r3, #0
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d001      	beq.n	8006d9e <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	e0c7      	b.n	8006f2e <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d104      	bne.n	8006dae <HAL_TIM_PWM_Start_IT+0x86>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2202      	movs	r2, #2
 8006da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006dac:	e013      	b.n	8006dd6 <HAL_TIM_PWM_Start_IT+0xae>
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	2b04      	cmp	r3, #4
 8006db2:	d104      	bne.n	8006dbe <HAL_TIM_PWM_Start_IT+0x96>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2202      	movs	r2, #2
 8006db8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006dbc:	e00b      	b.n	8006dd6 <HAL_TIM_PWM_Start_IT+0xae>
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	2b08      	cmp	r3, #8
 8006dc2:	d104      	bne.n	8006dce <HAL_TIM_PWM_Start_IT+0xa6>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2202      	movs	r2, #2
 8006dc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006dcc:	e003      	b.n	8006dd6 <HAL_TIM_PWM_Start_IT+0xae>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2202      	movs	r2, #2
 8006dd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	2b0c      	cmp	r3, #12
 8006dda:	d841      	bhi.n	8006e60 <HAL_TIM_PWM_Start_IT+0x138>
 8006ddc:	a201      	add	r2, pc, #4	; (adr r2, 8006de4 <HAL_TIM_PWM_Start_IT+0xbc>)
 8006dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006de2:	bf00      	nop
 8006de4:	08006e19 	.word	0x08006e19
 8006de8:	08006e61 	.word	0x08006e61
 8006dec:	08006e61 	.word	0x08006e61
 8006df0:	08006e61 	.word	0x08006e61
 8006df4:	08006e2b 	.word	0x08006e2b
 8006df8:	08006e61 	.word	0x08006e61
 8006dfc:	08006e61 	.word	0x08006e61
 8006e00:	08006e61 	.word	0x08006e61
 8006e04:	08006e3d 	.word	0x08006e3d
 8006e08:	08006e61 	.word	0x08006e61
 8006e0c:	08006e61 	.word	0x08006e61
 8006e10:	08006e61 	.word	0x08006e61
 8006e14:	08006e4f 	.word	0x08006e4f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	68da      	ldr	r2, [r3, #12]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f042 0202 	orr.w	r2, r2, #2
 8006e26:	60da      	str	r2, [r3, #12]
      break;
 8006e28:	e01d      	b.n	8006e66 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	68da      	ldr	r2, [r3, #12]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f042 0204 	orr.w	r2, r2, #4
 8006e38:	60da      	str	r2, [r3, #12]
      break;
 8006e3a:	e014      	b.n	8006e66 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	68da      	ldr	r2, [r3, #12]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f042 0208 	orr.w	r2, r2, #8
 8006e4a:	60da      	str	r2, [r3, #12]
      break;
 8006e4c:	e00b      	b.n	8006e66 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	68da      	ldr	r2, [r3, #12]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f042 0210 	orr.w	r2, r2, #16
 8006e5c:	60da      	str	r2, [r3, #12]
      break;
 8006e5e:	e002      	b.n	8006e66 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8006e60:	2301      	movs	r3, #1
 8006e62:	73fb      	strb	r3, [r7, #15]
      break;
 8006e64:	bf00      	nop
  }

  if (status == HAL_OK)
 8006e66:	7bfb      	ldrb	r3, [r7, #15]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d15f      	bne.n	8006f2c <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	2201      	movs	r2, #1
 8006e72:	6839      	ldr	r1, [r7, #0]
 8006e74:	4618      	mov	r0, r3
 8006e76:	f000 ff9f 	bl	8007db8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a2e      	ldr	r2, [pc, #184]	; (8006f38 <HAL_TIM_PWM_Start_IT+0x210>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d004      	beq.n	8006e8e <HAL_TIM_PWM_Start_IT+0x166>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a2c      	ldr	r2, [pc, #176]	; (8006f3c <HAL_TIM_PWM_Start_IT+0x214>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d101      	bne.n	8006e92 <HAL_TIM_PWM_Start_IT+0x16a>
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e000      	b.n	8006e94 <HAL_TIM_PWM_Start_IT+0x16c>
 8006e92:	2300      	movs	r3, #0
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d007      	beq.n	8006ea8 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ea6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a22      	ldr	r2, [pc, #136]	; (8006f38 <HAL_TIM_PWM_Start_IT+0x210>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d022      	beq.n	8006ef8 <HAL_TIM_PWM_Start_IT+0x1d0>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eba:	d01d      	beq.n	8006ef8 <HAL_TIM_PWM_Start_IT+0x1d0>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4a1f      	ldr	r2, [pc, #124]	; (8006f40 <HAL_TIM_PWM_Start_IT+0x218>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d018      	beq.n	8006ef8 <HAL_TIM_PWM_Start_IT+0x1d0>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a1e      	ldr	r2, [pc, #120]	; (8006f44 <HAL_TIM_PWM_Start_IT+0x21c>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d013      	beq.n	8006ef8 <HAL_TIM_PWM_Start_IT+0x1d0>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4a1c      	ldr	r2, [pc, #112]	; (8006f48 <HAL_TIM_PWM_Start_IT+0x220>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d00e      	beq.n	8006ef8 <HAL_TIM_PWM_Start_IT+0x1d0>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a17      	ldr	r2, [pc, #92]	; (8006f3c <HAL_TIM_PWM_Start_IT+0x214>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d009      	beq.n	8006ef8 <HAL_TIM_PWM_Start_IT+0x1d0>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a18      	ldr	r2, [pc, #96]	; (8006f4c <HAL_TIM_PWM_Start_IT+0x224>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d004      	beq.n	8006ef8 <HAL_TIM_PWM_Start_IT+0x1d0>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4a17      	ldr	r2, [pc, #92]	; (8006f50 <HAL_TIM_PWM_Start_IT+0x228>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d111      	bne.n	8006f1c <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	f003 0307 	and.w	r3, r3, #7
 8006f02:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	2b06      	cmp	r3, #6
 8006f08:	d010      	beq.n	8006f2c <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	681a      	ldr	r2, [r3, #0]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f042 0201 	orr.w	r2, r2, #1
 8006f18:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f1a:	e007      	b.n	8006f2c <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f042 0201 	orr.w	r2, r2, #1
 8006f2a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3710      	adds	r7, #16
 8006f32:	46bd      	mov	sp, r7
 8006f34:	bd80      	pop	{r7, pc}
 8006f36:	bf00      	nop
 8006f38:	40010000 	.word	0x40010000
 8006f3c:	40010400 	.word	0x40010400
 8006f40:	40000400 	.word	0x40000400
 8006f44:	40000800 	.word	0x40000800
 8006f48:	40000c00 	.word	0x40000c00
 8006f4c:	40014000 	.word	0x40014000
 8006f50:	40001800 	.word	0x40001800

08006f54 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b086      	sub	sp, #24
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d101      	bne.n	8006f68 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006f64:	2301      	movs	r3, #1
 8006f66:	e097      	b.n	8007098 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f6e:	b2db      	uxtb	r3, r3
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d106      	bne.n	8006f82 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2200      	movs	r2, #0
 8006f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f7fc f88f 	bl	80030a0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2202      	movs	r2, #2
 8006f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	687a      	ldr	r2, [r7, #4]
 8006f92:	6812      	ldr	r2, [r2, #0]
 8006f94:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f98:	f023 0307 	bic.w	r3, r3, #7
 8006f9c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	3304      	adds	r3, #4
 8006fa6:	4619      	mov	r1, r3
 8006fa8:	4610      	mov	r0, r2
 8006faa:	f000 fc0f 	bl	80077cc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	699b      	ldr	r3, [r3, #24]
 8006fbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	6a1b      	ldr	r3, [r3, #32]
 8006fc4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	697a      	ldr	r2, [r7, #20]
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fd6:	f023 0303 	bic.w	r3, r3, #3
 8006fda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	689a      	ldr	r2, [r3, #8]
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	699b      	ldr	r3, [r3, #24]
 8006fe4:	021b      	lsls	r3, r3, #8
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	693a      	ldr	r2, [r7, #16]
 8006fea:	4313      	orrs	r3, r2
 8006fec:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006fee:	693b      	ldr	r3, [r7, #16]
 8006ff0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006ff4:	f023 030c 	bic.w	r3, r3, #12
 8006ff8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007000:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007004:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	68da      	ldr	r2, [r3, #12]
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	69db      	ldr	r3, [r3, #28]
 800700e:	021b      	lsls	r3, r3, #8
 8007010:	4313      	orrs	r3, r2
 8007012:	693a      	ldr	r2, [r7, #16]
 8007014:	4313      	orrs	r3, r2
 8007016:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	691b      	ldr	r3, [r3, #16]
 800701c:	011a      	lsls	r2, r3, #4
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	6a1b      	ldr	r3, [r3, #32]
 8007022:	031b      	lsls	r3, r3, #12
 8007024:	4313      	orrs	r3, r2
 8007026:	693a      	ldr	r2, [r7, #16]
 8007028:	4313      	orrs	r3, r2
 800702a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007032:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800703a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	685a      	ldr	r2, [r3, #4]
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	695b      	ldr	r3, [r3, #20]
 8007044:	011b      	lsls	r3, r3, #4
 8007046:	4313      	orrs	r3, r2
 8007048:	68fa      	ldr	r2, [r7, #12]
 800704a:	4313      	orrs	r3, r2
 800704c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	697a      	ldr	r2, [r7, #20]
 8007054:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	693a      	ldr	r2, [r7, #16]
 800705c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	68fa      	ldr	r2, [r7, #12]
 8007064:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2201      	movs	r2, #1
 800706a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2201      	movs	r2, #1
 8007072:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2201      	movs	r2, #1
 800707a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2201      	movs	r2, #1
 8007082:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2201      	movs	r2, #1
 800708a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2201      	movs	r2, #1
 8007092:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007096:	2300      	movs	r3, #0
}
 8007098:	4618      	mov	r0, r3
 800709a:	3718      	adds	r7, #24
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}

080070a0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80070a0:	b580      	push	{r7, lr}
 80070a2:	b084      	sub	sp, #16
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
 80070a8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80070b0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80070b8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80070c0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80070c8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d110      	bne.n	80070f2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80070d0:	7bfb      	ldrb	r3, [r7, #15]
 80070d2:	2b01      	cmp	r3, #1
 80070d4:	d102      	bne.n	80070dc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80070d6:	7b7b      	ldrb	r3, [r7, #13]
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d001      	beq.n	80070e0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e069      	b.n	80071b4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2202      	movs	r2, #2
 80070e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2202      	movs	r2, #2
 80070ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80070f0:	e031      	b.n	8007156 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	2b04      	cmp	r3, #4
 80070f6:	d110      	bne.n	800711a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80070f8:	7bbb      	ldrb	r3, [r7, #14]
 80070fa:	2b01      	cmp	r3, #1
 80070fc:	d102      	bne.n	8007104 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80070fe:	7b3b      	ldrb	r3, [r7, #12]
 8007100:	2b01      	cmp	r3, #1
 8007102:	d001      	beq.n	8007108 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	e055      	b.n	80071b4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2202      	movs	r2, #2
 800710c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2202      	movs	r2, #2
 8007114:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007118:	e01d      	b.n	8007156 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800711a:	7bfb      	ldrb	r3, [r7, #15]
 800711c:	2b01      	cmp	r3, #1
 800711e:	d108      	bne.n	8007132 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007120:	7bbb      	ldrb	r3, [r7, #14]
 8007122:	2b01      	cmp	r3, #1
 8007124:	d105      	bne.n	8007132 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007126:	7b7b      	ldrb	r3, [r7, #13]
 8007128:	2b01      	cmp	r3, #1
 800712a:	d102      	bne.n	8007132 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800712c:	7b3b      	ldrb	r3, [r7, #12]
 800712e:	2b01      	cmp	r3, #1
 8007130:	d001      	beq.n	8007136 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007132:	2301      	movs	r3, #1
 8007134:	e03e      	b.n	80071b4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2202      	movs	r2, #2
 800713a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2202      	movs	r2, #2
 8007142:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2202      	movs	r2, #2
 800714a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2202      	movs	r2, #2
 8007152:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d003      	beq.n	8007164 <HAL_TIM_Encoder_Start+0xc4>
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	2b04      	cmp	r3, #4
 8007160:	d008      	beq.n	8007174 <HAL_TIM_Encoder_Start+0xd4>
 8007162:	e00f      	b.n	8007184 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	2201      	movs	r2, #1
 800716a:	2100      	movs	r1, #0
 800716c:	4618      	mov	r0, r3
 800716e:	f000 fe23 	bl	8007db8 <TIM_CCxChannelCmd>
      break;
 8007172:	e016      	b.n	80071a2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	2201      	movs	r2, #1
 800717a:	2104      	movs	r1, #4
 800717c:	4618      	mov	r0, r3
 800717e:	f000 fe1b 	bl	8007db8 <TIM_CCxChannelCmd>
      break;
 8007182:	e00e      	b.n	80071a2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2201      	movs	r2, #1
 800718a:	2100      	movs	r1, #0
 800718c:	4618      	mov	r0, r3
 800718e:	f000 fe13 	bl	8007db8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	2201      	movs	r2, #1
 8007198:	2104      	movs	r1, #4
 800719a:	4618      	mov	r0, r3
 800719c:	f000 fe0c 	bl	8007db8 <TIM_CCxChannelCmd>
      break;
 80071a0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f042 0201 	orr.w	r2, r2, #1
 80071b0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80071b2:	2300      	movs	r3, #0
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	3710      	adds	r7, #16
 80071b8:	46bd      	mov	sp, r7
 80071ba:	bd80      	pop	{r7, pc}

080071bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	691b      	ldr	r3, [r3, #16]
 80071d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	f003 0302 	and.w	r3, r3, #2
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d020      	beq.n	8007220 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	f003 0302 	and.w	r3, r3, #2
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d01b      	beq.n	8007220 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f06f 0202 	mvn.w	r2, #2
 80071f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2201      	movs	r2, #1
 80071f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	699b      	ldr	r3, [r3, #24]
 80071fe:	f003 0303 	and.w	r3, r3, #3
 8007202:	2b00      	cmp	r3, #0
 8007204:	d003      	beq.n	800720e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f000 fac1 	bl	800778e <HAL_TIM_IC_CaptureCallback>
 800720c:	e005      	b.n	800721a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 fab3 	bl	800777a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f000 fac4 	bl	80077a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	f003 0304 	and.w	r3, r3, #4
 8007226:	2b00      	cmp	r3, #0
 8007228:	d020      	beq.n	800726c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	f003 0304 	and.w	r3, r3, #4
 8007230:	2b00      	cmp	r3, #0
 8007232:	d01b      	beq.n	800726c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f06f 0204 	mvn.w	r2, #4
 800723c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2202      	movs	r2, #2
 8007242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	699b      	ldr	r3, [r3, #24]
 800724a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800724e:	2b00      	cmp	r3, #0
 8007250:	d003      	beq.n	800725a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f000 fa9b 	bl	800778e <HAL_TIM_IC_CaptureCallback>
 8007258:	e005      	b.n	8007266 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 fa8d 	bl	800777a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 fa9e 	bl	80077a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	f003 0308 	and.w	r3, r3, #8
 8007272:	2b00      	cmp	r3, #0
 8007274:	d020      	beq.n	80072b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	f003 0308 	and.w	r3, r3, #8
 800727c:	2b00      	cmp	r3, #0
 800727e:	d01b      	beq.n	80072b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f06f 0208 	mvn.w	r2, #8
 8007288:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2204      	movs	r2, #4
 800728e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	69db      	ldr	r3, [r3, #28]
 8007296:	f003 0303 	and.w	r3, r3, #3
 800729a:	2b00      	cmp	r3, #0
 800729c:	d003      	beq.n	80072a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f000 fa75 	bl	800778e <HAL_TIM_IC_CaptureCallback>
 80072a4:	e005      	b.n	80072b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f000 fa67 	bl	800777a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f000 fa78 	bl	80077a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2200      	movs	r2, #0
 80072b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	f003 0310 	and.w	r3, r3, #16
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d020      	beq.n	8007304 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	f003 0310 	and.w	r3, r3, #16
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d01b      	beq.n	8007304 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f06f 0210 	mvn.w	r2, #16
 80072d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2208      	movs	r2, #8
 80072da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	69db      	ldr	r3, [r3, #28]
 80072e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d003      	beq.n	80072f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f000 fa4f 	bl	800778e <HAL_TIM_IC_CaptureCallback>
 80072f0:	e005      	b.n	80072fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f000 fa41 	bl	800777a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 fa52 	bl	80077a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2200      	movs	r2, #0
 8007302:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	f003 0301 	and.w	r3, r3, #1
 800730a:	2b00      	cmp	r3, #0
 800730c:	d00c      	beq.n	8007328 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	f003 0301 	and.w	r3, r3, #1
 8007314:	2b00      	cmp	r3, #0
 8007316:	d007      	beq.n	8007328 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f06f 0201 	mvn.w	r2, #1
 8007320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f000 fa1f 	bl	8007766 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800732e:	2b00      	cmp	r3, #0
 8007330:	d00c      	beq.n	800734c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007338:	2b00      	cmp	r3, #0
 800733a:	d007      	beq.n	800734c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007344:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f000 fe34 	bl	8007fb4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007352:	2b00      	cmp	r3, #0
 8007354:	d00c      	beq.n	8007370 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800735c:	2b00      	cmp	r3, #0
 800735e:	d007      	beq.n	8007370 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007368:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 fa23 	bl	80077b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	f003 0320 	and.w	r3, r3, #32
 8007376:	2b00      	cmp	r3, #0
 8007378:	d00c      	beq.n	8007394 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	f003 0320 	and.w	r3, r3, #32
 8007380:	2b00      	cmp	r3, #0
 8007382:	d007      	beq.n	8007394 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f06f 0220 	mvn.w	r2, #32
 800738c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 fe06 	bl	8007fa0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007394:	bf00      	nop
 8007396:	3710      	adds	r7, #16
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}

0800739c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b086      	sub	sp, #24
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	60b9      	str	r1, [r7, #8]
 80073a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073a8:	2300      	movs	r3, #0
 80073aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073b2:	2b01      	cmp	r3, #1
 80073b4:	d101      	bne.n	80073ba <HAL_TIM_OC_ConfigChannel+0x1e>
 80073b6:	2302      	movs	r3, #2
 80073b8:	e048      	b.n	800744c <HAL_TIM_OC_ConfigChannel+0xb0>
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2201      	movs	r2, #1
 80073be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2b0c      	cmp	r3, #12
 80073c6:	d839      	bhi.n	800743c <HAL_TIM_OC_ConfigChannel+0xa0>
 80073c8:	a201      	add	r2, pc, #4	; (adr r2, 80073d0 <HAL_TIM_OC_ConfigChannel+0x34>)
 80073ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ce:	bf00      	nop
 80073d0:	08007405 	.word	0x08007405
 80073d4:	0800743d 	.word	0x0800743d
 80073d8:	0800743d 	.word	0x0800743d
 80073dc:	0800743d 	.word	0x0800743d
 80073e0:	08007413 	.word	0x08007413
 80073e4:	0800743d 	.word	0x0800743d
 80073e8:	0800743d 	.word	0x0800743d
 80073ec:	0800743d 	.word	0x0800743d
 80073f0:	08007421 	.word	0x08007421
 80073f4:	0800743d 	.word	0x0800743d
 80073f8:	0800743d 	.word	0x0800743d
 80073fc:	0800743d 	.word	0x0800743d
 8007400:	0800742f 	.word	0x0800742f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	68b9      	ldr	r1, [r7, #8]
 800740a:	4618      	mov	r0, r3
 800740c:	f000 fa8a 	bl	8007924 <TIM_OC1_SetConfig>
      break;
 8007410:	e017      	b.n	8007442 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	68b9      	ldr	r1, [r7, #8]
 8007418:	4618      	mov	r0, r3
 800741a:	f000 faf3 	bl	8007a04 <TIM_OC2_SetConfig>
      break;
 800741e:	e010      	b.n	8007442 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	68b9      	ldr	r1, [r7, #8]
 8007426:	4618      	mov	r0, r3
 8007428:	f000 fb62 	bl	8007af0 <TIM_OC3_SetConfig>
      break;
 800742c:	e009      	b.n	8007442 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	68b9      	ldr	r1, [r7, #8]
 8007434:	4618      	mov	r0, r3
 8007436:	f000 fbcf 	bl	8007bd8 <TIM_OC4_SetConfig>
      break;
 800743a:	e002      	b.n	8007442 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800743c:	2301      	movs	r3, #1
 800743e:	75fb      	strb	r3, [r7, #23]
      break;
 8007440:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	2200      	movs	r2, #0
 8007446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800744a:	7dfb      	ldrb	r3, [r7, #23]
}
 800744c:	4618      	mov	r0, r3
 800744e:	3718      	adds	r7, #24
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}

08007454 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b086      	sub	sp, #24
 8007458:	af00      	add	r7, sp, #0
 800745a:	60f8      	str	r0, [r7, #12]
 800745c:	60b9      	str	r1, [r7, #8]
 800745e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007460:	2300      	movs	r3, #0
 8007462:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800746a:	2b01      	cmp	r3, #1
 800746c:	d101      	bne.n	8007472 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800746e:	2302      	movs	r3, #2
 8007470:	e0ae      	b.n	80075d0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2201      	movs	r2, #1
 8007476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2b0c      	cmp	r3, #12
 800747e:	f200 809f 	bhi.w	80075c0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007482:	a201      	add	r2, pc, #4	; (adr r2, 8007488 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007488:	080074bd 	.word	0x080074bd
 800748c:	080075c1 	.word	0x080075c1
 8007490:	080075c1 	.word	0x080075c1
 8007494:	080075c1 	.word	0x080075c1
 8007498:	080074fd 	.word	0x080074fd
 800749c:	080075c1 	.word	0x080075c1
 80074a0:	080075c1 	.word	0x080075c1
 80074a4:	080075c1 	.word	0x080075c1
 80074a8:	0800753f 	.word	0x0800753f
 80074ac:	080075c1 	.word	0x080075c1
 80074b0:	080075c1 	.word	0x080075c1
 80074b4:	080075c1 	.word	0x080075c1
 80074b8:	0800757f 	.word	0x0800757f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	68b9      	ldr	r1, [r7, #8]
 80074c2:	4618      	mov	r0, r3
 80074c4:	f000 fa2e 	bl	8007924 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	699a      	ldr	r2, [r3, #24]
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f042 0208 	orr.w	r2, r2, #8
 80074d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	699a      	ldr	r2, [r3, #24]
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f022 0204 	bic.w	r2, r2, #4
 80074e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	6999      	ldr	r1, [r3, #24]
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	691a      	ldr	r2, [r3, #16]
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	430a      	orrs	r2, r1
 80074f8:	619a      	str	r2, [r3, #24]
      break;
 80074fa:	e064      	b.n	80075c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	68b9      	ldr	r1, [r7, #8]
 8007502:	4618      	mov	r0, r3
 8007504:	f000 fa7e 	bl	8007a04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	699a      	ldr	r2, [r3, #24]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007516:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	699a      	ldr	r2, [r3, #24]
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007526:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	6999      	ldr	r1, [r3, #24]
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	691b      	ldr	r3, [r3, #16]
 8007532:	021a      	lsls	r2, r3, #8
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	430a      	orrs	r2, r1
 800753a:	619a      	str	r2, [r3, #24]
      break;
 800753c:	e043      	b.n	80075c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	68b9      	ldr	r1, [r7, #8]
 8007544:	4618      	mov	r0, r3
 8007546:	f000 fad3 	bl	8007af0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	69da      	ldr	r2, [r3, #28]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f042 0208 	orr.w	r2, r2, #8
 8007558:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	69da      	ldr	r2, [r3, #28]
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f022 0204 	bic.w	r2, r2, #4
 8007568:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	69d9      	ldr	r1, [r3, #28]
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	691a      	ldr	r2, [r3, #16]
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	430a      	orrs	r2, r1
 800757a:	61da      	str	r2, [r3, #28]
      break;
 800757c:	e023      	b.n	80075c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	68b9      	ldr	r1, [r7, #8]
 8007584:	4618      	mov	r0, r3
 8007586:	f000 fb27 	bl	8007bd8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	69da      	ldr	r2, [r3, #28]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007598:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	69da      	ldr	r2, [r3, #28]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	69d9      	ldr	r1, [r3, #28]
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	691b      	ldr	r3, [r3, #16]
 80075b4:	021a      	lsls	r2, r3, #8
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	430a      	orrs	r2, r1
 80075bc:	61da      	str	r2, [r3, #28]
      break;
 80075be:	e002      	b.n	80075c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80075c0:	2301      	movs	r3, #1
 80075c2:	75fb      	strb	r3, [r7, #23]
      break;
 80075c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2200      	movs	r2, #0
 80075ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80075ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3718      	adds	r7, #24
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}

080075d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b084      	sub	sp, #16
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80075e2:	2300      	movs	r3, #0
 80075e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075ec:	2b01      	cmp	r3, #1
 80075ee:	d101      	bne.n	80075f4 <HAL_TIM_ConfigClockSource+0x1c>
 80075f0:	2302      	movs	r3, #2
 80075f2:	e0b4      	b.n	800775e <HAL_TIM_ConfigClockSource+0x186>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2201      	movs	r2, #1
 80075f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2202      	movs	r2, #2
 8007600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	689b      	ldr	r3, [r3, #8]
 800760a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007612:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800761a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	68ba      	ldr	r2, [r7, #8]
 8007622:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800762c:	d03e      	beq.n	80076ac <HAL_TIM_ConfigClockSource+0xd4>
 800762e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007632:	f200 8087 	bhi.w	8007744 <HAL_TIM_ConfigClockSource+0x16c>
 8007636:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800763a:	f000 8086 	beq.w	800774a <HAL_TIM_ConfigClockSource+0x172>
 800763e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007642:	d87f      	bhi.n	8007744 <HAL_TIM_ConfigClockSource+0x16c>
 8007644:	2b70      	cmp	r3, #112	; 0x70
 8007646:	d01a      	beq.n	800767e <HAL_TIM_ConfigClockSource+0xa6>
 8007648:	2b70      	cmp	r3, #112	; 0x70
 800764a:	d87b      	bhi.n	8007744 <HAL_TIM_ConfigClockSource+0x16c>
 800764c:	2b60      	cmp	r3, #96	; 0x60
 800764e:	d050      	beq.n	80076f2 <HAL_TIM_ConfigClockSource+0x11a>
 8007650:	2b60      	cmp	r3, #96	; 0x60
 8007652:	d877      	bhi.n	8007744 <HAL_TIM_ConfigClockSource+0x16c>
 8007654:	2b50      	cmp	r3, #80	; 0x50
 8007656:	d03c      	beq.n	80076d2 <HAL_TIM_ConfigClockSource+0xfa>
 8007658:	2b50      	cmp	r3, #80	; 0x50
 800765a:	d873      	bhi.n	8007744 <HAL_TIM_ConfigClockSource+0x16c>
 800765c:	2b40      	cmp	r3, #64	; 0x40
 800765e:	d058      	beq.n	8007712 <HAL_TIM_ConfigClockSource+0x13a>
 8007660:	2b40      	cmp	r3, #64	; 0x40
 8007662:	d86f      	bhi.n	8007744 <HAL_TIM_ConfigClockSource+0x16c>
 8007664:	2b30      	cmp	r3, #48	; 0x30
 8007666:	d064      	beq.n	8007732 <HAL_TIM_ConfigClockSource+0x15a>
 8007668:	2b30      	cmp	r3, #48	; 0x30
 800766a:	d86b      	bhi.n	8007744 <HAL_TIM_ConfigClockSource+0x16c>
 800766c:	2b20      	cmp	r3, #32
 800766e:	d060      	beq.n	8007732 <HAL_TIM_ConfigClockSource+0x15a>
 8007670:	2b20      	cmp	r3, #32
 8007672:	d867      	bhi.n	8007744 <HAL_TIM_ConfigClockSource+0x16c>
 8007674:	2b00      	cmp	r3, #0
 8007676:	d05c      	beq.n	8007732 <HAL_TIM_ConfigClockSource+0x15a>
 8007678:	2b10      	cmp	r3, #16
 800767a:	d05a      	beq.n	8007732 <HAL_TIM_ConfigClockSource+0x15a>
 800767c:	e062      	b.n	8007744 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800768e:	f000 fb73 	bl	8007d78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	689b      	ldr	r3, [r3, #8]
 8007698:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80076a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	68ba      	ldr	r2, [r7, #8]
 80076a8:	609a      	str	r2, [r3, #8]
      break;
 80076aa:	e04f      	b.n	800774c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80076bc:	f000 fb5c 	bl	8007d78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	689a      	ldr	r2, [r3, #8]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80076ce:	609a      	str	r2, [r3, #8]
      break;
 80076d0:	e03c      	b.n	800774c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80076de:	461a      	mov	r2, r3
 80076e0:	f000 fad0 	bl	8007c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	2150      	movs	r1, #80	; 0x50
 80076ea:	4618      	mov	r0, r3
 80076ec:	f000 fb29 	bl	8007d42 <TIM_ITRx_SetConfig>
      break;
 80076f0:	e02c      	b.n	800774c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80076fe:	461a      	mov	r2, r3
 8007700:	f000 faef 	bl	8007ce2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	2160      	movs	r1, #96	; 0x60
 800770a:	4618      	mov	r0, r3
 800770c:	f000 fb19 	bl	8007d42 <TIM_ITRx_SetConfig>
      break;
 8007710:	e01c      	b.n	800774c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800771e:	461a      	mov	r2, r3
 8007720:	f000 fab0 	bl	8007c84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2140      	movs	r1, #64	; 0x40
 800772a:	4618      	mov	r0, r3
 800772c:	f000 fb09 	bl	8007d42 <TIM_ITRx_SetConfig>
      break;
 8007730:	e00c      	b.n	800774c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681a      	ldr	r2, [r3, #0]
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4619      	mov	r1, r3
 800773c:	4610      	mov	r0, r2
 800773e:	f000 fb00 	bl	8007d42 <TIM_ITRx_SetConfig>
      break;
 8007742:	e003      	b.n	800774c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007744:	2301      	movs	r3, #1
 8007746:	73fb      	strb	r3, [r7, #15]
      break;
 8007748:	e000      	b.n	800774c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800774a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2201      	movs	r2, #1
 8007750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800775c:	7bfb      	ldrb	r3, [r7, #15]
}
 800775e:	4618      	mov	r0, r3
 8007760:	3710      	adds	r7, #16
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}

08007766 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007766:	b480      	push	{r7}
 8007768:	b083      	sub	sp, #12
 800776a:	af00      	add	r7, sp, #0
 800776c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800776e:	bf00      	nop
 8007770:	370c      	adds	r7, #12
 8007772:	46bd      	mov	sp, r7
 8007774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007778:	4770      	bx	lr

0800777a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800777a:	b480      	push	{r7}
 800777c:	b083      	sub	sp, #12
 800777e:	af00      	add	r7, sp, #0
 8007780:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007782:	bf00      	nop
 8007784:	370c      	adds	r7, #12
 8007786:	46bd      	mov	sp, r7
 8007788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778c:	4770      	bx	lr

0800778e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800778e:	b480      	push	{r7}
 8007790:	b083      	sub	sp, #12
 8007792:	af00      	add	r7, sp, #0
 8007794:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007796:	bf00      	nop
 8007798:	370c      	adds	r7, #12
 800779a:	46bd      	mov	sp, r7
 800779c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a0:	4770      	bx	lr

080077a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077a2:	b480      	push	{r7}
 80077a4:	b083      	sub	sp, #12
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077aa:	bf00      	nop
 80077ac:	370c      	adds	r7, #12
 80077ae:	46bd      	mov	sp, r7
 80077b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b4:	4770      	bx	lr

080077b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077b6:	b480      	push	{r7}
 80077b8:	b083      	sub	sp, #12
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077be:	bf00      	nop
 80077c0:	370c      	adds	r7, #12
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr
	...

080077cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b085      	sub	sp, #20
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	4a46      	ldr	r2, [pc, #280]	; (80078f8 <TIM_Base_SetConfig+0x12c>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d013      	beq.n	800780c <TIM_Base_SetConfig+0x40>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077ea:	d00f      	beq.n	800780c <TIM_Base_SetConfig+0x40>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	4a43      	ldr	r2, [pc, #268]	; (80078fc <TIM_Base_SetConfig+0x130>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d00b      	beq.n	800780c <TIM_Base_SetConfig+0x40>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	4a42      	ldr	r2, [pc, #264]	; (8007900 <TIM_Base_SetConfig+0x134>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d007      	beq.n	800780c <TIM_Base_SetConfig+0x40>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	4a41      	ldr	r2, [pc, #260]	; (8007904 <TIM_Base_SetConfig+0x138>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d003      	beq.n	800780c <TIM_Base_SetConfig+0x40>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	4a40      	ldr	r2, [pc, #256]	; (8007908 <TIM_Base_SetConfig+0x13c>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d108      	bne.n	800781e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007812:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	68fa      	ldr	r2, [r7, #12]
 800781a:	4313      	orrs	r3, r2
 800781c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	4a35      	ldr	r2, [pc, #212]	; (80078f8 <TIM_Base_SetConfig+0x12c>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d02b      	beq.n	800787e <TIM_Base_SetConfig+0xb2>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800782c:	d027      	beq.n	800787e <TIM_Base_SetConfig+0xb2>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	4a32      	ldr	r2, [pc, #200]	; (80078fc <TIM_Base_SetConfig+0x130>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d023      	beq.n	800787e <TIM_Base_SetConfig+0xb2>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	4a31      	ldr	r2, [pc, #196]	; (8007900 <TIM_Base_SetConfig+0x134>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d01f      	beq.n	800787e <TIM_Base_SetConfig+0xb2>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	4a30      	ldr	r2, [pc, #192]	; (8007904 <TIM_Base_SetConfig+0x138>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d01b      	beq.n	800787e <TIM_Base_SetConfig+0xb2>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a2f      	ldr	r2, [pc, #188]	; (8007908 <TIM_Base_SetConfig+0x13c>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d017      	beq.n	800787e <TIM_Base_SetConfig+0xb2>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a2e      	ldr	r2, [pc, #184]	; (800790c <TIM_Base_SetConfig+0x140>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d013      	beq.n	800787e <TIM_Base_SetConfig+0xb2>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a2d      	ldr	r2, [pc, #180]	; (8007910 <TIM_Base_SetConfig+0x144>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d00f      	beq.n	800787e <TIM_Base_SetConfig+0xb2>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a2c      	ldr	r2, [pc, #176]	; (8007914 <TIM_Base_SetConfig+0x148>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d00b      	beq.n	800787e <TIM_Base_SetConfig+0xb2>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a2b      	ldr	r2, [pc, #172]	; (8007918 <TIM_Base_SetConfig+0x14c>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d007      	beq.n	800787e <TIM_Base_SetConfig+0xb2>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a2a      	ldr	r2, [pc, #168]	; (800791c <TIM_Base_SetConfig+0x150>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d003      	beq.n	800787e <TIM_Base_SetConfig+0xb2>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a29      	ldr	r2, [pc, #164]	; (8007920 <TIM_Base_SetConfig+0x154>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d108      	bne.n	8007890 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007884:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	68db      	ldr	r3, [r3, #12]
 800788a:	68fa      	ldr	r2, [r7, #12]
 800788c:	4313      	orrs	r3, r2
 800788e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	695b      	ldr	r3, [r3, #20]
 800789a:	4313      	orrs	r3, r2
 800789c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	68fa      	ldr	r2, [r7, #12]
 80078a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	689a      	ldr	r2, [r3, #8]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	681a      	ldr	r2, [r3, #0]
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	4a10      	ldr	r2, [pc, #64]	; (80078f8 <TIM_Base_SetConfig+0x12c>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d003      	beq.n	80078c4 <TIM_Base_SetConfig+0xf8>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4a12      	ldr	r2, [pc, #72]	; (8007908 <TIM_Base_SetConfig+0x13c>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d103      	bne.n	80078cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	691a      	ldr	r2, [r3, #16]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2201      	movs	r2, #1
 80078d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	691b      	ldr	r3, [r3, #16]
 80078d6:	f003 0301 	and.w	r3, r3, #1
 80078da:	2b01      	cmp	r3, #1
 80078dc:	d105      	bne.n	80078ea <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	691b      	ldr	r3, [r3, #16]
 80078e2:	f023 0201 	bic.w	r2, r3, #1
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	611a      	str	r2, [r3, #16]
  }
}
 80078ea:	bf00      	nop
 80078ec:	3714      	adds	r7, #20
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr
 80078f6:	bf00      	nop
 80078f8:	40010000 	.word	0x40010000
 80078fc:	40000400 	.word	0x40000400
 8007900:	40000800 	.word	0x40000800
 8007904:	40000c00 	.word	0x40000c00
 8007908:	40010400 	.word	0x40010400
 800790c:	40014000 	.word	0x40014000
 8007910:	40014400 	.word	0x40014400
 8007914:	40014800 	.word	0x40014800
 8007918:	40001800 	.word	0x40001800
 800791c:	40001c00 	.word	0x40001c00
 8007920:	40002000 	.word	0x40002000

08007924 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007924:	b480      	push	{r7}
 8007926:	b087      	sub	sp, #28
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6a1b      	ldr	r3, [r3, #32]
 8007932:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6a1b      	ldr	r3, [r3, #32]
 8007938:	f023 0201 	bic.w	r2, r3, #1
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	699b      	ldr	r3, [r3, #24]
 800794a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007952:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	f023 0303 	bic.w	r3, r3, #3
 800795a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68fa      	ldr	r2, [r7, #12]
 8007962:	4313      	orrs	r3, r2
 8007964:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	f023 0302 	bic.w	r3, r3, #2
 800796c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	697a      	ldr	r2, [r7, #20]
 8007974:	4313      	orrs	r3, r2
 8007976:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	4a20      	ldr	r2, [pc, #128]	; (80079fc <TIM_OC1_SetConfig+0xd8>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d003      	beq.n	8007988 <TIM_OC1_SetConfig+0x64>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	4a1f      	ldr	r2, [pc, #124]	; (8007a00 <TIM_OC1_SetConfig+0xdc>)
 8007984:	4293      	cmp	r3, r2
 8007986:	d10c      	bne.n	80079a2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007988:	697b      	ldr	r3, [r7, #20]
 800798a:	f023 0308 	bic.w	r3, r3, #8
 800798e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	68db      	ldr	r3, [r3, #12]
 8007994:	697a      	ldr	r2, [r7, #20]
 8007996:	4313      	orrs	r3, r2
 8007998:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	f023 0304 	bic.w	r3, r3, #4
 80079a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	4a15      	ldr	r2, [pc, #84]	; (80079fc <TIM_OC1_SetConfig+0xd8>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d003      	beq.n	80079b2 <TIM_OC1_SetConfig+0x8e>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	4a14      	ldr	r2, [pc, #80]	; (8007a00 <TIM_OC1_SetConfig+0xdc>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d111      	bne.n	80079d6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80079ba:	693b      	ldr	r3, [r7, #16]
 80079bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80079c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	695b      	ldr	r3, [r3, #20]
 80079c6:	693a      	ldr	r2, [r7, #16]
 80079c8:	4313      	orrs	r3, r2
 80079ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	699b      	ldr	r3, [r3, #24]
 80079d0:	693a      	ldr	r2, [r7, #16]
 80079d2:	4313      	orrs	r3, r2
 80079d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	693a      	ldr	r2, [r7, #16]
 80079da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	68fa      	ldr	r2, [r7, #12]
 80079e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	685a      	ldr	r2, [r3, #4]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	697a      	ldr	r2, [r7, #20]
 80079ee:	621a      	str	r2, [r3, #32]
}
 80079f0:	bf00      	nop
 80079f2:	371c      	adds	r7, #28
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr
 80079fc:	40010000 	.word	0x40010000
 8007a00:	40010400 	.word	0x40010400

08007a04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b087      	sub	sp, #28
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
 8007a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6a1b      	ldr	r3, [r3, #32]
 8007a12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6a1b      	ldr	r3, [r3, #32]
 8007a18:	f023 0210 	bic.w	r2, r3, #16
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	685b      	ldr	r3, [r3, #4]
 8007a24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	699b      	ldr	r3, [r3, #24]
 8007a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	021b      	lsls	r3, r3, #8
 8007a42:	68fa      	ldr	r2, [r7, #12]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	f023 0320 	bic.w	r3, r3, #32
 8007a4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	689b      	ldr	r3, [r3, #8]
 8007a54:	011b      	lsls	r3, r3, #4
 8007a56:	697a      	ldr	r2, [r7, #20]
 8007a58:	4313      	orrs	r3, r2
 8007a5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	4a22      	ldr	r2, [pc, #136]	; (8007ae8 <TIM_OC2_SetConfig+0xe4>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d003      	beq.n	8007a6c <TIM_OC2_SetConfig+0x68>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	4a21      	ldr	r2, [pc, #132]	; (8007aec <TIM_OC2_SetConfig+0xe8>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d10d      	bne.n	8007a88 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	68db      	ldr	r3, [r3, #12]
 8007a78:	011b      	lsls	r3, r3, #4
 8007a7a:	697a      	ldr	r2, [r7, #20]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a86:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	4a17      	ldr	r2, [pc, #92]	; (8007ae8 <TIM_OC2_SetConfig+0xe4>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d003      	beq.n	8007a98 <TIM_OC2_SetConfig+0x94>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	4a16      	ldr	r2, [pc, #88]	; (8007aec <TIM_OC2_SetConfig+0xe8>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d113      	bne.n	8007ac0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a98:	693b      	ldr	r3, [r7, #16]
 8007a9a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a9e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007aa6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	695b      	ldr	r3, [r3, #20]
 8007aac:	009b      	lsls	r3, r3, #2
 8007aae:	693a      	ldr	r2, [r7, #16]
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	699b      	ldr	r3, [r3, #24]
 8007ab8:	009b      	lsls	r3, r3, #2
 8007aba:	693a      	ldr	r2, [r7, #16]
 8007abc:	4313      	orrs	r3, r2
 8007abe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	693a      	ldr	r2, [r7, #16]
 8007ac4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	68fa      	ldr	r2, [r7, #12]
 8007aca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	685a      	ldr	r2, [r3, #4]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	697a      	ldr	r2, [r7, #20]
 8007ad8:	621a      	str	r2, [r3, #32]
}
 8007ada:	bf00      	nop
 8007adc:	371c      	adds	r7, #28
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae4:	4770      	bx	lr
 8007ae6:	bf00      	nop
 8007ae8:	40010000 	.word	0x40010000
 8007aec:	40010400 	.word	0x40010400

08007af0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b087      	sub	sp, #28
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6a1b      	ldr	r3, [r3, #32]
 8007afe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6a1b      	ldr	r3, [r3, #32]
 8007b04:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	69db      	ldr	r3, [r3, #28]
 8007b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	f023 0303 	bic.w	r3, r3, #3
 8007b26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	68fa      	ldr	r2, [r7, #12]
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	689b      	ldr	r3, [r3, #8]
 8007b3e:	021b      	lsls	r3, r3, #8
 8007b40:	697a      	ldr	r2, [r7, #20]
 8007b42:	4313      	orrs	r3, r2
 8007b44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a21      	ldr	r2, [pc, #132]	; (8007bd0 <TIM_OC3_SetConfig+0xe0>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d003      	beq.n	8007b56 <TIM_OC3_SetConfig+0x66>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a20      	ldr	r2, [pc, #128]	; (8007bd4 <TIM_OC3_SetConfig+0xe4>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d10d      	bne.n	8007b72 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	68db      	ldr	r3, [r3, #12]
 8007b62:	021b      	lsls	r3, r3, #8
 8007b64:	697a      	ldr	r2, [r7, #20]
 8007b66:	4313      	orrs	r3, r2
 8007b68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	4a16      	ldr	r2, [pc, #88]	; (8007bd0 <TIM_OC3_SetConfig+0xe0>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d003      	beq.n	8007b82 <TIM_OC3_SetConfig+0x92>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	4a15      	ldr	r2, [pc, #84]	; (8007bd4 <TIM_OC3_SetConfig+0xe4>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d113      	bne.n	8007baa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	695b      	ldr	r3, [r3, #20]
 8007b96:	011b      	lsls	r3, r3, #4
 8007b98:	693a      	ldr	r2, [r7, #16]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	699b      	ldr	r3, [r3, #24]
 8007ba2:	011b      	lsls	r3, r3, #4
 8007ba4:	693a      	ldr	r2, [r7, #16]
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	693a      	ldr	r2, [r7, #16]
 8007bae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	68fa      	ldr	r2, [r7, #12]
 8007bb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	685a      	ldr	r2, [r3, #4]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	697a      	ldr	r2, [r7, #20]
 8007bc2:	621a      	str	r2, [r3, #32]
}
 8007bc4:	bf00      	nop
 8007bc6:	371c      	adds	r7, #28
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bce:	4770      	bx	lr
 8007bd0:	40010000 	.word	0x40010000
 8007bd4:	40010400 	.word	0x40010400

08007bd8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b087      	sub	sp, #28
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
 8007be0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a1b      	ldr	r3, [r3, #32]
 8007be6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6a1b      	ldr	r3, [r3, #32]
 8007bec:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	685b      	ldr	r3, [r3, #4]
 8007bf8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	69db      	ldr	r3, [r3, #28]
 8007bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	021b      	lsls	r3, r3, #8
 8007c16:	68fa      	ldr	r2, [r7, #12]
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	031b      	lsls	r3, r3, #12
 8007c2a:	693a      	ldr	r2, [r7, #16]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	4a12      	ldr	r2, [pc, #72]	; (8007c7c <TIM_OC4_SetConfig+0xa4>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d003      	beq.n	8007c40 <TIM_OC4_SetConfig+0x68>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4a11      	ldr	r2, [pc, #68]	; (8007c80 <TIM_OC4_SetConfig+0xa8>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d109      	bne.n	8007c54 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	695b      	ldr	r3, [r3, #20]
 8007c4c:	019b      	lsls	r3, r3, #6
 8007c4e:	697a      	ldr	r2, [r7, #20]
 8007c50:	4313      	orrs	r3, r2
 8007c52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	697a      	ldr	r2, [r7, #20]
 8007c58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	68fa      	ldr	r2, [r7, #12]
 8007c5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	685a      	ldr	r2, [r3, #4]
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	693a      	ldr	r2, [r7, #16]
 8007c6c:	621a      	str	r2, [r3, #32]
}
 8007c6e:	bf00      	nop
 8007c70:	371c      	adds	r7, #28
 8007c72:	46bd      	mov	sp, r7
 8007c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c78:	4770      	bx	lr
 8007c7a:	bf00      	nop
 8007c7c:	40010000 	.word	0x40010000
 8007c80:	40010400 	.word	0x40010400

08007c84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b087      	sub	sp, #28
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6a1b      	ldr	r3, [r3, #32]
 8007c94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	6a1b      	ldr	r3, [r3, #32]
 8007c9a:	f023 0201 	bic.w	r2, r3, #1
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	699b      	ldr	r3, [r3, #24]
 8007ca6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007cae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	011b      	lsls	r3, r3, #4
 8007cb4:	693a      	ldr	r2, [r7, #16]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	f023 030a 	bic.w	r3, r3, #10
 8007cc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007cc2:	697a      	ldr	r2, [r7, #20]
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	693a      	ldr	r2, [r7, #16]
 8007cce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	697a      	ldr	r2, [r7, #20]
 8007cd4:	621a      	str	r2, [r3, #32]
}
 8007cd6:	bf00      	nop
 8007cd8:	371c      	adds	r7, #28
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr

08007ce2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ce2:	b480      	push	{r7}
 8007ce4:	b087      	sub	sp, #28
 8007ce6:	af00      	add	r7, sp, #0
 8007ce8:	60f8      	str	r0, [r7, #12]
 8007cea:	60b9      	str	r1, [r7, #8]
 8007cec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	6a1b      	ldr	r3, [r3, #32]
 8007cf2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	6a1b      	ldr	r3, [r3, #32]
 8007cf8:	f023 0210 	bic.w	r2, r3, #16
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	699b      	ldr	r3, [r3, #24]
 8007d04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	031b      	lsls	r3, r3, #12
 8007d12:	693a      	ldr	r2, [r7, #16]
 8007d14:	4313      	orrs	r3, r2
 8007d16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007d1e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	011b      	lsls	r3, r3, #4
 8007d24:	697a      	ldr	r2, [r7, #20]
 8007d26:	4313      	orrs	r3, r2
 8007d28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	693a      	ldr	r2, [r7, #16]
 8007d2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	697a      	ldr	r2, [r7, #20]
 8007d34:	621a      	str	r2, [r3, #32]
}
 8007d36:	bf00      	nop
 8007d38:	371c      	adds	r7, #28
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr

08007d42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d42:	b480      	push	{r7}
 8007d44:	b085      	sub	sp, #20
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
 8007d4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d5a:	683a      	ldr	r2, [r7, #0]
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	4313      	orrs	r3, r2
 8007d60:	f043 0307 	orr.w	r3, r3, #7
 8007d64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	68fa      	ldr	r2, [r7, #12]
 8007d6a:	609a      	str	r2, [r3, #8]
}
 8007d6c:	bf00      	nop
 8007d6e:	3714      	adds	r7, #20
 8007d70:	46bd      	mov	sp, r7
 8007d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d76:	4770      	bx	lr

08007d78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b087      	sub	sp, #28
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	60f8      	str	r0, [r7, #12]
 8007d80:	60b9      	str	r1, [r7, #8]
 8007d82:	607a      	str	r2, [r7, #4]
 8007d84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	689b      	ldr	r3, [r3, #8]
 8007d8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	021a      	lsls	r2, r3, #8
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	431a      	orrs	r2, r3
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	697a      	ldr	r2, [r7, #20]
 8007da2:	4313      	orrs	r3, r2
 8007da4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	697a      	ldr	r2, [r7, #20]
 8007daa:	609a      	str	r2, [r3, #8]
}
 8007dac:	bf00      	nop
 8007dae:	371c      	adds	r7, #28
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr

08007db8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b087      	sub	sp, #28
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	60f8      	str	r0, [r7, #12]
 8007dc0:	60b9      	str	r1, [r7, #8]
 8007dc2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	f003 031f 	and.w	r3, r3, #31
 8007dca:	2201      	movs	r2, #1
 8007dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8007dd0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	6a1a      	ldr	r2, [r3, #32]
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	43db      	mvns	r3, r3
 8007dda:	401a      	ands	r2, r3
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	6a1a      	ldr	r2, [r3, #32]
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	f003 031f 	and.w	r3, r3, #31
 8007dea:	6879      	ldr	r1, [r7, #4]
 8007dec:	fa01 f303 	lsl.w	r3, r1, r3
 8007df0:	431a      	orrs	r2, r3
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	621a      	str	r2, [r3, #32]
}
 8007df6:	bf00      	nop
 8007df8:	371c      	adds	r7, #28
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e00:	4770      	bx	lr
	...

08007e04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b085      	sub	sp, #20
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
 8007e0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d101      	bne.n	8007e1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e18:	2302      	movs	r3, #2
 8007e1a:	e05a      	b.n	8007ed2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2201      	movs	r2, #1
 8007e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2202      	movs	r2, #2
 8007e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	689b      	ldr	r3, [r3, #8]
 8007e3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	68fa      	ldr	r2, [r7, #12]
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	68fa      	ldr	r2, [r7, #12]
 8007e54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a21      	ldr	r2, [pc, #132]	; (8007ee0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d022      	beq.n	8007ea6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e68:	d01d      	beq.n	8007ea6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4a1d      	ldr	r2, [pc, #116]	; (8007ee4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d018      	beq.n	8007ea6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	4a1b      	ldr	r2, [pc, #108]	; (8007ee8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007e7a:	4293      	cmp	r3, r2
 8007e7c:	d013      	beq.n	8007ea6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a1a      	ldr	r2, [pc, #104]	; (8007eec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d00e      	beq.n	8007ea6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a18      	ldr	r2, [pc, #96]	; (8007ef0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d009      	beq.n	8007ea6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4a17      	ldr	r2, [pc, #92]	; (8007ef4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d004      	beq.n	8007ea6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a15      	ldr	r2, [pc, #84]	; (8007ef8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d10c      	bne.n	8007ec0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007eac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	68ba      	ldr	r2, [r7, #8]
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	68ba      	ldr	r2, [r7, #8]
 8007ebe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ed0:	2300      	movs	r3, #0
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3714      	adds	r7, #20
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007edc:	4770      	bx	lr
 8007ede:	bf00      	nop
 8007ee0:	40010000 	.word	0x40010000
 8007ee4:	40000400 	.word	0x40000400
 8007ee8:	40000800 	.word	0x40000800
 8007eec:	40000c00 	.word	0x40000c00
 8007ef0:	40010400 	.word	0x40010400
 8007ef4:	40014000 	.word	0x40014000
 8007ef8:	40001800 	.word	0x40001800

08007efc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007efc:	b480      	push	{r7}
 8007efe:	b085      	sub	sp, #20
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
 8007f04:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007f06:	2300      	movs	r3, #0
 8007f08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	d101      	bne.n	8007f18 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007f14:	2302      	movs	r3, #2
 8007f16:	e03d      	b.n	8007f94 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	68db      	ldr	r3, [r3, #12]
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	4313      	orrs	r3, r2
 8007f3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	4313      	orrs	r3, r2
 8007f48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4313      	orrs	r3, r2
 8007f56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	691b      	ldr	r3, [r3, #16]
 8007f62:	4313      	orrs	r3, r2
 8007f64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	695b      	ldr	r3, [r3, #20]
 8007f70:	4313      	orrs	r3, r2
 8007f72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	69db      	ldr	r3, [r3, #28]
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	68fa      	ldr	r2, [r7, #12]
 8007f88:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f92:	2300      	movs	r3, #0
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3714      	adds	r7, #20
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b083      	sub	sp, #12
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007fa8:	bf00      	nop
 8007faa:	370c      	adds	r7, #12
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr

08007fb4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007fbc:	bf00      	nop
 8007fbe:	370c      	adds	r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr

08007fc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b082      	sub	sp, #8
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d101      	bne.n	8007fda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	e042      	b.n	8008060 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d106      	bne.n	8007ff4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f7fb f9aa 	bl	8003348 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2224      	movs	r2, #36	; 0x24
 8007ff8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	68da      	ldr	r2, [r3, #12]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800800a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f000 fdbd 	bl	8008b8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	691a      	ldr	r2, [r3, #16]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008020:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	695a      	ldr	r2, [r3, #20]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008030:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	68da      	ldr	r2, [r3, #12]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008040:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2200      	movs	r2, #0
 8008046:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2220      	movs	r2, #32
 800804c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2220      	movs	r2, #32
 8008054:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2200      	movs	r2, #0
 800805c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800805e:	2300      	movs	r3, #0
}
 8008060:	4618      	mov	r0, r3
 8008062:	3708      	adds	r7, #8
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}

08008068 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b08a      	sub	sp, #40	; 0x28
 800806c:	af02      	add	r7, sp, #8
 800806e:	60f8      	str	r0, [r7, #12]
 8008070:	60b9      	str	r1, [r7, #8]
 8008072:	603b      	str	r3, [r7, #0]
 8008074:	4613      	mov	r3, r2
 8008076:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008078:	2300      	movs	r3, #0
 800807a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008082:	b2db      	uxtb	r3, r3
 8008084:	2b20      	cmp	r3, #32
 8008086:	d175      	bne.n	8008174 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d002      	beq.n	8008094 <HAL_UART_Transmit+0x2c>
 800808e:	88fb      	ldrh	r3, [r7, #6]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d101      	bne.n	8008098 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008094:	2301      	movs	r3, #1
 8008096:	e06e      	b.n	8008176 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2200      	movs	r2, #0
 800809c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2221      	movs	r2, #33	; 0x21
 80080a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80080a6:	f7fb ff39 	bl	8003f1c <HAL_GetTick>
 80080aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	88fa      	ldrh	r2, [r7, #6]
 80080b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	88fa      	ldrh	r2, [r7, #6]
 80080b6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	689b      	ldr	r3, [r3, #8]
 80080bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080c0:	d108      	bne.n	80080d4 <HAL_UART_Transmit+0x6c>
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	691b      	ldr	r3, [r3, #16]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d104      	bne.n	80080d4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80080ca:	2300      	movs	r3, #0
 80080cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	61bb      	str	r3, [r7, #24]
 80080d2:	e003      	b.n	80080dc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80080d8:	2300      	movs	r3, #0
 80080da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80080dc:	e02e      	b.n	800813c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	9300      	str	r3, [sp, #0]
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	2200      	movs	r2, #0
 80080e6:	2180      	movs	r1, #128	; 0x80
 80080e8:	68f8      	ldr	r0, [r7, #12]
 80080ea:	f000 fb1f 	bl	800872c <UART_WaitOnFlagUntilTimeout>
 80080ee:	4603      	mov	r3, r0
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d005      	beq.n	8008100 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2220      	movs	r2, #32
 80080f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80080fc:	2303      	movs	r3, #3
 80080fe:	e03a      	b.n	8008176 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008100:	69fb      	ldr	r3, [r7, #28]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d10b      	bne.n	800811e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008106:	69bb      	ldr	r3, [r7, #24]
 8008108:	881b      	ldrh	r3, [r3, #0]
 800810a:	461a      	mov	r2, r3
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008114:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	3302      	adds	r3, #2
 800811a:	61bb      	str	r3, [r7, #24]
 800811c:	e007      	b.n	800812e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800811e:	69fb      	ldr	r3, [r7, #28]
 8008120:	781a      	ldrb	r2, [r3, #0]
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008128:	69fb      	ldr	r3, [r7, #28]
 800812a:	3301      	adds	r3, #1
 800812c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008132:	b29b      	uxth	r3, r3
 8008134:	3b01      	subs	r3, #1
 8008136:	b29a      	uxth	r2, r3
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008140:	b29b      	uxth	r3, r3
 8008142:	2b00      	cmp	r3, #0
 8008144:	d1cb      	bne.n	80080de <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	9300      	str	r3, [sp, #0]
 800814a:	697b      	ldr	r3, [r7, #20]
 800814c:	2200      	movs	r2, #0
 800814e:	2140      	movs	r1, #64	; 0x40
 8008150:	68f8      	ldr	r0, [r7, #12]
 8008152:	f000 faeb 	bl	800872c <UART_WaitOnFlagUntilTimeout>
 8008156:	4603      	mov	r3, r0
 8008158:	2b00      	cmp	r3, #0
 800815a:	d005      	beq.n	8008168 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	2220      	movs	r2, #32
 8008160:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8008164:	2303      	movs	r3, #3
 8008166:	e006      	b.n	8008176 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2220      	movs	r2, #32
 800816c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8008170:	2300      	movs	r3, #0
 8008172:	e000      	b.n	8008176 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008174:	2302      	movs	r3, #2
  }
}
 8008176:	4618      	mov	r0, r3
 8008178:	3720      	adds	r7, #32
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}

0800817e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800817e:	b580      	push	{r7, lr}
 8008180:	b084      	sub	sp, #16
 8008182:	af00      	add	r7, sp, #0
 8008184:	60f8      	str	r0, [r7, #12]
 8008186:	60b9      	str	r1, [r7, #8]
 8008188:	4613      	mov	r3, r2
 800818a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008192:	b2db      	uxtb	r3, r3
 8008194:	2b20      	cmp	r3, #32
 8008196:	d112      	bne.n	80081be <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d002      	beq.n	80081a4 <HAL_UART_Receive_IT+0x26>
 800819e:	88fb      	ldrh	r3, [r7, #6]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d101      	bne.n	80081a8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80081a4:	2301      	movs	r3, #1
 80081a6:	e00b      	b.n	80081c0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	2200      	movs	r2, #0
 80081ac:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80081ae:	88fb      	ldrh	r3, [r7, #6]
 80081b0:	461a      	mov	r2, r3
 80081b2:	68b9      	ldr	r1, [r7, #8]
 80081b4:	68f8      	ldr	r0, [r7, #12]
 80081b6:	f000 fb12 	bl	80087de <UART_Start_Receive_IT>
 80081ba:	4603      	mov	r3, r0
 80081bc:	e000      	b.n	80081c0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80081be:	2302      	movs	r3, #2
  }
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	3710      	adds	r7, #16
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}

080081c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b0ba      	sub	sp, #232	; 0xe8
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	68db      	ldr	r3, [r3, #12]
 80081e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	695b      	ldr	r3, [r3, #20]
 80081ea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80081ee:	2300      	movs	r3, #0
 80081f0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80081f4:	2300      	movs	r3, #0
 80081f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80081fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081fe:	f003 030f 	and.w	r3, r3, #15
 8008202:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008206:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800820a:	2b00      	cmp	r3, #0
 800820c:	d10f      	bne.n	800822e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800820e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008212:	f003 0320 	and.w	r3, r3, #32
 8008216:	2b00      	cmp	r3, #0
 8008218:	d009      	beq.n	800822e <HAL_UART_IRQHandler+0x66>
 800821a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800821e:	f003 0320 	and.w	r3, r3, #32
 8008222:	2b00      	cmp	r3, #0
 8008224:	d003      	beq.n	800822e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f000 fbf2 	bl	8008a10 <UART_Receive_IT>
      return;
 800822c:	e25b      	b.n	80086e6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800822e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008232:	2b00      	cmp	r3, #0
 8008234:	f000 80de 	beq.w	80083f4 <HAL_UART_IRQHandler+0x22c>
 8008238:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800823c:	f003 0301 	and.w	r3, r3, #1
 8008240:	2b00      	cmp	r3, #0
 8008242:	d106      	bne.n	8008252 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008248:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800824c:	2b00      	cmp	r3, #0
 800824e:	f000 80d1 	beq.w	80083f4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008256:	f003 0301 	and.w	r3, r3, #1
 800825a:	2b00      	cmp	r3, #0
 800825c:	d00b      	beq.n	8008276 <HAL_UART_IRQHandler+0xae>
 800825e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008266:	2b00      	cmp	r3, #0
 8008268:	d005      	beq.n	8008276 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800826e:	f043 0201 	orr.w	r2, r3, #1
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008276:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800827a:	f003 0304 	and.w	r3, r3, #4
 800827e:	2b00      	cmp	r3, #0
 8008280:	d00b      	beq.n	800829a <HAL_UART_IRQHandler+0xd2>
 8008282:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008286:	f003 0301 	and.w	r3, r3, #1
 800828a:	2b00      	cmp	r3, #0
 800828c:	d005      	beq.n	800829a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008292:	f043 0202 	orr.w	r2, r3, #2
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800829a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800829e:	f003 0302 	and.w	r3, r3, #2
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d00b      	beq.n	80082be <HAL_UART_IRQHandler+0xf6>
 80082a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082aa:	f003 0301 	and.w	r3, r3, #1
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d005      	beq.n	80082be <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082b6:	f043 0204 	orr.w	r2, r3, #4
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80082be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082c2:	f003 0308 	and.w	r3, r3, #8
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d011      	beq.n	80082ee <HAL_UART_IRQHandler+0x126>
 80082ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082ce:	f003 0320 	and.w	r3, r3, #32
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d105      	bne.n	80082e2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80082d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082da:	f003 0301 	and.w	r3, r3, #1
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d005      	beq.n	80082ee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082e6:	f043 0208 	orr.w	r2, r3, #8
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	f000 81f2 	beq.w	80086dc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80082f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082fc:	f003 0320 	and.w	r3, r3, #32
 8008300:	2b00      	cmp	r3, #0
 8008302:	d008      	beq.n	8008316 <HAL_UART_IRQHandler+0x14e>
 8008304:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008308:	f003 0320 	and.w	r3, r3, #32
 800830c:	2b00      	cmp	r3, #0
 800830e:	d002      	beq.n	8008316 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f000 fb7d 	bl	8008a10 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	695b      	ldr	r3, [r3, #20]
 800831c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008320:	2b40      	cmp	r3, #64	; 0x40
 8008322:	bf0c      	ite	eq
 8008324:	2301      	moveq	r3, #1
 8008326:	2300      	movne	r3, #0
 8008328:	b2db      	uxtb	r3, r3
 800832a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008332:	f003 0308 	and.w	r3, r3, #8
 8008336:	2b00      	cmp	r3, #0
 8008338:	d103      	bne.n	8008342 <HAL_UART_IRQHandler+0x17a>
 800833a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800833e:	2b00      	cmp	r3, #0
 8008340:	d04f      	beq.n	80083e2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f000 fa85 	bl	8008852 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	695b      	ldr	r3, [r3, #20]
 800834e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008352:	2b40      	cmp	r3, #64	; 0x40
 8008354:	d141      	bne.n	80083da <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	3314      	adds	r3, #20
 800835c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008360:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008364:	e853 3f00 	ldrex	r3, [r3]
 8008368:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800836c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008370:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008374:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	3314      	adds	r3, #20
 800837e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008382:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008386:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800838a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800838e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008392:	e841 2300 	strex	r3, r2, [r1]
 8008396:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800839a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d1d9      	bne.n	8008356 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d013      	beq.n	80083d2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083ae:	4a7e      	ldr	r2, [pc, #504]	; (80085a8 <HAL_UART_IRQHandler+0x3e0>)
 80083b0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083b6:	4618      	mov	r0, r3
 80083b8:	f7fc fda4 	bl	8004f04 <HAL_DMA_Abort_IT>
 80083bc:	4603      	mov	r3, r0
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d016      	beq.n	80083f0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083c8:	687a      	ldr	r2, [r7, #4]
 80083ca:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80083cc:	4610      	mov	r0, r2
 80083ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083d0:	e00e      	b.n	80083f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 f994 	bl	8008700 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083d8:	e00a      	b.n	80083f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 f990 	bl	8008700 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083e0:	e006      	b.n	80083f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f000 f98c 	bl	8008700 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2200      	movs	r2, #0
 80083ec:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80083ee:	e175      	b.n	80086dc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083f0:	bf00      	nop
    return;
 80083f2:	e173      	b.n	80086dc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083f8:	2b01      	cmp	r3, #1
 80083fa:	f040 814f 	bne.w	800869c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80083fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008402:	f003 0310 	and.w	r3, r3, #16
 8008406:	2b00      	cmp	r3, #0
 8008408:	f000 8148 	beq.w	800869c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800840c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008410:	f003 0310 	and.w	r3, r3, #16
 8008414:	2b00      	cmp	r3, #0
 8008416:	f000 8141 	beq.w	800869c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800841a:	2300      	movs	r3, #0
 800841c:	60bb      	str	r3, [r7, #8]
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	60bb      	str	r3, [r7, #8]
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	60bb      	str	r3, [r7, #8]
 800842e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	695b      	ldr	r3, [r3, #20]
 8008436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800843a:	2b40      	cmp	r3, #64	; 0x40
 800843c:	f040 80b6 	bne.w	80085ac <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	685b      	ldr	r3, [r3, #4]
 8008448:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800844c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008450:	2b00      	cmp	r3, #0
 8008452:	f000 8145 	beq.w	80086e0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800845a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800845e:	429a      	cmp	r2, r3
 8008460:	f080 813e 	bcs.w	80086e0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800846a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008470:	69db      	ldr	r3, [r3, #28]
 8008472:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008476:	f000 8088 	beq.w	800858a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	330c      	adds	r3, #12
 8008480:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008484:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008488:	e853 3f00 	ldrex	r3, [r3]
 800848c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008490:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008494:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008498:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	330c      	adds	r3, #12
 80084a2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80084a6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80084aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80084b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80084b6:	e841 2300 	strex	r3, r2, [r1]
 80084ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80084be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d1d9      	bne.n	800847a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	3314      	adds	r3, #20
 80084cc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80084d0:	e853 3f00 	ldrex	r3, [r3]
 80084d4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80084d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80084d8:	f023 0301 	bic.w	r3, r3, #1
 80084dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	3314      	adds	r3, #20
 80084e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80084ea:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80084ee:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084f0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80084f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80084f6:	e841 2300 	strex	r3, r2, [r1]
 80084fa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80084fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d1e1      	bne.n	80084c6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	3314      	adds	r3, #20
 8008508:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800850c:	e853 3f00 	ldrex	r3, [r3]
 8008510:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008512:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008514:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008518:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	3314      	adds	r3, #20
 8008522:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008526:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008528:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800852c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800852e:	e841 2300 	strex	r3, r2, [r1]
 8008532:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008534:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008536:	2b00      	cmp	r3, #0
 8008538:	d1e3      	bne.n	8008502 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2220      	movs	r2, #32
 800853e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2200      	movs	r2, #0
 8008546:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	330c      	adds	r3, #12
 800854e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008550:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008552:	e853 3f00 	ldrex	r3, [r3]
 8008556:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008558:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800855a:	f023 0310 	bic.w	r3, r3, #16
 800855e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	330c      	adds	r3, #12
 8008568:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800856c:	65ba      	str	r2, [r7, #88]	; 0x58
 800856e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008570:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008572:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008574:	e841 2300 	strex	r3, r2, [r1]
 8008578:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800857a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800857c:	2b00      	cmp	r3, #0
 800857e:	d1e3      	bne.n	8008548 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008584:	4618      	mov	r0, r3
 8008586:	f7fc fc4d 	bl	8004e24 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2202      	movs	r2, #2
 800858e:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008598:	b29b      	uxth	r3, r3
 800859a:	1ad3      	subs	r3, r2, r3
 800859c:	b29b      	uxth	r3, r3
 800859e:	4619      	mov	r1, r3
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	f000 f8b7 	bl	8008714 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80085a6:	e09b      	b.n	80086e0 <HAL_UART_IRQHandler+0x518>
 80085a8:	08008919 	.word	0x08008919
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085b4:	b29b      	uxth	r3, r3
 80085b6:	1ad3      	subs	r3, r2, r3
 80085b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	f000 808e 	beq.w	80086e4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80085c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	f000 8089 	beq.w	80086e4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	330c      	adds	r3, #12
 80085d8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085dc:	e853 3f00 	ldrex	r3, [r3]
 80085e0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80085e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80085e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	330c      	adds	r3, #12
 80085f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80085f6:	647a      	str	r2, [r7, #68]	; 0x44
 80085f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80085fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80085fe:	e841 2300 	strex	r3, r2, [r1]
 8008602:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008604:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008606:	2b00      	cmp	r3, #0
 8008608:	d1e3      	bne.n	80085d2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	3314      	adds	r3, #20
 8008610:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008614:	e853 3f00 	ldrex	r3, [r3]
 8008618:	623b      	str	r3, [r7, #32]
   return(result);
 800861a:	6a3b      	ldr	r3, [r7, #32]
 800861c:	f023 0301 	bic.w	r3, r3, #1
 8008620:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	3314      	adds	r3, #20
 800862a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800862e:	633a      	str	r2, [r7, #48]	; 0x30
 8008630:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008632:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008634:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008636:	e841 2300 	strex	r3, r2, [r1]
 800863a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800863c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800863e:	2b00      	cmp	r3, #0
 8008640:	d1e3      	bne.n	800860a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2220      	movs	r2, #32
 8008646:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2200      	movs	r2, #0
 800864e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	330c      	adds	r3, #12
 8008656:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	e853 3f00 	ldrex	r3, [r3]
 800865e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f023 0310 	bic.w	r3, r3, #16
 8008666:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	330c      	adds	r3, #12
 8008670:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008674:	61fa      	str	r2, [r7, #28]
 8008676:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008678:	69b9      	ldr	r1, [r7, #24]
 800867a:	69fa      	ldr	r2, [r7, #28]
 800867c:	e841 2300 	strex	r3, r2, [r1]
 8008680:	617b      	str	r3, [r7, #20]
   return(result);
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d1e3      	bne.n	8008650 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2202      	movs	r2, #2
 800868c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800868e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008692:	4619      	mov	r1, r3
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 f83d 	bl	8008714 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800869a:	e023      	b.n	80086e4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800869c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d009      	beq.n	80086bc <HAL_UART_IRQHandler+0x4f4>
 80086a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d003      	beq.n	80086bc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f000 f943 	bl	8008940 <UART_Transmit_IT>
    return;
 80086ba:	e014      	b.n	80086e6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80086bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d00e      	beq.n	80086e6 <HAL_UART_IRQHandler+0x51e>
 80086c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d008      	beq.n	80086e6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f000 f983 	bl	80089e0 <UART_EndTransmit_IT>
    return;
 80086da:	e004      	b.n	80086e6 <HAL_UART_IRQHandler+0x51e>
    return;
 80086dc:	bf00      	nop
 80086de:	e002      	b.n	80086e6 <HAL_UART_IRQHandler+0x51e>
      return;
 80086e0:	bf00      	nop
 80086e2:	e000      	b.n	80086e6 <HAL_UART_IRQHandler+0x51e>
      return;
 80086e4:	bf00      	nop
  }
}
 80086e6:	37e8      	adds	r7, #232	; 0xe8
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}

080086ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b083      	sub	sp, #12
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80086f4:	bf00      	nop
 80086f6:	370c      	adds	r7, #12
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr

08008700 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008700:	b480      	push	{r7}
 8008702:	b083      	sub	sp, #12
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008708:	bf00      	nop
 800870a:	370c      	adds	r7, #12
 800870c:	46bd      	mov	sp, r7
 800870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008712:	4770      	bx	lr

08008714 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	460b      	mov	r3, r1
 800871e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008720:	bf00      	nop
 8008722:	370c      	adds	r7, #12
 8008724:	46bd      	mov	sp, r7
 8008726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872a:	4770      	bx	lr

0800872c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b086      	sub	sp, #24
 8008730:	af00      	add	r7, sp, #0
 8008732:	60f8      	str	r0, [r7, #12]
 8008734:	60b9      	str	r1, [r7, #8]
 8008736:	603b      	str	r3, [r7, #0]
 8008738:	4613      	mov	r3, r2
 800873a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800873c:	e03b      	b.n	80087b6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800873e:	6a3b      	ldr	r3, [r7, #32]
 8008740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008744:	d037      	beq.n	80087b6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008746:	f7fb fbe9 	bl	8003f1c <HAL_GetTick>
 800874a:	4602      	mov	r2, r0
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	1ad3      	subs	r3, r2, r3
 8008750:	6a3a      	ldr	r2, [r7, #32]
 8008752:	429a      	cmp	r2, r3
 8008754:	d302      	bcc.n	800875c <UART_WaitOnFlagUntilTimeout+0x30>
 8008756:	6a3b      	ldr	r3, [r7, #32]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d101      	bne.n	8008760 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800875c:	2303      	movs	r3, #3
 800875e:	e03a      	b.n	80087d6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	68db      	ldr	r3, [r3, #12]
 8008766:	f003 0304 	and.w	r3, r3, #4
 800876a:	2b00      	cmp	r3, #0
 800876c:	d023      	beq.n	80087b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	2b80      	cmp	r3, #128	; 0x80
 8008772:	d020      	beq.n	80087b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	2b40      	cmp	r3, #64	; 0x40
 8008778:	d01d      	beq.n	80087b6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f003 0308 	and.w	r3, r3, #8
 8008784:	2b08      	cmp	r3, #8
 8008786:	d116      	bne.n	80087b6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008788:	2300      	movs	r3, #0
 800878a:	617b      	str	r3, [r7, #20]
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	617b      	str	r3, [r7, #20]
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	685b      	ldr	r3, [r3, #4]
 800879a:	617b      	str	r3, [r7, #20]
 800879c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800879e:	68f8      	ldr	r0, [r7, #12]
 80087a0:	f000 f857 	bl	8008852 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	2208      	movs	r2, #8
 80087a8:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	2200      	movs	r2, #0
 80087ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80087b2:	2301      	movs	r3, #1
 80087b4:	e00f      	b.n	80087d6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	681a      	ldr	r2, [r3, #0]
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	4013      	ands	r3, r2
 80087c0:	68ba      	ldr	r2, [r7, #8]
 80087c2:	429a      	cmp	r2, r3
 80087c4:	bf0c      	ite	eq
 80087c6:	2301      	moveq	r3, #1
 80087c8:	2300      	movne	r3, #0
 80087ca:	b2db      	uxtb	r3, r3
 80087cc:	461a      	mov	r2, r3
 80087ce:	79fb      	ldrb	r3, [r7, #7]
 80087d0:	429a      	cmp	r2, r3
 80087d2:	d0b4      	beq.n	800873e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80087d4:	2300      	movs	r3, #0
}
 80087d6:	4618      	mov	r0, r3
 80087d8:	3718      	adds	r7, #24
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}

080087de <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80087de:	b480      	push	{r7}
 80087e0:	b085      	sub	sp, #20
 80087e2:	af00      	add	r7, sp, #0
 80087e4:	60f8      	str	r0, [r7, #12]
 80087e6:	60b9      	str	r1, [r7, #8]
 80087e8:	4613      	mov	r3, r2
 80087ea:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	68ba      	ldr	r2, [r7, #8]
 80087f0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	88fa      	ldrh	r2, [r7, #6]
 80087f6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	88fa      	ldrh	r2, [r7, #6]
 80087fc:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	2200      	movs	r2, #0
 8008802:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	2222      	movs	r2, #34	; 0x22
 8008808:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	691b      	ldr	r3, [r3, #16]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d007      	beq.n	8008824 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	68da      	ldr	r2, [r3, #12]
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008822:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	695a      	ldr	r2, [r3, #20]
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f042 0201 	orr.w	r2, r2, #1
 8008832:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	68da      	ldr	r2, [r3, #12]
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f042 0220 	orr.w	r2, r2, #32
 8008842:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008844:	2300      	movs	r3, #0
}
 8008846:	4618      	mov	r0, r3
 8008848:	3714      	adds	r7, #20
 800884a:	46bd      	mov	sp, r7
 800884c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008850:	4770      	bx	lr

08008852 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008852:	b480      	push	{r7}
 8008854:	b095      	sub	sp, #84	; 0x54
 8008856:	af00      	add	r7, sp, #0
 8008858:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	330c      	adds	r3, #12
 8008860:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008862:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008864:	e853 3f00 	ldrex	r3, [r3]
 8008868:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800886a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800886c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008870:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	330c      	adds	r3, #12
 8008878:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800887a:	643a      	str	r2, [r7, #64]	; 0x40
 800887c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800887e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008880:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008882:	e841 2300 	strex	r3, r2, [r1]
 8008886:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800888a:	2b00      	cmp	r3, #0
 800888c:	d1e5      	bne.n	800885a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	3314      	adds	r3, #20
 8008894:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008896:	6a3b      	ldr	r3, [r7, #32]
 8008898:	e853 3f00 	ldrex	r3, [r3]
 800889c:	61fb      	str	r3, [r7, #28]
   return(result);
 800889e:	69fb      	ldr	r3, [r7, #28]
 80088a0:	f023 0301 	bic.w	r3, r3, #1
 80088a4:	64bb      	str	r3, [r7, #72]	; 0x48
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	3314      	adds	r3, #20
 80088ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80088ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 80088b0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80088b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80088b6:	e841 2300 	strex	r3, r2, [r1]
 80088ba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80088bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d1e5      	bne.n	800888e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088c6:	2b01      	cmp	r3, #1
 80088c8:	d119      	bne.n	80088fe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	330c      	adds	r3, #12
 80088d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	e853 3f00 	ldrex	r3, [r3]
 80088d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	f023 0310 	bic.w	r3, r3, #16
 80088e0:	647b      	str	r3, [r7, #68]	; 0x44
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	330c      	adds	r3, #12
 80088e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80088ea:	61ba      	str	r2, [r7, #24]
 80088ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ee:	6979      	ldr	r1, [r7, #20]
 80088f0:	69ba      	ldr	r2, [r7, #24]
 80088f2:	e841 2300 	strex	r3, r2, [r1]
 80088f6:	613b      	str	r3, [r7, #16]
   return(result);
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d1e5      	bne.n	80088ca <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2220      	movs	r2, #32
 8008902:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2200      	movs	r2, #0
 800890a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800890c:	bf00      	nop
 800890e:	3754      	adds	r7, #84	; 0x54
 8008910:	46bd      	mov	sp, r7
 8008912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008916:	4770      	bx	lr

08008918 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b084      	sub	sp, #16
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008924:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	2200      	movs	r2, #0
 800892a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2200      	movs	r2, #0
 8008930:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008932:	68f8      	ldr	r0, [r7, #12]
 8008934:	f7ff fee4 	bl	8008700 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008938:	bf00      	nop
 800893a:	3710      	adds	r7, #16
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}

08008940 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008940:	b480      	push	{r7}
 8008942:	b085      	sub	sp, #20
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800894e:	b2db      	uxtb	r3, r3
 8008950:	2b21      	cmp	r3, #33	; 0x21
 8008952:	d13e      	bne.n	80089d2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	689b      	ldr	r3, [r3, #8]
 8008958:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800895c:	d114      	bne.n	8008988 <UART_Transmit_IT+0x48>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	691b      	ldr	r3, [r3, #16]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d110      	bne.n	8008988 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6a1b      	ldr	r3, [r3, #32]
 800896a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	881b      	ldrh	r3, [r3, #0]
 8008970:	461a      	mov	r2, r3
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800897a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6a1b      	ldr	r3, [r3, #32]
 8008980:	1c9a      	adds	r2, r3, #2
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	621a      	str	r2, [r3, #32]
 8008986:	e008      	b.n	800899a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6a1b      	ldr	r3, [r3, #32]
 800898c:	1c59      	adds	r1, r3, #1
 800898e:	687a      	ldr	r2, [r7, #4]
 8008990:	6211      	str	r1, [r2, #32]
 8008992:	781a      	ldrb	r2, [r3, #0]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800899e:	b29b      	uxth	r3, r3
 80089a0:	3b01      	subs	r3, #1
 80089a2:	b29b      	uxth	r3, r3
 80089a4:	687a      	ldr	r2, [r7, #4]
 80089a6:	4619      	mov	r1, r3
 80089a8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d10f      	bne.n	80089ce <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	68da      	ldr	r2, [r3, #12]
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80089bc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	68da      	ldr	r2, [r3, #12]
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80089cc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80089ce:	2300      	movs	r3, #0
 80089d0:	e000      	b.n	80089d4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80089d2:	2302      	movs	r3, #2
  }
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3714      	adds	r7, #20
 80089d8:	46bd      	mov	sp, r7
 80089da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089de:	4770      	bx	lr

080089e0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b082      	sub	sp, #8
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	68da      	ldr	r2, [r3, #12]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80089f6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2220      	movs	r2, #32
 80089fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f7ff fe73 	bl	80086ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008a06:	2300      	movs	r3, #0
}
 8008a08:	4618      	mov	r0, r3
 8008a0a:	3708      	adds	r7, #8
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}

08008a10 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b08c      	sub	sp, #48	; 0x30
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008a1e:	b2db      	uxtb	r3, r3
 8008a20:	2b22      	cmp	r3, #34	; 0x22
 8008a22:	f040 80ae 	bne.w	8008b82 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	689b      	ldr	r3, [r3, #8]
 8008a2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a2e:	d117      	bne.n	8008a60 <UART_Receive_IT+0x50>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	691b      	ldr	r3, [r3, #16]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d113      	bne.n	8008a60 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a40:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	685b      	ldr	r3, [r3, #4]
 8008a48:	b29b      	uxth	r3, r3
 8008a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a4e:	b29a      	uxth	r2, r3
 8008a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a52:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a58:	1c9a      	adds	r2, r3, #2
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	629a      	str	r2, [r3, #40]	; 0x28
 8008a5e:	e026      	b.n	8008aae <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a64:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008a66:	2300      	movs	r3, #0
 8008a68:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	689b      	ldr	r3, [r3, #8]
 8008a6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a72:	d007      	beq.n	8008a84 <UART_Receive_IT+0x74>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	689b      	ldr	r3, [r3, #8]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d10a      	bne.n	8008a92 <UART_Receive_IT+0x82>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	691b      	ldr	r3, [r3, #16]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d106      	bne.n	8008a92 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	685b      	ldr	r3, [r3, #4]
 8008a8a:	b2da      	uxtb	r2, r3
 8008a8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a8e:	701a      	strb	r2, [r3, #0]
 8008a90:	e008      	b.n	8008aa4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	b2db      	uxtb	r3, r3
 8008a9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a9e:	b2da      	uxtb	r2, r3
 8008aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008aa2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aa8:	1c5a      	adds	r2, r3, #1
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008ab2:	b29b      	uxth	r3, r3
 8008ab4:	3b01      	subs	r3, #1
 8008ab6:	b29b      	uxth	r3, r3
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	4619      	mov	r1, r3
 8008abc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d15d      	bne.n	8008b7e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	68da      	ldr	r2, [r3, #12]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	f022 0220 	bic.w	r2, r2, #32
 8008ad0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	68da      	ldr	r2, [r3, #12]
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008ae0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	695a      	ldr	r2, [r3, #20]
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	f022 0201 	bic.w	r2, r2, #1
 8008af0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2220      	movs	r2, #32
 8008af6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2200      	movs	r2, #0
 8008afe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b04:	2b01      	cmp	r3, #1
 8008b06:	d135      	bne.n	8008b74 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	330c      	adds	r3, #12
 8008b14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	e853 3f00 	ldrex	r3, [r3]
 8008b1c:	613b      	str	r3, [r7, #16]
   return(result);
 8008b1e:	693b      	ldr	r3, [r7, #16]
 8008b20:	f023 0310 	bic.w	r3, r3, #16
 8008b24:	627b      	str	r3, [r7, #36]	; 0x24
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	330c      	adds	r3, #12
 8008b2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b2e:	623a      	str	r2, [r7, #32]
 8008b30:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b32:	69f9      	ldr	r1, [r7, #28]
 8008b34:	6a3a      	ldr	r2, [r7, #32]
 8008b36:	e841 2300 	strex	r3, r2, [r1]
 8008b3a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b3c:	69bb      	ldr	r3, [r7, #24]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d1e5      	bne.n	8008b0e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f003 0310 	and.w	r3, r3, #16
 8008b4c:	2b10      	cmp	r3, #16
 8008b4e:	d10a      	bne.n	8008b66 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b50:	2300      	movs	r3, #0
 8008b52:	60fb      	str	r3, [r7, #12]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	60fb      	str	r3, [r7, #12]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	685b      	ldr	r3, [r3, #4]
 8008b62:	60fb      	str	r3, [r7, #12]
 8008b64:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008b6a:	4619      	mov	r1, r3
 8008b6c:	6878      	ldr	r0, [r7, #4]
 8008b6e:	f7ff fdd1 	bl	8008714 <HAL_UARTEx_RxEventCallback>
 8008b72:	e002      	b.n	8008b7a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f7f8 fa77 	bl	8001068 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	e002      	b.n	8008b84 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008b7e:	2300      	movs	r3, #0
 8008b80:	e000      	b.n	8008b84 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008b82:	2302      	movs	r3, #2
  }
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3730      	adds	r7, #48	; 0x30
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008b90:	b0c0      	sub	sp, #256	; 0x100
 8008b92:	af00      	add	r7, sp, #0
 8008b94:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	691b      	ldr	r3, [r3, #16]
 8008ba0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ba8:	68d9      	ldr	r1, [r3, #12]
 8008baa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	ea40 0301 	orr.w	r3, r0, r1
 8008bb4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bba:	689a      	ldr	r2, [r3, #8]
 8008bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bc0:	691b      	ldr	r3, [r3, #16]
 8008bc2:	431a      	orrs	r2, r3
 8008bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bc8:	695b      	ldr	r3, [r3, #20]
 8008bca:	431a      	orrs	r2, r3
 8008bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bd0:	69db      	ldr	r3, [r3, #28]
 8008bd2:	4313      	orrs	r3, r2
 8008bd4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	68db      	ldr	r3, [r3, #12]
 8008be0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008be4:	f021 010c 	bic.w	r1, r1, #12
 8008be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bec:	681a      	ldr	r2, [r3, #0]
 8008bee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008bf2:	430b      	orrs	r3, r1
 8008bf4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	695b      	ldr	r3, [r3, #20]
 8008bfe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008c02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c06:	6999      	ldr	r1, [r3, #24]
 8008c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c0c:	681a      	ldr	r2, [r3, #0]
 8008c0e:	ea40 0301 	orr.w	r3, r0, r1
 8008c12:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c18:	681a      	ldr	r2, [r3, #0]
 8008c1a:	4b8f      	ldr	r3, [pc, #572]	; (8008e58 <UART_SetConfig+0x2cc>)
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	d005      	beq.n	8008c2c <UART_SetConfig+0xa0>
 8008c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c24:	681a      	ldr	r2, [r3, #0]
 8008c26:	4b8d      	ldr	r3, [pc, #564]	; (8008e5c <UART_SetConfig+0x2d0>)
 8008c28:	429a      	cmp	r2, r3
 8008c2a:	d104      	bne.n	8008c36 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008c2c:	f7fd fe8e 	bl	800694c <HAL_RCC_GetPCLK2Freq>
 8008c30:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008c34:	e003      	b.n	8008c3e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008c36:	f7fd fe75 	bl	8006924 <HAL_RCC_GetPCLK1Freq>
 8008c3a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c42:	69db      	ldr	r3, [r3, #28]
 8008c44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c48:	f040 810c 	bne.w	8008e64 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008c4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008c50:	2200      	movs	r2, #0
 8008c52:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008c56:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008c5a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008c5e:	4622      	mov	r2, r4
 8008c60:	462b      	mov	r3, r5
 8008c62:	1891      	adds	r1, r2, r2
 8008c64:	65b9      	str	r1, [r7, #88]	; 0x58
 8008c66:	415b      	adcs	r3, r3
 8008c68:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008c6a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008c6e:	4621      	mov	r1, r4
 8008c70:	eb12 0801 	adds.w	r8, r2, r1
 8008c74:	4629      	mov	r1, r5
 8008c76:	eb43 0901 	adc.w	r9, r3, r1
 8008c7a:	f04f 0200 	mov.w	r2, #0
 8008c7e:	f04f 0300 	mov.w	r3, #0
 8008c82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008c86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008c8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008c8e:	4690      	mov	r8, r2
 8008c90:	4699      	mov	r9, r3
 8008c92:	4623      	mov	r3, r4
 8008c94:	eb18 0303 	adds.w	r3, r8, r3
 8008c98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008c9c:	462b      	mov	r3, r5
 8008c9e:	eb49 0303 	adc.w	r3, r9, r3
 8008ca2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008ca6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008caa:	685b      	ldr	r3, [r3, #4]
 8008cac:	2200      	movs	r2, #0
 8008cae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008cb2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008cb6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008cba:	460b      	mov	r3, r1
 8008cbc:	18db      	adds	r3, r3, r3
 8008cbe:	653b      	str	r3, [r7, #80]	; 0x50
 8008cc0:	4613      	mov	r3, r2
 8008cc2:	eb42 0303 	adc.w	r3, r2, r3
 8008cc6:	657b      	str	r3, [r7, #84]	; 0x54
 8008cc8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008ccc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008cd0:	f7f7 ffea 	bl	8000ca8 <__aeabi_uldivmod>
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	460b      	mov	r3, r1
 8008cd8:	4b61      	ldr	r3, [pc, #388]	; (8008e60 <UART_SetConfig+0x2d4>)
 8008cda:	fba3 2302 	umull	r2, r3, r3, r2
 8008cde:	095b      	lsrs	r3, r3, #5
 8008ce0:	011c      	lsls	r4, r3, #4
 8008ce2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008cec:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008cf0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008cf4:	4642      	mov	r2, r8
 8008cf6:	464b      	mov	r3, r9
 8008cf8:	1891      	adds	r1, r2, r2
 8008cfa:	64b9      	str	r1, [r7, #72]	; 0x48
 8008cfc:	415b      	adcs	r3, r3
 8008cfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008d00:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008d04:	4641      	mov	r1, r8
 8008d06:	eb12 0a01 	adds.w	sl, r2, r1
 8008d0a:	4649      	mov	r1, r9
 8008d0c:	eb43 0b01 	adc.w	fp, r3, r1
 8008d10:	f04f 0200 	mov.w	r2, #0
 8008d14:	f04f 0300 	mov.w	r3, #0
 8008d18:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008d1c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008d20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008d24:	4692      	mov	sl, r2
 8008d26:	469b      	mov	fp, r3
 8008d28:	4643      	mov	r3, r8
 8008d2a:	eb1a 0303 	adds.w	r3, sl, r3
 8008d2e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008d32:	464b      	mov	r3, r9
 8008d34:	eb4b 0303 	adc.w	r3, fp, r3
 8008d38:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d40:	685b      	ldr	r3, [r3, #4]
 8008d42:	2200      	movs	r2, #0
 8008d44:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008d48:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008d4c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008d50:	460b      	mov	r3, r1
 8008d52:	18db      	adds	r3, r3, r3
 8008d54:	643b      	str	r3, [r7, #64]	; 0x40
 8008d56:	4613      	mov	r3, r2
 8008d58:	eb42 0303 	adc.w	r3, r2, r3
 8008d5c:	647b      	str	r3, [r7, #68]	; 0x44
 8008d5e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008d62:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008d66:	f7f7 ff9f 	bl	8000ca8 <__aeabi_uldivmod>
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	4611      	mov	r1, r2
 8008d70:	4b3b      	ldr	r3, [pc, #236]	; (8008e60 <UART_SetConfig+0x2d4>)
 8008d72:	fba3 2301 	umull	r2, r3, r3, r1
 8008d76:	095b      	lsrs	r3, r3, #5
 8008d78:	2264      	movs	r2, #100	; 0x64
 8008d7a:	fb02 f303 	mul.w	r3, r2, r3
 8008d7e:	1acb      	subs	r3, r1, r3
 8008d80:	00db      	lsls	r3, r3, #3
 8008d82:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008d86:	4b36      	ldr	r3, [pc, #216]	; (8008e60 <UART_SetConfig+0x2d4>)
 8008d88:	fba3 2302 	umull	r2, r3, r3, r2
 8008d8c:	095b      	lsrs	r3, r3, #5
 8008d8e:	005b      	lsls	r3, r3, #1
 8008d90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008d94:	441c      	add	r4, r3
 8008d96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008da0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008da4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008da8:	4642      	mov	r2, r8
 8008daa:	464b      	mov	r3, r9
 8008dac:	1891      	adds	r1, r2, r2
 8008dae:	63b9      	str	r1, [r7, #56]	; 0x38
 8008db0:	415b      	adcs	r3, r3
 8008db2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008db4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008db8:	4641      	mov	r1, r8
 8008dba:	1851      	adds	r1, r2, r1
 8008dbc:	6339      	str	r1, [r7, #48]	; 0x30
 8008dbe:	4649      	mov	r1, r9
 8008dc0:	414b      	adcs	r3, r1
 8008dc2:	637b      	str	r3, [r7, #52]	; 0x34
 8008dc4:	f04f 0200 	mov.w	r2, #0
 8008dc8:	f04f 0300 	mov.w	r3, #0
 8008dcc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008dd0:	4659      	mov	r1, fp
 8008dd2:	00cb      	lsls	r3, r1, #3
 8008dd4:	4651      	mov	r1, sl
 8008dd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008dda:	4651      	mov	r1, sl
 8008ddc:	00ca      	lsls	r2, r1, #3
 8008dde:	4610      	mov	r0, r2
 8008de0:	4619      	mov	r1, r3
 8008de2:	4603      	mov	r3, r0
 8008de4:	4642      	mov	r2, r8
 8008de6:	189b      	adds	r3, r3, r2
 8008de8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008dec:	464b      	mov	r3, r9
 8008dee:	460a      	mov	r2, r1
 8008df0:	eb42 0303 	adc.w	r3, r2, r3
 8008df4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008e04:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008e08:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008e0c:	460b      	mov	r3, r1
 8008e0e:	18db      	adds	r3, r3, r3
 8008e10:	62bb      	str	r3, [r7, #40]	; 0x28
 8008e12:	4613      	mov	r3, r2
 8008e14:	eb42 0303 	adc.w	r3, r2, r3
 8008e18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e1a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008e1e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008e22:	f7f7 ff41 	bl	8000ca8 <__aeabi_uldivmod>
 8008e26:	4602      	mov	r2, r0
 8008e28:	460b      	mov	r3, r1
 8008e2a:	4b0d      	ldr	r3, [pc, #52]	; (8008e60 <UART_SetConfig+0x2d4>)
 8008e2c:	fba3 1302 	umull	r1, r3, r3, r2
 8008e30:	095b      	lsrs	r3, r3, #5
 8008e32:	2164      	movs	r1, #100	; 0x64
 8008e34:	fb01 f303 	mul.w	r3, r1, r3
 8008e38:	1ad3      	subs	r3, r2, r3
 8008e3a:	00db      	lsls	r3, r3, #3
 8008e3c:	3332      	adds	r3, #50	; 0x32
 8008e3e:	4a08      	ldr	r2, [pc, #32]	; (8008e60 <UART_SetConfig+0x2d4>)
 8008e40:	fba2 2303 	umull	r2, r3, r2, r3
 8008e44:	095b      	lsrs	r3, r3, #5
 8008e46:	f003 0207 	and.w	r2, r3, #7
 8008e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	4422      	add	r2, r4
 8008e52:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008e54:	e106      	b.n	8009064 <UART_SetConfig+0x4d8>
 8008e56:	bf00      	nop
 8008e58:	40011000 	.word	0x40011000
 8008e5c:	40011400 	.word	0x40011400
 8008e60:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008e64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e68:	2200      	movs	r2, #0
 8008e6a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008e6e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008e72:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008e76:	4642      	mov	r2, r8
 8008e78:	464b      	mov	r3, r9
 8008e7a:	1891      	adds	r1, r2, r2
 8008e7c:	6239      	str	r1, [r7, #32]
 8008e7e:	415b      	adcs	r3, r3
 8008e80:	627b      	str	r3, [r7, #36]	; 0x24
 8008e82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008e86:	4641      	mov	r1, r8
 8008e88:	1854      	adds	r4, r2, r1
 8008e8a:	4649      	mov	r1, r9
 8008e8c:	eb43 0501 	adc.w	r5, r3, r1
 8008e90:	f04f 0200 	mov.w	r2, #0
 8008e94:	f04f 0300 	mov.w	r3, #0
 8008e98:	00eb      	lsls	r3, r5, #3
 8008e9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008e9e:	00e2      	lsls	r2, r4, #3
 8008ea0:	4614      	mov	r4, r2
 8008ea2:	461d      	mov	r5, r3
 8008ea4:	4643      	mov	r3, r8
 8008ea6:	18e3      	adds	r3, r4, r3
 8008ea8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008eac:	464b      	mov	r3, r9
 8008eae:	eb45 0303 	adc.w	r3, r5, r3
 8008eb2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008eba:	685b      	ldr	r3, [r3, #4]
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008ec2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008ec6:	f04f 0200 	mov.w	r2, #0
 8008eca:	f04f 0300 	mov.w	r3, #0
 8008ece:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008ed2:	4629      	mov	r1, r5
 8008ed4:	008b      	lsls	r3, r1, #2
 8008ed6:	4621      	mov	r1, r4
 8008ed8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008edc:	4621      	mov	r1, r4
 8008ede:	008a      	lsls	r2, r1, #2
 8008ee0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008ee4:	f7f7 fee0 	bl	8000ca8 <__aeabi_uldivmod>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	460b      	mov	r3, r1
 8008eec:	4b60      	ldr	r3, [pc, #384]	; (8009070 <UART_SetConfig+0x4e4>)
 8008eee:	fba3 2302 	umull	r2, r3, r3, r2
 8008ef2:	095b      	lsrs	r3, r3, #5
 8008ef4:	011c      	lsls	r4, r3, #4
 8008ef6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008efa:	2200      	movs	r2, #0
 8008efc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008f00:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008f04:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008f08:	4642      	mov	r2, r8
 8008f0a:	464b      	mov	r3, r9
 8008f0c:	1891      	adds	r1, r2, r2
 8008f0e:	61b9      	str	r1, [r7, #24]
 8008f10:	415b      	adcs	r3, r3
 8008f12:	61fb      	str	r3, [r7, #28]
 8008f14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008f18:	4641      	mov	r1, r8
 8008f1a:	1851      	adds	r1, r2, r1
 8008f1c:	6139      	str	r1, [r7, #16]
 8008f1e:	4649      	mov	r1, r9
 8008f20:	414b      	adcs	r3, r1
 8008f22:	617b      	str	r3, [r7, #20]
 8008f24:	f04f 0200 	mov.w	r2, #0
 8008f28:	f04f 0300 	mov.w	r3, #0
 8008f2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008f30:	4659      	mov	r1, fp
 8008f32:	00cb      	lsls	r3, r1, #3
 8008f34:	4651      	mov	r1, sl
 8008f36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f3a:	4651      	mov	r1, sl
 8008f3c:	00ca      	lsls	r2, r1, #3
 8008f3e:	4610      	mov	r0, r2
 8008f40:	4619      	mov	r1, r3
 8008f42:	4603      	mov	r3, r0
 8008f44:	4642      	mov	r2, r8
 8008f46:	189b      	adds	r3, r3, r2
 8008f48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008f4c:	464b      	mov	r3, r9
 8008f4e:	460a      	mov	r2, r1
 8008f50:	eb42 0303 	adc.w	r3, r2, r3
 8008f54:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f5c:	685b      	ldr	r3, [r3, #4]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	67bb      	str	r3, [r7, #120]	; 0x78
 8008f62:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008f64:	f04f 0200 	mov.w	r2, #0
 8008f68:	f04f 0300 	mov.w	r3, #0
 8008f6c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008f70:	4649      	mov	r1, r9
 8008f72:	008b      	lsls	r3, r1, #2
 8008f74:	4641      	mov	r1, r8
 8008f76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f7a:	4641      	mov	r1, r8
 8008f7c:	008a      	lsls	r2, r1, #2
 8008f7e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008f82:	f7f7 fe91 	bl	8000ca8 <__aeabi_uldivmod>
 8008f86:	4602      	mov	r2, r0
 8008f88:	460b      	mov	r3, r1
 8008f8a:	4611      	mov	r1, r2
 8008f8c:	4b38      	ldr	r3, [pc, #224]	; (8009070 <UART_SetConfig+0x4e4>)
 8008f8e:	fba3 2301 	umull	r2, r3, r3, r1
 8008f92:	095b      	lsrs	r3, r3, #5
 8008f94:	2264      	movs	r2, #100	; 0x64
 8008f96:	fb02 f303 	mul.w	r3, r2, r3
 8008f9a:	1acb      	subs	r3, r1, r3
 8008f9c:	011b      	lsls	r3, r3, #4
 8008f9e:	3332      	adds	r3, #50	; 0x32
 8008fa0:	4a33      	ldr	r2, [pc, #204]	; (8009070 <UART_SetConfig+0x4e4>)
 8008fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8008fa6:	095b      	lsrs	r3, r3, #5
 8008fa8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008fac:	441c      	add	r4, r3
 8008fae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	673b      	str	r3, [r7, #112]	; 0x70
 8008fb6:	677a      	str	r2, [r7, #116]	; 0x74
 8008fb8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008fbc:	4642      	mov	r2, r8
 8008fbe:	464b      	mov	r3, r9
 8008fc0:	1891      	adds	r1, r2, r2
 8008fc2:	60b9      	str	r1, [r7, #8]
 8008fc4:	415b      	adcs	r3, r3
 8008fc6:	60fb      	str	r3, [r7, #12]
 8008fc8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008fcc:	4641      	mov	r1, r8
 8008fce:	1851      	adds	r1, r2, r1
 8008fd0:	6039      	str	r1, [r7, #0]
 8008fd2:	4649      	mov	r1, r9
 8008fd4:	414b      	adcs	r3, r1
 8008fd6:	607b      	str	r3, [r7, #4]
 8008fd8:	f04f 0200 	mov.w	r2, #0
 8008fdc:	f04f 0300 	mov.w	r3, #0
 8008fe0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008fe4:	4659      	mov	r1, fp
 8008fe6:	00cb      	lsls	r3, r1, #3
 8008fe8:	4651      	mov	r1, sl
 8008fea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008fee:	4651      	mov	r1, sl
 8008ff0:	00ca      	lsls	r2, r1, #3
 8008ff2:	4610      	mov	r0, r2
 8008ff4:	4619      	mov	r1, r3
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	4642      	mov	r2, r8
 8008ffa:	189b      	adds	r3, r3, r2
 8008ffc:	66bb      	str	r3, [r7, #104]	; 0x68
 8008ffe:	464b      	mov	r3, r9
 8009000:	460a      	mov	r2, r1
 8009002:	eb42 0303 	adc.w	r3, r2, r3
 8009006:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800900c:	685b      	ldr	r3, [r3, #4]
 800900e:	2200      	movs	r2, #0
 8009010:	663b      	str	r3, [r7, #96]	; 0x60
 8009012:	667a      	str	r2, [r7, #100]	; 0x64
 8009014:	f04f 0200 	mov.w	r2, #0
 8009018:	f04f 0300 	mov.w	r3, #0
 800901c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009020:	4649      	mov	r1, r9
 8009022:	008b      	lsls	r3, r1, #2
 8009024:	4641      	mov	r1, r8
 8009026:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800902a:	4641      	mov	r1, r8
 800902c:	008a      	lsls	r2, r1, #2
 800902e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009032:	f7f7 fe39 	bl	8000ca8 <__aeabi_uldivmod>
 8009036:	4602      	mov	r2, r0
 8009038:	460b      	mov	r3, r1
 800903a:	4b0d      	ldr	r3, [pc, #52]	; (8009070 <UART_SetConfig+0x4e4>)
 800903c:	fba3 1302 	umull	r1, r3, r3, r2
 8009040:	095b      	lsrs	r3, r3, #5
 8009042:	2164      	movs	r1, #100	; 0x64
 8009044:	fb01 f303 	mul.w	r3, r1, r3
 8009048:	1ad3      	subs	r3, r2, r3
 800904a:	011b      	lsls	r3, r3, #4
 800904c:	3332      	adds	r3, #50	; 0x32
 800904e:	4a08      	ldr	r2, [pc, #32]	; (8009070 <UART_SetConfig+0x4e4>)
 8009050:	fba2 2303 	umull	r2, r3, r2, r3
 8009054:	095b      	lsrs	r3, r3, #5
 8009056:	f003 020f 	and.w	r2, r3, #15
 800905a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	4422      	add	r2, r4
 8009062:	609a      	str	r2, [r3, #8]
}
 8009064:	bf00      	nop
 8009066:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800906a:	46bd      	mov	sp, r7
 800906c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009070:	51eb851f 	.word	0x51eb851f

08009074 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009074:	b084      	sub	sp, #16
 8009076:	b580      	push	{r7, lr}
 8009078:	b084      	sub	sp, #16
 800907a:	af00      	add	r7, sp, #0
 800907c:	6078      	str	r0, [r7, #4]
 800907e:	f107 001c 	add.w	r0, r7, #28
 8009082:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009086:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800908a:	2b01      	cmp	r3, #1
 800908c:	d123      	bne.n	80090d6 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009092:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	68db      	ldr	r3, [r3, #12]
 800909e:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80090a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090a6:	687a      	ldr	r2, [r7, #4]
 80090a8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	68db      	ldr	r3, [r3, #12]
 80090ae:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80090b6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80090ba:	2b01      	cmp	r3, #1
 80090bc:	d105      	bne.n	80090ca <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	68db      	ldr	r3, [r3, #12]
 80090c2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	f000 faa0 	bl	8009610 <USB_CoreReset>
 80090d0:	4603      	mov	r3, r0
 80090d2:	73fb      	strb	r3, [r7, #15]
 80090d4:	e01b      	b.n	800910e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	68db      	ldr	r3, [r3, #12]
 80090da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f000 fa94 	bl	8009610 <USB_CoreReset>
 80090e8:	4603      	mov	r3, r0
 80090ea:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80090ec:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d106      	bne.n	8009102 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090f8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	639a      	str	r2, [r3, #56]	; 0x38
 8009100:	e005      	b.n	800910e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009106:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800910e:	7fbb      	ldrb	r3, [r7, #30]
 8009110:	2b01      	cmp	r3, #1
 8009112:	d10b      	bne.n	800912c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	f043 0206 	orr.w	r2, r3, #6
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	689b      	ldr	r3, [r3, #8]
 8009124:	f043 0220 	orr.w	r2, r3, #32
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800912c:	7bfb      	ldrb	r3, [r7, #15]
}
 800912e:	4618      	mov	r0, r3
 8009130:	3710      	adds	r7, #16
 8009132:	46bd      	mov	sp, r7
 8009134:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009138:	b004      	add	sp, #16
 800913a:	4770      	bx	lr

0800913c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800913c:	b480      	push	{r7}
 800913e:	b083      	sub	sp, #12
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	689b      	ldr	r3, [r3, #8]
 8009148:	f023 0201 	bic.w	r2, r3, #1
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009150:	2300      	movs	r3, #0
}
 8009152:	4618      	mov	r0, r3
 8009154:	370c      	adds	r7, #12
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr

0800915e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800915e:	b580      	push	{r7, lr}
 8009160:	b084      	sub	sp, #16
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
 8009166:	460b      	mov	r3, r1
 8009168:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800916a:	2300      	movs	r3, #0
 800916c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	68db      	ldr	r3, [r3, #12]
 8009172:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800917a:	78fb      	ldrb	r3, [r7, #3]
 800917c:	2b01      	cmp	r3, #1
 800917e:	d115      	bne.n	80091ac <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	68db      	ldr	r3, [r3, #12]
 8009184:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800918c:	200a      	movs	r0, #10
 800918e:	f7fa fed1 	bl	8003f34 <HAL_Delay>
      ms += 10U;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	330a      	adds	r3, #10
 8009196:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009198:	6878      	ldr	r0, [r7, #4]
 800919a:	f000 fa2b 	bl	80095f4 <USB_GetMode>
 800919e:	4603      	mov	r3, r0
 80091a0:	2b01      	cmp	r3, #1
 80091a2:	d01e      	beq.n	80091e2 <USB_SetCurrentMode+0x84>
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	2bc7      	cmp	r3, #199	; 0xc7
 80091a8:	d9f0      	bls.n	800918c <USB_SetCurrentMode+0x2e>
 80091aa:	e01a      	b.n	80091e2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80091ac:	78fb      	ldrb	r3, [r7, #3]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d115      	bne.n	80091de <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	68db      	ldr	r3, [r3, #12]
 80091b6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80091be:	200a      	movs	r0, #10
 80091c0:	f7fa feb8 	bl	8003f34 <HAL_Delay>
      ms += 10U;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	330a      	adds	r3, #10
 80091c8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80091ca:	6878      	ldr	r0, [r7, #4]
 80091cc:	f000 fa12 	bl	80095f4 <USB_GetMode>
 80091d0:	4603      	mov	r3, r0
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d005      	beq.n	80091e2 <USB_SetCurrentMode+0x84>
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	2bc7      	cmp	r3, #199	; 0xc7
 80091da:	d9f0      	bls.n	80091be <USB_SetCurrentMode+0x60>
 80091dc:	e001      	b.n	80091e2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80091de:	2301      	movs	r3, #1
 80091e0:	e005      	b.n	80091ee <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	2bc8      	cmp	r3, #200	; 0xc8
 80091e6:	d101      	bne.n	80091ec <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80091e8:	2301      	movs	r3, #1
 80091ea:	e000      	b.n	80091ee <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80091ec:	2300      	movs	r3, #0
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3710      	adds	r7, #16
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}
	...

080091f8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80091f8:	b084      	sub	sp, #16
 80091fa:	b580      	push	{r7, lr}
 80091fc:	b086      	sub	sp, #24
 80091fe:	af00      	add	r7, sp, #0
 8009200:	6078      	str	r0, [r7, #4]
 8009202:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009206:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800920a:	2300      	movs	r3, #0
 800920c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009212:	2300      	movs	r3, #0
 8009214:	613b      	str	r3, [r7, #16]
 8009216:	e009      	b.n	800922c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009218:	687a      	ldr	r2, [r7, #4]
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	3340      	adds	r3, #64	; 0x40
 800921e:	009b      	lsls	r3, r3, #2
 8009220:	4413      	add	r3, r2
 8009222:	2200      	movs	r2, #0
 8009224:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009226:	693b      	ldr	r3, [r7, #16]
 8009228:	3301      	adds	r3, #1
 800922a:	613b      	str	r3, [r7, #16]
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	2b0e      	cmp	r3, #14
 8009230:	d9f2      	bls.n	8009218 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009232:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8009236:	2b00      	cmp	r3, #0
 8009238:	d11c      	bne.n	8009274 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009240:	685b      	ldr	r3, [r3, #4]
 8009242:	68fa      	ldr	r2, [r7, #12]
 8009244:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009248:	f043 0302 	orr.w	r3, r3, #2
 800924c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009252:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800925e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800926a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	639a      	str	r2, [r3, #56]	; 0x38
 8009272:	e00b      	b.n	800928c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009278:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009284:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009292:	461a      	mov	r2, r3
 8009294:	2300      	movs	r3, #0
 8009296:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009298:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800929c:	2b01      	cmp	r3, #1
 800929e:	d10d      	bne.n	80092bc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80092a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d104      	bne.n	80092b2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80092a8:	2100      	movs	r1, #0
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f000 f968 	bl	8009580 <USB_SetDevSpeed>
 80092b0:	e008      	b.n	80092c4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80092b2:	2101      	movs	r1, #1
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f000 f963 	bl	8009580 <USB_SetDevSpeed>
 80092ba:	e003      	b.n	80092c4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80092bc:	2103      	movs	r1, #3
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f000 f95e 	bl	8009580 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80092c4:	2110      	movs	r1, #16
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f000 f8fa 	bl	80094c0 <USB_FlushTxFifo>
 80092cc:	4603      	mov	r3, r0
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d001      	beq.n	80092d6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80092d2:	2301      	movs	r3, #1
 80092d4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f000 f924 	bl	8009524 <USB_FlushRxFifo>
 80092dc:	4603      	mov	r3, r0
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d001      	beq.n	80092e6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80092e2:	2301      	movs	r3, #1
 80092e4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092ec:	461a      	mov	r2, r3
 80092ee:	2300      	movs	r3, #0
 80092f0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092f8:	461a      	mov	r2, r3
 80092fa:	2300      	movs	r3, #0
 80092fc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009304:	461a      	mov	r2, r3
 8009306:	2300      	movs	r3, #0
 8009308:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800930a:	2300      	movs	r3, #0
 800930c:	613b      	str	r3, [r7, #16]
 800930e:	e043      	b.n	8009398 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	015a      	lsls	r2, r3, #5
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	4413      	add	r3, r2
 8009318:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009322:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009326:	d118      	bne.n	800935a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8009328:	693b      	ldr	r3, [r7, #16]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d10a      	bne.n	8009344 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800932e:	693b      	ldr	r3, [r7, #16]
 8009330:	015a      	lsls	r2, r3, #5
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	4413      	add	r3, r2
 8009336:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800933a:	461a      	mov	r2, r3
 800933c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009340:	6013      	str	r3, [r2, #0]
 8009342:	e013      	b.n	800936c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	015a      	lsls	r2, r3, #5
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	4413      	add	r3, r2
 800934c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009350:	461a      	mov	r2, r3
 8009352:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009356:	6013      	str	r3, [r2, #0]
 8009358:	e008      	b.n	800936c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	015a      	lsls	r2, r3, #5
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	4413      	add	r3, r2
 8009362:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009366:	461a      	mov	r2, r3
 8009368:	2300      	movs	r3, #0
 800936a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	015a      	lsls	r2, r3, #5
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	4413      	add	r3, r2
 8009374:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009378:	461a      	mov	r2, r3
 800937a:	2300      	movs	r3, #0
 800937c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800937e:	693b      	ldr	r3, [r7, #16]
 8009380:	015a      	lsls	r2, r3, #5
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	4413      	add	r3, r2
 8009386:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800938a:	461a      	mov	r2, r3
 800938c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009390:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009392:	693b      	ldr	r3, [r7, #16]
 8009394:	3301      	adds	r3, #1
 8009396:	613b      	str	r3, [r7, #16]
 8009398:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800939c:	461a      	mov	r2, r3
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d3b5      	bcc.n	8009310 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80093a4:	2300      	movs	r3, #0
 80093a6:	613b      	str	r3, [r7, #16]
 80093a8:	e043      	b.n	8009432 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80093aa:	693b      	ldr	r3, [r7, #16]
 80093ac:	015a      	lsls	r2, r3, #5
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	4413      	add	r3, r2
 80093b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80093bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80093c0:	d118      	bne.n	80093f4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80093c2:	693b      	ldr	r3, [r7, #16]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d10a      	bne.n	80093de <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80093c8:	693b      	ldr	r3, [r7, #16]
 80093ca:	015a      	lsls	r2, r3, #5
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	4413      	add	r3, r2
 80093d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093d4:	461a      	mov	r2, r3
 80093d6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80093da:	6013      	str	r3, [r2, #0]
 80093dc:	e013      	b.n	8009406 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80093de:	693b      	ldr	r3, [r7, #16]
 80093e0:	015a      	lsls	r2, r3, #5
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	4413      	add	r3, r2
 80093e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093ea:	461a      	mov	r2, r3
 80093ec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80093f0:	6013      	str	r3, [r2, #0]
 80093f2:	e008      	b.n	8009406 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80093f4:	693b      	ldr	r3, [r7, #16]
 80093f6:	015a      	lsls	r2, r3, #5
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	4413      	add	r3, r2
 80093fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009400:	461a      	mov	r2, r3
 8009402:	2300      	movs	r3, #0
 8009404:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009406:	693b      	ldr	r3, [r7, #16]
 8009408:	015a      	lsls	r2, r3, #5
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	4413      	add	r3, r2
 800940e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009412:	461a      	mov	r2, r3
 8009414:	2300      	movs	r3, #0
 8009416:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009418:	693b      	ldr	r3, [r7, #16]
 800941a:	015a      	lsls	r2, r3, #5
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	4413      	add	r3, r2
 8009420:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009424:	461a      	mov	r2, r3
 8009426:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800942a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800942c:	693b      	ldr	r3, [r7, #16]
 800942e:	3301      	adds	r3, #1
 8009430:	613b      	str	r3, [r7, #16]
 8009432:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8009436:	461a      	mov	r2, r3
 8009438:	693b      	ldr	r3, [r7, #16]
 800943a:	4293      	cmp	r3, r2
 800943c:	d3b5      	bcc.n	80093aa <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009444:	691b      	ldr	r3, [r3, #16]
 8009446:	68fa      	ldr	r2, [r7, #12]
 8009448:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800944c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009450:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2200      	movs	r2, #0
 8009456:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800945e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009460:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009464:	2b00      	cmp	r3, #0
 8009466:	d105      	bne.n	8009474 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	699b      	ldr	r3, [r3, #24]
 800946c:	f043 0210 	orr.w	r2, r3, #16
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	699a      	ldr	r2, [r3, #24]
 8009478:	4b10      	ldr	r3, [pc, #64]	; (80094bc <USB_DevInit+0x2c4>)
 800947a:	4313      	orrs	r3, r2
 800947c:	687a      	ldr	r2, [r7, #4]
 800947e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009480:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8009484:	2b00      	cmp	r3, #0
 8009486:	d005      	beq.n	8009494 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	699b      	ldr	r3, [r3, #24]
 800948c:	f043 0208 	orr.w	r2, r3, #8
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009494:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8009498:	2b01      	cmp	r3, #1
 800949a:	d107      	bne.n	80094ac <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	699b      	ldr	r3, [r3, #24]
 80094a0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80094a4:	f043 0304 	orr.w	r3, r3, #4
 80094a8:	687a      	ldr	r2, [r7, #4]
 80094aa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80094ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80094ae:	4618      	mov	r0, r3
 80094b0:	3718      	adds	r7, #24
 80094b2:	46bd      	mov	sp, r7
 80094b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80094b8:	b004      	add	sp, #16
 80094ba:	4770      	bx	lr
 80094bc:	803c3800 	.word	0x803c3800

080094c0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80094c0:	b480      	push	{r7}
 80094c2:	b085      	sub	sp, #20
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
 80094c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80094ca:	2300      	movs	r3, #0
 80094cc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	3301      	adds	r3, #1
 80094d2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80094da:	d901      	bls.n	80094e0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80094dc:	2303      	movs	r3, #3
 80094de:	e01b      	b.n	8009518 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	691b      	ldr	r3, [r3, #16]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	daf2      	bge.n	80094ce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80094e8:	2300      	movs	r3, #0
 80094ea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	019b      	lsls	r3, r3, #6
 80094f0:	f043 0220 	orr.w	r2, r3, #32
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	3301      	adds	r3, #1
 80094fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8009504:	d901      	bls.n	800950a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009506:	2303      	movs	r3, #3
 8009508:	e006      	b.n	8009518 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	691b      	ldr	r3, [r3, #16]
 800950e:	f003 0320 	and.w	r3, r3, #32
 8009512:	2b20      	cmp	r3, #32
 8009514:	d0f0      	beq.n	80094f8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009516:	2300      	movs	r3, #0
}
 8009518:	4618      	mov	r0, r3
 800951a:	3714      	adds	r7, #20
 800951c:	46bd      	mov	sp, r7
 800951e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009522:	4770      	bx	lr

08009524 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009524:	b480      	push	{r7}
 8009526:	b085      	sub	sp, #20
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800952c:	2300      	movs	r3, #0
 800952e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	3301      	adds	r3, #1
 8009534:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800953c:	d901      	bls.n	8009542 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800953e:	2303      	movs	r3, #3
 8009540:	e018      	b.n	8009574 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	691b      	ldr	r3, [r3, #16]
 8009546:	2b00      	cmp	r3, #0
 8009548:	daf2      	bge.n	8009530 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800954a:	2300      	movs	r3, #0
 800954c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2210      	movs	r2, #16
 8009552:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	3301      	adds	r3, #1
 8009558:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8009560:	d901      	bls.n	8009566 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009562:	2303      	movs	r3, #3
 8009564:	e006      	b.n	8009574 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	691b      	ldr	r3, [r3, #16]
 800956a:	f003 0310 	and.w	r3, r3, #16
 800956e:	2b10      	cmp	r3, #16
 8009570:	d0f0      	beq.n	8009554 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009572:	2300      	movs	r3, #0
}
 8009574:	4618      	mov	r0, r3
 8009576:	3714      	adds	r7, #20
 8009578:	46bd      	mov	sp, r7
 800957a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957e:	4770      	bx	lr

08009580 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009580:	b480      	push	{r7}
 8009582:	b085      	sub	sp, #20
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
 8009588:	460b      	mov	r3, r1
 800958a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009596:	681a      	ldr	r2, [r3, #0]
 8009598:	78fb      	ldrb	r3, [r7, #3]
 800959a:	68f9      	ldr	r1, [r7, #12]
 800959c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80095a0:	4313      	orrs	r3, r2
 80095a2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80095a4:	2300      	movs	r3, #0
}
 80095a6:	4618      	mov	r0, r3
 80095a8:	3714      	adds	r7, #20
 80095aa:	46bd      	mov	sp, r7
 80095ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b0:	4770      	bx	lr

080095b2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80095b2:	b480      	push	{r7}
 80095b4:	b085      	sub	sp, #20
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	68fa      	ldr	r2, [r7, #12]
 80095c8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80095cc:	f023 0303 	bic.w	r3, r3, #3
 80095d0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80095d8:	685b      	ldr	r3, [r3, #4]
 80095da:	68fa      	ldr	r2, [r7, #12]
 80095dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80095e0:	f043 0302 	orr.w	r3, r3, #2
 80095e4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80095e6:	2300      	movs	r3, #0
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	3714      	adds	r7, #20
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr

080095f4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80095f4:	b480      	push	{r7}
 80095f6:	b083      	sub	sp, #12
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	695b      	ldr	r3, [r3, #20]
 8009600:	f003 0301 	and.w	r3, r3, #1
}
 8009604:	4618      	mov	r0, r3
 8009606:	370c      	adds	r7, #12
 8009608:	46bd      	mov	sp, r7
 800960a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960e:	4770      	bx	lr

08009610 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009610:	b480      	push	{r7}
 8009612:	b085      	sub	sp, #20
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009618:	2300      	movs	r3, #0
 800961a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	3301      	adds	r3, #1
 8009620:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8009628:	d901      	bls.n	800962e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800962a:	2303      	movs	r3, #3
 800962c:	e01b      	b.n	8009666 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	691b      	ldr	r3, [r3, #16]
 8009632:	2b00      	cmp	r3, #0
 8009634:	daf2      	bge.n	800961c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009636:	2300      	movs	r3, #0
 8009638:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	691b      	ldr	r3, [r3, #16]
 800963e:	f043 0201 	orr.w	r2, r3, #1
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	3301      	adds	r3, #1
 800964a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8009652:	d901      	bls.n	8009658 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009654:	2303      	movs	r3, #3
 8009656:	e006      	b.n	8009666 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	691b      	ldr	r3, [r3, #16]
 800965c:	f003 0301 	and.w	r3, r3, #1
 8009660:	2b01      	cmp	r3, #1
 8009662:	d0f0      	beq.n	8009646 <USB_CoreReset+0x36>

  return HAL_OK;
 8009664:	2300      	movs	r3, #0
}
 8009666:	4618      	mov	r0, r3
 8009668:	3714      	adds	r7, #20
 800966a:	46bd      	mov	sp, r7
 800966c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009670:	4770      	bx	lr

08009672 <__cvt>:
 8009672:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009676:	ec55 4b10 	vmov	r4, r5, d0
 800967a:	2d00      	cmp	r5, #0
 800967c:	460e      	mov	r6, r1
 800967e:	4619      	mov	r1, r3
 8009680:	462b      	mov	r3, r5
 8009682:	bfbb      	ittet	lt
 8009684:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009688:	461d      	movlt	r5, r3
 800968a:	2300      	movge	r3, #0
 800968c:	232d      	movlt	r3, #45	; 0x2d
 800968e:	700b      	strb	r3, [r1, #0]
 8009690:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009692:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009696:	4691      	mov	r9, r2
 8009698:	f023 0820 	bic.w	r8, r3, #32
 800969c:	bfbc      	itt	lt
 800969e:	4622      	movlt	r2, r4
 80096a0:	4614      	movlt	r4, r2
 80096a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80096a6:	d005      	beq.n	80096b4 <__cvt+0x42>
 80096a8:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80096ac:	d100      	bne.n	80096b0 <__cvt+0x3e>
 80096ae:	3601      	adds	r6, #1
 80096b0:	2102      	movs	r1, #2
 80096b2:	e000      	b.n	80096b6 <__cvt+0x44>
 80096b4:	2103      	movs	r1, #3
 80096b6:	ab03      	add	r3, sp, #12
 80096b8:	9301      	str	r3, [sp, #4]
 80096ba:	ab02      	add	r3, sp, #8
 80096bc:	9300      	str	r3, [sp, #0]
 80096be:	ec45 4b10 	vmov	d0, r4, r5
 80096c2:	4653      	mov	r3, sl
 80096c4:	4632      	mov	r2, r6
 80096c6:	f001 f93f 	bl	800a948 <_dtoa_r>
 80096ca:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80096ce:	4607      	mov	r7, r0
 80096d0:	d102      	bne.n	80096d8 <__cvt+0x66>
 80096d2:	f019 0f01 	tst.w	r9, #1
 80096d6:	d022      	beq.n	800971e <__cvt+0xac>
 80096d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80096dc:	eb07 0906 	add.w	r9, r7, r6
 80096e0:	d110      	bne.n	8009704 <__cvt+0x92>
 80096e2:	783b      	ldrb	r3, [r7, #0]
 80096e4:	2b30      	cmp	r3, #48	; 0x30
 80096e6:	d10a      	bne.n	80096fe <__cvt+0x8c>
 80096e8:	2200      	movs	r2, #0
 80096ea:	2300      	movs	r3, #0
 80096ec:	4620      	mov	r0, r4
 80096ee:	4629      	mov	r1, r5
 80096f0:	f7f7 f9fa 	bl	8000ae8 <__aeabi_dcmpeq>
 80096f4:	b918      	cbnz	r0, 80096fe <__cvt+0x8c>
 80096f6:	f1c6 0601 	rsb	r6, r6, #1
 80096fa:	f8ca 6000 	str.w	r6, [sl]
 80096fe:	f8da 3000 	ldr.w	r3, [sl]
 8009702:	4499      	add	r9, r3
 8009704:	2200      	movs	r2, #0
 8009706:	2300      	movs	r3, #0
 8009708:	4620      	mov	r0, r4
 800970a:	4629      	mov	r1, r5
 800970c:	f7f7 f9ec 	bl	8000ae8 <__aeabi_dcmpeq>
 8009710:	b108      	cbz	r0, 8009716 <__cvt+0xa4>
 8009712:	f8cd 900c 	str.w	r9, [sp, #12]
 8009716:	2230      	movs	r2, #48	; 0x30
 8009718:	9b03      	ldr	r3, [sp, #12]
 800971a:	454b      	cmp	r3, r9
 800971c:	d307      	bcc.n	800972e <__cvt+0xbc>
 800971e:	9b03      	ldr	r3, [sp, #12]
 8009720:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009722:	1bdb      	subs	r3, r3, r7
 8009724:	4638      	mov	r0, r7
 8009726:	6013      	str	r3, [r2, #0]
 8009728:	b004      	add	sp, #16
 800972a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800972e:	1c59      	adds	r1, r3, #1
 8009730:	9103      	str	r1, [sp, #12]
 8009732:	701a      	strb	r2, [r3, #0]
 8009734:	e7f0      	b.n	8009718 <__cvt+0xa6>

08009736 <__exponent>:
 8009736:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009738:	4603      	mov	r3, r0
 800973a:	2900      	cmp	r1, #0
 800973c:	bfb8      	it	lt
 800973e:	4249      	neglt	r1, r1
 8009740:	f803 2b02 	strb.w	r2, [r3], #2
 8009744:	bfb4      	ite	lt
 8009746:	222d      	movlt	r2, #45	; 0x2d
 8009748:	222b      	movge	r2, #43	; 0x2b
 800974a:	2909      	cmp	r1, #9
 800974c:	7042      	strb	r2, [r0, #1]
 800974e:	dd2a      	ble.n	80097a6 <__exponent+0x70>
 8009750:	f10d 0207 	add.w	r2, sp, #7
 8009754:	4617      	mov	r7, r2
 8009756:	260a      	movs	r6, #10
 8009758:	4694      	mov	ip, r2
 800975a:	fb91 f5f6 	sdiv	r5, r1, r6
 800975e:	fb06 1415 	mls	r4, r6, r5, r1
 8009762:	3430      	adds	r4, #48	; 0x30
 8009764:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009768:	460c      	mov	r4, r1
 800976a:	2c63      	cmp	r4, #99	; 0x63
 800976c:	f102 32ff 	add.w	r2, r2, #4294967295
 8009770:	4629      	mov	r1, r5
 8009772:	dcf1      	bgt.n	8009758 <__exponent+0x22>
 8009774:	3130      	adds	r1, #48	; 0x30
 8009776:	f1ac 0402 	sub.w	r4, ip, #2
 800977a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800977e:	1c41      	adds	r1, r0, #1
 8009780:	4622      	mov	r2, r4
 8009782:	42ba      	cmp	r2, r7
 8009784:	d30a      	bcc.n	800979c <__exponent+0x66>
 8009786:	f10d 0209 	add.w	r2, sp, #9
 800978a:	eba2 020c 	sub.w	r2, r2, ip
 800978e:	42bc      	cmp	r4, r7
 8009790:	bf88      	it	hi
 8009792:	2200      	movhi	r2, #0
 8009794:	4413      	add	r3, r2
 8009796:	1a18      	subs	r0, r3, r0
 8009798:	b003      	add	sp, #12
 800979a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800979c:	f812 5b01 	ldrb.w	r5, [r2], #1
 80097a0:	f801 5f01 	strb.w	r5, [r1, #1]!
 80097a4:	e7ed      	b.n	8009782 <__exponent+0x4c>
 80097a6:	2330      	movs	r3, #48	; 0x30
 80097a8:	3130      	adds	r1, #48	; 0x30
 80097aa:	7083      	strb	r3, [r0, #2]
 80097ac:	70c1      	strb	r1, [r0, #3]
 80097ae:	1d03      	adds	r3, r0, #4
 80097b0:	e7f1      	b.n	8009796 <__exponent+0x60>
	...

080097b4 <_printf_float>:
 80097b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097b8:	ed2d 8b02 	vpush	{d8}
 80097bc:	b08d      	sub	sp, #52	; 0x34
 80097be:	460c      	mov	r4, r1
 80097c0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80097c4:	4616      	mov	r6, r2
 80097c6:	461f      	mov	r7, r3
 80097c8:	4605      	mov	r5, r0
 80097ca:	f000 ffb7 	bl	800a73c <_localeconv_r>
 80097ce:	f8d0 a000 	ldr.w	sl, [r0]
 80097d2:	4650      	mov	r0, sl
 80097d4:	f7f6 fd5c 	bl	8000290 <strlen>
 80097d8:	2300      	movs	r3, #0
 80097da:	930a      	str	r3, [sp, #40]	; 0x28
 80097dc:	6823      	ldr	r3, [r4, #0]
 80097de:	9305      	str	r3, [sp, #20]
 80097e0:	f8d8 3000 	ldr.w	r3, [r8]
 80097e4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80097e8:	3307      	adds	r3, #7
 80097ea:	f023 0307 	bic.w	r3, r3, #7
 80097ee:	f103 0208 	add.w	r2, r3, #8
 80097f2:	f8c8 2000 	str.w	r2, [r8]
 80097f6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80097fa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80097fe:	9307      	str	r3, [sp, #28]
 8009800:	f8cd 8018 	str.w	r8, [sp, #24]
 8009804:	ee08 0a10 	vmov	s16, r0
 8009808:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800980c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009810:	4b9e      	ldr	r3, [pc, #632]	; (8009a8c <_printf_float+0x2d8>)
 8009812:	f04f 32ff 	mov.w	r2, #4294967295
 8009816:	f7f7 f999 	bl	8000b4c <__aeabi_dcmpun>
 800981a:	bb88      	cbnz	r0, 8009880 <_printf_float+0xcc>
 800981c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009820:	4b9a      	ldr	r3, [pc, #616]	; (8009a8c <_printf_float+0x2d8>)
 8009822:	f04f 32ff 	mov.w	r2, #4294967295
 8009826:	f7f7 f973 	bl	8000b10 <__aeabi_dcmple>
 800982a:	bb48      	cbnz	r0, 8009880 <_printf_float+0xcc>
 800982c:	2200      	movs	r2, #0
 800982e:	2300      	movs	r3, #0
 8009830:	4640      	mov	r0, r8
 8009832:	4649      	mov	r1, r9
 8009834:	f7f7 f962 	bl	8000afc <__aeabi_dcmplt>
 8009838:	b110      	cbz	r0, 8009840 <_printf_float+0x8c>
 800983a:	232d      	movs	r3, #45	; 0x2d
 800983c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009840:	4a93      	ldr	r2, [pc, #588]	; (8009a90 <_printf_float+0x2dc>)
 8009842:	4b94      	ldr	r3, [pc, #592]	; (8009a94 <_printf_float+0x2e0>)
 8009844:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009848:	bf94      	ite	ls
 800984a:	4690      	movls	r8, r2
 800984c:	4698      	movhi	r8, r3
 800984e:	2303      	movs	r3, #3
 8009850:	6123      	str	r3, [r4, #16]
 8009852:	9b05      	ldr	r3, [sp, #20]
 8009854:	f023 0304 	bic.w	r3, r3, #4
 8009858:	6023      	str	r3, [r4, #0]
 800985a:	f04f 0900 	mov.w	r9, #0
 800985e:	9700      	str	r7, [sp, #0]
 8009860:	4633      	mov	r3, r6
 8009862:	aa0b      	add	r2, sp, #44	; 0x2c
 8009864:	4621      	mov	r1, r4
 8009866:	4628      	mov	r0, r5
 8009868:	f000 f9da 	bl	8009c20 <_printf_common>
 800986c:	3001      	adds	r0, #1
 800986e:	f040 8090 	bne.w	8009992 <_printf_float+0x1de>
 8009872:	f04f 30ff 	mov.w	r0, #4294967295
 8009876:	b00d      	add	sp, #52	; 0x34
 8009878:	ecbd 8b02 	vpop	{d8}
 800987c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009880:	4642      	mov	r2, r8
 8009882:	464b      	mov	r3, r9
 8009884:	4640      	mov	r0, r8
 8009886:	4649      	mov	r1, r9
 8009888:	f7f7 f960 	bl	8000b4c <__aeabi_dcmpun>
 800988c:	b140      	cbz	r0, 80098a0 <_printf_float+0xec>
 800988e:	464b      	mov	r3, r9
 8009890:	2b00      	cmp	r3, #0
 8009892:	bfbc      	itt	lt
 8009894:	232d      	movlt	r3, #45	; 0x2d
 8009896:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800989a:	4a7f      	ldr	r2, [pc, #508]	; (8009a98 <_printf_float+0x2e4>)
 800989c:	4b7f      	ldr	r3, [pc, #508]	; (8009a9c <_printf_float+0x2e8>)
 800989e:	e7d1      	b.n	8009844 <_printf_float+0x90>
 80098a0:	6863      	ldr	r3, [r4, #4]
 80098a2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80098a6:	9206      	str	r2, [sp, #24]
 80098a8:	1c5a      	adds	r2, r3, #1
 80098aa:	d13f      	bne.n	800992c <_printf_float+0x178>
 80098ac:	2306      	movs	r3, #6
 80098ae:	6063      	str	r3, [r4, #4]
 80098b0:	9b05      	ldr	r3, [sp, #20]
 80098b2:	6861      	ldr	r1, [r4, #4]
 80098b4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80098b8:	2300      	movs	r3, #0
 80098ba:	9303      	str	r3, [sp, #12]
 80098bc:	ab0a      	add	r3, sp, #40	; 0x28
 80098be:	e9cd b301 	strd	fp, r3, [sp, #4]
 80098c2:	ab09      	add	r3, sp, #36	; 0x24
 80098c4:	ec49 8b10 	vmov	d0, r8, r9
 80098c8:	9300      	str	r3, [sp, #0]
 80098ca:	6022      	str	r2, [r4, #0]
 80098cc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80098d0:	4628      	mov	r0, r5
 80098d2:	f7ff fece 	bl	8009672 <__cvt>
 80098d6:	9b06      	ldr	r3, [sp, #24]
 80098d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80098da:	2b47      	cmp	r3, #71	; 0x47
 80098dc:	4680      	mov	r8, r0
 80098de:	d108      	bne.n	80098f2 <_printf_float+0x13e>
 80098e0:	1cc8      	adds	r0, r1, #3
 80098e2:	db02      	blt.n	80098ea <_printf_float+0x136>
 80098e4:	6863      	ldr	r3, [r4, #4]
 80098e6:	4299      	cmp	r1, r3
 80098e8:	dd41      	ble.n	800996e <_printf_float+0x1ba>
 80098ea:	f1ab 0302 	sub.w	r3, fp, #2
 80098ee:	fa5f fb83 	uxtb.w	fp, r3
 80098f2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80098f6:	d820      	bhi.n	800993a <_printf_float+0x186>
 80098f8:	3901      	subs	r1, #1
 80098fa:	465a      	mov	r2, fp
 80098fc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009900:	9109      	str	r1, [sp, #36]	; 0x24
 8009902:	f7ff ff18 	bl	8009736 <__exponent>
 8009906:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009908:	1813      	adds	r3, r2, r0
 800990a:	2a01      	cmp	r2, #1
 800990c:	4681      	mov	r9, r0
 800990e:	6123      	str	r3, [r4, #16]
 8009910:	dc02      	bgt.n	8009918 <_printf_float+0x164>
 8009912:	6822      	ldr	r2, [r4, #0]
 8009914:	07d2      	lsls	r2, r2, #31
 8009916:	d501      	bpl.n	800991c <_printf_float+0x168>
 8009918:	3301      	adds	r3, #1
 800991a:	6123      	str	r3, [r4, #16]
 800991c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009920:	2b00      	cmp	r3, #0
 8009922:	d09c      	beq.n	800985e <_printf_float+0xaa>
 8009924:	232d      	movs	r3, #45	; 0x2d
 8009926:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800992a:	e798      	b.n	800985e <_printf_float+0xaa>
 800992c:	9a06      	ldr	r2, [sp, #24]
 800992e:	2a47      	cmp	r2, #71	; 0x47
 8009930:	d1be      	bne.n	80098b0 <_printf_float+0xfc>
 8009932:	2b00      	cmp	r3, #0
 8009934:	d1bc      	bne.n	80098b0 <_printf_float+0xfc>
 8009936:	2301      	movs	r3, #1
 8009938:	e7b9      	b.n	80098ae <_printf_float+0xfa>
 800993a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800993e:	d118      	bne.n	8009972 <_printf_float+0x1be>
 8009940:	2900      	cmp	r1, #0
 8009942:	6863      	ldr	r3, [r4, #4]
 8009944:	dd0b      	ble.n	800995e <_printf_float+0x1aa>
 8009946:	6121      	str	r1, [r4, #16]
 8009948:	b913      	cbnz	r3, 8009950 <_printf_float+0x19c>
 800994a:	6822      	ldr	r2, [r4, #0]
 800994c:	07d0      	lsls	r0, r2, #31
 800994e:	d502      	bpl.n	8009956 <_printf_float+0x1a2>
 8009950:	3301      	adds	r3, #1
 8009952:	440b      	add	r3, r1
 8009954:	6123      	str	r3, [r4, #16]
 8009956:	65a1      	str	r1, [r4, #88]	; 0x58
 8009958:	f04f 0900 	mov.w	r9, #0
 800995c:	e7de      	b.n	800991c <_printf_float+0x168>
 800995e:	b913      	cbnz	r3, 8009966 <_printf_float+0x1b2>
 8009960:	6822      	ldr	r2, [r4, #0]
 8009962:	07d2      	lsls	r2, r2, #31
 8009964:	d501      	bpl.n	800996a <_printf_float+0x1b6>
 8009966:	3302      	adds	r3, #2
 8009968:	e7f4      	b.n	8009954 <_printf_float+0x1a0>
 800996a:	2301      	movs	r3, #1
 800996c:	e7f2      	b.n	8009954 <_printf_float+0x1a0>
 800996e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009972:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009974:	4299      	cmp	r1, r3
 8009976:	db05      	blt.n	8009984 <_printf_float+0x1d0>
 8009978:	6823      	ldr	r3, [r4, #0]
 800997a:	6121      	str	r1, [r4, #16]
 800997c:	07d8      	lsls	r0, r3, #31
 800997e:	d5ea      	bpl.n	8009956 <_printf_float+0x1a2>
 8009980:	1c4b      	adds	r3, r1, #1
 8009982:	e7e7      	b.n	8009954 <_printf_float+0x1a0>
 8009984:	2900      	cmp	r1, #0
 8009986:	bfd4      	ite	le
 8009988:	f1c1 0202 	rsble	r2, r1, #2
 800998c:	2201      	movgt	r2, #1
 800998e:	4413      	add	r3, r2
 8009990:	e7e0      	b.n	8009954 <_printf_float+0x1a0>
 8009992:	6823      	ldr	r3, [r4, #0]
 8009994:	055a      	lsls	r2, r3, #21
 8009996:	d407      	bmi.n	80099a8 <_printf_float+0x1f4>
 8009998:	6923      	ldr	r3, [r4, #16]
 800999a:	4642      	mov	r2, r8
 800999c:	4631      	mov	r1, r6
 800999e:	4628      	mov	r0, r5
 80099a0:	47b8      	blx	r7
 80099a2:	3001      	adds	r0, #1
 80099a4:	d12c      	bne.n	8009a00 <_printf_float+0x24c>
 80099a6:	e764      	b.n	8009872 <_printf_float+0xbe>
 80099a8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80099ac:	f240 80e0 	bls.w	8009b70 <_printf_float+0x3bc>
 80099b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80099b4:	2200      	movs	r2, #0
 80099b6:	2300      	movs	r3, #0
 80099b8:	f7f7 f896 	bl	8000ae8 <__aeabi_dcmpeq>
 80099bc:	2800      	cmp	r0, #0
 80099be:	d034      	beq.n	8009a2a <_printf_float+0x276>
 80099c0:	4a37      	ldr	r2, [pc, #220]	; (8009aa0 <_printf_float+0x2ec>)
 80099c2:	2301      	movs	r3, #1
 80099c4:	4631      	mov	r1, r6
 80099c6:	4628      	mov	r0, r5
 80099c8:	47b8      	blx	r7
 80099ca:	3001      	adds	r0, #1
 80099cc:	f43f af51 	beq.w	8009872 <_printf_float+0xbe>
 80099d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80099d4:	429a      	cmp	r2, r3
 80099d6:	db02      	blt.n	80099de <_printf_float+0x22a>
 80099d8:	6823      	ldr	r3, [r4, #0]
 80099da:	07d8      	lsls	r0, r3, #31
 80099dc:	d510      	bpl.n	8009a00 <_printf_float+0x24c>
 80099de:	ee18 3a10 	vmov	r3, s16
 80099e2:	4652      	mov	r2, sl
 80099e4:	4631      	mov	r1, r6
 80099e6:	4628      	mov	r0, r5
 80099e8:	47b8      	blx	r7
 80099ea:	3001      	adds	r0, #1
 80099ec:	f43f af41 	beq.w	8009872 <_printf_float+0xbe>
 80099f0:	f04f 0800 	mov.w	r8, #0
 80099f4:	f104 091a 	add.w	r9, r4, #26
 80099f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099fa:	3b01      	subs	r3, #1
 80099fc:	4543      	cmp	r3, r8
 80099fe:	dc09      	bgt.n	8009a14 <_printf_float+0x260>
 8009a00:	6823      	ldr	r3, [r4, #0]
 8009a02:	079b      	lsls	r3, r3, #30
 8009a04:	f100 8107 	bmi.w	8009c16 <_printf_float+0x462>
 8009a08:	68e0      	ldr	r0, [r4, #12]
 8009a0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a0c:	4298      	cmp	r0, r3
 8009a0e:	bfb8      	it	lt
 8009a10:	4618      	movlt	r0, r3
 8009a12:	e730      	b.n	8009876 <_printf_float+0xc2>
 8009a14:	2301      	movs	r3, #1
 8009a16:	464a      	mov	r2, r9
 8009a18:	4631      	mov	r1, r6
 8009a1a:	4628      	mov	r0, r5
 8009a1c:	47b8      	blx	r7
 8009a1e:	3001      	adds	r0, #1
 8009a20:	f43f af27 	beq.w	8009872 <_printf_float+0xbe>
 8009a24:	f108 0801 	add.w	r8, r8, #1
 8009a28:	e7e6      	b.n	80099f8 <_printf_float+0x244>
 8009a2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	dc39      	bgt.n	8009aa4 <_printf_float+0x2f0>
 8009a30:	4a1b      	ldr	r2, [pc, #108]	; (8009aa0 <_printf_float+0x2ec>)
 8009a32:	2301      	movs	r3, #1
 8009a34:	4631      	mov	r1, r6
 8009a36:	4628      	mov	r0, r5
 8009a38:	47b8      	blx	r7
 8009a3a:	3001      	adds	r0, #1
 8009a3c:	f43f af19 	beq.w	8009872 <_printf_float+0xbe>
 8009a40:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009a44:	4313      	orrs	r3, r2
 8009a46:	d102      	bne.n	8009a4e <_printf_float+0x29a>
 8009a48:	6823      	ldr	r3, [r4, #0]
 8009a4a:	07d9      	lsls	r1, r3, #31
 8009a4c:	d5d8      	bpl.n	8009a00 <_printf_float+0x24c>
 8009a4e:	ee18 3a10 	vmov	r3, s16
 8009a52:	4652      	mov	r2, sl
 8009a54:	4631      	mov	r1, r6
 8009a56:	4628      	mov	r0, r5
 8009a58:	47b8      	blx	r7
 8009a5a:	3001      	adds	r0, #1
 8009a5c:	f43f af09 	beq.w	8009872 <_printf_float+0xbe>
 8009a60:	f04f 0900 	mov.w	r9, #0
 8009a64:	f104 0a1a 	add.w	sl, r4, #26
 8009a68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a6a:	425b      	negs	r3, r3
 8009a6c:	454b      	cmp	r3, r9
 8009a6e:	dc01      	bgt.n	8009a74 <_printf_float+0x2c0>
 8009a70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a72:	e792      	b.n	800999a <_printf_float+0x1e6>
 8009a74:	2301      	movs	r3, #1
 8009a76:	4652      	mov	r2, sl
 8009a78:	4631      	mov	r1, r6
 8009a7a:	4628      	mov	r0, r5
 8009a7c:	47b8      	blx	r7
 8009a7e:	3001      	adds	r0, #1
 8009a80:	f43f aef7 	beq.w	8009872 <_printf_float+0xbe>
 8009a84:	f109 0901 	add.w	r9, r9, #1
 8009a88:	e7ee      	b.n	8009a68 <_printf_float+0x2b4>
 8009a8a:	bf00      	nop
 8009a8c:	7fefffff 	.word	0x7fefffff
 8009a90:	0800ee64 	.word	0x0800ee64
 8009a94:	0800ee68 	.word	0x0800ee68
 8009a98:	0800ee6c 	.word	0x0800ee6c
 8009a9c:	0800ee70 	.word	0x0800ee70
 8009aa0:	0800ee74 	.word	0x0800ee74
 8009aa4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009aa6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009aa8:	429a      	cmp	r2, r3
 8009aaa:	bfa8      	it	ge
 8009aac:	461a      	movge	r2, r3
 8009aae:	2a00      	cmp	r2, #0
 8009ab0:	4691      	mov	r9, r2
 8009ab2:	dc37      	bgt.n	8009b24 <_printf_float+0x370>
 8009ab4:	f04f 0b00 	mov.w	fp, #0
 8009ab8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009abc:	f104 021a 	add.w	r2, r4, #26
 8009ac0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009ac2:	9305      	str	r3, [sp, #20]
 8009ac4:	eba3 0309 	sub.w	r3, r3, r9
 8009ac8:	455b      	cmp	r3, fp
 8009aca:	dc33      	bgt.n	8009b34 <_printf_float+0x380>
 8009acc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ad0:	429a      	cmp	r2, r3
 8009ad2:	db3b      	blt.n	8009b4c <_printf_float+0x398>
 8009ad4:	6823      	ldr	r3, [r4, #0]
 8009ad6:	07da      	lsls	r2, r3, #31
 8009ad8:	d438      	bmi.n	8009b4c <_printf_float+0x398>
 8009ada:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009ade:	eba2 0903 	sub.w	r9, r2, r3
 8009ae2:	9b05      	ldr	r3, [sp, #20]
 8009ae4:	1ad2      	subs	r2, r2, r3
 8009ae6:	4591      	cmp	r9, r2
 8009ae8:	bfa8      	it	ge
 8009aea:	4691      	movge	r9, r2
 8009aec:	f1b9 0f00 	cmp.w	r9, #0
 8009af0:	dc35      	bgt.n	8009b5e <_printf_float+0x3aa>
 8009af2:	f04f 0800 	mov.w	r8, #0
 8009af6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009afa:	f104 0a1a 	add.w	sl, r4, #26
 8009afe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009b02:	1a9b      	subs	r3, r3, r2
 8009b04:	eba3 0309 	sub.w	r3, r3, r9
 8009b08:	4543      	cmp	r3, r8
 8009b0a:	f77f af79 	ble.w	8009a00 <_printf_float+0x24c>
 8009b0e:	2301      	movs	r3, #1
 8009b10:	4652      	mov	r2, sl
 8009b12:	4631      	mov	r1, r6
 8009b14:	4628      	mov	r0, r5
 8009b16:	47b8      	blx	r7
 8009b18:	3001      	adds	r0, #1
 8009b1a:	f43f aeaa 	beq.w	8009872 <_printf_float+0xbe>
 8009b1e:	f108 0801 	add.w	r8, r8, #1
 8009b22:	e7ec      	b.n	8009afe <_printf_float+0x34a>
 8009b24:	4613      	mov	r3, r2
 8009b26:	4631      	mov	r1, r6
 8009b28:	4642      	mov	r2, r8
 8009b2a:	4628      	mov	r0, r5
 8009b2c:	47b8      	blx	r7
 8009b2e:	3001      	adds	r0, #1
 8009b30:	d1c0      	bne.n	8009ab4 <_printf_float+0x300>
 8009b32:	e69e      	b.n	8009872 <_printf_float+0xbe>
 8009b34:	2301      	movs	r3, #1
 8009b36:	4631      	mov	r1, r6
 8009b38:	4628      	mov	r0, r5
 8009b3a:	9205      	str	r2, [sp, #20]
 8009b3c:	47b8      	blx	r7
 8009b3e:	3001      	adds	r0, #1
 8009b40:	f43f ae97 	beq.w	8009872 <_printf_float+0xbe>
 8009b44:	9a05      	ldr	r2, [sp, #20]
 8009b46:	f10b 0b01 	add.w	fp, fp, #1
 8009b4a:	e7b9      	b.n	8009ac0 <_printf_float+0x30c>
 8009b4c:	ee18 3a10 	vmov	r3, s16
 8009b50:	4652      	mov	r2, sl
 8009b52:	4631      	mov	r1, r6
 8009b54:	4628      	mov	r0, r5
 8009b56:	47b8      	blx	r7
 8009b58:	3001      	adds	r0, #1
 8009b5a:	d1be      	bne.n	8009ada <_printf_float+0x326>
 8009b5c:	e689      	b.n	8009872 <_printf_float+0xbe>
 8009b5e:	9a05      	ldr	r2, [sp, #20]
 8009b60:	464b      	mov	r3, r9
 8009b62:	4442      	add	r2, r8
 8009b64:	4631      	mov	r1, r6
 8009b66:	4628      	mov	r0, r5
 8009b68:	47b8      	blx	r7
 8009b6a:	3001      	adds	r0, #1
 8009b6c:	d1c1      	bne.n	8009af2 <_printf_float+0x33e>
 8009b6e:	e680      	b.n	8009872 <_printf_float+0xbe>
 8009b70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b72:	2a01      	cmp	r2, #1
 8009b74:	dc01      	bgt.n	8009b7a <_printf_float+0x3c6>
 8009b76:	07db      	lsls	r3, r3, #31
 8009b78:	d53a      	bpl.n	8009bf0 <_printf_float+0x43c>
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	4642      	mov	r2, r8
 8009b7e:	4631      	mov	r1, r6
 8009b80:	4628      	mov	r0, r5
 8009b82:	47b8      	blx	r7
 8009b84:	3001      	adds	r0, #1
 8009b86:	f43f ae74 	beq.w	8009872 <_printf_float+0xbe>
 8009b8a:	ee18 3a10 	vmov	r3, s16
 8009b8e:	4652      	mov	r2, sl
 8009b90:	4631      	mov	r1, r6
 8009b92:	4628      	mov	r0, r5
 8009b94:	47b8      	blx	r7
 8009b96:	3001      	adds	r0, #1
 8009b98:	f43f ae6b 	beq.w	8009872 <_printf_float+0xbe>
 8009b9c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009ba8:	f7f6 ff9e 	bl	8000ae8 <__aeabi_dcmpeq>
 8009bac:	b9d8      	cbnz	r0, 8009be6 <_printf_float+0x432>
 8009bae:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009bb2:	f108 0201 	add.w	r2, r8, #1
 8009bb6:	4631      	mov	r1, r6
 8009bb8:	4628      	mov	r0, r5
 8009bba:	47b8      	blx	r7
 8009bbc:	3001      	adds	r0, #1
 8009bbe:	d10e      	bne.n	8009bde <_printf_float+0x42a>
 8009bc0:	e657      	b.n	8009872 <_printf_float+0xbe>
 8009bc2:	2301      	movs	r3, #1
 8009bc4:	4652      	mov	r2, sl
 8009bc6:	4631      	mov	r1, r6
 8009bc8:	4628      	mov	r0, r5
 8009bca:	47b8      	blx	r7
 8009bcc:	3001      	adds	r0, #1
 8009bce:	f43f ae50 	beq.w	8009872 <_printf_float+0xbe>
 8009bd2:	f108 0801 	add.w	r8, r8, #1
 8009bd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bd8:	3b01      	subs	r3, #1
 8009bda:	4543      	cmp	r3, r8
 8009bdc:	dcf1      	bgt.n	8009bc2 <_printf_float+0x40e>
 8009bde:	464b      	mov	r3, r9
 8009be0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009be4:	e6da      	b.n	800999c <_printf_float+0x1e8>
 8009be6:	f04f 0800 	mov.w	r8, #0
 8009bea:	f104 0a1a 	add.w	sl, r4, #26
 8009bee:	e7f2      	b.n	8009bd6 <_printf_float+0x422>
 8009bf0:	2301      	movs	r3, #1
 8009bf2:	4642      	mov	r2, r8
 8009bf4:	e7df      	b.n	8009bb6 <_printf_float+0x402>
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	464a      	mov	r2, r9
 8009bfa:	4631      	mov	r1, r6
 8009bfc:	4628      	mov	r0, r5
 8009bfe:	47b8      	blx	r7
 8009c00:	3001      	adds	r0, #1
 8009c02:	f43f ae36 	beq.w	8009872 <_printf_float+0xbe>
 8009c06:	f108 0801 	add.w	r8, r8, #1
 8009c0a:	68e3      	ldr	r3, [r4, #12]
 8009c0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009c0e:	1a5b      	subs	r3, r3, r1
 8009c10:	4543      	cmp	r3, r8
 8009c12:	dcf0      	bgt.n	8009bf6 <_printf_float+0x442>
 8009c14:	e6f8      	b.n	8009a08 <_printf_float+0x254>
 8009c16:	f04f 0800 	mov.w	r8, #0
 8009c1a:	f104 0919 	add.w	r9, r4, #25
 8009c1e:	e7f4      	b.n	8009c0a <_printf_float+0x456>

08009c20 <_printf_common>:
 8009c20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c24:	4616      	mov	r6, r2
 8009c26:	4699      	mov	r9, r3
 8009c28:	688a      	ldr	r2, [r1, #8]
 8009c2a:	690b      	ldr	r3, [r1, #16]
 8009c2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009c30:	4293      	cmp	r3, r2
 8009c32:	bfb8      	it	lt
 8009c34:	4613      	movlt	r3, r2
 8009c36:	6033      	str	r3, [r6, #0]
 8009c38:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009c3c:	4607      	mov	r7, r0
 8009c3e:	460c      	mov	r4, r1
 8009c40:	b10a      	cbz	r2, 8009c46 <_printf_common+0x26>
 8009c42:	3301      	adds	r3, #1
 8009c44:	6033      	str	r3, [r6, #0]
 8009c46:	6823      	ldr	r3, [r4, #0]
 8009c48:	0699      	lsls	r1, r3, #26
 8009c4a:	bf42      	ittt	mi
 8009c4c:	6833      	ldrmi	r3, [r6, #0]
 8009c4e:	3302      	addmi	r3, #2
 8009c50:	6033      	strmi	r3, [r6, #0]
 8009c52:	6825      	ldr	r5, [r4, #0]
 8009c54:	f015 0506 	ands.w	r5, r5, #6
 8009c58:	d106      	bne.n	8009c68 <_printf_common+0x48>
 8009c5a:	f104 0a19 	add.w	sl, r4, #25
 8009c5e:	68e3      	ldr	r3, [r4, #12]
 8009c60:	6832      	ldr	r2, [r6, #0]
 8009c62:	1a9b      	subs	r3, r3, r2
 8009c64:	42ab      	cmp	r3, r5
 8009c66:	dc26      	bgt.n	8009cb6 <_printf_common+0x96>
 8009c68:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009c6c:	1e13      	subs	r3, r2, #0
 8009c6e:	6822      	ldr	r2, [r4, #0]
 8009c70:	bf18      	it	ne
 8009c72:	2301      	movne	r3, #1
 8009c74:	0692      	lsls	r2, r2, #26
 8009c76:	d42b      	bmi.n	8009cd0 <_printf_common+0xb0>
 8009c78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009c7c:	4649      	mov	r1, r9
 8009c7e:	4638      	mov	r0, r7
 8009c80:	47c0      	blx	r8
 8009c82:	3001      	adds	r0, #1
 8009c84:	d01e      	beq.n	8009cc4 <_printf_common+0xa4>
 8009c86:	6823      	ldr	r3, [r4, #0]
 8009c88:	6922      	ldr	r2, [r4, #16]
 8009c8a:	f003 0306 	and.w	r3, r3, #6
 8009c8e:	2b04      	cmp	r3, #4
 8009c90:	bf02      	ittt	eq
 8009c92:	68e5      	ldreq	r5, [r4, #12]
 8009c94:	6833      	ldreq	r3, [r6, #0]
 8009c96:	1aed      	subeq	r5, r5, r3
 8009c98:	68a3      	ldr	r3, [r4, #8]
 8009c9a:	bf0c      	ite	eq
 8009c9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ca0:	2500      	movne	r5, #0
 8009ca2:	4293      	cmp	r3, r2
 8009ca4:	bfc4      	itt	gt
 8009ca6:	1a9b      	subgt	r3, r3, r2
 8009ca8:	18ed      	addgt	r5, r5, r3
 8009caa:	2600      	movs	r6, #0
 8009cac:	341a      	adds	r4, #26
 8009cae:	42b5      	cmp	r5, r6
 8009cb0:	d11a      	bne.n	8009ce8 <_printf_common+0xc8>
 8009cb2:	2000      	movs	r0, #0
 8009cb4:	e008      	b.n	8009cc8 <_printf_common+0xa8>
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	4652      	mov	r2, sl
 8009cba:	4649      	mov	r1, r9
 8009cbc:	4638      	mov	r0, r7
 8009cbe:	47c0      	blx	r8
 8009cc0:	3001      	adds	r0, #1
 8009cc2:	d103      	bne.n	8009ccc <_printf_common+0xac>
 8009cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8009cc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ccc:	3501      	adds	r5, #1
 8009cce:	e7c6      	b.n	8009c5e <_printf_common+0x3e>
 8009cd0:	18e1      	adds	r1, r4, r3
 8009cd2:	1c5a      	adds	r2, r3, #1
 8009cd4:	2030      	movs	r0, #48	; 0x30
 8009cd6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009cda:	4422      	add	r2, r4
 8009cdc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ce0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009ce4:	3302      	adds	r3, #2
 8009ce6:	e7c7      	b.n	8009c78 <_printf_common+0x58>
 8009ce8:	2301      	movs	r3, #1
 8009cea:	4622      	mov	r2, r4
 8009cec:	4649      	mov	r1, r9
 8009cee:	4638      	mov	r0, r7
 8009cf0:	47c0      	blx	r8
 8009cf2:	3001      	adds	r0, #1
 8009cf4:	d0e6      	beq.n	8009cc4 <_printf_common+0xa4>
 8009cf6:	3601      	adds	r6, #1
 8009cf8:	e7d9      	b.n	8009cae <_printf_common+0x8e>
	...

08009cfc <_printf_i>:
 8009cfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d00:	7e0f      	ldrb	r7, [r1, #24]
 8009d02:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009d04:	2f78      	cmp	r7, #120	; 0x78
 8009d06:	4691      	mov	r9, r2
 8009d08:	4680      	mov	r8, r0
 8009d0a:	460c      	mov	r4, r1
 8009d0c:	469a      	mov	sl, r3
 8009d0e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009d12:	d807      	bhi.n	8009d24 <_printf_i+0x28>
 8009d14:	2f62      	cmp	r7, #98	; 0x62
 8009d16:	d80a      	bhi.n	8009d2e <_printf_i+0x32>
 8009d18:	2f00      	cmp	r7, #0
 8009d1a:	f000 80d4 	beq.w	8009ec6 <_printf_i+0x1ca>
 8009d1e:	2f58      	cmp	r7, #88	; 0x58
 8009d20:	f000 80c0 	beq.w	8009ea4 <_printf_i+0x1a8>
 8009d24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009d28:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009d2c:	e03a      	b.n	8009da4 <_printf_i+0xa8>
 8009d2e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009d32:	2b15      	cmp	r3, #21
 8009d34:	d8f6      	bhi.n	8009d24 <_printf_i+0x28>
 8009d36:	a101      	add	r1, pc, #4	; (adr r1, 8009d3c <_printf_i+0x40>)
 8009d38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009d3c:	08009d95 	.word	0x08009d95
 8009d40:	08009da9 	.word	0x08009da9
 8009d44:	08009d25 	.word	0x08009d25
 8009d48:	08009d25 	.word	0x08009d25
 8009d4c:	08009d25 	.word	0x08009d25
 8009d50:	08009d25 	.word	0x08009d25
 8009d54:	08009da9 	.word	0x08009da9
 8009d58:	08009d25 	.word	0x08009d25
 8009d5c:	08009d25 	.word	0x08009d25
 8009d60:	08009d25 	.word	0x08009d25
 8009d64:	08009d25 	.word	0x08009d25
 8009d68:	08009ead 	.word	0x08009ead
 8009d6c:	08009dd5 	.word	0x08009dd5
 8009d70:	08009e67 	.word	0x08009e67
 8009d74:	08009d25 	.word	0x08009d25
 8009d78:	08009d25 	.word	0x08009d25
 8009d7c:	08009ecf 	.word	0x08009ecf
 8009d80:	08009d25 	.word	0x08009d25
 8009d84:	08009dd5 	.word	0x08009dd5
 8009d88:	08009d25 	.word	0x08009d25
 8009d8c:	08009d25 	.word	0x08009d25
 8009d90:	08009e6f 	.word	0x08009e6f
 8009d94:	682b      	ldr	r3, [r5, #0]
 8009d96:	1d1a      	adds	r2, r3, #4
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	602a      	str	r2, [r5, #0]
 8009d9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009da0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009da4:	2301      	movs	r3, #1
 8009da6:	e09f      	b.n	8009ee8 <_printf_i+0x1ec>
 8009da8:	6820      	ldr	r0, [r4, #0]
 8009daa:	682b      	ldr	r3, [r5, #0]
 8009dac:	0607      	lsls	r7, r0, #24
 8009dae:	f103 0104 	add.w	r1, r3, #4
 8009db2:	6029      	str	r1, [r5, #0]
 8009db4:	d501      	bpl.n	8009dba <_printf_i+0xbe>
 8009db6:	681e      	ldr	r6, [r3, #0]
 8009db8:	e003      	b.n	8009dc2 <_printf_i+0xc6>
 8009dba:	0646      	lsls	r6, r0, #25
 8009dbc:	d5fb      	bpl.n	8009db6 <_printf_i+0xba>
 8009dbe:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009dc2:	2e00      	cmp	r6, #0
 8009dc4:	da03      	bge.n	8009dce <_printf_i+0xd2>
 8009dc6:	232d      	movs	r3, #45	; 0x2d
 8009dc8:	4276      	negs	r6, r6
 8009dca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009dce:	485a      	ldr	r0, [pc, #360]	; (8009f38 <_printf_i+0x23c>)
 8009dd0:	230a      	movs	r3, #10
 8009dd2:	e012      	b.n	8009dfa <_printf_i+0xfe>
 8009dd4:	682b      	ldr	r3, [r5, #0]
 8009dd6:	6820      	ldr	r0, [r4, #0]
 8009dd8:	1d19      	adds	r1, r3, #4
 8009dda:	6029      	str	r1, [r5, #0]
 8009ddc:	0605      	lsls	r5, r0, #24
 8009dde:	d501      	bpl.n	8009de4 <_printf_i+0xe8>
 8009de0:	681e      	ldr	r6, [r3, #0]
 8009de2:	e002      	b.n	8009dea <_printf_i+0xee>
 8009de4:	0641      	lsls	r1, r0, #25
 8009de6:	d5fb      	bpl.n	8009de0 <_printf_i+0xe4>
 8009de8:	881e      	ldrh	r6, [r3, #0]
 8009dea:	4853      	ldr	r0, [pc, #332]	; (8009f38 <_printf_i+0x23c>)
 8009dec:	2f6f      	cmp	r7, #111	; 0x6f
 8009dee:	bf0c      	ite	eq
 8009df0:	2308      	moveq	r3, #8
 8009df2:	230a      	movne	r3, #10
 8009df4:	2100      	movs	r1, #0
 8009df6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009dfa:	6865      	ldr	r5, [r4, #4]
 8009dfc:	60a5      	str	r5, [r4, #8]
 8009dfe:	2d00      	cmp	r5, #0
 8009e00:	bfa2      	ittt	ge
 8009e02:	6821      	ldrge	r1, [r4, #0]
 8009e04:	f021 0104 	bicge.w	r1, r1, #4
 8009e08:	6021      	strge	r1, [r4, #0]
 8009e0a:	b90e      	cbnz	r6, 8009e10 <_printf_i+0x114>
 8009e0c:	2d00      	cmp	r5, #0
 8009e0e:	d04b      	beq.n	8009ea8 <_printf_i+0x1ac>
 8009e10:	4615      	mov	r5, r2
 8009e12:	fbb6 f1f3 	udiv	r1, r6, r3
 8009e16:	fb03 6711 	mls	r7, r3, r1, r6
 8009e1a:	5dc7      	ldrb	r7, [r0, r7]
 8009e1c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009e20:	4637      	mov	r7, r6
 8009e22:	42bb      	cmp	r3, r7
 8009e24:	460e      	mov	r6, r1
 8009e26:	d9f4      	bls.n	8009e12 <_printf_i+0x116>
 8009e28:	2b08      	cmp	r3, #8
 8009e2a:	d10b      	bne.n	8009e44 <_printf_i+0x148>
 8009e2c:	6823      	ldr	r3, [r4, #0]
 8009e2e:	07de      	lsls	r6, r3, #31
 8009e30:	d508      	bpl.n	8009e44 <_printf_i+0x148>
 8009e32:	6923      	ldr	r3, [r4, #16]
 8009e34:	6861      	ldr	r1, [r4, #4]
 8009e36:	4299      	cmp	r1, r3
 8009e38:	bfde      	ittt	le
 8009e3a:	2330      	movle	r3, #48	; 0x30
 8009e3c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009e40:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009e44:	1b52      	subs	r2, r2, r5
 8009e46:	6122      	str	r2, [r4, #16]
 8009e48:	f8cd a000 	str.w	sl, [sp]
 8009e4c:	464b      	mov	r3, r9
 8009e4e:	aa03      	add	r2, sp, #12
 8009e50:	4621      	mov	r1, r4
 8009e52:	4640      	mov	r0, r8
 8009e54:	f7ff fee4 	bl	8009c20 <_printf_common>
 8009e58:	3001      	adds	r0, #1
 8009e5a:	d14a      	bne.n	8009ef2 <_printf_i+0x1f6>
 8009e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e60:	b004      	add	sp, #16
 8009e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e66:	6823      	ldr	r3, [r4, #0]
 8009e68:	f043 0320 	orr.w	r3, r3, #32
 8009e6c:	6023      	str	r3, [r4, #0]
 8009e6e:	4833      	ldr	r0, [pc, #204]	; (8009f3c <_printf_i+0x240>)
 8009e70:	2778      	movs	r7, #120	; 0x78
 8009e72:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009e76:	6823      	ldr	r3, [r4, #0]
 8009e78:	6829      	ldr	r1, [r5, #0]
 8009e7a:	061f      	lsls	r7, r3, #24
 8009e7c:	f851 6b04 	ldr.w	r6, [r1], #4
 8009e80:	d402      	bmi.n	8009e88 <_printf_i+0x18c>
 8009e82:	065f      	lsls	r7, r3, #25
 8009e84:	bf48      	it	mi
 8009e86:	b2b6      	uxthmi	r6, r6
 8009e88:	07df      	lsls	r7, r3, #31
 8009e8a:	bf48      	it	mi
 8009e8c:	f043 0320 	orrmi.w	r3, r3, #32
 8009e90:	6029      	str	r1, [r5, #0]
 8009e92:	bf48      	it	mi
 8009e94:	6023      	strmi	r3, [r4, #0]
 8009e96:	b91e      	cbnz	r6, 8009ea0 <_printf_i+0x1a4>
 8009e98:	6823      	ldr	r3, [r4, #0]
 8009e9a:	f023 0320 	bic.w	r3, r3, #32
 8009e9e:	6023      	str	r3, [r4, #0]
 8009ea0:	2310      	movs	r3, #16
 8009ea2:	e7a7      	b.n	8009df4 <_printf_i+0xf8>
 8009ea4:	4824      	ldr	r0, [pc, #144]	; (8009f38 <_printf_i+0x23c>)
 8009ea6:	e7e4      	b.n	8009e72 <_printf_i+0x176>
 8009ea8:	4615      	mov	r5, r2
 8009eaa:	e7bd      	b.n	8009e28 <_printf_i+0x12c>
 8009eac:	682b      	ldr	r3, [r5, #0]
 8009eae:	6826      	ldr	r6, [r4, #0]
 8009eb0:	6961      	ldr	r1, [r4, #20]
 8009eb2:	1d18      	adds	r0, r3, #4
 8009eb4:	6028      	str	r0, [r5, #0]
 8009eb6:	0635      	lsls	r5, r6, #24
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	d501      	bpl.n	8009ec0 <_printf_i+0x1c4>
 8009ebc:	6019      	str	r1, [r3, #0]
 8009ebe:	e002      	b.n	8009ec6 <_printf_i+0x1ca>
 8009ec0:	0670      	lsls	r0, r6, #25
 8009ec2:	d5fb      	bpl.n	8009ebc <_printf_i+0x1c0>
 8009ec4:	8019      	strh	r1, [r3, #0]
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	6123      	str	r3, [r4, #16]
 8009eca:	4615      	mov	r5, r2
 8009ecc:	e7bc      	b.n	8009e48 <_printf_i+0x14c>
 8009ece:	682b      	ldr	r3, [r5, #0]
 8009ed0:	1d1a      	adds	r2, r3, #4
 8009ed2:	602a      	str	r2, [r5, #0]
 8009ed4:	681d      	ldr	r5, [r3, #0]
 8009ed6:	6862      	ldr	r2, [r4, #4]
 8009ed8:	2100      	movs	r1, #0
 8009eda:	4628      	mov	r0, r5
 8009edc:	f7f6 f988 	bl	80001f0 <memchr>
 8009ee0:	b108      	cbz	r0, 8009ee6 <_printf_i+0x1ea>
 8009ee2:	1b40      	subs	r0, r0, r5
 8009ee4:	6060      	str	r0, [r4, #4]
 8009ee6:	6863      	ldr	r3, [r4, #4]
 8009ee8:	6123      	str	r3, [r4, #16]
 8009eea:	2300      	movs	r3, #0
 8009eec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ef0:	e7aa      	b.n	8009e48 <_printf_i+0x14c>
 8009ef2:	6923      	ldr	r3, [r4, #16]
 8009ef4:	462a      	mov	r2, r5
 8009ef6:	4649      	mov	r1, r9
 8009ef8:	4640      	mov	r0, r8
 8009efa:	47d0      	blx	sl
 8009efc:	3001      	adds	r0, #1
 8009efe:	d0ad      	beq.n	8009e5c <_printf_i+0x160>
 8009f00:	6823      	ldr	r3, [r4, #0]
 8009f02:	079b      	lsls	r3, r3, #30
 8009f04:	d413      	bmi.n	8009f2e <_printf_i+0x232>
 8009f06:	68e0      	ldr	r0, [r4, #12]
 8009f08:	9b03      	ldr	r3, [sp, #12]
 8009f0a:	4298      	cmp	r0, r3
 8009f0c:	bfb8      	it	lt
 8009f0e:	4618      	movlt	r0, r3
 8009f10:	e7a6      	b.n	8009e60 <_printf_i+0x164>
 8009f12:	2301      	movs	r3, #1
 8009f14:	4632      	mov	r2, r6
 8009f16:	4649      	mov	r1, r9
 8009f18:	4640      	mov	r0, r8
 8009f1a:	47d0      	blx	sl
 8009f1c:	3001      	adds	r0, #1
 8009f1e:	d09d      	beq.n	8009e5c <_printf_i+0x160>
 8009f20:	3501      	adds	r5, #1
 8009f22:	68e3      	ldr	r3, [r4, #12]
 8009f24:	9903      	ldr	r1, [sp, #12]
 8009f26:	1a5b      	subs	r3, r3, r1
 8009f28:	42ab      	cmp	r3, r5
 8009f2a:	dcf2      	bgt.n	8009f12 <_printf_i+0x216>
 8009f2c:	e7eb      	b.n	8009f06 <_printf_i+0x20a>
 8009f2e:	2500      	movs	r5, #0
 8009f30:	f104 0619 	add.w	r6, r4, #25
 8009f34:	e7f5      	b.n	8009f22 <_printf_i+0x226>
 8009f36:	bf00      	nop
 8009f38:	0800ee76 	.word	0x0800ee76
 8009f3c:	0800ee87 	.word	0x0800ee87

08009f40 <_scanf_float>:
 8009f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f44:	b087      	sub	sp, #28
 8009f46:	4617      	mov	r7, r2
 8009f48:	9303      	str	r3, [sp, #12]
 8009f4a:	688b      	ldr	r3, [r1, #8]
 8009f4c:	1e5a      	subs	r2, r3, #1
 8009f4e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009f52:	bf83      	ittte	hi
 8009f54:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009f58:	195b      	addhi	r3, r3, r5
 8009f5a:	9302      	strhi	r3, [sp, #8]
 8009f5c:	2300      	movls	r3, #0
 8009f5e:	bf86      	itte	hi
 8009f60:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009f64:	608b      	strhi	r3, [r1, #8]
 8009f66:	9302      	strls	r3, [sp, #8]
 8009f68:	680b      	ldr	r3, [r1, #0]
 8009f6a:	468b      	mov	fp, r1
 8009f6c:	2500      	movs	r5, #0
 8009f6e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009f72:	f84b 3b1c 	str.w	r3, [fp], #28
 8009f76:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009f7a:	4680      	mov	r8, r0
 8009f7c:	460c      	mov	r4, r1
 8009f7e:	465e      	mov	r6, fp
 8009f80:	46aa      	mov	sl, r5
 8009f82:	46a9      	mov	r9, r5
 8009f84:	9501      	str	r5, [sp, #4]
 8009f86:	68a2      	ldr	r2, [r4, #8]
 8009f88:	b152      	cbz	r2, 8009fa0 <_scanf_float+0x60>
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	781b      	ldrb	r3, [r3, #0]
 8009f8e:	2b4e      	cmp	r3, #78	; 0x4e
 8009f90:	d864      	bhi.n	800a05c <_scanf_float+0x11c>
 8009f92:	2b40      	cmp	r3, #64	; 0x40
 8009f94:	d83c      	bhi.n	800a010 <_scanf_float+0xd0>
 8009f96:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009f9a:	b2c8      	uxtb	r0, r1
 8009f9c:	280e      	cmp	r0, #14
 8009f9e:	d93a      	bls.n	800a016 <_scanf_float+0xd6>
 8009fa0:	f1b9 0f00 	cmp.w	r9, #0
 8009fa4:	d003      	beq.n	8009fae <_scanf_float+0x6e>
 8009fa6:	6823      	ldr	r3, [r4, #0]
 8009fa8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009fac:	6023      	str	r3, [r4, #0]
 8009fae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009fb2:	f1ba 0f01 	cmp.w	sl, #1
 8009fb6:	f200 8113 	bhi.w	800a1e0 <_scanf_float+0x2a0>
 8009fba:	455e      	cmp	r6, fp
 8009fbc:	f200 8105 	bhi.w	800a1ca <_scanf_float+0x28a>
 8009fc0:	2501      	movs	r5, #1
 8009fc2:	4628      	mov	r0, r5
 8009fc4:	b007      	add	sp, #28
 8009fc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fca:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009fce:	2a0d      	cmp	r2, #13
 8009fd0:	d8e6      	bhi.n	8009fa0 <_scanf_float+0x60>
 8009fd2:	a101      	add	r1, pc, #4	; (adr r1, 8009fd8 <_scanf_float+0x98>)
 8009fd4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009fd8:	0800a117 	.word	0x0800a117
 8009fdc:	08009fa1 	.word	0x08009fa1
 8009fe0:	08009fa1 	.word	0x08009fa1
 8009fe4:	08009fa1 	.word	0x08009fa1
 8009fe8:	0800a177 	.word	0x0800a177
 8009fec:	0800a14f 	.word	0x0800a14f
 8009ff0:	08009fa1 	.word	0x08009fa1
 8009ff4:	08009fa1 	.word	0x08009fa1
 8009ff8:	0800a125 	.word	0x0800a125
 8009ffc:	08009fa1 	.word	0x08009fa1
 800a000:	08009fa1 	.word	0x08009fa1
 800a004:	08009fa1 	.word	0x08009fa1
 800a008:	08009fa1 	.word	0x08009fa1
 800a00c:	0800a0dd 	.word	0x0800a0dd
 800a010:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800a014:	e7db      	b.n	8009fce <_scanf_float+0x8e>
 800a016:	290e      	cmp	r1, #14
 800a018:	d8c2      	bhi.n	8009fa0 <_scanf_float+0x60>
 800a01a:	a001      	add	r0, pc, #4	; (adr r0, 800a020 <_scanf_float+0xe0>)
 800a01c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a020:	0800a0cf 	.word	0x0800a0cf
 800a024:	08009fa1 	.word	0x08009fa1
 800a028:	0800a0cf 	.word	0x0800a0cf
 800a02c:	0800a163 	.word	0x0800a163
 800a030:	08009fa1 	.word	0x08009fa1
 800a034:	0800a07d 	.word	0x0800a07d
 800a038:	0800a0b9 	.word	0x0800a0b9
 800a03c:	0800a0b9 	.word	0x0800a0b9
 800a040:	0800a0b9 	.word	0x0800a0b9
 800a044:	0800a0b9 	.word	0x0800a0b9
 800a048:	0800a0b9 	.word	0x0800a0b9
 800a04c:	0800a0b9 	.word	0x0800a0b9
 800a050:	0800a0b9 	.word	0x0800a0b9
 800a054:	0800a0b9 	.word	0x0800a0b9
 800a058:	0800a0b9 	.word	0x0800a0b9
 800a05c:	2b6e      	cmp	r3, #110	; 0x6e
 800a05e:	d809      	bhi.n	800a074 <_scanf_float+0x134>
 800a060:	2b60      	cmp	r3, #96	; 0x60
 800a062:	d8b2      	bhi.n	8009fca <_scanf_float+0x8a>
 800a064:	2b54      	cmp	r3, #84	; 0x54
 800a066:	d077      	beq.n	800a158 <_scanf_float+0x218>
 800a068:	2b59      	cmp	r3, #89	; 0x59
 800a06a:	d199      	bne.n	8009fa0 <_scanf_float+0x60>
 800a06c:	2d07      	cmp	r5, #7
 800a06e:	d197      	bne.n	8009fa0 <_scanf_float+0x60>
 800a070:	2508      	movs	r5, #8
 800a072:	e029      	b.n	800a0c8 <_scanf_float+0x188>
 800a074:	2b74      	cmp	r3, #116	; 0x74
 800a076:	d06f      	beq.n	800a158 <_scanf_float+0x218>
 800a078:	2b79      	cmp	r3, #121	; 0x79
 800a07a:	e7f6      	b.n	800a06a <_scanf_float+0x12a>
 800a07c:	6821      	ldr	r1, [r4, #0]
 800a07e:	05c8      	lsls	r0, r1, #23
 800a080:	d51a      	bpl.n	800a0b8 <_scanf_float+0x178>
 800a082:	9b02      	ldr	r3, [sp, #8]
 800a084:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800a088:	6021      	str	r1, [r4, #0]
 800a08a:	f109 0901 	add.w	r9, r9, #1
 800a08e:	b11b      	cbz	r3, 800a098 <_scanf_float+0x158>
 800a090:	3b01      	subs	r3, #1
 800a092:	3201      	adds	r2, #1
 800a094:	9302      	str	r3, [sp, #8]
 800a096:	60a2      	str	r2, [r4, #8]
 800a098:	68a3      	ldr	r3, [r4, #8]
 800a09a:	3b01      	subs	r3, #1
 800a09c:	60a3      	str	r3, [r4, #8]
 800a09e:	6923      	ldr	r3, [r4, #16]
 800a0a0:	3301      	adds	r3, #1
 800a0a2:	6123      	str	r3, [r4, #16]
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	3b01      	subs	r3, #1
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	607b      	str	r3, [r7, #4]
 800a0ac:	f340 8084 	ble.w	800a1b8 <_scanf_float+0x278>
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	3301      	adds	r3, #1
 800a0b4:	603b      	str	r3, [r7, #0]
 800a0b6:	e766      	b.n	8009f86 <_scanf_float+0x46>
 800a0b8:	eb1a 0f05 	cmn.w	sl, r5
 800a0bc:	f47f af70 	bne.w	8009fa0 <_scanf_float+0x60>
 800a0c0:	6822      	ldr	r2, [r4, #0]
 800a0c2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800a0c6:	6022      	str	r2, [r4, #0]
 800a0c8:	f806 3b01 	strb.w	r3, [r6], #1
 800a0cc:	e7e4      	b.n	800a098 <_scanf_float+0x158>
 800a0ce:	6822      	ldr	r2, [r4, #0]
 800a0d0:	0610      	lsls	r0, r2, #24
 800a0d2:	f57f af65 	bpl.w	8009fa0 <_scanf_float+0x60>
 800a0d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a0da:	e7f4      	b.n	800a0c6 <_scanf_float+0x186>
 800a0dc:	f1ba 0f00 	cmp.w	sl, #0
 800a0e0:	d10e      	bne.n	800a100 <_scanf_float+0x1c0>
 800a0e2:	f1b9 0f00 	cmp.w	r9, #0
 800a0e6:	d10e      	bne.n	800a106 <_scanf_float+0x1c6>
 800a0e8:	6822      	ldr	r2, [r4, #0]
 800a0ea:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a0ee:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a0f2:	d108      	bne.n	800a106 <_scanf_float+0x1c6>
 800a0f4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a0f8:	6022      	str	r2, [r4, #0]
 800a0fa:	f04f 0a01 	mov.w	sl, #1
 800a0fe:	e7e3      	b.n	800a0c8 <_scanf_float+0x188>
 800a100:	f1ba 0f02 	cmp.w	sl, #2
 800a104:	d055      	beq.n	800a1b2 <_scanf_float+0x272>
 800a106:	2d01      	cmp	r5, #1
 800a108:	d002      	beq.n	800a110 <_scanf_float+0x1d0>
 800a10a:	2d04      	cmp	r5, #4
 800a10c:	f47f af48 	bne.w	8009fa0 <_scanf_float+0x60>
 800a110:	3501      	adds	r5, #1
 800a112:	b2ed      	uxtb	r5, r5
 800a114:	e7d8      	b.n	800a0c8 <_scanf_float+0x188>
 800a116:	f1ba 0f01 	cmp.w	sl, #1
 800a11a:	f47f af41 	bne.w	8009fa0 <_scanf_float+0x60>
 800a11e:	f04f 0a02 	mov.w	sl, #2
 800a122:	e7d1      	b.n	800a0c8 <_scanf_float+0x188>
 800a124:	b97d      	cbnz	r5, 800a146 <_scanf_float+0x206>
 800a126:	f1b9 0f00 	cmp.w	r9, #0
 800a12a:	f47f af3c 	bne.w	8009fa6 <_scanf_float+0x66>
 800a12e:	6822      	ldr	r2, [r4, #0]
 800a130:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a134:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a138:	f47f af39 	bne.w	8009fae <_scanf_float+0x6e>
 800a13c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a140:	6022      	str	r2, [r4, #0]
 800a142:	2501      	movs	r5, #1
 800a144:	e7c0      	b.n	800a0c8 <_scanf_float+0x188>
 800a146:	2d03      	cmp	r5, #3
 800a148:	d0e2      	beq.n	800a110 <_scanf_float+0x1d0>
 800a14a:	2d05      	cmp	r5, #5
 800a14c:	e7de      	b.n	800a10c <_scanf_float+0x1cc>
 800a14e:	2d02      	cmp	r5, #2
 800a150:	f47f af26 	bne.w	8009fa0 <_scanf_float+0x60>
 800a154:	2503      	movs	r5, #3
 800a156:	e7b7      	b.n	800a0c8 <_scanf_float+0x188>
 800a158:	2d06      	cmp	r5, #6
 800a15a:	f47f af21 	bne.w	8009fa0 <_scanf_float+0x60>
 800a15e:	2507      	movs	r5, #7
 800a160:	e7b2      	b.n	800a0c8 <_scanf_float+0x188>
 800a162:	6822      	ldr	r2, [r4, #0]
 800a164:	0591      	lsls	r1, r2, #22
 800a166:	f57f af1b 	bpl.w	8009fa0 <_scanf_float+0x60>
 800a16a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800a16e:	6022      	str	r2, [r4, #0]
 800a170:	f8cd 9004 	str.w	r9, [sp, #4]
 800a174:	e7a8      	b.n	800a0c8 <_scanf_float+0x188>
 800a176:	6822      	ldr	r2, [r4, #0]
 800a178:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800a17c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a180:	d006      	beq.n	800a190 <_scanf_float+0x250>
 800a182:	0550      	lsls	r0, r2, #21
 800a184:	f57f af0c 	bpl.w	8009fa0 <_scanf_float+0x60>
 800a188:	f1b9 0f00 	cmp.w	r9, #0
 800a18c:	f43f af0f 	beq.w	8009fae <_scanf_float+0x6e>
 800a190:	0591      	lsls	r1, r2, #22
 800a192:	bf58      	it	pl
 800a194:	9901      	ldrpl	r1, [sp, #4]
 800a196:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a19a:	bf58      	it	pl
 800a19c:	eba9 0101 	subpl.w	r1, r9, r1
 800a1a0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800a1a4:	bf58      	it	pl
 800a1a6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a1aa:	6022      	str	r2, [r4, #0]
 800a1ac:	f04f 0900 	mov.w	r9, #0
 800a1b0:	e78a      	b.n	800a0c8 <_scanf_float+0x188>
 800a1b2:	f04f 0a03 	mov.w	sl, #3
 800a1b6:	e787      	b.n	800a0c8 <_scanf_float+0x188>
 800a1b8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a1bc:	4639      	mov	r1, r7
 800a1be:	4640      	mov	r0, r8
 800a1c0:	4798      	blx	r3
 800a1c2:	2800      	cmp	r0, #0
 800a1c4:	f43f aedf 	beq.w	8009f86 <_scanf_float+0x46>
 800a1c8:	e6ea      	b.n	8009fa0 <_scanf_float+0x60>
 800a1ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a1ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a1d2:	463a      	mov	r2, r7
 800a1d4:	4640      	mov	r0, r8
 800a1d6:	4798      	blx	r3
 800a1d8:	6923      	ldr	r3, [r4, #16]
 800a1da:	3b01      	subs	r3, #1
 800a1dc:	6123      	str	r3, [r4, #16]
 800a1de:	e6ec      	b.n	8009fba <_scanf_float+0x7a>
 800a1e0:	1e6b      	subs	r3, r5, #1
 800a1e2:	2b06      	cmp	r3, #6
 800a1e4:	d825      	bhi.n	800a232 <_scanf_float+0x2f2>
 800a1e6:	2d02      	cmp	r5, #2
 800a1e8:	d836      	bhi.n	800a258 <_scanf_float+0x318>
 800a1ea:	455e      	cmp	r6, fp
 800a1ec:	f67f aee8 	bls.w	8009fc0 <_scanf_float+0x80>
 800a1f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a1f4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a1f8:	463a      	mov	r2, r7
 800a1fa:	4640      	mov	r0, r8
 800a1fc:	4798      	blx	r3
 800a1fe:	6923      	ldr	r3, [r4, #16]
 800a200:	3b01      	subs	r3, #1
 800a202:	6123      	str	r3, [r4, #16]
 800a204:	e7f1      	b.n	800a1ea <_scanf_float+0x2aa>
 800a206:	9802      	ldr	r0, [sp, #8]
 800a208:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a20c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800a210:	9002      	str	r0, [sp, #8]
 800a212:	463a      	mov	r2, r7
 800a214:	4640      	mov	r0, r8
 800a216:	4798      	blx	r3
 800a218:	6923      	ldr	r3, [r4, #16]
 800a21a:	3b01      	subs	r3, #1
 800a21c:	6123      	str	r3, [r4, #16]
 800a21e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a222:	fa5f fa8a 	uxtb.w	sl, sl
 800a226:	f1ba 0f02 	cmp.w	sl, #2
 800a22a:	d1ec      	bne.n	800a206 <_scanf_float+0x2c6>
 800a22c:	3d03      	subs	r5, #3
 800a22e:	b2ed      	uxtb	r5, r5
 800a230:	1b76      	subs	r6, r6, r5
 800a232:	6823      	ldr	r3, [r4, #0]
 800a234:	05da      	lsls	r2, r3, #23
 800a236:	d52f      	bpl.n	800a298 <_scanf_float+0x358>
 800a238:	055b      	lsls	r3, r3, #21
 800a23a:	d510      	bpl.n	800a25e <_scanf_float+0x31e>
 800a23c:	455e      	cmp	r6, fp
 800a23e:	f67f aebf 	bls.w	8009fc0 <_scanf_float+0x80>
 800a242:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a246:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a24a:	463a      	mov	r2, r7
 800a24c:	4640      	mov	r0, r8
 800a24e:	4798      	blx	r3
 800a250:	6923      	ldr	r3, [r4, #16]
 800a252:	3b01      	subs	r3, #1
 800a254:	6123      	str	r3, [r4, #16]
 800a256:	e7f1      	b.n	800a23c <_scanf_float+0x2fc>
 800a258:	46aa      	mov	sl, r5
 800a25a:	9602      	str	r6, [sp, #8]
 800a25c:	e7df      	b.n	800a21e <_scanf_float+0x2de>
 800a25e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a262:	6923      	ldr	r3, [r4, #16]
 800a264:	2965      	cmp	r1, #101	; 0x65
 800a266:	f103 33ff 	add.w	r3, r3, #4294967295
 800a26a:	f106 35ff 	add.w	r5, r6, #4294967295
 800a26e:	6123      	str	r3, [r4, #16]
 800a270:	d00c      	beq.n	800a28c <_scanf_float+0x34c>
 800a272:	2945      	cmp	r1, #69	; 0x45
 800a274:	d00a      	beq.n	800a28c <_scanf_float+0x34c>
 800a276:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a27a:	463a      	mov	r2, r7
 800a27c:	4640      	mov	r0, r8
 800a27e:	4798      	blx	r3
 800a280:	6923      	ldr	r3, [r4, #16]
 800a282:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a286:	3b01      	subs	r3, #1
 800a288:	1eb5      	subs	r5, r6, #2
 800a28a:	6123      	str	r3, [r4, #16]
 800a28c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a290:	463a      	mov	r2, r7
 800a292:	4640      	mov	r0, r8
 800a294:	4798      	blx	r3
 800a296:	462e      	mov	r6, r5
 800a298:	6825      	ldr	r5, [r4, #0]
 800a29a:	f015 0510 	ands.w	r5, r5, #16
 800a29e:	d158      	bne.n	800a352 <_scanf_float+0x412>
 800a2a0:	7035      	strb	r5, [r6, #0]
 800a2a2:	6823      	ldr	r3, [r4, #0]
 800a2a4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a2a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a2ac:	d11c      	bne.n	800a2e8 <_scanf_float+0x3a8>
 800a2ae:	9b01      	ldr	r3, [sp, #4]
 800a2b0:	454b      	cmp	r3, r9
 800a2b2:	eba3 0209 	sub.w	r2, r3, r9
 800a2b6:	d124      	bne.n	800a302 <_scanf_float+0x3c2>
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	4659      	mov	r1, fp
 800a2bc:	4640      	mov	r0, r8
 800a2be:	f002 fcef 	bl	800cca0 <_strtod_r>
 800a2c2:	9b03      	ldr	r3, [sp, #12]
 800a2c4:	6821      	ldr	r1, [r4, #0]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f011 0f02 	tst.w	r1, #2
 800a2cc:	ec57 6b10 	vmov	r6, r7, d0
 800a2d0:	f103 0204 	add.w	r2, r3, #4
 800a2d4:	d020      	beq.n	800a318 <_scanf_float+0x3d8>
 800a2d6:	9903      	ldr	r1, [sp, #12]
 800a2d8:	600a      	str	r2, [r1, #0]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	e9c3 6700 	strd	r6, r7, [r3]
 800a2e0:	68e3      	ldr	r3, [r4, #12]
 800a2e2:	3301      	adds	r3, #1
 800a2e4:	60e3      	str	r3, [r4, #12]
 800a2e6:	e66c      	b.n	8009fc2 <_scanf_float+0x82>
 800a2e8:	9b04      	ldr	r3, [sp, #16]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d0e4      	beq.n	800a2b8 <_scanf_float+0x378>
 800a2ee:	9905      	ldr	r1, [sp, #20]
 800a2f0:	230a      	movs	r3, #10
 800a2f2:	462a      	mov	r2, r5
 800a2f4:	3101      	adds	r1, #1
 800a2f6:	4640      	mov	r0, r8
 800a2f8:	f002 fd5a 	bl	800cdb0 <_strtol_r>
 800a2fc:	9b04      	ldr	r3, [sp, #16]
 800a2fe:	9e05      	ldr	r6, [sp, #20]
 800a300:	1ac2      	subs	r2, r0, r3
 800a302:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800a306:	429e      	cmp	r6, r3
 800a308:	bf28      	it	cs
 800a30a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800a30e:	4912      	ldr	r1, [pc, #72]	; (800a358 <_scanf_float+0x418>)
 800a310:	4630      	mov	r0, r6
 800a312:	f000 f9a7 	bl	800a664 <siprintf>
 800a316:	e7cf      	b.n	800a2b8 <_scanf_float+0x378>
 800a318:	f011 0f04 	tst.w	r1, #4
 800a31c:	9903      	ldr	r1, [sp, #12]
 800a31e:	600a      	str	r2, [r1, #0]
 800a320:	d1db      	bne.n	800a2da <_scanf_float+0x39a>
 800a322:	f8d3 8000 	ldr.w	r8, [r3]
 800a326:	ee10 2a10 	vmov	r2, s0
 800a32a:	ee10 0a10 	vmov	r0, s0
 800a32e:	463b      	mov	r3, r7
 800a330:	4639      	mov	r1, r7
 800a332:	f7f6 fc0b 	bl	8000b4c <__aeabi_dcmpun>
 800a336:	b128      	cbz	r0, 800a344 <_scanf_float+0x404>
 800a338:	4808      	ldr	r0, [pc, #32]	; (800a35c <_scanf_float+0x41c>)
 800a33a:	f000 fa77 	bl	800a82c <nanf>
 800a33e:	ed88 0a00 	vstr	s0, [r8]
 800a342:	e7cd      	b.n	800a2e0 <_scanf_float+0x3a0>
 800a344:	4630      	mov	r0, r6
 800a346:	4639      	mov	r1, r7
 800a348:	f7f6 fc5e 	bl	8000c08 <__aeabi_d2f>
 800a34c:	f8c8 0000 	str.w	r0, [r8]
 800a350:	e7c6      	b.n	800a2e0 <_scanf_float+0x3a0>
 800a352:	2500      	movs	r5, #0
 800a354:	e635      	b.n	8009fc2 <_scanf_float+0x82>
 800a356:	bf00      	nop
 800a358:	0800ee98 	.word	0x0800ee98
 800a35c:	0800f22d 	.word	0x0800f22d

0800a360 <std>:
 800a360:	2300      	movs	r3, #0
 800a362:	b510      	push	{r4, lr}
 800a364:	4604      	mov	r4, r0
 800a366:	e9c0 3300 	strd	r3, r3, [r0]
 800a36a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a36e:	6083      	str	r3, [r0, #8]
 800a370:	8181      	strh	r1, [r0, #12]
 800a372:	6643      	str	r3, [r0, #100]	; 0x64
 800a374:	81c2      	strh	r2, [r0, #14]
 800a376:	6183      	str	r3, [r0, #24]
 800a378:	4619      	mov	r1, r3
 800a37a:	2208      	movs	r2, #8
 800a37c:	305c      	adds	r0, #92	; 0x5c
 800a37e:	f000 f9d4 	bl	800a72a <memset>
 800a382:	4b0d      	ldr	r3, [pc, #52]	; (800a3b8 <std+0x58>)
 800a384:	6263      	str	r3, [r4, #36]	; 0x24
 800a386:	4b0d      	ldr	r3, [pc, #52]	; (800a3bc <std+0x5c>)
 800a388:	62a3      	str	r3, [r4, #40]	; 0x28
 800a38a:	4b0d      	ldr	r3, [pc, #52]	; (800a3c0 <std+0x60>)
 800a38c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a38e:	4b0d      	ldr	r3, [pc, #52]	; (800a3c4 <std+0x64>)
 800a390:	6323      	str	r3, [r4, #48]	; 0x30
 800a392:	4b0d      	ldr	r3, [pc, #52]	; (800a3c8 <std+0x68>)
 800a394:	6224      	str	r4, [r4, #32]
 800a396:	429c      	cmp	r4, r3
 800a398:	d006      	beq.n	800a3a8 <std+0x48>
 800a39a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800a39e:	4294      	cmp	r4, r2
 800a3a0:	d002      	beq.n	800a3a8 <std+0x48>
 800a3a2:	33d0      	adds	r3, #208	; 0xd0
 800a3a4:	429c      	cmp	r4, r3
 800a3a6:	d105      	bne.n	800a3b4 <std+0x54>
 800a3a8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a3ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3b0:	f000 ba38 	b.w	800a824 <__retarget_lock_init_recursive>
 800a3b4:	bd10      	pop	{r4, pc}
 800a3b6:	bf00      	nop
 800a3b8:	0800a6a5 	.word	0x0800a6a5
 800a3bc:	0800a6c7 	.word	0x0800a6c7
 800a3c0:	0800a6ff 	.word	0x0800a6ff
 800a3c4:	0800a723 	.word	0x0800a723
 800a3c8:	20000fc0 	.word	0x20000fc0

0800a3cc <stdio_exit_handler>:
 800a3cc:	4a02      	ldr	r2, [pc, #8]	; (800a3d8 <stdio_exit_handler+0xc>)
 800a3ce:	4903      	ldr	r1, [pc, #12]	; (800a3dc <stdio_exit_handler+0x10>)
 800a3d0:	4803      	ldr	r0, [pc, #12]	; (800a3e0 <stdio_exit_handler+0x14>)
 800a3d2:	f000 b869 	b.w	800a4a8 <_fwalk_sglue>
 800a3d6:	bf00      	nop
 800a3d8:	2000001c 	.word	0x2000001c
 800a3dc:	0800d3f9 	.word	0x0800d3f9
 800a3e0:	20000028 	.word	0x20000028

0800a3e4 <cleanup_stdio>:
 800a3e4:	6841      	ldr	r1, [r0, #4]
 800a3e6:	4b0c      	ldr	r3, [pc, #48]	; (800a418 <cleanup_stdio+0x34>)
 800a3e8:	4299      	cmp	r1, r3
 800a3ea:	b510      	push	{r4, lr}
 800a3ec:	4604      	mov	r4, r0
 800a3ee:	d001      	beq.n	800a3f4 <cleanup_stdio+0x10>
 800a3f0:	f003 f802 	bl	800d3f8 <_fflush_r>
 800a3f4:	68a1      	ldr	r1, [r4, #8]
 800a3f6:	4b09      	ldr	r3, [pc, #36]	; (800a41c <cleanup_stdio+0x38>)
 800a3f8:	4299      	cmp	r1, r3
 800a3fa:	d002      	beq.n	800a402 <cleanup_stdio+0x1e>
 800a3fc:	4620      	mov	r0, r4
 800a3fe:	f002 fffb 	bl	800d3f8 <_fflush_r>
 800a402:	68e1      	ldr	r1, [r4, #12]
 800a404:	4b06      	ldr	r3, [pc, #24]	; (800a420 <cleanup_stdio+0x3c>)
 800a406:	4299      	cmp	r1, r3
 800a408:	d004      	beq.n	800a414 <cleanup_stdio+0x30>
 800a40a:	4620      	mov	r0, r4
 800a40c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a410:	f002 bff2 	b.w	800d3f8 <_fflush_r>
 800a414:	bd10      	pop	{r4, pc}
 800a416:	bf00      	nop
 800a418:	20000fc0 	.word	0x20000fc0
 800a41c:	20001028 	.word	0x20001028
 800a420:	20001090 	.word	0x20001090

0800a424 <global_stdio_init.part.0>:
 800a424:	b510      	push	{r4, lr}
 800a426:	4b0b      	ldr	r3, [pc, #44]	; (800a454 <global_stdio_init.part.0+0x30>)
 800a428:	4c0b      	ldr	r4, [pc, #44]	; (800a458 <global_stdio_init.part.0+0x34>)
 800a42a:	4a0c      	ldr	r2, [pc, #48]	; (800a45c <global_stdio_init.part.0+0x38>)
 800a42c:	601a      	str	r2, [r3, #0]
 800a42e:	4620      	mov	r0, r4
 800a430:	2200      	movs	r2, #0
 800a432:	2104      	movs	r1, #4
 800a434:	f7ff ff94 	bl	800a360 <std>
 800a438:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a43c:	2201      	movs	r2, #1
 800a43e:	2109      	movs	r1, #9
 800a440:	f7ff ff8e 	bl	800a360 <std>
 800a444:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a448:	2202      	movs	r2, #2
 800a44a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a44e:	2112      	movs	r1, #18
 800a450:	f7ff bf86 	b.w	800a360 <std>
 800a454:	200010f8 	.word	0x200010f8
 800a458:	20000fc0 	.word	0x20000fc0
 800a45c:	0800a3cd 	.word	0x0800a3cd

0800a460 <__sfp_lock_acquire>:
 800a460:	4801      	ldr	r0, [pc, #4]	; (800a468 <__sfp_lock_acquire+0x8>)
 800a462:	f000 b9e0 	b.w	800a826 <__retarget_lock_acquire_recursive>
 800a466:	bf00      	nop
 800a468:	20001101 	.word	0x20001101

0800a46c <__sfp_lock_release>:
 800a46c:	4801      	ldr	r0, [pc, #4]	; (800a474 <__sfp_lock_release+0x8>)
 800a46e:	f000 b9db 	b.w	800a828 <__retarget_lock_release_recursive>
 800a472:	bf00      	nop
 800a474:	20001101 	.word	0x20001101

0800a478 <__sinit>:
 800a478:	b510      	push	{r4, lr}
 800a47a:	4604      	mov	r4, r0
 800a47c:	f7ff fff0 	bl	800a460 <__sfp_lock_acquire>
 800a480:	6a23      	ldr	r3, [r4, #32]
 800a482:	b11b      	cbz	r3, 800a48c <__sinit+0x14>
 800a484:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a488:	f7ff bff0 	b.w	800a46c <__sfp_lock_release>
 800a48c:	4b04      	ldr	r3, [pc, #16]	; (800a4a0 <__sinit+0x28>)
 800a48e:	6223      	str	r3, [r4, #32]
 800a490:	4b04      	ldr	r3, [pc, #16]	; (800a4a4 <__sinit+0x2c>)
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d1f5      	bne.n	800a484 <__sinit+0xc>
 800a498:	f7ff ffc4 	bl	800a424 <global_stdio_init.part.0>
 800a49c:	e7f2      	b.n	800a484 <__sinit+0xc>
 800a49e:	bf00      	nop
 800a4a0:	0800a3e5 	.word	0x0800a3e5
 800a4a4:	200010f8 	.word	0x200010f8

0800a4a8 <_fwalk_sglue>:
 800a4a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4ac:	4607      	mov	r7, r0
 800a4ae:	4688      	mov	r8, r1
 800a4b0:	4614      	mov	r4, r2
 800a4b2:	2600      	movs	r6, #0
 800a4b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a4b8:	f1b9 0901 	subs.w	r9, r9, #1
 800a4bc:	d505      	bpl.n	800a4ca <_fwalk_sglue+0x22>
 800a4be:	6824      	ldr	r4, [r4, #0]
 800a4c0:	2c00      	cmp	r4, #0
 800a4c2:	d1f7      	bne.n	800a4b4 <_fwalk_sglue+0xc>
 800a4c4:	4630      	mov	r0, r6
 800a4c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4ca:	89ab      	ldrh	r3, [r5, #12]
 800a4cc:	2b01      	cmp	r3, #1
 800a4ce:	d907      	bls.n	800a4e0 <_fwalk_sglue+0x38>
 800a4d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a4d4:	3301      	adds	r3, #1
 800a4d6:	d003      	beq.n	800a4e0 <_fwalk_sglue+0x38>
 800a4d8:	4629      	mov	r1, r5
 800a4da:	4638      	mov	r0, r7
 800a4dc:	47c0      	blx	r8
 800a4de:	4306      	orrs	r6, r0
 800a4e0:	3568      	adds	r5, #104	; 0x68
 800a4e2:	e7e9      	b.n	800a4b8 <_fwalk_sglue+0x10>

0800a4e4 <iprintf>:
 800a4e4:	b40f      	push	{r0, r1, r2, r3}
 800a4e6:	b507      	push	{r0, r1, r2, lr}
 800a4e8:	4906      	ldr	r1, [pc, #24]	; (800a504 <iprintf+0x20>)
 800a4ea:	ab04      	add	r3, sp, #16
 800a4ec:	6808      	ldr	r0, [r1, #0]
 800a4ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4f2:	6881      	ldr	r1, [r0, #8]
 800a4f4:	9301      	str	r3, [sp, #4]
 800a4f6:	f002 fddf 	bl	800d0b8 <_vfiprintf_r>
 800a4fa:	b003      	add	sp, #12
 800a4fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a500:	b004      	add	sp, #16
 800a502:	4770      	bx	lr
 800a504:	20000074 	.word	0x20000074

0800a508 <setvbuf>:
 800a508:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a50c:	461d      	mov	r5, r3
 800a50e:	4b54      	ldr	r3, [pc, #336]	; (800a660 <setvbuf+0x158>)
 800a510:	681f      	ldr	r7, [r3, #0]
 800a512:	4604      	mov	r4, r0
 800a514:	460e      	mov	r6, r1
 800a516:	4690      	mov	r8, r2
 800a518:	b127      	cbz	r7, 800a524 <setvbuf+0x1c>
 800a51a:	6a3b      	ldr	r3, [r7, #32]
 800a51c:	b913      	cbnz	r3, 800a524 <setvbuf+0x1c>
 800a51e:	4638      	mov	r0, r7
 800a520:	f7ff ffaa 	bl	800a478 <__sinit>
 800a524:	f1b8 0f02 	cmp.w	r8, #2
 800a528:	d006      	beq.n	800a538 <setvbuf+0x30>
 800a52a:	f1b8 0f01 	cmp.w	r8, #1
 800a52e:	f200 8094 	bhi.w	800a65a <setvbuf+0x152>
 800a532:	2d00      	cmp	r5, #0
 800a534:	f2c0 8091 	blt.w	800a65a <setvbuf+0x152>
 800a538:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a53a:	07da      	lsls	r2, r3, #31
 800a53c:	d405      	bmi.n	800a54a <setvbuf+0x42>
 800a53e:	89a3      	ldrh	r3, [r4, #12]
 800a540:	059b      	lsls	r3, r3, #22
 800a542:	d402      	bmi.n	800a54a <setvbuf+0x42>
 800a544:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a546:	f000 f96e 	bl	800a826 <__retarget_lock_acquire_recursive>
 800a54a:	4621      	mov	r1, r4
 800a54c:	4638      	mov	r0, r7
 800a54e:	f002 ff53 	bl	800d3f8 <_fflush_r>
 800a552:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a554:	b141      	cbz	r1, 800a568 <setvbuf+0x60>
 800a556:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a55a:	4299      	cmp	r1, r3
 800a55c:	d002      	beq.n	800a564 <setvbuf+0x5c>
 800a55e:	4638      	mov	r0, r7
 800a560:	f000 ffe4 	bl	800b52c <_free_r>
 800a564:	2300      	movs	r3, #0
 800a566:	6363      	str	r3, [r4, #52]	; 0x34
 800a568:	2300      	movs	r3, #0
 800a56a:	61a3      	str	r3, [r4, #24]
 800a56c:	6063      	str	r3, [r4, #4]
 800a56e:	89a3      	ldrh	r3, [r4, #12]
 800a570:	0618      	lsls	r0, r3, #24
 800a572:	d503      	bpl.n	800a57c <setvbuf+0x74>
 800a574:	6921      	ldr	r1, [r4, #16]
 800a576:	4638      	mov	r0, r7
 800a578:	f000 ffd8 	bl	800b52c <_free_r>
 800a57c:	89a3      	ldrh	r3, [r4, #12]
 800a57e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800a582:	f023 0303 	bic.w	r3, r3, #3
 800a586:	f1b8 0f02 	cmp.w	r8, #2
 800a58a:	81a3      	strh	r3, [r4, #12]
 800a58c:	d05f      	beq.n	800a64e <setvbuf+0x146>
 800a58e:	ab01      	add	r3, sp, #4
 800a590:	466a      	mov	r2, sp
 800a592:	4621      	mov	r1, r4
 800a594:	4638      	mov	r0, r7
 800a596:	f002 ff57 	bl	800d448 <__swhatbuf_r>
 800a59a:	89a3      	ldrh	r3, [r4, #12]
 800a59c:	4318      	orrs	r0, r3
 800a59e:	81a0      	strh	r0, [r4, #12]
 800a5a0:	bb2d      	cbnz	r5, 800a5ee <setvbuf+0xe6>
 800a5a2:	9d00      	ldr	r5, [sp, #0]
 800a5a4:	4628      	mov	r0, r5
 800a5a6:	f001 f80d 	bl	800b5c4 <malloc>
 800a5aa:	4606      	mov	r6, r0
 800a5ac:	2800      	cmp	r0, #0
 800a5ae:	d150      	bne.n	800a652 <setvbuf+0x14a>
 800a5b0:	f8dd 9000 	ldr.w	r9, [sp]
 800a5b4:	45a9      	cmp	r9, r5
 800a5b6:	d13e      	bne.n	800a636 <setvbuf+0x12e>
 800a5b8:	f04f 35ff 	mov.w	r5, #4294967295
 800a5bc:	2200      	movs	r2, #0
 800a5be:	60a2      	str	r2, [r4, #8]
 800a5c0:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800a5c4:	6022      	str	r2, [r4, #0]
 800a5c6:	6122      	str	r2, [r4, #16]
 800a5c8:	2201      	movs	r2, #1
 800a5ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5ce:	6162      	str	r2, [r4, #20]
 800a5d0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a5d2:	f043 0302 	orr.w	r3, r3, #2
 800a5d6:	07d1      	lsls	r1, r2, #31
 800a5d8:	81a3      	strh	r3, [r4, #12]
 800a5da:	d404      	bmi.n	800a5e6 <setvbuf+0xde>
 800a5dc:	059b      	lsls	r3, r3, #22
 800a5de:	d402      	bmi.n	800a5e6 <setvbuf+0xde>
 800a5e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a5e2:	f000 f921 	bl	800a828 <__retarget_lock_release_recursive>
 800a5e6:	4628      	mov	r0, r5
 800a5e8:	b003      	add	sp, #12
 800a5ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5ee:	2e00      	cmp	r6, #0
 800a5f0:	d0d8      	beq.n	800a5a4 <setvbuf+0x9c>
 800a5f2:	6a3b      	ldr	r3, [r7, #32]
 800a5f4:	b913      	cbnz	r3, 800a5fc <setvbuf+0xf4>
 800a5f6:	4638      	mov	r0, r7
 800a5f8:	f7ff ff3e 	bl	800a478 <__sinit>
 800a5fc:	f1b8 0f01 	cmp.w	r8, #1
 800a600:	bf08      	it	eq
 800a602:	89a3      	ldrheq	r3, [r4, #12]
 800a604:	6026      	str	r6, [r4, #0]
 800a606:	bf04      	itt	eq
 800a608:	f043 0301 	orreq.w	r3, r3, #1
 800a60c:	81a3      	strheq	r3, [r4, #12]
 800a60e:	89a3      	ldrh	r3, [r4, #12]
 800a610:	f013 0208 	ands.w	r2, r3, #8
 800a614:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800a618:	d01d      	beq.n	800a656 <setvbuf+0x14e>
 800a61a:	07da      	lsls	r2, r3, #31
 800a61c:	bf41      	itttt	mi
 800a61e:	2200      	movmi	r2, #0
 800a620:	426d      	negmi	r5, r5
 800a622:	60a2      	strmi	r2, [r4, #8]
 800a624:	61a5      	strmi	r5, [r4, #24]
 800a626:	bf58      	it	pl
 800a628:	60a5      	strpl	r5, [r4, #8]
 800a62a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800a62c:	f015 0501 	ands.w	r5, r5, #1
 800a630:	d0d4      	beq.n	800a5dc <setvbuf+0xd4>
 800a632:	2500      	movs	r5, #0
 800a634:	e7d7      	b.n	800a5e6 <setvbuf+0xde>
 800a636:	4648      	mov	r0, r9
 800a638:	f000 ffc4 	bl	800b5c4 <malloc>
 800a63c:	4606      	mov	r6, r0
 800a63e:	2800      	cmp	r0, #0
 800a640:	d0ba      	beq.n	800a5b8 <setvbuf+0xb0>
 800a642:	89a3      	ldrh	r3, [r4, #12]
 800a644:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a648:	81a3      	strh	r3, [r4, #12]
 800a64a:	464d      	mov	r5, r9
 800a64c:	e7d1      	b.n	800a5f2 <setvbuf+0xea>
 800a64e:	2500      	movs	r5, #0
 800a650:	e7b4      	b.n	800a5bc <setvbuf+0xb4>
 800a652:	46a9      	mov	r9, r5
 800a654:	e7f5      	b.n	800a642 <setvbuf+0x13a>
 800a656:	60a2      	str	r2, [r4, #8]
 800a658:	e7e7      	b.n	800a62a <setvbuf+0x122>
 800a65a:	f04f 35ff 	mov.w	r5, #4294967295
 800a65e:	e7c2      	b.n	800a5e6 <setvbuf+0xde>
 800a660:	20000074 	.word	0x20000074

0800a664 <siprintf>:
 800a664:	b40e      	push	{r1, r2, r3}
 800a666:	b500      	push	{lr}
 800a668:	b09c      	sub	sp, #112	; 0x70
 800a66a:	ab1d      	add	r3, sp, #116	; 0x74
 800a66c:	9002      	str	r0, [sp, #8]
 800a66e:	9006      	str	r0, [sp, #24]
 800a670:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a674:	4809      	ldr	r0, [pc, #36]	; (800a69c <siprintf+0x38>)
 800a676:	9107      	str	r1, [sp, #28]
 800a678:	9104      	str	r1, [sp, #16]
 800a67a:	4909      	ldr	r1, [pc, #36]	; (800a6a0 <siprintf+0x3c>)
 800a67c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a680:	9105      	str	r1, [sp, #20]
 800a682:	6800      	ldr	r0, [r0, #0]
 800a684:	9301      	str	r3, [sp, #4]
 800a686:	a902      	add	r1, sp, #8
 800a688:	f002 fbee 	bl	800ce68 <_svfiprintf_r>
 800a68c:	9b02      	ldr	r3, [sp, #8]
 800a68e:	2200      	movs	r2, #0
 800a690:	701a      	strb	r2, [r3, #0]
 800a692:	b01c      	add	sp, #112	; 0x70
 800a694:	f85d eb04 	ldr.w	lr, [sp], #4
 800a698:	b003      	add	sp, #12
 800a69a:	4770      	bx	lr
 800a69c:	20000074 	.word	0x20000074
 800a6a0:	ffff0208 	.word	0xffff0208

0800a6a4 <__sread>:
 800a6a4:	b510      	push	{r4, lr}
 800a6a6:	460c      	mov	r4, r1
 800a6a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6ac:	f000 f86c 	bl	800a788 <_read_r>
 800a6b0:	2800      	cmp	r0, #0
 800a6b2:	bfab      	itete	ge
 800a6b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a6b6:	89a3      	ldrhlt	r3, [r4, #12]
 800a6b8:	181b      	addge	r3, r3, r0
 800a6ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a6be:	bfac      	ite	ge
 800a6c0:	6563      	strge	r3, [r4, #84]	; 0x54
 800a6c2:	81a3      	strhlt	r3, [r4, #12]
 800a6c4:	bd10      	pop	{r4, pc}

0800a6c6 <__swrite>:
 800a6c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6ca:	461f      	mov	r7, r3
 800a6cc:	898b      	ldrh	r3, [r1, #12]
 800a6ce:	05db      	lsls	r3, r3, #23
 800a6d0:	4605      	mov	r5, r0
 800a6d2:	460c      	mov	r4, r1
 800a6d4:	4616      	mov	r6, r2
 800a6d6:	d505      	bpl.n	800a6e4 <__swrite+0x1e>
 800a6d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6dc:	2302      	movs	r3, #2
 800a6de:	2200      	movs	r2, #0
 800a6e0:	f000 f840 	bl	800a764 <_lseek_r>
 800a6e4:	89a3      	ldrh	r3, [r4, #12]
 800a6e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a6ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a6ee:	81a3      	strh	r3, [r4, #12]
 800a6f0:	4632      	mov	r2, r6
 800a6f2:	463b      	mov	r3, r7
 800a6f4:	4628      	mov	r0, r5
 800a6f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6fa:	f000 b857 	b.w	800a7ac <_write_r>

0800a6fe <__sseek>:
 800a6fe:	b510      	push	{r4, lr}
 800a700:	460c      	mov	r4, r1
 800a702:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a706:	f000 f82d 	bl	800a764 <_lseek_r>
 800a70a:	1c43      	adds	r3, r0, #1
 800a70c:	89a3      	ldrh	r3, [r4, #12]
 800a70e:	bf15      	itete	ne
 800a710:	6560      	strne	r0, [r4, #84]	; 0x54
 800a712:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a716:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a71a:	81a3      	strheq	r3, [r4, #12]
 800a71c:	bf18      	it	ne
 800a71e:	81a3      	strhne	r3, [r4, #12]
 800a720:	bd10      	pop	{r4, pc}

0800a722 <__sclose>:
 800a722:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a726:	f000 b80d 	b.w	800a744 <_close_r>

0800a72a <memset>:
 800a72a:	4402      	add	r2, r0
 800a72c:	4603      	mov	r3, r0
 800a72e:	4293      	cmp	r3, r2
 800a730:	d100      	bne.n	800a734 <memset+0xa>
 800a732:	4770      	bx	lr
 800a734:	f803 1b01 	strb.w	r1, [r3], #1
 800a738:	e7f9      	b.n	800a72e <memset+0x4>
	...

0800a73c <_localeconv_r>:
 800a73c:	4800      	ldr	r0, [pc, #0]	; (800a740 <_localeconv_r+0x4>)
 800a73e:	4770      	bx	lr
 800a740:	20000168 	.word	0x20000168

0800a744 <_close_r>:
 800a744:	b538      	push	{r3, r4, r5, lr}
 800a746:	4d06      	ldr	r5, [pc, #24]	; (800a760 <_close_r+0x1c>)
 800a748:	2300      	movs	r3, #0
 800a74a:	4604      	mov	r4, r0
 800a74c:	4608      	mov	r0, r1
 800a74e:	602b      	str	r3, [r5, #0]
 800a750:	f7f9 fad7 	bl	8003d02 <_close>
 800a754:	1c43      	adds	r3, r0, #1
 800a756:	d102      	bne.n	800a75e <_close_r+0x1a>
 800a758:	682b      	ldr	r3, [r5, #0]
 800a75a:	b103      	cbz	r3, 800a75e <_close_r+0x1a>
 800a75c:	6023      	str	r3, [r4, #0]
 800a75e:	bd38      	pop	{r3, r4, r5, pc}
 800a760:	200010fc 	.word	0x200010fc

0800a764 <_lseek_r>:
 800a764:	b538      	push	{r3, r4, r5, lr}
 800a766:	4d07      	ldr	r5, [pc, #28]	; (800a784 <_lseek_r+0x20>)
 800a768:	4604      	mov	r4, r0
 800a76a:	4608      	mov	r0, r1
 800a76c:	4611      	mov	r1, r2
 800a76e:	2200      	movs	r2, #0
 800a770:	602a      	str	r2, [r5, #0]
 800a772:	461a      	mov	r2, r3
 800a774:	f7f9 faec 	bl	8003d50 <_lseek>
 800a778:	1c43      	adds	r3, r0, #1
 800a77a:	d102      	bne.n	800a782 <_lseek_r+0x1e>
 800a77c:	682b      	ldr	r3, [r5, #0]
 800a77e:	b103      	cbz	r3, 800a782 <_lseek_r+0x1e>
 800a780:	6023      	str	r3, [r4, #0]
 800a782:	bd38      	pop	{r3, r4, r5, pc}
 800a784:	200010fc 	.word	0x200010fc

0800a788 <_read_r>:
 800a788:	b538      	push	{r3, r4, r5, lr}
 800a78a:	4d07      	ldr	r5, [pc, #28]	; (800a7a8 <_read_r+0x20>)
 800a78c:	4604      	mov	r4, r0
 800a78e:	4608      	mov	r0, r1
 800a790:	4611      	mov	r1, r2
 800a792:	2200      	movs	r2, #0
 800a794:	602a      	str	r2, [r5, #0]
 800a796:	461a      	mov	r2, r3
 800a798:	f7f9 fa96 	bl	8003cc8 <_read>
 800a79c:	1c43      	adds	r3, r0, #1
 800a79e:	d102      	bne.n	800a7a6 <_read_r+0x1e>
 800a7a0:	682b      	ldr	r3, [r5, #0]
 800a7a2:	b103      	cbz	r3, 800a7a6 <_read_r+0x1e>
 800a7a4:	6023      	str	r3, [r4, #0]
 800a7a6:	bd38      	pop	{r3, r4, r5, pc}
 800a7a8:	200010fc 	.word	0x200010fc

0800a7ac <_write_r>:
 800a7ac:	b538      	push	{r3, r4, r5, lr}
 800a7ae:	4d07      	ldr	r5, [pc, #28]	; (800a7cc <_write_r+0x20>)
 800a7b0:	4604      	mov	r4, r0
 800a7b2:	4608      	mov	r0, r1
 800a7b4:	4611      	mov	r1, r2
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	602a      	str	r2, [r5, #0]
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	f7f6 fc28 	bl	8001010 <_write>
 800a7c0:	1c43      	adds	r3, r0, #1
 800a7c2:	d102      	bne.n	800a7ca <_write_r+0x1e>
 800a7c4:	682b      	ldr	r3, [r5, #0]
 800a7c6:	b103      	cbz	r3, 800a7ca <_write_r+0x1e>
 800a7c8:	6023      	str	r3, [r4, #0]
 800a7ca:	bd38      	pop	{r3, r4, r5, pc}
 800a7cc:	200010fc 	.word	0x200010fc

0800a7d0 <__errno>:
 800a7d0:	4b01      	ldr	r3, [pc, #4]	; (800a7d8 <__errno+0x8>)
 800a7d2:	6818      	ldr	r0, [r3, #0]
 800a7d4:	4770      	bx	lr
 800a7d6:	bf00      	nop
 800a7d8:	20000074 	.word	0x20000074

0800a7dc <__libc_init_array>:
 800a7dc:	b570      	push	{r4, r5, r6, lr}
 800a7de:	4d0d      	ldr	r5, [pc, #52]	; (800a814 <__libc_init_array+0x38>)
 800a7e0:	4c0d      	ldr	r4, [pc, #52]	; (800a818 <__libc_init_array+0x3c>)
 800a7e2:	1b64      	subs	r4, r4, r5
 800a7e4:	10a4      	asrs	r4, r4, #2
 800a7e6:	2600      	movs	r6, #0
 800a7e8:	42a6      	cmp	r6, r4
 800a7ea:	d109      	bne.n	800a800 <__libc_init_array+0x24>
 800a7ec:	4d0b      	ldr	r5, [pc, #44]	; (800a81c <__libc_init_array+0x40>)
 800a7ee:	4c0c      	ldr	r4, [pc, #48]	; (800a820 <__libc_init_array+0x44>)
 800a7f0:	f004 fb0e 	bl	800ee10 <_init>
 800a7f4:	1b64      	subs	r4, r4, r5
 800a7f6:	10a4      	asrs	r4, r4, #2
 800a7f8:	2600      	movs	r6, #0
 800a7fa:	42a6      	cmp	r6, r4
 800a7fc:	d105      	bne.n	800a80a <__libc_init_array+0x2e>
 800a7fe:	bd70      	pop	{r4, r5, r6, pc}
 800a800:	f855 3b04 	ldr.w	r3, [r5], #4
 800a804:	4798      	blx	r3
 800a806:	3601      	adds	r6, #1
 800a808:	e7ee      	b.n	800a7e8 <__libc_init_array+0xc>
 800a80a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a80e:	4798      	blx	r3
 800a810:	3601      	adds	r6, #1
 800a812:	e7f2      	b.n	800a7fa <__libc_init_array+0x1e>
 800a814:	0800f2c8 	.word	0x0800f2c8
 800a818:	0800f2c8 	.word	0x0800f2c8
 800a81c:	0800f2c8 	.word	0x0800f2c8
 800a820:	0800f2cc 	.word	0x0800f2cc

0800a824 <__retarget_lock_init_recursive>:
 800a824:	4770      	bx	lr

0800a826 <__retarget_lock_acquire_recursive>:
 800a826:	4770      	bx	lr

0800a828 <__retarget_lock_release_recursive>:
 800a828:	4770      	bx	lr
	...

0800a82c <nanf>:
 800a82c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a834 <nanf+0x8>
 800a830:	4770      	bx	lr
 800a832:	bf00      	nop
 800a834:	7fc00000 	.word	0x7fc00000

0800a838 <quorem>:
 800a838:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a83c:	6903      	ldr	r3, [r0, #16]
 800a83e:	690c      	ldr	r4, [r1, #16]
 800a840:	42a3      	cmp	r3, r4
 800a842:	4607      	mov	r7, r0
 800a844:	db7e      	blt.n	800a944 <quorem+0x10c>
 800a846:	3c01      	subs	r4, #1
 800a848:	f101 0814 	add.w	r8, r1, #20
 800a84c:	f100 0514 	add.w	r5, r0, #20
 800a850:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a854:	9301      	str	r3, [sp, #4]
 800a856:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a85a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a85e:	3301      	adds	r3, #1
 800a860:	429a      	cmp	r2, r3
 800a862:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a866:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a86a:	fbb2 f6f3 	udiv	r6, r2, r3
 800a86e:	d331      	bcc.n	800a8d4 <quorem+0x9c>
 800a870:	f04f 0e00 	mov.w	lr, #0
 800a874:	4640      	mov	r0, r8
 800a876:	46ac      	mov	ip, r5
 800a878:	46f2      	mov	sl, lr
 800a87a:	f850 2b04 	ldr.w	r2, [r0], #4
 800a87e:	b293      	uxth	r3, r2
 800a880:	fb06 e303 	mla	r3, r6, r3, lr
 800a884:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a888:	0c1a      	lsrs	r2, r3, #16
 800a88a:	b29b      	uxth	r3, r3
 800a88c:	ebaa 0303 	sub.w	r3, sl, r3
 800a890:	f8dc a000 	ldr.w	sl, [ip]
 800a894:	fa13 f38a 	uxtah	r3, r3, sl
 800a898:	fb06 220e 	mla	r2, r6, lr, r2
 800a89c:	9300      	str	r3, [sp, #0]
 800a89e:	9b00      	ldr	r3, [sp, #0]
 800a8a0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a8a4:	b292      	uxth	r2, r2
 800a8a6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a8aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a8ae:	f8bd 3000 	ldrh.w	r3, [sp]
 800a8b2:	4581      	cmp	r9, r0
 800a8b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8b8:	f84c 3b04 	str.w	r3, [ip], #4
 800a8bc:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a8c0:	d2db      	bcs.n	800a87a <quorem+0x42>
 800a8c2:	f855 300b 	ldr.w	r3, [r5, fp]
 800a8c6:	b92b      	cbnz	r3, 800a8d4 <quorem+0x9c>
 800a8c8:	9b01      	ldr	r3, [sp, #4]
 800a8ca:	3b04      	subs	r3, #4
 800a8cc:	429d      	cmp	r5, r3
 800a8ce:	461a      	mov	r2, r3
 800a8d0:	d32c      	bcc.n	800a92c <quorem+0xf4>
 800a8d2:	613c      	str	r4, [r7, #16]
 800a8d4:	4638      	mov	r0, r7
 800a8d6:	f001 f9ef 	bl	800bcb8 <__mcmp>
 800a8da:	2800      	cmp	r0, #0
 800a8dc:	db22      	blt.n	800a924 <quorem+0xec>
 800a8de:	3601      	adds	r6, #1
 800a8e0:	4629      	mov	r1, r5
 800a8e2:	2000      	movs	r0, #0
 800a8e4:	f858 2b04 	ldr.w	r2, [r8], #4
 800a8e8:	f8d1 c000 	ldr.w	ip, [r1]
 800a8ec:	b293      	uxth	r3, r2
 800a8ee:	1ac3      	subs	r3, r0, r3
 800a8f0:	0c12      	lsrs	r2, r2, #16
 800a8f2:	fa13 f38c 	uxtah	r3, r3, ip
 800a8f6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a8fa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a8fe:	b29b      	uxth	r3, r3
 800a900:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a904:	45c1      	cmp	r9, r8
 800a906:	f841 3b04 	str.w	r3, [r1], #4
 800a90a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a90e:	d2e9      	bcs.n	800a8e4 <quorem+0xac>
 800a910:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a914:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a918:	b922      	cbnz	r2, 800a924 <quorem+0xec>
 800a91a:	3b04      	subs	r3, #4
 800a91c:	429d      	cmp	r5, r3
 800a91e:	461a      	mov	r2, r3
 800a920:	d30a      	bcc.n	800a938 <quorem+0x100>
 800a922:	613c      	str	r4, [r7, #16]
 800a924:	4630      	mov	r0, r6
 800a926:	b003      	add	sp, #12
 800a928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a92c:	6812      	ldr	r2, [r2, #0]
 800a92e:	3b04      	subs	r3, #4
 800a930:	2a00      	cmp	r2, #0
 800a932:	d1ce      	bne.n	800a8d2 <quorem+0x9a>
 800a934:	3c01      	subs	r4, #1
 800a936:	e7c9      	b.n	800a8cc <quorem+0x94>
 800a938:	6812      	ldr	r2, [r2, #0]
 800a93a:	3b04      	subs	r3, #4
 800a93c:	2a00      	cmp	r2, #0
 800a93e:	d1f0      	bne.n	800a922 <quorem+0xea>
 800a940:	3c01      	subs	r4, #1
 800a942:	e7eb      	b.n	800a91c <quorem+0xe4>
 800a944:	2000      	movs	r0, #0
 800a946:	e7ee      	b.n	800a926 <quorem+0xee>

0800a948 <_dtoa_r>:
 800a948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a94c:	ed2d 8b04 	vpush	{d8-d9}
 800a950:	69c5      	ldr	r5, [r0, #28]
 800a952:	b093      	sub	sp, #76	; 0x4c
 800a954:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a958:	ec57 6b10 	vmov	r6, r7, d0
 800a95c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a960:	9107      	str	r1, [sp, #28]
 800a962:	4604      	mov	r4, r0
 800a964:	920a      	str	r2, [sp, #40]	; 0x28
 800a966:	930d      	str	r3, [sp, #52]	; 0x34
 800a968:	b975      	cbnz	r5, 800a988 <_dtoa_r+0x40>
 800a96a:	2010      	movs	r0, #16
 800a96c:	f000 fe2a 	bl	800b5c4 <malloc>
 800a970:	4602      	mov	r2, r0
 800a972:	61e0      	str	r0, [r4, #28]
 800a974:	b920      	cbnz	r0, 800a980 <_dtoa_r+0x38>
 800a976:	4bae      	ldr	r3, [pc, #696]	; (800ac30 <_dtoa_r+0x2e8>)
 800a978:	21ef      	movs	r1, #239	; 0xef
 800a97a:	48ae      	ldr	r0, [pc, #696]	; (800ac34 <_dtoa_r+0x2ec>)
 800a97c:	f002 fed0 	bl	800d720 <__assert_func>
 800a980:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a984:	6005      	str	r5, [r0, #0]
 800a986:	60c5      	str	r5, [r0, #12]
 800a988:	69e3      	ldr	r3, [r4, #28]
 800a98a:	6819      	ldr	r1, [r3, #0]
 800a98c:	b151      	cbz	r1, 800a9a4 <_dtoa_r+0x5c>
 800a98e:	685a      	ldr	r2, [r3, #4]
 800a990:	604a      	str	r2, [r1, #4]
 800a992:	2301      	movs	r3, #1
 800a994:	4093      	lsls	r3, r2
 800a996:	608b      	str	r3, [r1, #8]
 800a998:	4620      	mov	r0, r4
 800a99a:	f000 ff07 	bl	800b7ac <_Bfree>
 800a99e:	69e3      	ldr	r3, [r4, #28]
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	601a      	str	r2, [r3, #0]
 800a9a4:	1e3b      	subs	r3, r7, #0
 800a9a6:	bfbb      	ittet	lt
 800a9a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a9ac:	9303      	strlt	r3, [sp, #12]
 800a9ae:	2300      	movge	r3, #0
 800a9b0:	2201      	movlt	r2, #1
 800a9b2:	bfac      	ite	ge
 800a9b4:	f8c8 3000 	strge.w	r3, [r8]
 800a9b8:	f8c8 2000 	strlt.w	r2, [r8]
 800a9bc:	4b9e      	ldr	r3, [pc, #632]	; (800ac38 <_dtoa_r+0x2f0>)
 800a9be:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a9c2:	ea33 0308 	bics.w	r3, r3, r8
 800a9c6:	d11b      	bne.n	800aa00 <_dtoa_r+0xb8>
 800a9c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a9ca:	f242 730f 	movw	r3, #9999	; 0x270f
 800a9ce:	6013      	str	r3, [r2, #0]
 800a9d0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a9d4:	4333      	orrs	r3, r6
 800a9d6:	f000 8593 	beq.w	800b500 <_dtoa_r+0xbb8>
 800a9da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9dc:	b963      	cbnz	r3, 800a9f8 <_dtoa_r+0xb0>
 800a9de:	4b97      	ldr	r3, [pc, #604]	; (800ac3c <_dtoa_r+0x2f4>)
 800a9e0:	e027      	b.n	800aa32 <_dtoa_r+0xea>
 800a9e2:	4b97      	ldr	r3, [pc, #604]	; (800ac40 <_dtoa_r+0x2f8>)
 800a9e4:	9300      	str	r3, [sp, #0]
 800a9e6:	3308      	adds	r3, #8
 800a9e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a9ea:	6013      	str	r3, [r2, #0]
 800a9ec:	9800      	ldr	r0, [sp, #0]
 800a9ee:	b013      	add	sp, #76	; 0x4c
 800a9f0:	ecbd 8b04 	vpop	{d8-d9}
 800a9f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9f8:	4b90      	ldr	r3, [pc, #576]	; (800ac3c <_dtoa_r+0x2f4>)
 800a9fa:	9300      	str	r3, [sp, #0]
 800a9fc:	3303      	adds	r3, #3
 800a9fe:	e7f3      	b.n	800a9e8 <_dtoa_r+0xa0>
 800aa00:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aa04:	2200      	movs	r2, #0
 800aa06:	ec51 0b17 	vmov	r0, r1, d7
 800aa0a:	eeb0 8a47 	vmov.f32	s16, s14
 800aa0e:	eef0 8a67 	vmov.f32	s17, s15
 800aa12:	2300      	movs	r3, #0
 800aa14:	f7f6 f868 	bl	8000ae8 <__aeabi_dcmpeq>
 800aa18:	4681      	mov	r9, r0
 800aa1a:	b160      	cbz	r0, 800aa36 <_dtoa_r+0xee>
 800aa1c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aa1e:	2301      	movs	r3, #1
 800aa20:	6013      	str	r3, [r2, #0]
 800aa22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	f000 8568 	beq.w	800b4fa <_dtoa_r+0xbb2>
 800aa2a:	4b86      	ldr	r3, [pc, #536]	; (800ac44 <_dtoa_r+0x2fc>)
 800aa2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800aa2e:	6013      	str	r3, [r2, #0]
 800aa30:	3b01      	subs	r3, #1
 800aa32:	9300      	str	r3, [sp, #0]
 800aa34:	e7da      	b.n	800a9ec <_dtoa_r+0xa4>
 800aa36:	aa10      	add	r2, sp, #64	; 0x40
 800aa38:	a911      	add	r1, sp, #68	; 0x44
 800aa3a:	4620      	mov	r0, r4
 800aa3c:	eeb0 0a48 	vmov.f32	s0, s16
 800aa40:	eef0 0a68 	vmov.f32	s1, s17
 800aa44:	f001 fa4e 	bl	800bee4 <__d2b>
 800aa48:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800aa4c:	4682      	mov	sl, r0
 800aa4e:	2d00      	cmp	r5, #0
 800aa50:	d07f      	beq.n	800ab52 <_dtoa_r+0x20a>
 800aa52:	ee18 3a90 	vmov	r3, s17
 800aa56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa5a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800aa5e:	ec51 0b18 	vmov	r0, r1, d8
 800aa62:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800aa66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800aa6a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800aa6e:	4619      	mov	r1, r3
 800aa70:	2200      	movs	r2, #0
 800aa72:	4b75      	ldr	r3, [pc, #468]	; (800ac48 <_dtoa_r+0x300>)
 800aa74:	f7f5 fc18 	bl	80002a8 <__aeabi_dsub>
 800aa78:	a367      	add	r3, pc, #412	; (adr r3, 800ac18 <_dtoa_r+0x2d0>)
 800aa7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa7e:	f7f5 fdcb 	bl	8000618 <__aeabi_dmul>
 800aa82:	a367      	add	r3, pc, #412	; (adr r3, 800ac20 <_dtoa_r+0x2d8>)
 800aa84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa88:	f7f5 fc10 	bl	80002ac <__adddf3>
 800aa8c:	4606      	mov	r6, r0
 800aa8e:	4628      	mov	r0, r5
 800aa90:	460f      	mov	r7, r1
 800aa92:	f7f5 fd57 	bl	8000544 <__aeabi_i2d>
 800aa96:	a364      	add	r3, pc, #400	; (adr r3, 800ac28 <_dtoa_r+0x2e0>)
 800aa98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa9c:	f7f5 fdbc 	bl	8000618 <__aeabi_dmul>
 800aaa0:	4602      	mov	r2, r0
 800aaa2:	460b      	mov	r3, r1
 800aaa4:	4630      	mov	r0, r6
 800aaa6:	4639      	mov	r1, r7
 800aaa8:	f7f5 fc00 	bl	80002ac <__adddf3>
 800aaac:	4606      	mov	r6, r0
 800aaae:	460f      	mov	r7, r1
 800aab0:	f7f6 f862 	bl	8000b78 <__aeabi_d2iz>
 800aab4:	2200      	movs	r2, #0
 800aab6:	4683      	mov	fp, r0
 800aab8:	2300      	movs	r3, #0
 800aaba:	4630      	mov	r0, r6
 800aabc:	4639      	mov	r1, r7
 800aabe:	f7f6 f81d 	bl	8000afc <__aeabi_dcmplt>
 800aac2:	b148      	cbz	r0, 800aad8 <_dtoa_r+0x190>
 800aac4:	4658      	mov	r0, fp
 800aac6:	f7f5 fd3d 	bl	8000544 <__aeabi_i2d>
 800aaca:	4632      	mov	r2, r6
 800aacc:	463b      	mov	r3, r7
 800aace:	f7f6 f80b 	bl	8000ae8 <__aeabi_dcmpeq>
 800aad2:	b908      	cbnz	r0, 800aad8 <_dtoa_r+0x190>
 800aad4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aad8:	f1bb 0f16 	cmp.w	fp, #22
 800aadc:	d857      	bhi.n	800ab8e <_dtoa_r+0x246>
 800aade:	4b5b      	ldr	r3, [pc, #364]	; (800ac4c <_dtoa_r+0x304>)
 800aae0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800aae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aae8:	ec51 0b18 	vmov	r0, r1, d8
 800aaec:	f7f6 f806 	bl	8000afc <__aeabi_dcmplt>
 800aaf0:	2800      	cmp	r0, #0
 800aaf2:	d04e      	beq.n	800ab92 <_dtoa_r+0x24a>
 800aaf4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aaf8:	2300      	movs	r3, #0
 800aafa:	930c      	str	r3, [sp, #48]	; 0x30
 800aafc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aafe:	1b5b      	subs	r3, r3, r5
 800ab00:	1e5a      	subs	r2, r3, #1
 800ab02:	bf45      	ittet	mi
 800ab04:	f1c3 0301 	rsbmi	r3, r3, #1
 800ab08:	9305      	strmi	r3, [sp, #20]
 800ab0a:	2300      	movpl	r3, #0
 800ab0c:	2300      	movmi	r3, #0
 800ab0e:	9206      	str	r2, [sp, #24]
 800ab10:	bf54      	ite	pl
 800ab12:	9305      	strpl	r3, [sp, #20]
 800ab14:	9306      	strmi	r3, [sp, #24]
 800ab16:	f1bb 0f00 	cmp.w	fp, #0
 800ab1a:	db3c      	blt.n	800ab96 <_dtoa_r+0x24e>
 800ab1c:	9b06      	ldr	r3, [sp, #24]
 800ab1e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800ab22:	445b      	add	r3, fp
 800ab24:	9306      	str	r3, [sp, #24]
 800ab26:	2300      	movs	r3, #0
 800ab28:	9308      	str	r3, [sp, #32]
 800ab2a:	9b07      	ldr	r3, [sp, #28]
 800ab2c:	2b09      	cmp	r3, #9
 800ab2e:	d868      	bhi.n	800ac02 <_dtoa_r+0x2ba>
 800ab30:	2b05      	cmp	r3, #5
 800ab32:	bfc4      	itt	gt
 800ab34:	3b04      	subgt	r3, #4
 800ab36:	9307      	strgt	r3, [sp, #28]
 800ab38:	9b07      	ldr	r3, [sp, #28]
 800ab3a:	f1a3 0302 	sub.w	r3, r3, #2
 800ab3e:	bfcc      	ite	gt
 800ab40:	2500      	movgt	r5, #0
 800ab42:	2501      	movle	r5, #1
 800ab44:	2b03      	cmp	r3, #3
 800ab46:	f200 8085 	bhi.w	800ac54 <_dtoa_r+0x30c>
 800ab4a:	e8df f003 	tbb	[pc, r3]
 800ab4e:	3b2e      	.short	0x3b2e
 800ab50:	5839      	.short	0x5839
 800ab52:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ab56:	441d      	add	r5, r3
 800ab58:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ab5c:	2b20      	cmp	r3, #32
 800ab5e:	bfc1      	itttt	gt
 800ab60:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ab64:	fa08 f803 	lslgt.w	r8, r8, r3
 800ab68:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800ab6c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800ab70:	bfd6      	itet	le
 800ab72:	f1c3 0320 	rsble	r3, r3, #32
 800ab76:	ea48 0003 	orrgt.w	r0, r8, r3
 800ab7a:	fa06 f003 	lslle.w	r0, r6, r3
 800ab7e:	f7f5 fcd1 	bl	8000524 <__aeabi_ui2d>
 800ab82:	2201      	movs	r2, #1
 800ab84:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800ab88:	3d01      	subs	r5, #1
 800ab8a:	920e      	str	r2, [sp, #56]	; 0x38
 800ab8c:	e76f      	b.n	800aa6e <_dtoa_r+0x126>
 800ab8e:	2301      	movs	r3, #1
 800ab90:	e7b3      	b.n	800aafa <_dtoa_r+0x1b2>
 800ab92:	900c      	str	r0, [sp, #48]	; 0x30
 800ab94:	e7b2      	b.n	800aafc <_dtoa_r+0x1b4>
 800ab96:	9b05      	ldr	r3, [sp, #20]
 800ab98:	eba3 030b 	sub.w	r3, r3, fp
 800ab9c:	9305      	str	r3, [sp, #20]
 800ab9e:	f1cb 0300 	rsb	r3, fp, #0
 800aba2:	9308      	str	r3, [sp, #32]
 800aba4:	2300      	movs	r3, #0
 800aba6:	930b      	str	r3, [sp, #44]	; 0x2c
 800aba8:	e7bf      	b.n	800ab2a <_dtoa_r+0x1e2>
 800abaa:	2300      	movs	r3, #0
 800abac:	9309      	str	r3, [sp, #36]	; 0x24
 800abae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	dc52      	bgt.n	800ac5a <_dtoa_r+0x312>
 800abb4:	2301      	movs	r3, #1
 800abb6:	9301      	str	r3, [sp, #4]
 800abb8:	9304      	str	r3, [sp, #16]
 800abba:	461a      	mov	r2, r3
 800abbc:	920a      	str	r2, [sp, #40]	; 0x28
 800abbe:	e00b      	b.n	800abd8 <_dtoa_r+0x290>
 800abc0:	2301      	movs	r3, #1
 800abc2:	e7f3      	b.n	800abac <_dtoa_r+0x264>
 800abc4:	2300      	movs	r3, #0
 800abc6:	9309      	str	r3, [sp, #36]	; 0x24
 800abc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abca:	445b      	add	r3, fp
 800abcc:	9301      	str	r3, [sp, #4]
 800abce:	3301      	adds	r3, #1
 800abd0:	2b01      	cmp	r3, #1
 800abd2:	9304      	str	r3, [sp, #16]
 800abd4:	bfb8      	it	lt
 800abd6:	2301      	movlt	r3, #1
 800abd8:	69e0      	ldr	r0, [r4, #28]
 800abda:	2100      	movs	r1, #0
 800abdc:	2204      	movs	r2, #4
 800abde:	f102 0614 	add.w	r6, r2, #20
 800abe2:	429e      	cmp	r6, r3
 800abe4:	d93d      	bls.n	800ac62 <_dtoa_r+0x31a>
 800abe6:	6041      	str	r1, [r0, #4]
 800abe8:	4620      	mov	r0, r4
 800abea:	f000 fd9f 	bl	800b72c <_Balloc>
 800abee:	9000      	str	r0, [sp, #0]
 800abf0:	2800      	cmp	r0, #0
 800abf2:	d139      	bne.n	800ac68 <_dtoa_r+0x320>
 800abf4:	4b16      	ldr	r3, [pc, #88]	; (800ac50 <_dtoa_r+0x308>)
 800abf6:	4602      	mov	r2, r0
 800abf8:	f240 11af 	movw	r1, #431	; 0x1af
 800abfc:	e6bd      	b.n	800a97a <_dtoa_r+0x32>
 800abfe:	2301      	movs	r3, #1
 800ac00:	e7e1      	b.n	800abc6 <_dtoa_r+0x27e>
 800ac02:	2501      	movs	r5, #1
 800ac04:	2300      	movs	r3, #0
 800ac06:	9307      	str	r3, [sp, #28]
 800ac08:	9509      	str	r5, [sp, #36]	; 0x24
 800ac0a:	f04f 33ff 	mov.w	r3, #4294967295
 800ac0e:	9301      	str	r3, [sp, #4]
 800ac10:	9304      	str	r3, [sp, #16]
 800ac12:	2200      	movs	r2, #0
 800ac14:	2312      	movs	r3, #18
 800ac16:	e7d1      	b.n	800abbc <_dtoa_r+0x274>
 800ac18:	636f4361 	.word	0x636f4361
 800ac1c:	3fd287a7 	.word	0x3fd287a7
 800ac20:	8b60c8b3 	.word	0x8b60c8b3
 800ac24:	3fc68a28 	.word	0x3fc68a28
 800ac28:	509f79fb 	.word	0x509f79fb
 800ac2c:	3fd34413 	.word	0x3fd34413
 800ac30:	0800eeaa 	.word	0x0800eeaa
 800ac34:	0800eec1 	.word	0x0800eec1
 800ac38:	7ff00000 	.word	0x7ff00000
 800ac3c:	0800eea6 	.word	0x0800eea6
 800ac40:	0800ee9d 	.word	0x0800ee9d
 800ac44:	0800ee75 	.word	0x0800ee75
 800ac48:	3ff80000 	.word	0x3ff80000
 800ac4c:	0800efb0 	.word	0x0800efb0
 800ac50:	0800ef19 	.word	0x0800ef19
 800ac54:	2301      	movs	r3, #1
 800ac56:	9309      	str	r3, [sp, #36]	; 0x24
 800ac58:	e7d7      	b.n	800ac0a <_dtoa_r+0x2c2>
 800ac5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac5c:	9301      	str	r3, [sp, #4]
 800ac5e:	9304      	str	r3, [sp, #16]
 800ac60:	e7ba      	b.n	800abd8 <_dtoa_r+0x290>
 800ac62:	3101      	adds	r1, #1
 800ac64:	0052      	lsls	r2, r2, #1
 800ac66:	e7ba      	b.n	800abde <_dtoa_r+0x296>
 800ac68:	69e3      	ldr	r3, [r4, #28]
 800ac6a:	9a00      	ldr	r2, [sp, #0]
 800ac6c:	601a      	str	r2, [r3, #0]
 800ac6e:	9b04      	ldr	r3, [sp, #16]
 800ac70:	2b0e      	cmp	r3, #14
 800ac72:	f200 80a8 	bhi.w	800adc6 <_dtoa_r+0x47e>
 800ac76:	2d00      	cmp	r5, #0
 800ac78:	f000 80a5 	beq.w	800adc6 <_dtoa_r+0x47e>
 800ac7c:	f1bb 0f00 	cmp.w	fp, #0
 800ac80:	dd38      	ble.n	800acf4 <_dtoa_r+0x3ac>
 800ac82:	4bc0      	ldr	r3, [pc, #768]	; (800af84 <_dtoa_r+0x63c>)
 800ac84:	f00b 020f 	and.w	r2, fp, #15
 800ac88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac8c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800ac90:	e9d3 6700 	ldrd	r6, r7, [r3]
 800ac94:	ea4f 182b 	mov.w	r8, fp, asr #4
 800ac98:	d019      	beq.n	800acce <_dtoa_r+0x386>
 800ac9a:	4bbb      	ldr	r3, [pc, #748]	; (800af88 <_dtoa_r+0x640>)
 800ac9c:	ec51 0b18 	vmov	r0, r1, d8
 800aca0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aca4:	f7f5 fde2 	bl	800086c <__aeabi_ddiv>
 800aca8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acac:	f008 080f 	and.w	r8, r8, #15
 800acb0:	2503      	movs	r5, #3
 800acb2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800af88 <_dtoa_r+0x640>
 800acb6:	f1b8 0f00 	cmp.w	r8, #0
 800acba:	d10a      	bne.n	800acd2 <_dtoa_r+0x38a>
 800acbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acc0:	4632      	mov	r2, r6
 800acc2:	463b      	mov	r3, r7
 800acc4:	f7f5 fdd2 	bl	800086c <__aeabi_ddiv>
 800acc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800accc:	e02b      	b.n	800ad26 <_dtoa_r+0x3de>
 800acce:	2502      	movs	r5, #2
 800acd0:	e7ef      	b.n	800acb2 <_dtoa_r+0x36a>
 800acd2:	f018 0f01 	tst.w	r8, #1
 800acd6:	d008      	beq.n	800acea <_dtoa_r+0x3a2>
 800acd8:	4630      	mov	r0, r6
 800acda:	4639      	mov	r1, r7
 800acdc:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ace0:	f7f5 fc9a 	bl	8000618 <__aeabi_dmul>
 800ace4:	3501      	adds	r5, #1
 800ace6:	4606      	mov	r6, r0
 800ace8:	460f      	mov	r7, r1
 800acea:	ea4f 0868 	mov.w	r8, r8, asr #1
 800acee:	f109 0908 	add.w	r9, r9, #8
 800acf2:	e7e0      	b.n	800acb6 <_dtoa_r+0x36e>
 800acf4:	f000 809f 	beq.w	800ae36 <_dtoa_r+0x4ee>
 800acf8:	f1cb 0600 	rsb	r6, fp, #0
 800acfc:	4ba1      	ldr	r3, [pc, #644]	; (800af84 <_dtoa_r+0x63c>)
 800acfe:	4fa2      	ldr	r7, [pc, #648]	; (800af88 <_dtoa_r+0x640>)
 800ad00:	f006 020f 	and.w	r2, r6, #15
 800ad04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad0c:	ec51 0b18 	vmov	r0, r1, d8
 800ad10:	f7f5 fc82 	bl	8000618 <__aeabi_dmul>
 800ad14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad18:	1136      	asrs	r6, r6, #4
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	2502      	movs	r5, #2
 800ad1e:	2e00      	cmp	r6, #0
 800ad20:	d17e      	bne.n	800ae20 <_dtoa_r+0x4d8>
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d1d0      	bne.n	800acc8 <_dtoa_r+0x380>
 800ad26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad28:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	f000 8084 	beq.w	800ae3a <_dtoa_r+0x4f2>
 800ad32:	4b96      	ldr	r3, [pc, #600]	; (800af8c <_dtoa_r+0x644>)
 800ad34:	2200      	movs	r2, #0
 800ad36:	4640      	mov	r0, r8
 800ad38:	4649      	mov	r1, r9
 800ad3a:	f7f5 fedf 	bl	8000afc <__aeabi_dcmplt>
 800ad3e:	2800      	cmp	r0, #0
 800ad40:	d07b      	beq.n	800ae3a <_dtoa_r+0x4f2>
 800ad42:	9b04      	ldr	r3, [sp, #16]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d078      	beq.n	800ae3a <_dtoa_r+0x4f2>
 800ad48:	9b01      	ldr	r3, [sp, #4]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	dd39      	ble.n	800adc2 <_dtoa_r+0x47a>
 800ad4e:	4b90      	ldr	r3, [pc, #576]	; (800af90 <_dtoa_r+0x648>)
 800ad50:	2200      	movs	r2, #0
 800ad52:	4640      	mov	r0, r8
 800ad54:	4649      	mov	r1, r9
 800ad56:	f7f5 fc5f 	bl	8000618 <__aeabi_dmul>
 800ad5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad5e:	9e01      	ldr	r6, [sp, #4]
 800ad60:	f10b 37ff 	add.w	r7, fp, #4294967295
 800ad64:	3501      	adds	r5, #1
 800ad66:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ad6a:	4628      	mov	r0, r5
 800ad6c:	f7f5 fbea 	bl	8000544 <__aeabi_i2d>
 800ad70:	4642      	mov	r2, r8
 800ad72:	464b      	mov	r3, r9
 800ad74:	f7f5 fc50 	bl	8000618 <__aeabi_dmul>
 800ad78:	4b86      	ldr	r3, [pc, #536]	; (800af94 <_dtoa_r+0x64c>)
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	f7f5 fa96 	bl	80002ac <__adddf3>
 800ad80:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ad84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad88:	9303      	str	r3, [sp, #12]
 800ad8a:	2e00      	cmp	r6, #0
 800ad8c:	d158      	bne.n	800ae40 <_dtoa_r+0x4f8>
 800ad8e:	4b82      	ldr	r3, [pc, #520]	; (800af98 <_dtoa_r+0x650>)
 800ad90:	2200      	movs	r2, #0
 800ad92:	4640      	mov	r0, r8
 800ad94:	4649      	mov	r1, r9
 800ad96:	f7f5 fa87 	bl	80002a8 <__aeabi_dsub>
 800ad9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ad9e:	4680      	mov	r8, r0
 800ada0:	4689      	mov	r9, r1
 800ada2:	f7f5 fec9 	bl	8000b38 <__aeabi_dcmpgt>
 800ada6:	2800      	cmp	r0, #0
 800ada8:	f040 8296 	bne.w	800b2d8 <_dtoa_r+0x990>
 800adac:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800adb0:	4640      	mov	r0, r8
 800adb2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800adb6:	4649      	mov	r1, r9
 800adb8:	f7f5 fea0 	bl	8000afc <__aeabi_dcmplt>
 800adbc:	2800      	cmp	r0, #0
 800adbe:	f040 8289 	bne.w	800b2d4 <_dtoa_r+0x98c>
 800adc2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800adc6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800adc8:	2b00      	cmp	r3, #0
 800adca:	f2c0 814e 	blt.w	800b06a <_dtoa_r+0x722>
 800adce:	f1bb 0f0e 	cmp.w	fp, #14
 800add2:	f300 814a 	bgt.w	800b06a <_dtoa_r+0x722>
 800add6:	4b6b      	ldr	r3, [pc, #428]	; (800af84 <_dtoa_r+0x63c>)
 800add8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800addc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ade0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	f280 80dc 	bge.w	800afa0 <_dtoa_r+0x658>
 800ade8:	9b04      	ldr	r3, [sp, #16]
 800adea:	2b00      	cmp	r3, #0
 800adec:	f300 80d8 	bgt.w	800afa0 <_dtoa_r+0x658>
 800adf0:	f040 826f 	bne.w	800b2d2 <_dtoa_r+0x98a>
 800adf4:	4b68      	ldr	r3, [pc, #416]	; (800af98 <_dtoa_r+0x650>)
 800adf6:	2200      	movs	r2, #0
 800adf8:	4640      	mov	r0, r8
 800adfa:	4649      	mov	r1, r9
 800adfc:	f7f5 fc0c 	bl	8000618 <__aeabi_dmul>
 800ae00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ae04:	f7f5 fe8e 	bl	8000b24 <__aeabi_dcmpge>
 800ae08:	9e04      	ldr	r6, [sp, #16]
 800ae0a:	4637      	mov	r7, r6
 800ae0c:	2800      	cmp	r0, #0
 800ae0e:	f040 8245 	bne.w	800b29c <_dtoa_r+0x954>
 800ae12:	9d00      	ldr	r5, [sp, #0]
 800ae14:	2331      	movs	r3, #49	; 0x31
 800ae16:	f805 3b01 	strb.w	r3, [r5], #1
 800ae1a:	f10b 0b01 	add.w	fp, fp, #1
 800ae1e:	e241      	b.n	800b2a4 <_dtoa_r+0x95c>
 800ae20:	07f2      	lsls	r2, r6, #31
 800ae22:	d505      	bpl.n	800ae30 <_dtoa_r+0x4e8>
 800ae24:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae28:	f7f5 fbf6 	bl	8000618 <__aeabi_dmul>
 800ae2c:	3501      	adds	r5, #1
 800ae2e:	2301      	movs	r3, #1
 800ae30:	1076      	asrs	r6, r6, #1
 800ae32:	3708      	adds	r7, #8
 800ae34:	e773      	b.n	800ad1e <_dtoa_r+0x3d6>
 800ae36:	2502      	movs	r5, #2
 800ae38:	e775      	b.n	800ad26 <_dtoa_r+0x3de>
 800ae3a:	9e04      	ldr	r6, [sp, #16]
 800ae3c:	465f      	mov	r7, fp
 800ae3e:	e792      	b.n	800ad66 <_dtoa_r+0x41e>
 800ae40:	9900      	ldr	r1, [sp, #0]
 800ae42:	4b50      	ldr	r3, [pc, #320]	; (800af84 <_dtoa_r+0x63c>)
 800ae44:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ae48:	4431      	add	r1, r6
 800ae4a:	9102      	str	r1, [sp, #8]
 800ae4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ae4e:	eeb0 9a47 	vmov.f32	s18, s14
 800ae52:	eef0 9a67 	vmov.f32	s19, s15
 800ae56:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ae5a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ae5e:	2900      	cmp	r1, #0
 800ae60:	d044      	beq.n	800aeec <_dtoa_r+0x5a4>
 800ae62:	494e      	ldr	r1, [pc, #312]	; (800af9c <_dtoa_r+0x654>)
 800ae64:	2000      	movs	r0, #0
 800ae66:	f7f5 fd01 	bl	800086c <__aeabi_ddiv>
 800ae6a:	ec53 2b19 	vmov	r2, r3, d9
 800ae6e:	f7f5 fa1b 	bl	80002a8 <__aeabi_dsub>
 800ae72:	9d00      	ldr	r5, [sp, #0]
 800ae74:	ec41 0b19 	vmov	d9, r0, r1
 800ae78:	4649      	mov	r1, r9
 800ae7a:	4640      	mov	r0, r8
 800ae7c:	f7f5 fe7c 	bl	8000b78 <__aeabi_d2iz>
 800ae80:	4606      	mov	r6, r0
 800ae82:	f7f5 fb5f 	bl	8000544 <__aeabi_i2d>
 800ae86:	4602      	mov	r2, r0
 800ae88:	460b      	mov	r3, r1
 800ae8a:	4640      	mov	r0, r8
 800ae8c:	4649      	mov	r1, r9
 800ae8e:	f7f5 fa0b 	bl	80002a8 <__aeabi_dsub>
 800ae92:	3630      	adds	r6, #48	; 0x30
 800ae94:	f805 6b01 	strb.w	r6, [r5], #1
 800ae98:	ec53 2b19 	vmov	r2, r3, d9
 800ae9c:	4680      	mov	r8, r0
 800ae9e:	4689      	mov	r9, r1
 800aea0:	f7f5 fe2c 	bl	8000afc <__aeabi_dcmplt>
 800aea4:	2800      	cmp	r0, #0
 800aea6:	d164      	bne.n	800af72 <_dtoa_r+0x62a>
 800aea8:	4642      	mov	r2, r8
 800aeaa:	464b      	mov	r3, r9
 800aeac:	4937      	ldr	r1, [pc, #220]	; (800af8c <_dtoa_r+0x644>)
 800aeae:	2000      	movs	r0, #0
 800aeb0:	f7f5 f9fa 	bl	80002a8 <__aeabi_dsub>
 800aeb4:	ec53 2b19 	vmov	r2, r3, d9
 800aeb8:	f7f5 fe20 	bl	8000afc <__aeabi_dcmplt>
 800aebc:	2800      	cmp	r0, #0
 800aebe:	f040 80b6 	bne.w	800b02e <_dtoa_r+0x6e6>
 800aec2:	9b02      	ldr	r3, [sp, #8]
 800aec4:	429d      	cmp	r5, r3
 800aec6:	f43f af7c 	beq.w	800adc2 <_dtoa_r+0x47a>
 800aeca:	4b31      	ldr	r3, [pc, #196]	; (800af90 <_dtoa_r+0x648>)
 800aecc:	ec51 0b19 	vmov	r0, r1, d9
 800aed0:	2200      	movs	r2, #0
 800aed2:	f7f5 fba1 	bl	8000618 <__aeabi_dmul>
 800aed6:	4b2e      	ldr	r3, [pc, #184]	; (800af90 <_dtoa_r+0x648>)
 800aed8:	ec41 0b19 	vmov	d9, r0, r1
 800aedc:	2200      	movs	r2, #0
 800aede:	4640      	mov	r0, r8
 800aee0:	4649      	mov	r1, r9
 800aee2:	f7f5 fb99 	bl	8000618 <__aeabi_dmul>
 800aee6:	4680      	mov	r8, r0
 800aee8:	4689      	mov	r9, r1
 800aeea:	e7c5      	b.n	800ae78 <_dtoa_r+0x530>
 800aeec:	ec51 0b17 	vmov	r0, r1, d7
 800aef0:	f7f5 fb92 	bl	8000618 <__aeabi_dmul>
 800aef4:	9b02      	ldr	r3, [sp, #8]
 800aef6:	9d00      	ldr	r5, [sp, #0]
 800aef8:	930f      	str	r3, [sp, #60]	; 0x3c
 800aefa:	ec41 0b19 	vmov	d9, r0, r1
 800aefe:	4649      	mov	r1, r9
 800af00:	4640      	mov	r0, r8
 800af02:	f7f5 fe39 	bl	8000b78 <__aeabi_d2iz>
 800af06:	4606      	mov	r6, r0
 800af08:	f7f5 fb1c 	bl	8000544 <__aeabi_i2d>
 800af0c:	3630      	adds	r6, #48	; 0x30
 800af0e:	4602      	mov	r2, r0
 800af10:	460b      	mov	r3, r1
 800af12:	4640      	mov	r0, r8
 800af14:	4649      	mov	r1, r9
 800af16:	f7f5 f9c7 	bl	80002a8 <__aeabi_dsub>
 800af1a:	f805 6b01 	strb.w	r6, [r5], #1
 800af1e:	9b02      	ldr	r3, [sp, #8]
 800af20:	429d      	cmp	r5, r3
 800af22:	4680      	mov	r8, r0
 800af24:	4689      	mov	r9, r1
 800af26:	f04f 0200 	mov.w	r2, #0
 800af2a:	d124      	bne.n	800af76 <_dtoa_r+0x62e>
 800af2c:	4b1b      	ldr	r3, [pc, #108]	; (800af9c <_dtoa_r+0x654>)
 800af2e:	ec51 0b19 	vmov	r0, r1, d9
 800af32:	f7f5 f9bb 	bl	80002ac <__adddf3>
 800af36:	4602      	mov	r2, r0
 800af38:	460b      	mov	r3, r1
 800af3a:	4640      	mov	r0, r8
 800af3c:	4649      	mov	r1, r9
 800af3e:	f7f5 fdfb 	bl	8000b38 <__aeabi_dcmpgt>
 800af42:	2800      	cmp	r0, #0
 800af44:	d173      	bne.n	800b02e <_dtoa_r+0x6e6>
 800af46:	ec53 2b19 	vmov	r2, r3, d9
 800af4a:	4914      	ldr	r1, [pc, #80]	; (800af9c <_dtoa_r+0x654>)
 800af4c:	2000      	movs	r0, #0
 800af4e:	f7f5 f9ab 	bl	80002a8 <__aeabi_dsub>
 800af52:	4602      	mov	r2, r0
 800af54:	460b      	mov	r3, r1
 800af56:	4640      	mov	r0, r8
 800af58:	4649      	mov	r1, r9
 800af5a:	f7f5 fdcf 	bl	8000afc <__aeabi_dcmplt>
 800af5e:	2800      	cmp	r0, #0
 800af60:	f43f af2f 	beq.w	800adc2 <_dtoa_r+0x47a>
 800af64:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800af66:	1e6b      	subs	r3, r5, #1
 800af68:	930f      	str	r3, [sp, #60]	; 0x3c
 800af6a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800af6e:	2b30      	cmp	r3, #48	; 0x30
 800af70:	d0f8      	beq.n	800af64 <_dtoa_r+0x61c>
 800af72:	46bb      	mov	fp, r7
 800af74:	e04a      	b.n	800b00c <_dtoa_r+0x6c4>
 800af76:	4b06      	ldr	r3, [pc, #24]	; (800af90 <_dtoa_r+0x648>)
 800af78:	f7f5 fb4e 	bl	8000618 <__aeabi_dmul>
 800af7c:	4680      	mov	r8, r0
 800af7e:	4689      	mov	r9, r1
 800af80:	e7bd      	b.n	800aefe <_dtoa_r+0x5b6>
 800af82:	bf00      	nop
 800af84:	0800efb0 	.word	0x0800efb0
 800af88:	0800ef88 	.word	0x0800ef88
 800af8c:	3ff00000 	.word	0x3ff00000
 800af90:	40240000 	.word	0x40240000
 800af94:	401c0000 	.word	0x401c0000
 800af98:	40140000 	.word	0x40140000
 800af9c:	3fe00000 	.word	0x3fe00000
 800afa0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800afa4:	9d00      	ldr	r5, [sp, #0]
 800afa6:	4642      	mov	r2, r8
 800afa8:	464b      	mov	r3, r9
 800afaa:	4630      	mov	r0, r6
 800afac:	4639      	mov	r1, r7
 800afae:	f7f5 fc5d 	bl	800086c <__aeabi_ddiv>
 800afb2:	f7f5 fde1 	bl	8000b78 <__aeabi_d2iz>
 800afb6:	9001      	str	r0, [sp, #4]
 800afb8:	f7f5 fac4 	bl	8000544 <__aeabi_i2d>
 800afbc:	4642      	mov	r2, r8
 800afbe:	464b      	mov	r3, r9
 800afc0:	f7f5 fb2a 	bl	8000618 <__aeabi_dmul>
 800afc4:	4602      	mov	r2, r0
 800afc6:	460b      	mov	r3, r1
 800afc8:	4630      	mov	r0, r6
 800afca:	4639      	mov	r1, r7
 800afcc:	f7f5 f96c 	bl	80002a8 <__aeabi_dsub>
 800afd0:	9e01      	ldr	r6, [sp, #4]
 800afd2:	9f04      	ldr	r7, [sp, #16]
 800afd4:	3630      	adds	r6, #48	; 0x30
 800afd6:	f805 6b01 	strb.w	r6, [r5], #1
 800afda:	9e00      	ldr	r6, [sp, #0]
 800afdc:	1bae      	subs	r6, r5, r6
 800afde:	42b7      	cmp	r7, r6
 800afe0:	4602      	mov	r2, r0
 800afe2:	460b      	mov	r3, r1
 800afe4:	d134      	bne.n	800b050 <_dtoa_r+0x708>
 800afe6:	f7f5 f961 	bl	80002ac <__adddf3>
 800afea:	4642      	mov	r2, r8
 800afec:	464b      	mov	r3, r9
 800afee:	4606      	mov	r6, r0
 800aff0:	460f      	mov	r7, r1
 800aff2:	f7f5 fda1 	bl	8000b38 <__aeabi_dcmpgt>
 800aff6:	b9c8      	cbnz	r0, 800b02c <_dtoa_r+0x6e4>
 800aff8:	4642      	mov	r2, r8
 800affa:	464b      	mov	r3, r9
 800affc:	4630      	mov	r0, r6
 800affe:	4639      	mov	r1, r7
 800b000:	f7f5 fd72 	bl	8000ae8 <__aeabi_dcmpeq>
 800b004:	b110      	cbz	r0, 800b00c <_dtoa_r+0x6c4>
 800b006:	9b01      	ldr	r3, [sp, #4]
 800b008:	07db      	lsls	r3, r3, #31
 800b00a:	d40f      	bmi.n	800b02c <_dtoa_r+0x6e4>
 800b00c:	4651      	mov	r1, sl
 800b00e:	4620      	mov	r0, r4
 800b010:	f000 fbcc 	bl	800b7ac <_Bfree>
 800b014:	2300      	movs	r3, #0
 800b016:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b018:	702b      	strb	r3, [r5, #0]
 800b01a:	f10b 0301 	add.w	r3, fp, #1
 800b01e:	6013      	str	r3, [r2, #0]
 800b020:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b022:	2b00      	cmp	r3, #0
 800b024:	f43f ace2 	beq.w	800a9ec <_dtoa_r+0xa4>
 800b028:	601d      	str	r5, [r3, #0]
 800b02a:	e4df      	b.n	800a9ec <_dtoa_r+0xa4>
 800b02c:	465f      	mov	r7, fp
 800b02e:	462b      	mov	r3, r5
 800b030:	461d      	mov	r5, r3
 800b032:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b036:	2a39      	cmp	r2, #57	; 0x39
 800b038:	d106      	bne.n	800b048 <_dtoa_r+0x700>
 800b03a:	9a00      	ldr	r2, [sp, #0]
 800b03c:	429a      	cmp	r2, r3
 800b03e:	d1f7      	bne.n	800b030 <_dtoa_r+0x6e8>
 800b040:	9900      	ldr	r1, [sp, #0]
 800b042:	2230      	movs	r2, #48	; 0x30
 800b044:	3701      	adds	r7, #1
 800b046:	700a      	strb	r2, [r1, #0]
 800b048:	781a      	ldrb	r2, [r3, #0]
 800b04a:	3201      	adds	r2, #1
 800b04c:	701a      	strb	r2, [r3, #0]
 800b04e:	e790      	b.n	800af72 <_dtoa_r+0x62a>
 800b050:	4ba3      	ldr	r3, [pc, #652]	; (800b2e0 <_dtoa_r+0x998>)
 800b052:	2200      	movs	r2, #0
 800b054:	f7f5 fae0 	bl	8000618 <__aeabi_dmul>
 800b058:	2200      	movs	r2, #0
 800b05a:	2300      	movs	r3, #0
 800b05c:	4606      	mov	r6, r0
 800b05e:	460f      	mov	r7, r1
 800b060:	f7f5 fd42 	bl	8000ae8 <__aeabi_dcmpeq>
 800b064:	2800      	cmp	r0, #0
 800b066:	d09e      	beq.n	800afa6 <_dtoa_r+0x65e>
 800b068:	e7d0      	b.n	800b00c <_dtoa_r+0x6c4>
 800b06a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b06c:	2a00      	cmp	r2, #0
 800b06e:	f000 80ca 	beq.w	800b206 <_dtoa_r+0x8be>
 800b072:	9a07      	ldr	r2, [sp, #28]
 800b074:	2a01      	cmp	r2, #1
 800b076:	f300 80ad 	bgt.w	800b1d4 <_dtoa_r+0x88c>
 800b07a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b07c:	2a00      	cmp	r2, #0
 800b07e:	f000 80a5 	beq.w	800b1cc <_dtoa_r+0x884>
 800b082:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b086:	9e08      	ldr	r6, [sp, #32]
 800b088:	9d05      	ldr	r5, [sp, #20]
 800b08a:	9a05      	ldr	r2, [sp, #20]
 800b08c:	441a      	add	r2, r3
 800b08e:	9205      	str	r2, [sp, #20]
 800b090:	9a06      	ldr	r2, [sp, #24]
 800b092:	2101      	movs	r1, #1
 800b094:	441a      	add	r2, r3
 800b096:	4620      	mov	r0, r4
 800b098:	9206      	str	r2, [sp, #24]
 800b09a:	f000 fc87 	bl	800b9ac <__i2b>
 800b09e:	4607      	mov	r7, r0
 800b0a0:	b165      	cbz	r5, 800b0bc <_dtoa_r+0x774>
 800b0a2:	9b06      	ldr	r3, [sp, #24]
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	dd09      	ble.n	800b0bc <_dtoa_r+0x774>
 800b0a8:	42ab      	cmp	r3, r5
 800b0aa:	9a05      	ldr	r2, [sp, #20]
 800b0ac:	bfa8      	it	ge
 800b0ae:	462b      	movge	r3, r5
 800b0b0:	1ad2      	subs	r2, r2, r3
 800b0b2:	9205      	str	r2, [sp, #20]
 800b0b4:	9a06      	ldr	r2, [sp, #24]
 800b0b6:	1aed      	subs	r5, r5, r3
 800b0b8:	1ad3      	subs	r3, r2, r3
 800b0ba:	9306      	str	r3, [sp, #24]
 800b0bc:	9b08      	ldr	r3, [sp, #32]
 800b0be:	b1f3      	cbz	r3, 800b0fe <_dtoa_r+0x7b6>
 800b0c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	f000 80a3 	beq.w	800b20e <_dtoa_r+0x8c6>
 800b0c8:	2e00      	cmp	r6, #0
 800b0ca:	dd10      	ble.n	800b0ee <_dtoa_r+0x7a6>
 800b0cc:	4639      	mov	r1, r7
 800b0ce:	4632      	mov	r2, r6
 800b0d0:	4620      	mov	r0, r4
 800b0d2:	f000 fd2b 	bl	800bb2c <__pow5mult>
 800b0d6:	4652      	mov	r2, sl
 800b0d8:	4601      	mov	r1, r0
 800b0da:	4607      	mov	r7, r0
 800b0dc:	4620      	mov	r0, r4
 800b0de:	f000 fc7b 	bl	800b9d8 <__multiply>
 800b0e2:	4651      	mov	r1, sl
 800b0e4:	4680      	mov	r8, r0
 800b0e6:	4620      	mov	r0, r4
 800b0e8:	f000 fb60 	bl	800b7ac <_Bfree>
 800b0ec:	46c2      	mov	sl, r8
 800b0ee:	9b08      	ldr	r3, [sp, #32]
 800b0f0:	1b9a      	subs	r2, r3, r6
 800b0f2:	d004      	beq.n	800b0fe <_dtoa_r+0x7b6>
 800b0f4:	4651      	mov	r1, sl
 800b0f6:	4620      	mov	r0, r4
 800b0f8:	f000 fd18 	bl	800bb2c <__pow5mult>
 800b0fc:	4682      	mov	sl, r0
 800b0fe:	2101      	movs	r1, #1
 800b100:	4620      	mov	r0, r4
 800b102:	f000 fc53 	bl	800b9ac <__i2b>
 800b106:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b108:	2b00      	cmp	r3, #0
 800b10a:	4606      	mov	r6, r0
 800b10c:	f340 8081 	ble.w	800b212 <_dtoa_r+0x8ca>
 800b110:	461a      	mov	r2, r3
 800b112:	4601      	mov	r1, r0
 800b114:	4620      	mov	r0, r4
 800b116:	f000 fd09 	bl	800bb2c <__pow5mult>
 800b11a:	9b07      	ldr	r3, [sp, #28]
 800b11c:	2b01      	cmp	r3, #1
 800b11e:	4606      	mov	r6, r0
 800b120:	dd7a      	ble.n	800b218 <_dtoa_r+0x8d0>
 800b122:	f04f 0800 	mov.w	r8, #0
 800b126:	6933      	ldr	r3, [r6, #16]
 800b128:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b12c:	6918      	ldr	r0, [r3, #16]
 800b12e:	f000 fbef 	bl	800b910 <__hi0bits>
 800b132:	f1c0 0020 	rsb	r0, r0, #32
 800b136:	9b06      	ldr	r3, [sp, #24]
 800b138:	4418      	add	r0, r3
 800b13a:	f010 001f 	ands.w	r0, r0, #31
 800b13e:	f000 8094 	beq.w	800b26a <_dtoa_r+0x922>
 800b142:	f1c0 0320 	rsb	r3, r0, #32
 800b146:	2b04      	cmp	r3, #4
 800b148:	f340 8085 	ble.w	800b256 <_dtoa_r+0x90e>
 800b14c:	9b05      	ldr	r3, [sp, #20]
 800b14e:	f1c0 001c 	rsb	r0, r0, #28
 800b152:	4403      	add	r3, r0
 800b154:	9305      	str	r3, [sp, #20]
 800b156:	9b06      	ldr	r3, [sp, #24]
 800b158:	4403      	add	r3, r0
 800b15a:	4405      	add	r5, r0
 800b15c:	9306      	str	r3, [sp, #24]
 800b15e:	9b05      	ldr	r3, [sp, #20]
 800b160:	2b00      	cmp	r3, #0
 800b162:	dd05      	ble.n	800b170 <_dtoa_r+0x828>
 800b164:	4651      	mov	r1, sl
 800b166:	461a      	mov	r2, r3
 800b168:	4620      	mov	r0, r4
 800b16a:	f000 fd39 	bl	800bbe0 <__lshift>
 800b16e:	4682      	mov	sl, r0
 800b170:	9b06      	ldr	r3, [sp, #24]
 800b172:	2b00      	cmp	r3, #0
 800b174:	dd05      	ble.n	800b182 <_dtoa_r+0x83a>
 800b176:	4631      	mov	r1, r6
 800b178:	461a      	mov	r2, r3
 800b17a:	4620      	mov	r0, r4
 800b17c:	f000 fd30 	bl	800bbe0 <__lshift>
 800b180:	4606      	mov	r6, r0
 800b182:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b184:	2b00      	cmp	r3, #0
 800b186:	d072      	beq.n	800b26e <_dtoa_r+0x926>
 800b188:	4631      	mov	r1, r6
 800b18a:	4650      	mov	r0, sl
 800b18c:	f000 fd94 	bl	800bcb8 <__mcmp>
 800b190:	2800      	cmp	r0, #0
 800b192:	da6c      	bge.n	800b26e <_dtoa_r+0x926>
 800b194:	2300      	movs	r3, #0
 800b196:	4651      	mov	r1, sl
 800b198:	220a      	movs	r2, #10
 800b19a:	4620      	mov	r0, r4
 800b19c:	f000 fb28 	bl	800b7f0 <__multadd>
 800b1a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b1a6:	4682      	mov	sl, r0
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	f000 81b0 	beq.w	800b50e <_dtoa_r+0xbc6>
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	4639      	mov	r1, r7
 800b1b2:	220a      	movs	r2, #10
 800b1b4:	4620      	mov	r0, r4
 800b1b6:	f000 fb1b 	bl	800b7f0 <__multadd>
 800b1ba:	9b01      	ldr	r3, [sp, #4]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	4607      	mov	r7, r0
 800b1c0:	f300 8096 	bgt.w	800b2f0 <_dtoa_r+0x9a8>
 800b1c4:	9b07      	ldr	r3, [sp, #28]
 800b1c6:	2b02      	cmp	r3, #2
 800b1c8:	dc59      	bgt.n	800b27e <_dtoa_r+0x936>
 800b1ca:	e091      	b.n	800b2f0 <_dtoa_r+0x9a8>
 800b1cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b1ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b1d2:	e758      	b.n	800b086 <_dtoa_r+0x73e>
 800b1d4:	9b04      	ldr	r3, [sp, #16]
 800b1d6:	1e5e      	subs	r6, r3, #1
 800b1d8:	9b08      	ldr	r3, [sp, #32]
 800b1da:	42b3      	cmp	r3, r6
 800b1dc:	bfbf      	itttt	lt
 800b1de:	9b08      	ldrlt	r3, [sp, #32]
 800b1e0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800b1e2:	9608      	strlt	r6, [sp, #32]
 800b1e4:	1af3      	sublt	r3, r6, r3
 800b1e6:	bfb4      	ite	lt
 800b1e8:	18d2      	addlt	r2, r2, r3
 800b1ea:	1b9e      	subge	r6, r3, r6
 800b1ec:	9b04      	ldr	r3, [sp, #16]
 800b1ee:	bfbc      	itt	lt
 800b1f0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800b1f2:	2600      	movlt	r6, #0
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	bfb7      	itett	lt
 800b1f8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800b1fc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800b200:	1a9d      	sublt	r5, r3, r2
 800b202:	2300      	movlt	r3, #0
 800b204:	e741      	b.n	800b08a <_dtoa_r+0x742>
 800b206:	9e08      	ldr	r6, [sp, #32]
 800b208:	9d05      	ldr	r5, [sp, #20]
 800b20a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b20c:	e748      	b.n	800b0a0 <_dtoa_r+0x758>
 800b20e:	9a08      	ldr	r2, [sp, #32]
 800b210:	e770      	b.n	800b0f4 <_dtoa_r+0x7ac>
 800b212:	9b07      	ldr	r3, [sp, #28]
 800b214:	2b01      	cmp	r3, #1
 800b216:	dc19      	bgt.n	800b24c <_dtoa_r+0x904>
 800b218:	9b02      	ldr	r3, [sp, #8]
 800b21a:	b9bb      	cbnz	r3, 800b24c <_dtoa_r+0x904>
 800b21c:	9b03      	ldr	r3, [sp, #12]
 800b21e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b222:	b99b      	cbnz	r3, 800b24c <_dtoa_r+0x904>
 800b224:	9b03      	ldr	r3, [sp, #12]
 800b226:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b22a:	0d1b      	lsrs	r3, r3, #20
 800b22c:	051b      	lsls	r3, r3, #20
 800b22e:	b183      	cbz	r3, 800b252 <_dtoa_r+0x90a>
 800b230:	9b05      	ldr	r3, [sp, #20]
 800b232:	3301      	adds	r3, #1
 800b234:	9305      	str	r3, [sp, #20]
 800b236:	9b06      	ldr	r3, [sp, #24]
 800b238:	3301      	adds	r3, #1
 800b23a:	9306      	str	r3, [sp, #24]
 800b23c:	f04f 0801 	mov.w	r8, #1
 800b240:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b242:	2b00      	cmp	r3, #0
 800b244:	f47f af6f 	bne.w	800b126 <_dtoa_r+0x7de>
 800b248:	2001      	movs	r0, #1
 800b24a:	e774      	b.n	800b136 <_dtoa_r+0x7ee>
 800b24c:	f04f 0800 	mov.w	r8, #0
 800b250:	e7f6      	b.n	800b240 <_dtoa_r+0x8f8>
 800b252:	4698      	mov	r8, r3
 800b254:	e7f4      	b.n	800b240 <_dtoa_r+0x8f8>
 800b256:	d082      	beq.n	800b15e <_dtoa_r+0x816>
 800b258:	9a05      	ldr	r2, [sp, #20]
 800b25a:	331c      	adds	r3, #28
 800b25c:	441a      	add	r2, r3
 800b25e:	9205      	str	r2, [sp, #20]
 800b260:	9a06      	ldr	r2, [sp, #24]
 800b262:	441a      	add	r2, r3
 800b264:	441d      	add	r5, r3
 800b266:	9206      	str	r2, [sp, #24]
 800b268:	e779      	b.n	800b15e <_dtoa_r+0x816>
 800b26a:	4603      	mov	r3, r0
 800b26c:	e7f4      	b.n	800b258 <_dtoa_r+0x910>
 800b26e:	9b04      	ldr	r3, [sp, #16]
 800b270:	2b00      	cmp	r3, #0
 800b272:	dc37      	bgt.n	800b2e4 <_dtoa_r+0x99c>
 800b274:	9b07      	ldr	r3, [sp, #28]
 800b276:	2b02      	cmp	r3, #2
 800b278:	dd34      	ble.n	800b2e4 <_dtoa_r+0x99c>
 800b27a:	9b04      	ldr	r3, [sp, #16]
 800b27c:	9301      	str	r3, [sp, #4]
 800b27e:	9b01      	ldr	r3, [sp, #4]
 800b280:	b963      	cbnz	r3, 800b29c <_dtoa_r+0x954>
 800b282:	4631      	mov	r1, r6
 800b284:	2205      	movs	r2, #5
 800b286:	4620      	mov	r0, r4
 800b288:	f000 fab2 	bl	800b7f0 <__multadd>
 800b28c:	4601      	mov	r1, r0
 800b28e:	4606      	mov	r6, r0
 800b290:	4650      	mov	r0, sl
 800b292:	f000 fd11 	bl	800bcb8 <__mcmp>
 800b296:	2800      	cmp	r0, #0
 800b298:	f73f adbb 	bgt.w	800ae12 <_dtoa_r+0x4ca>
 800b29c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b29e:	9d00      	ldr	r5, [sp, #0]
 800b2a0:	ea6f 0b03 	mvn.w	fp, r3
 800b2a4:	f04f 0800 	mov.w	r8, #0
 800b2a8:	4631      	mov	r1, r6
 800b2aa:	4620      	mov	r0, r4
 800b2ac:	f000 fa7e 	bl	800b7ac <_Bfree>
 800b2b0:	2f00      	cmp	r7, #0
 800b2b2:	f43f aeab 	beq.w	800b00c <_dtoa_r+0x6c4>
 800b2b6:	f1b8 0f00 	cmp.w	r8, #0
 800b2ba:	d005      	beq.n	800b2c8 <_dtoa_r+0x980>
 800b2bc:	45b8      	cmp	r8, r7
 800b2be:	d003      	beq.n	800b2c8 <_dtoa_r+0x980>
 800b2c0:	4641      	mov	r1, r8
 800b2c2:	4620      	mov	r0, r4
 800b2c4:	f000 fa72 	bl	800b7ac <_Bfree>
 800b2c8:	4639      	mov	r1, r7
 800b2ca:	4620      	mov	r0, r4
 800b2cc:	f000 fa6e 	bl	800b7ac <_Bfree>
 800b2d0:	e69c      	b.n	800b00c <_dtoa_r+0x6c4>
 800b2d2:	2600      	movs	r6, #0
 800b2d4:	4637      	mov	r7, r6
 800b2d6:	e7e1      	b.n	800b29c <_dtoa_r+0x954>
 800b2d8:	46bb      	mov	fp, r7
 800b2da:	4637      	mov	r7, r6
 800b2dc:	e599      	b.n	800ae12 <_dtoa_r+0x4ca>
 800b2de:	bf00      	nop
 800b2e0:	40240000 	.word	0x40240000
 800b2e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	f000 80c8 	beq.w	800b47c <_dtoa_r+0xb34>
 800b2ec:	9b04      	ldr	r3, [sp, #16]
 800b2ee:	9301      	str	r3, [sp, #4]
 800b2f0:	2d00      	cmp	r5, #0
 800b2f2:	dd05      	ble.n	800b300 <_dtoa_r+0x9b8>
 800b2f4:	4639      	mov	r1, r7
 800b2f6:	462a      	mov	r2, r5
 800b2f8:	4620      	mov	r0, r4
 800b2fa:	f000 fc71 	bl	800bbe0 <__lshift>
 800b2fe:	4607      	mov	r7, r0
 800b300:	f1b8 0f00 	cmp.w	r8, #0
 800b304:	d05b      	beq.n	800b3be <_dtoa_r+0xa76>
 800b306:	6879      	ldr	r1, [r7, #4]
 800b308:	4620      	mov	r0, r4
 800b30a:	f000 fa0f 	bl	800b72c <_Balloc>
 800b30e:	4605      	mov	r5, r0
 800b310:	b928      	cbnz	r0, 800b31e <_dtoa_r+0x9d6>
 800b312:	4b83      	ldr	r3, [pc, #524]	; (800b520 <_dtoa_r+0xbd8>)
 800b314:	4602      	mov	r2, r0
 800b316:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b31a:	f7ff bb2e 	b.w	800a97a <_dtoa_r+0x32>
 800b31e:	693a      	ldr	r2, [r7, #16]
 800b320:	3202      	adds	r2, #2
 800b322:	0092      	lsls	r2, r2, #2
 800b324:	f107 010c 	add.w	r1, r7, #12
 800b328:	300c      	adds	r0, #12
 800b32a:	f002 f9e3 	bl	800d6f4 <memcpy>
 800b32e:	2201      	movs	r2, #1
 800b330:	4629      	mov	r1, r5
 800b332:	4620      	mov	r0, r4
 800b334:	f000 fc54 	bl	800bbe0 <__lshift>
 800b338:	9b00      	ldr	r3, [sp, #0]
 800b33a:	3301      	adds	r3, #1
 800b33c:	9304      	str	r3, [sp, #16]
 800b33e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b342:	4413      	add	r3, r2
 800b344:	9308      	str	r3, [sp, #32]
 800b346:	9b02      	ldr	r3, [sp, #8]
 800b348:	f003 0301 	and.w	r3, r3, #1
 800b34c:	46b8      	mov	r8, r7
 800b34e:	9306      	str	r3, [sp, #24]
 800b350:	4607      	mov	r7, r0
 800b352:	9b04      	ldr	r3, [sp, #16]
 800b354:	4631      	mov	r1, r6
 800b356:	3b01      	subs	r3, #1
 800b358:	4650      	mov	r0, sl
 800b35a:	9301      	str	r3, [sp, #4]
 800b35c:	f7ff fa6c 	bl	800a838 <quorem>
 800b360:	4641      	mov	r1, r8
 800b362:	9002      	str	r0, [sp, #8]
 800b364:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b368:	4650      	mov	r0, sl
 800b36a:	f000 fca5 	bl	800bcb8 <__mcmp>
 800b36e:	463a      	mov	r2, r7
 800b370:	9005      	str	r0, [sp, #20]
 800b372:	4631      	mov	r1, r6
 800b374:	4620      	mov	r0, r4
 800b376:	f000 fcbb 	bl	800bcf0 <__mdiff>
 800b37a:	68c2      	ldr	r2, [r0, #12]
 800b37c:	4605      	mov	r5, r0
 800b37e:	bb02      	cbnz	r2, 800b3c2 <_dtoa_r+0xa7a>
 800b380:	4601      	mov	r1, r0
 800b382:	4650      	mov	r0, sl
 800b384:	f000 fc98 	bl	800bcb8 <__mcmp>
 800b388:	4602      	mov	r2, r0
 800b38a:	4629      	mov	r1, r5
 800b38c:	4620      	mov	r0, r4
 800b38e:	9209      	str	r2, [sp, #36]	; 0x24
 800b390:	f000 fa0c 	bl	800b7ac <_Bfree>
 800b394:	9b07      	ldr	r3, [sp, #28]
 800b396:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b398:	9d04      	ldr	r5, [sp, #16]
 800b39a:	ea43 0102 	orr.w	r1, r3, r2
 800b39e:	9b06      	ldr	r3, [sp, #24]
 800b3a0:	4319      	orrs	r1, r3
 800b3a2:	d110      	bne.n	800b3c6 <_dtoa_r+0xa7e>
 800b3a4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b3a8:	d029      	beq.n	800b3fe <_dtoa_r+0xab6>
 800b3aa:	9b05      	ldr	r3, [sp, #20]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	dd02      	ble.n	800b3b6 <_dtoa_r+0xa6e>
 800b3b0:	9b02      	ldr	r3, [sp, #8]
 800b3b2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b3b6:	9b01      	ldr	r3, [sp, #4]
 800b3b8:	f883 9000 	strb.w	r9, [r3]
 800b3bc:	e774      	b.n	800b2a8 <_dtoa_r+0x960>
 800b3be:	4638      	mov	r0, r7
 800b3c0:	e7ba      	b.n	800b338 <_dtoa_r+0x9f0>
 800b3c2:	2201      	movs	r2, #1
 800b3c4:	e7e1      	b.n	800b38a <_dtoa_r+0xa42>
 800b3c6:	9b05      	ldr	r3, [sp, #20]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	db04      	blt.n	800b3d6 <_dtoa_r+0xa8e>
 800b3cc:	9907      	ldr	r1, [sp, #28]
 800b3ce:	430b      	orrs	r3, r1
 800b3d0:	9906      	ldr	r1, [sp, #24]
 800b3d2:	430b      	orrs	r3, r1
 800b3d4:	d120      	bne.n	800b418 <_dtoa_r+0xad0>
 800b3d6:	2a00      	cmp	r2, #0
 800b3d8:	dded      	ble.n	800b3b6 <_dtoa_r+0xa6e>
 800b3da:	4651      	mov	r1, sl
 800b3dc:	2201      	movs	r2, #1
 800b3de:	4620      	mov	r0, r4
 800b3e0:	f000 fbfe 	bl	800bbe0 <__lshift>
 800b3e4:	4631      	mov	r1, r6
 800b3e6:	4682      	mov	sl, r0
 800b3e8:	f000 fc66 	bl	800bcb8 <__mcmp>
 800b3ec:	2800      	cmp	r0, #0
 800b3ee:	dc03      	bgt.n	800b3f8 <_dtoa_r+0xab0>
 800b3f0:	d1e1      	bne.n	800b3b6 <_dtoa_r+0xa6e>
 800b3f2:	f019 0f01 	tst.w	r9, #1
 800b3f6:	d0de      	beq.n	800b3b6 <_dtoa_r+0xa6e>
 800b3f8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b3fc:	d1d8      	bne.n	800b3b0 <_dtoa_r+0xa68>
 800b3fe:	9a01      	ldr	r2, [sp, #4]
 800b400:	2339      	movs	r3, #57	; 0x39
 800b402:	7013      	strb	r3, [r2, #0]
 800b404:	462b      	mov	r3, r5
 800b406:	461d      	mov	r5, r3
 800b408:	3b01      	subs	r3, #1
 800b40a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b40e:	2a39      	cmp	r2, #57	; 0x39
 800b410:	d06c      	beq.n	800b4ec <_dtoa_r+0xba4>
 800b412:	3201      	adds	r2, #1
 800b414:	701a      	strb	r2, [r3, #0]
 800b416:	e747      	b.n	800b2a8 <_dtoa_r+0x960>
 800b418:	2a00      	cmp	r2, #0
 800b41a:	dd07      	ble.n	800b42c <_dtoa_r+0xae4>
 800b41c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b420:	d0ed      	beq.n	800b3fe <_dtoa_r+0xab6>
 800b422:	9a01      	ldr	r2, [sp, #4]
 800b424:	f109 0301 	add.w	r3, r9, #1
 800b428:	7013      	strb	r3, [r2, #0]
 800b42a:	e73d      	b.n	800b2a8 <_dtoa_r+0x960>
 800b42c:	9b04      	ldr	r3, [sp, #16]
 800b42e:	9a08      	ldr	r2, [sp, #32]
 800b430:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b434:	4293      	cmp	r3, r2
 800b436:	d043      	beq.n	800b4c0 <_dtoa_r+0xb78>
 800b438:	4651      	mov	r1, sl
 800b43a:	2300      	movs	r3, #0
 800b43c:	220a      	movs	r2, #10
 800b43e:	4620      	mov	r0, r4
 800b440:	f000 f9d6 	bl	800b7f0 <__multadd>
 800b444:	45b8      	cmp	r8, r7
 800b446:	4682      	mov	sl, r0
 800b448:	f04f 0300 	mov.w	r3, #0
 800b44c:	f04f 020a 	mov.w	r2, #10
 800b450:	4641      	mov	r1, r8
 800b452:	4620      	mov	r0, r4
 800b454:	d107      	bne.n	800b466 <_dtoa_r+0xb1e>
 800b456:	f000 f9cb 	bl	800b7f0 <__multadd>
 800b45a:	4680      	mov	r8, r0
 800b45c:	4607      	mov	r7, r0
 800b45e:	9b04      	ldr	r3, [sp, #16]
 800b460:	3301      	adds	r3, #1
 800b462:	9304      	str	r3, [sp, #16]
 800b464:	e775      	b.n	800b352 <_dtoa_r+0xa0a>
 800b466:	f000 f9c3 	bl	800b7f0 <__multadd>
 800b46a:	4639      	mov	r1, r7
 800b46c:	4680      	mov	r8, r0
 800b46e:	2300      	movs	r3, #0
 800b470:	220a      	movs	r2, #10
 800b472:	4620      	mov	r0, r4
 800b474:	f000 f9bc 	bl	800b7f0 <__multadd>
 800b478:	4607      	mov	r7, r0
 800b47a:	e7f0      	b.n	800b45e <_dtoa_r+0xb16>
 800b47c:	9b04      	ldr	r3, [sp, #16]
 800b47e:	9301      	str	r3, [sp, #4]
 800b480:	9d00      	ldr	r5, [sp, #0]
 800b482:	4631      	mov	r1, r6
 800b484:	4650      	mov	r0, sl
 800b486:	f7ff f9d7 	bl	800a838 <quorem>
 800b48a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b48e:	9b00      	ldr	r3, [sp, #0]
 800b490:	f805 9b01 	strb.w	r9, [r5], #1
 800b494:	1aea      	subs	r2, r5, r3
 800b496:	9b01      	ldr	r3, [sp, #4]
 800b498:	4293      	cmp	r3, r2
 800b49a:	dd07      	ble.n	800b4ac <_dtoa_r+0xb64>
 800b49c:	4651      	mov	r1, sl
 800b49e:	2300      	movs	r3, #0
 800b4a0:	220a      	movs	r2, #10
 800b4a2:	4620      	mov	r0, r4
 800b4a4:	f000 f9a4 	bl	800b7f0 <__multadd>
 800b4a8:	4682      	mov	sl, r0
 800b4aa:	e7ea      	b.n	800b482 <_dtoa_r+0xb3a>
 800b4ac:	9b01      	ldr	r3, [sp, #4]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	bfc8      	it	gt
 800b4b2:	461d      	movgt	r5, r3
 800b4b4:	9b00      	ldr	r3, [sp, #0]
 800b4b6:	bfd8      	it	le
 800b4b8:	2501      	movle	r5, #1
 800b4ba:	441d      	add	r5, r3
 800b4bc:	f04f 0800 	mov.w	r8, #0
 800b4c0:	4651      	mov	r1, sl
 800b4c2:	2201      	movs	r2, #1
 800b4c4:	4620      	mov	r0, r4
 800b4c6:	f000 fb8b 	bl	800bbe0 <__lshift>
 800b4ca:	4631      	mov	r1, r6
 800b4cc:	4682      	mov	sl, r0
 800b4ce:	f000 fbf3 	bl	800bcb8 <__mcmp>
 800b4d2:	2800      	cmp	r0, #0
 800b4d4:	dc96      	bgt.n	800b404 <_dtoa_r+0xabc>
 800b4d6:	d102      	bne.n	800b4de <_dtoa_r+0xb96>
 800b4d8:	f019 0f01 	tst.w	r9, #1
 800b4dc:	d192      	bne.n	800b404 <_dtoa_r+0xabc>
 800b4de:	462b      	mov	r3, r5
 800b4e0:	461d      	mov	r5, r3
 800b4e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b4e6:	2a30      	cmp	r2, #48	; 0x30
 800b4e8:	d0fa      	beq.n	800b4e0 <_dtoa_r+0xb98>
 800b4ea:	e6dd      	b.n	800b2a8 <_dtoa_r+0x960>
 800b4ec:	9a00      	ldr	r2, [sp, #0]
 800b4ee:	429a      	cmp	r2, r3
 800b4f0:	d189      	bne.n	800b406 <_dtoa_r+0xabe>
 800b4f2:	f10b 0b01 	add.w	fp, fp, #1
 800b4f6:	2331      	movs	r3, #49	; 0x31
 800b4f8:	e796      	b.n	800b428 <_dtoa_r+0xae0>
 800b4fa:	4b0a      	ldr	r3, [pc, #40]	; (800b524 <_dtoa_r+0xbdc>)
 800b4fc:	f7ff ba99 	b.w	800aa32 <_dtoa_r+0xea>
 800b500:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b502:	2b00      	cmp	r3, #0
 800b504:	f47f aa6d 	bne.w	800a9e2 <_dtoa_r+0x9a>
 800b508:	4b07      	ldr	r3, [pc, #28]	; (800b528 <_dtoa_r+0xbe0>)
 800b50a:	f7ff ba92 	b.w	800aa32 <_dtoa_r+0xea>
 800b50e:	9b01      	ldr	r3, [sp, #4]
 800b510:	2b00      	cmp	r3, #0
 800b512:	dcb5      	bgt.n	800b480 <_dtoa_r+0xb38>
 800b514:	9b07      	ldr	r3, [sp, #28]
 800b516:	2b02      	cmp	r3, #2
 800b518:	f73f aeb1 	bgt.w	800b27e <_dtoa_r+0x936>
 800b51c:	e7b0      	b.n	800b480 <_dtoa_r+0xb38>
 800b51e:	bf00      	nop
 800b520:	0800ef19 	.word	0x0800ef19
 800b524:	0800ee74 	.word	0x0800ee74
 800b528:	0800ee9d 	.word	0x0800ee9d

0800b52c <_free_r>:
 800b52c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b52e:	2900      	cmp	r1, #0
 800b530:	d044      	beq.n	800b5bc <_free_r+0x90>
 800b532:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b536:	9001      	str	r0, [sp, #4]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	f1a1 0404 	sub.w	r4, r1, #4
 800b53e:	bfb8      	it	lt
 800b540:	18e4      	addlt	r4, r4, r3
 800b542:	f000 f8e7 	bl	800b714 <__malloc_lock>
 800b546:	4a1e      	ldr	r2, [pc, #120]	; (800b5c0 <_free_r+0x94>)
 800b548:	9801      	ldr	r0, [sp, #4]
 800b54a:	6813      	ldr	r3, [r2, #0]
 800b54c:	b933      	cbnz	r3, 800b55c <_free_r+0x30>
 800b54e:	6063      	str	r3, [r4, #4]
 800b550:	6014      	str	r4, [r2, #0]
 800b552:	b003      	add	sp, #12
 800b554:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b558:	f000 b8e2 	b.w	800b720 <__malloc_unlock>
 800b55c:	42a3      	cmp	r3, r4
 800b55e:	d908      	bls.n	800b572 <_free_r+0x46>
 800b560:	6825      	ldr	r5, [r4, #0]
 800b562:	1961      	adds	r1, r4, r5
 800b564:	428b      	cmp	r3, r1
 800b566:	bf01      	itttt	eq
 800b568:	6819      	ldreq	r1, [r3, #0]
 800b56a:	685b      	ldreq	r3, [r3, #4]
 800b56c:	1949      	addeq	r1, r1, r5
 800b56e:	6021      	streq	r1, [r4, #0]
 800b570:	e7ed      	b.n	800b54e <_free_r+0x22>
 800b572:	461a      	mov	r2, r3
 800b574:	685b      	ldr	r3, [r3, #4]
 800b576:	b10b      	cbz	r3, 800b57c <_free_r+0x50>
 800b578:	42a3      	cmp	r3, r4
 800b57a:	d9fa      	bls.n	800b572 <_free_r+0x46>
 800b57c:	6811      	ldr	r1, [r2, #0]
 800b57e:	1855      	adds	r5, r2, r1
 800b580:	42a5      	cmp	r5, r4
 800b582:	d10b      	bne.n	800b59c <_free_r+0x70>
 800b584:	6824      	ldr	r4, [r4, #0]
 800b586:	4421      	add	r1, r4
 800b588:	1854      	adds	r4, r2, r1
 800b58a:	42a3      	cmp	r3, r4
 800b58c:	6011      	str	r1, [r2, #0]
 800b58e:	d1e0      	bne.n	800b552 <_free_r+0x26>
 800b590:	681c      	ldr	r4, [r3, #0]
 800b592:	685b      	ldr	r3, [r3, #4]
 800b594:	6053      	str	r3, [r2, #4]
 800b596:	440c      	add	r4, r1
 800b598:	6014      	str	r4, [r2, #0]
 800b59a:	e7da      	b.n	800b552 <_free_r+0x26>
 800b59c:	d902      	bls.n	800b5a4 <_free_r+0x78>
 800b59e:	230c      	movs	r3, #12
 800b5a0:	6003      	str	r3, [r0, #0]
 800b5a2:	e7d6      	b.n	800b552 <_free_r+0x26>
 800b5a4:	6825      	ldr	r5, [r4, #0]
 800b5a6:	1961      	adds	r1, r4, r5
 800b5a8:	428b      	cmp	r3, r1
 800b5aa:	bf04      	itt	eq
 800b5ac:	6819      	ldreq	r1, [r3, #0]
 800b5ae:	685b      	ldreq	r3, [r3, #4]
 800b5b0:	6063      	str	r3, [r4, #4]
 800b5b2:	bf04      	itt	eq
 800b5b4:	1949      	addeq	r1, r1, r5
 800b5b6:	6021      	streq	r1, [r4, #0]
 800b5b8:	6054      	str	r4, [r2, #4]
 800b5ba:	e7ca      	b.n	800b552 <_free_r+0x26>
 800b5bc:	b003      	add	sp, #12
 800b5be:	bd30      	pop	{r4, r5, pc}
 800b5c0:	20001104 	.word	0x20001104

0800b5c4 <malloc>:
 800b5c4:	4b02      	ldr	r3, [pc, #8]	; (800b5d0 <malloc+0xc>)
 800b5c6:	4601      	mov	r1, r0
 800b5c8:	6818      	ldr	r0, [r3, #0]
 800b5ca:	f000 b823 	b.w	800b614 <_malloc_r>
 800b5ce:	bf00      	nop
 800b5d0:	20000074 	.word	0x20000074

0800b5d4 <sbrk_aligned>:
 800b5d4:	b570      	push	{r4, r5, r6, lr}
 800b5d6:	4e0e      	ldr	r6, [pc, #56]	; (800b610 <sbrk_aligned+0x3c>)
 800b5d8:	460c      	mov	r4, r1
 800b5da:	6831      	ldr	r1, [r6, #0]
 800b5dc:	4605      	mov	r5, r0
 800b5de:	b911      	cbnz	r1, 800b5e6 <sbrk_aligned+0x12>
 800b5e0:	f002 f878 	bl	800d6d4 <_sbrk_r>
 800b5e4:	6030      	str	r0, [r6, #0]
 800b5e6:	4621      	mov	r1, r4
 800b5e8:	4628      	mov	r0, r5
 800b5ea:	f002 f873 	bl	800d6d4 <_sbrk_r>
 800b5ee:	1c43      	adds	r3, r0, #1
 800b5f0:	d00a      	beq.n	800b608 <sbrk_aligned+0x34>
 800b5f2:	1cc4      	adds	r4, r0, #3
 800b5f4:	f024 0403 	bic.w	r4, r4, #3
 800b5f8:	42a0      	cmp	r0, r4
 800b5fa:	d007      	beq.n	800b60c <sbrk_aligned+0x38>
 800b5fc:	1a21      	subs	r1, r4, r0
 800b5fe:	4628      	mov	r0, r5
 800b600:	f002 f868 	bl	800d6d4 <_sbrk_r>
 800b604:	3001      	adds	r0, #1
 800b606:	d101      	bne.n	800b60c <sbrk_aligned+0x38>
 800b608:	f04f 34ff 	mov.w	r4, #4294967295
 800b60c:	4620      	mov	r0, r4
 800b60e:	bd70      	pop	{r4, r5, r6, pc}
 800b610:	20001108 	.word	0x20001108

0800b614 <_malloc_r>:
 800b614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b618:	1ccd      	adds	r5, r1, #3
 800b61a:	f025 0503 	bic.w	r5, r5, #3
 800b61e:	3508      	adds	r5, #8
 800b620:	2d0c      	cmp	r5, #12
 800b622:	bf38      	it	cc
 800b624:	250c      	movcc	r5, #12
 800b626:	2d00      	cmp	r5, #0
 800b628:	4607      	mov	r7, r0
 800b62a:	db01      	blt.n	800b630 <_malloc_r+0x1c>
 800b62c:	42a9      	cmp	r1, r5
 800b62e:	d905      	bls.n	800b63c <_malloc_r+0x28>
 800b630:	230c      	movs	r3, #12
 800b632:	603b      	str	r3, [r7, #0]
 800b634:	2600      	movs	r6, #0
 800b636:	4630      	mov	r0, r6
 800b638:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b63c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b710 <_malloc_r+0xfc>
 800b640:	f000 f868 	bl	800b714 <__malloc_lock>
 800b644:	f8d8 3000 	ldr.w	r3, [r8]
 800b648:	461c      	mov	r4, r3
 800b64a:	bb5c      	cbnz	r4, 800b6a4 <_malloc_r+0x90>
 800b64c:	4629      	mov	r1, r5
 800b64e:	4638      	mov	r0, r7
 800b650:	f7ff ffc0 	bl	800b5d4 <sbrk_aligned>
 800b654:	1c43      	adds	r3, r0, #1
 800b656:	4604      	mov	r4, r0
 800b658:	d155      	bne.n	800b706 <_malloc_r+0xf2>
 800b65a:	f8d8 4000 	ldr.w	r4, [r8]
 800b65e:	4626      	mov	r6, r4
 800b660:	2e00      	cmp	r6, #0
 800b662:	d145      	bne.n	800b6f0 <_malloc_r+0xdc>
 800b664:	2c00      	cmp	r4, #0
 800b666:	d048      	beq.n	800b6fa <_malloc_r+0xe6>
 800b668:	6823      	ldr	r3, [r4, #0]
 800b66a:	4631      	mov	r1, r6
 800b66c:	4638      	mov	r0, r7
 800b66e:	eb04 0903 	add.w	r9, r4, r3
 800b672:	f002 f82f 	bl	800d6d4 <_sbrk_r>
 800b676:	4581      	cmp	r9, r0
 800b678:	d13f      	bne.n	800b6fa <_malloc_r+0xe6>
 800b67a:	6821      	ldr	r1, [r4, #0]
 800b67c:	1a6d      	subs	r5, r5, r1
 800b67e:	4629      	mov	r1, r5
 800b680:	4638      	mov	r0, r7
 800b682:	f7ff ffa7 	bl	800b5d4 <sbrk_aligned>
 800b686:	3001      	adds	r0, #1
 800b688:	d037      	beq.n	800b6fa <_malloc_r+0xe6>
 800b68a:	6823      	ldr	r3, [r4, #0]
 800b68c:	442b      	add	r3, r5
 800b68e:	6023      	str	r3, [r4, #0]
 800b690:	f8d8 3000 	ldr.w	r3, [r8]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d038      	beq.n	800b70a <_malloc_r+0xf6>
 800b698:	685a      	ldr	r2, [r3, #4]
 800b69a:	42a2      	cmp	r2, r4
 800b69c:	d12b      	bne.n	800b6f6 <_malloc_r+0xe2>
 800b69e:	2200      	movs	r2, #0
 800b6a0:	605a      	str	r2, [r3, #4]
 800b6a2:	e00f      	b.n	800b6c4 <_malloc_r+0xb0>
 800b6a4:	6822      	ldr	r2, [r4, #0]
 800b6a6:	1b52      	subs	r2, r2, r5
 800b6a8:	d41f      	bmi.n	800b6ea <_malloc_r+0xd6>
 800b6aa:	2a0b      	cmp	r2, #11
 800b6ac:	d917      	bls.n	800b6de <_malloc_r+0xca>
 800b6ae:	1961      	adds	r1, r4, r5
 800b6b0:	42a3      	cmp	r3, r4
 800b6b2:	6025      	str	r5, [r4, #0]
 800b6b4:	bf18      	it	ne
 800b6b6:	6059      	strne	r1, [r3, #4]
 800b6b8:	6863      	ldr	r3, [r4, #4]
 800b6ba:	bf08      	it	eq
 800b6bc:	f8c8 1000 	streq.w	r1, [r8]
 800b6c0:	5162      	str	r2, [r4, r5]
 800b6c2:	604b      	str	r3, [r1, #4]
 800b6c4:	4638      	mov	r0, r7
 800b6c6:	f104 060b 	add.w	r6, r4, #11
 800b6ca:	f000 f829 	bl	800b720 <__malloc_unlock>
 800b6ce:	f026 0607 	bic.w	r6, r6, #7
 800b6d2:	1d23      	adds	r3, r4, #4
 800b6d4:	1af2      	subs	r2, r6, r3
 800b6d6:	d0ae      	beq.n	800b636 <_malloc_r+0x22>
 800b6d8:	1b9b      	subs	r3, r3, r6
 800b6da:	50a3      	str	r3, [r4, r2]
 800b6dc:	e7ab      	b.n	800b636 <_malloc_r+0x22>
 800b6de:	42a3      	cmp	r3, r4
 800b6e0:	6862      	ldr	r2, [r4, #4]
 800b6e2:	d1dd      	bne.n	800b6a0 <_malloc_r+0x8c>
 800b6e4:	f8c8 2000 	str.w	r2, [r8]
 800b6e8:	e7ec      	b.n	800b6c4 <_malloc_r+0xb0>
 800b6ea:	4623      	mov	r3, r4
 800b6ec:	6864      	ldr	r4, [r4, #4]
 800b6ee:	e7ac      	b.n	800b64a <_malloc_r+0x36>
 800b6f0:	4634      	mov	r4, r6
 800b6f2:	6876      	ldr	r6, [r6, #4]
 800b6f4:	e7b4      	b.n	800b660 <_malloc_r+0x4c>
 800b6f6:	4613      	mov	r3, r2
 800b6f8:	e7cc      	b.n	800b694 <_malloc_r+0x80>
 800b6fa:	230c      	movs	r3, #12
 800b6fc:	603b      	str	r3, [r7, #0]
 800b6fe:	4638      	mov	r0, r7
 800b700:	f000 f80e 	bl	800b720 <__malloc_unlock>
 800b704:	e797      	b.n	800b636 <_malloc_r+0x22>
 800b706:	6025      	str	r5, [r4, #0]
 800b708:	e7dc      	b.n	800b6c4 <_malloc_r+0xb0>
 800b70a:	605b      	str	r3, [r3, #4]
 800b70c:	deff      	udf	#255	; 0xff
 800b70e:	bf00      	nop
 800b710:	20001104 	.word	0x20001104

0800b714 <__malloc_lock>:
 800b714:	4801      	ldr	r0, [pc, #4]	; (800b71c <__malloc_lock+0x8>)
 800b716:	f7ff b886 	b.w	800a826 <__retarget_lock_acquire_recursive>
 800b71a:	bf00      	nop
 800b71c:	20001100 	.word	0x20001100

0800b720 <__malloc_unlock>:
 800b720:	4801      	ldr	r0, [pc, #4]	; (800b728 <__malloc_unlock+0x8>)
 800b722:	f7ff b881 	b.w	800a828 <__retarget_lock_release_recursive>
 800b726:	bf00      	nop
 800b728:	20001100 	.word	0x20001100

0800b72c <_Balloc>:
 800b72c:	b570      	push	{r4, r5, r6, lr}
 800b72e:	69c6      	ldr	r6, [r0, #28]
 800b730:	4604      	mov	r4, r0
 800b732:	460d      	mov	r5, r1
 800b734:	b976      	cbnz	r6, 800b754 <_Balloc+0x28>
 800b736:	2010      	movs	r0, #16
 800b738:	f7ff ff44 	bl	800b5c4 <malloc>
 800b73c:	4602      	mov	r2, r0
 800b73e:	61e0      	str	r0, [r4, #28]
 800b740:	b920      	cbnz	r0, 800b74c <_Balloc+0x20>
 800b742:	4b18      	ldr	r3, [pc, #96]	; (800b7a4 <_Balloc+0x78>)
 800b744:	4818      	ldr	r0, [pc, #96]	; (800b7a8 <_Balloc+0x7c>)
 800b746:	216b      	movs	r1, #107	; 0x6b
 800b748:	f001 ffea 	bl	800d720 <__assert_func>
 800b74c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b750:	6006      	str	r6, [r0, #0]
 800b752:	60c6      	str	r6, [r0, #12]
 800b754:	69e6      	ldr	r6, [r4, #28]
 800b756:	68f3      	ldr	r3, [r6, #12]
 800b758:	b183      	cbz	r3, 800b77c <_Balloc+0x50>
 800b75a:	69e3      	ldr	r3, [r4, #28]
 800b75c:	68db      	ldr	r3, [r3, #12]
 800b75e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b762:	b9b8      	cbnz	r0, 800b794 <_Balloc+0x68>
 800b764:	2101      	movs	r1, #1
 800b766:	fa01 f605 	lsl.w	r6, r1, r5
 800b76a:	1d72      	adds	r2, r6, #5
 800b76c:	0092      	lsls	r2, r2, #2
 800b76e:	4620      	mov	r0, r4
 800b770:	f001 fff4 	bl	800d75c <_calloc_r>
 800b774:	b160      	cbz	r0, 800b790 <_Balloc+0x64>
 800b776:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b77a:	e00e      	b.n	800b79a <_Balloc+0x6e>
 800b77c:	2221      	movs	r2, #33	; 0x21
 800b77e:	2104      	movs	r1, #4
 800b780:	4620      	mov	r0, r4
 800b782:	f001 ffeb 	bl	800d75c <_calloc_r>
 800b786:	69e3      	ldr	r3, [r4, #28]
 800b788:	60f0      	str	r0, [r6, #12]
 800b78a:	68db      	ldr	r3, [r3, #12]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d1e4      	bne.n	800b75a <_Balloc+0x2e>
 800b790:	2000      	movs	r0, #0
 800b792:	bd70      	pop	{r4, r5, r6, pc}
 800b794:	6802      	ldr	r2, [r0, #0]
 800b796:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b79a:	2300      	movs	r3, #0
 800b79c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b7a0:	e7f7      	b.n	800b792 <_Balloc+0x66>
 800b7a2:	bf00      	nop
 800b7a4:	0800eeaa 	.word	0x0800eeaa
 800b7a8:	0800ef2a 	.word	0x0800ef2a

0800b7ac <_Bfree>:
 800b7ac:	b570      	push	{r4, r5, r6, lr}
 800b7ae:	69c6      	ldr	r6, [r0, #28]
 800b7b0:	4605      	mov	r5, r0
 800b7b2:	460c      	mov	r4, r1
 800b7b4:	b976      	cbnz	r6, 800b7d4 <_Bfree+0x28>
 800b7b6:	2010      	movs	r0, #16
 800b7b8:	f7ff ff04 	bl	800b5c4 <malloc>
 800b7bc:	4602      	mov	r2, r0
 800b7be:	61e8      	str	r0, [r5, #28]
 800b7c0:	b920      	cbnz	r0, 800b7cc <_Bfree+0x20>
 800b7c2:	4b09      	ldr	r3, [pc, #36]	; (800b7e8 <_Bfree+0x3c>)
 800b7c4:	4809      	ldr	r0, [pc, #36]	; (800b7ec <_Bfree+0x40>)
 800b7c6:	218f      	movs	r1, #143	; 0x8f
 800b7c8:	f001 ffaa 	bl	800d720 <__assert_func>
 800b7cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b7d0:	6006      	str	r6, [r0, #0]
 800b7d2:	60c6      	str	r6, [r0, #12]
 800b7d4:	b13c      	cbz	r4, 800b7e6 <_Bfree+0x3a>
 800b7d6:	69eb      	ldr	r3, [r5, #28]
 800b7d8:	6862      	ldr	r2, [r4, #4]
 800b7da:	68db      	ldr	r3, [r3, #12]
 800b7dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b7e0:	6021      	str	r1, [r4, #0]
 800b7e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b7e6:	bd70      	pop	{r4, r5, r6, pc}
 800b7e8:	0800eeaa 	.word	0x0800eeaa
 800b7ec:	0800ef2a 	.word	0x0800ef2a

0800b7f0 <__multadd>:
 800b7f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7f4:	690d      	ldr	r5, [r1, #16]
 800b7f6:	4607      	mov	r7, r0
 800b7f8:	460c      	mov	r4, r1
 800b7fa:	461e      	mov	r6, r3
 800b7fc:	f101 0c14 	add.w	ip, r1, #20
 800b800:	2000      	movs	r0, #0
 800b802:	f8dc 3000 	ldr.w	r3, [ip]
 800b806:	b299      	uxth	r1, r3
 800b808:	fb02 6101 	mla	r1, r2, r1, r6
 800b80c:	0c1e      	lsrs	r6, r3, #16
 800b80e:	0c0b      	lsrs	r3, r1, #16
 800b810:	fb02 3306 	mla	r3, r2, r6, r3
 800b814:	b289      	uxth	r1, r1
 800b816:	3001      	adds	r0, #1
 800b818:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b81c:	4285      	cmp	r5, r0
 800b81e:	f84c 1b04 	str.w	r1, [ip], #4
 800b822:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b826:	dcec      	bgt.n	800b802 <__multadd+0x12>
 800b828:	b30e      	cbz	r6, 800b86e <__multadd+0x7e>
 800b82a:	68a3      	ldr	r3, [r4, #8]
 800b82c:	42ab      	cmp	r3, r5
 800b82e:	dc19      	bgt.n	800b864 <__multadd+0x74>
 800b830:	6861      	ldr	r1, [r4, #4]
 800b832:	4638      	mov	r0, r7
 800b834:	3101      	adds	r1, #1
 800b836:	f7ff ff79 	bl	800b72c <_Balloc>
 800b83a:	4680      	mov	r8, r0
 800b83c:	b928      	cbnz	r0, 800b84a <__multadd+0x5a>
 800b83e:	4602      	mov	r2, r0
 800b840:	4b0c      	ldr	r3, [pc, #48]	; (800b874 <__multadd+0x84>)
 800b842:	480d      	ldr	r0, [pc, #52]	; (800b878 <__multadd+0x88>)
 800b844:	21ba      	movs	r1, #186	; 0xba
 800b846:	f001 ff6b 	bl	800d720 <__assert_func>
 800b84a:	6922      	ldr	r2, [r4, #16]
 800b84c:	3202      	adds	r2, #2
 800b84e:	f104 010c 	add.w	r1, r4, #12
 800b852:	0092      	lsls	r2, r2, #2
 800b854:	300c      	adds	r0, #12
 800b856:	f001 ff4d 	bl	800d6f4 <memcpy>
 800b85a:	4621      	mov	r1, r4
 800b85c:	4638      	mov	r0, r7
 800b85e:	f7ff ffa5 	bl	800b7ac <_Bfree>
 800b862:	4644      	mov	r4, r8
 800b864:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b868:	3501      	adds	r5, #1
 800b86a:	615e      	str	r6, [r3, #20]
 800b86c:	6125      	str	r5, [r4, #16]
 800b86e:	4620      	mov	r0, r4
 800b870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b874:	0800ef19 	.word	0x0800ef19
 800b878:	0800ef2a 	.word	0x0800ef2a

0800b87c <__s2b>:
 800b87c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b880:	460c      	mov	r4, r1
 800b882:	4615      	mov	r5, r2
 800b884:	461f      	mov	r7, r3
 800b886:	2209      	movs	r2, #9
 800b888:	3308      	adds	r3, #8
 800b88a:	4606      	mov	r6, r0
 800b88c:	fb93 f3f2 	sdiv	r3, r3, r2
 800b890:	2100      	movs	r1, #0
 800b892:	2201      	movs	r2, #1
 800b894:	429a      	cmp	r2, r3
 800b896:	db09      	blt.n	800b8ac <__s2b+0x30>
 800b898:	4630      	mov	r0, r6
 800b89a:	f7ff ff47 	bl	800b72c <_Balloc>
 800b89e:	b940      	cbnz	r0, 800b8b2 <__s2b+0x36>
 800b8a0:	4602      	mov	r2, r0
 800b8a2:	4b19      	ldr	r3, [pc, #100]	; (800b908 <__s2b+0x8c>)
 800b8a4:	4819      	ldr	r0, [pc, #100]	; (800b90c <__s2b+0x90>)
 800b8a6:	21d3      	movs	r1, #211	; 0xd3
 800b8a8:	f001 ff3a 	bl	800d720 <__assert_func>
 800b8ac:	0052      	lsls	r2, r2, #1
 800b8ae:	3101      	adds	r1, #1
 800b8b0:	e7f0      	b.n	800b894 <__s2b+0x18>
 800b8b2:	9b08      	ldr	r3, [sp, #32]
 800b8b4:	6143      	str	r3, [r0, #20]
 800b8b6:	2d09      	cmp	r5, #9
 800b8b8:	f04f 0301 	mov.w	r3, #1
 800b8bc:	6103      	str	r3, [r0, #16]
 800b8be:	dd16      	ble.n	800b8ee <__s2b+0x72>
 800b8c0:	f104 0909 	add.w	r9, r4, #9
 800b8c4:	46c8      	mov	r8, r9
 800b8c6:	442c      	add	r4, r5
 800b8c8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b8cc:	4601      	mov	r1, r0
 800b8ce:	3b30      	subs	r3, #48	; 0x30
 800b8d0:	220a      	movs	r2, #10
 800b8d2:	4630      	mov	r0, r6
 800b8d4:	f7ff ff8c 	bl	800b7f0 <__multadd>
 800b8d8:	45a0      	cmp	r8, r4
 800b8da:	d1f5      	bne.n	800b8c8 <__s2b+0x4c>
 800b8dc:	f1a5 0408 	sub.w	r4, r5, #8
 800b8e0:	444c      	add	r4, r9
 800b8e2:	1b2d      	subs	r5, r5, r4
 800b8e4:	1963      	adds	r3, r4, r5
 800b8e6:	42bb      	cmp	r3, r7
 800b8e8:	db04      	blt.n	800b8f4 <__s2b+0x78>
 800b8ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8ee:	340a      	adds	r4, #10
 800b8f0:	2509      	movs	r5, #9
 800b8f2:	e7f6      	b.n	800b8e2 <__s2b+0x66>
 800b8f4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b8f8:	4601      	mov	r1, r0
 800b8fa:	3b30      	subs	r3, #48	; 0x30
 800b8fc:	220a      	movs	r2, #10
 800b8fe:	4630      	mov	r0, r6
 800b900:	f7ff ff76 	bl	800b7f0 <__multadd>
 800b904:	e7ee      	b.n	800b8e4 <__s2b+0x68>
 800b906:	bf00      	nop
 800b908:	0800ef19 	.word	0x0800ef19
 800b90c:	0800ef2a 	.word	0x0800ef2a

0800b910 <__hi0bits>:
 800b910:	0c03      	lsrs	r3, r0, #16
 800b912:	041b      	lsls	r3, r3, #16
 800b914:	b9d3      	cbnz	r3, 800b94c <__hi0bits+0x3c>
 800b916:	0400      	lsls	r0, r0, #16
 800b918:	2310      	movs	r3, #16
 800b91a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b91e:	bf04      	itt	eq
 800b920:	0200      	lsleq	r0, r0, #8
 800b922:	3308      	addeq	r3, #8
 800b924:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b928:	bf04      	itt	eq
 800b92a:	0100      	lsleq	r0, r0, #4
 800b92c:	3304      	addeq	r3, #4
 800b92e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b932:	bf04      	itt	eq
 800b934:	0080      	lsleq	r0, r0, #2
 800b936:	3302      	addeq	r3, #2
 800b938:	2800      	cmp	r0, #0
 800b93a:	db05      	blt.n	800b948 <__hi0bits+0x38>
 800b93c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b940:	f103 0301 	add.w	r3, r3, #1
 800b944:	bf08      	it	eq
 800b946:	2320      	moveq	r3, #32
 800b948:	4618      	mov	r0, r3
 800b94a:	4770      	bx	lr
 800b94c:	2300      	movs	r3, #0
 800b94e:	e7e4      	b.n	800b91a <__hi0bits+0xa>

0800b950 <__lo0bits>:
 800b950:	6803      	ldr	r3, [r0, #0]
 800b952:	f013 0207 	ands.w	r2, r3, #7
 800b956:	d00c      	beq.n	800b972 <__lo0bits+0x22>
 800b958:	07d9      	lsls	r1, r3, #31
 800b95a:	d422      	bmi.n	800b9a2 <__lo0bits+0x52>
 800b95c:	079a      	lsls	r2, r3, #30
 800b95e:	bf49      	itett	mi
 800b960:	085b      	lsrmi	r3, r3, #1
 800b962:	089b      	lsrpl	r3, r3, #2
 800b964:	6003      	strmi	r3, [r0, #0]
 800b966:	2201      	movmi	r2, #1
 800b968:	bf5c      	itt	pl
 800b96a:	6003      	strpl	r3, [r0, #0]
 800b96c:	2202      	movpl	r2, #2
 800b96e:	4610      	mov	r0, r2
 800b970:	4770      	bx	lr
 800b972:	b299      	uxth	r1, r3
 800b974:	b909      	cbnz	r1, 800b97a <__lo0bits+0x2a>
 800b976:	0c1b      	lsrs	r3, r3, #16
 800b978:	2210      	movs	r2, #16
 800b97a:	b2d9      	uxtb	r1, r3
 800b97c:	b909      	cbnz	r1, 800b982 <__lo0bits+0x32>
 800b97e:	3208      	adds	r2, #8
 800b980:	0a1b      	lsrs	r3, r3, #8
 800b982:	0719      	lsls	r1, r3, #28
 800b984:	bf04      	itt	eq
 800b986:	091b      	lsreq	r3, r3, #4
 800b988:	3204      	addeq	r2, #4
 800b98a:	0799      	lsls	r1, r3, #30
 800b98c:	bf04      	itt	eq
 800b98e:	089b      	lsreq	r3, r3, #2
 800b990:	3202      	addeq	r2, #2
 800b992:	07d9      	lsls	r1, r3, #31
 800b994:	d403      	bmi.n	800b99e <__lo0bits+0x4e>
 800b996:	085b      	lsrs	r3, r3, #1
 800b998:	f102 0201 	add.w	r2, r2, #1
 800b99c:	d003      	beq.n	800b9a6 <__lo0bits+0x56>
 800b99e:	6003      	str	r3, [r0, #0]
 800b9a0:	e7e5      	b.n	800b96e <__lo0bits+0x1e>
 800b9a2:	2200      	movs	r2, #0
 800b9a4:	e7e3      	b.n	800b96e <__lo0bits+0x1e>
 800b9a6:	2220      	movs	r2, #32
 800b9a8:	e7e1      	b.n	800b96e <__lo0bits+0x1e>
	...

0800b9ac <__i2b>:
 800b9ac:	b510      	push	{r4, lr}
 800b9ae:	460c      	mov	r4, r1
 800b9b0:	2101      	movs	r1, #1
 800b9b2:	f7ff febb 	bl	800b72c <_Balloc>
 800b9b6:	4602      	mov	r2, r0
 800b9b8:	b928      	cbnz	r0, 800b9c6 <__i2b+0x1a>
 800b9ba:	4b05      	ldr	r3, [pc, #20]	; (800b9d0 <__i2b+0x24>)
 800b9bc:	4805      	ldr	r0, [pc, #20]	; (800b9d4 <__i2b+0x28>)
 800b9be:	f240 1145 	movw	r1, #325	; 0x145
 800b9c2:	f001 fead 	bl	800d720 <__assert_func>
 800b9c6:	2301      	movs	r3, #1
 800b9c8:	6144      	str	r4, [r0, #20]
 800b9ca:	6103      	str	r3, [r0, #16]
 800b9cc:	bd10      	pop	{r4, pc}
 800b9ce:	bf00      	nop
 800b9d0:	0800ef19 	.word	0x0800ef19
 800b9d4:	0800ef2a 	.word	0x0800ef2a

0800b9d8 <__multiply>:
 800b9d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9dc:	4691      	mov	r9, r2
 800b9de:	690a      	ldr	r2, [r1, #16]
 800b9e0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b9e4:	429a      	cmp	r2, r3
 800b9e6:	bfb8      	it	lt
 800b9e8:	460b      	movlt	r3, r1
 800b9ea:	460c      	mov	r4, r1
 800b9ec:	bfbc      	itt	lt
 800b9ee:	464c      	movlt	r4, r9
 800b9f0:	4699      	movlt	r9, r3
 800b9f2:	6927      	ldr	r7, [r4, #16]
 800b9f4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b9f8:	68a3      	ldr	r3, [r4, #8]
 800b9fa:	6861      	ldr	r1, [r4, #4]
 800b9fc:	eb07 060a 	add.w	r6, r7, sl
 800ba00:	42b3      	cmp	r3, r6
 800ba02:	b085      	sub	sp, #20
 800ba04:	bfb8      	it	lt
 800ba06:	3101      	addlt	r1, #1
 800ba08:	f7ff fe90 	bl	800b72c <_Balloc>
 800ba0c:	b930      	cbnz	r0, 800ba1c <__multiply+0x44>
 800ba0e:	4602      	mov	r2, r0
 800ba10:	4b44      	ldr	r3, [pc, #272]	; (800bb24 <__multiply+0x14c>)
 800ba12:	4845      	ldr	r0, [pc, #276]	; (800bb28 <__multiply+0x150>)
 800ba14:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800ba18:	f001 fe82 	bl	800d720 <__assert_func>
 800ba1c:	f100 0514 	add.w	r5, r0, #20
 800ba20:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ba24:	462b      	mov	r3, r5
 800ba26:	2200      	movs	r2, #0
 800ba28:	4543      	cmp	r3, r8
 800ba2a:	d321      	bcc.n	800ba70 <__multiply+0x98>
 800ba2c:	f104 0314 	add.w	r3, r4, #20
 800ba30:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ba34:	f109 0314 	add.w	r3, r9, #20
 800ba38:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ba3c:	9202      	str	r2, [sp, #8]
 800ba3e:	1b3a      	subs	r2, r7, r4
 800ba40:	3a15      	subs	r2, #21
 800ba42:	f022 0203 	bic.w	r2, r2, #3
 800ba46:	3204      	adds	r2, #4
 800ba48:	f104 0115 	add.w	r1, r4, #21
 800ba4c:	428f      	cmp	r7, r1
 800ba4e:	bf38      	it	cc
 800ba50:	2204      	movcc	r2, #4
 800ba52:	9201      	str	r2, [sp, #4]
 800ba54:	9a02      	ldr	r2, [sp, #8]
 800ba56:	9303      	str	r3, [sp, #12]
 800ba58:	429a      	cmp	r2, r3
 800ba5a:	d80c      	bhi.n	800ba76 <__multiply+0x9e>
 800ba5c:	2e00      	cmp	r6, #0
 800ba5e:	dd03      	ble.n	800ba68 <__multiply+0x90>
 800ba60:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d05b      	beq.n	800bb20 <__multiply+0x148>
 800ba68:	6106      	str	r6, [r0, #16]
 800ba6a:	b005      	add	sp, #20
 800ba6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba70:	f843 2b04 	str.w	r2, [r3], #4
 800ba74:	e7d8      	b.n	800ba28 <__multiply+0x50>
 800ba76:	f8b3 a000 	ldrh.w	sl, [r3]
 800ba7a:	f1ba 0f00 	cmp.w	sl, #0
 800ba7e:	d024      	beq.n	800baca <__multiply+0xf2>
 800ba80:	f104 0e14 	add.w	lr, r4, #20
 800ba84:	46a9      	mov	r9, r5
 800ba86:	f04f 0c00 	mov.w	ip, #0
 800ba8a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ba8e:	f8d9 1000 	ldr.w	r1, [r9]
 800ba92:	fa1f fb82 	uxth.w	fp, r2
 800ba96:	b289      	uxth	r1, r1
 800ba98:	fb0a 110b 	mla	r1, sl, fp, r1
 800ba9c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800baa0:	f8d9 2000 	ldr.w	r2, [r9]
 800baa4:	4461      	add	r1, ip
 800baa6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800baaa:	fb0a c20b 	mla	r2, sl, fp, ip
 800baae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bab2:	b289      	uxth	r1, r1
 800bab4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bab8:	4577      	cmp	r7, lr
 800baba:	f849 1b04 	str.w	r1, [r9], #4
 800babe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bac2:	d8e2      	bhi.n	800ba8a <__multiply+0xb2>
 800bac4:	9a01      	ldr	r2, [sp, #4]
 800bac6:	f845 c002 	str.w	ip, [r5, r2]
 800baca:	9a03      	ldr	r2, [sp, #12]
 800bacc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bad0:	3304      	adds	r3, #4
 800bad2:	f1b9 0f00 	cmp.w	r9, #0
 800bad6:	d021      	beq.n	800bb1c <__multiply+0x144>
 800bad8:	6829      	ldr	r1, [r5, #0]
 800bada:	f104 0c14 	add.w	ip, r4, #20
 800bade:	46ae      	mov	lr, r5
 800bae0:	f04f 0a00 	mov.w	sl, #0
 800bae4:	f8bc b000 	ldrh.w	fp, [ip]
 800bae8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800baec:	fb09 220b 	mla	r2, r9, fp, r2
 800baf0:	4452      	add	r2, sl
 800baf2:	b289      	uxth	r1, r1
 800baf4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800baf8:	f84e 1b04 	str.w	r1, [lr], #4
 800bafc:	f85c 1b04 	ldr.w	r1, [ip], #4
 800bb00:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bb04:	f8be 1000 	ldrh.w	r1, [lr]
 800bb08:	fb09 110a 	mla	r1, r9, sl, r1
 800bb0c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800bb10:	4567      	cmp	r7, ip
 800bb12:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bb16:	d8e5      	bhi.n	800bae4 <__multiply+0x10c>
 800bb18:	9a01      	ldr	r2, [sp, #4]
 800bb1a:	50a9      	str	r1, [r5, r2]
 800bb1c:	3504      	adds	r5, #4
 800bb1e:	e799      	b.n	800ba54 <__multiply+0x7c>
 800bb20:	3e01      	subs	r6, #1
 800bb22:	e79b      	b.n	800ba5c <__multiply+0x84>
 800bb24:	0800ef19 	.word	0x0800ef19
 800bb28:	0800ef2a 	.word	0x0800ef2a

0800bb2c <__pow5mult>:
 800bb2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb30:	4615      	mov	r5, r2
 800bb32:	f012 0203 	ands.w	r2, r2, #3
 800bb36:	4606      	mov	r6, r0
 800bb38:	460f      	mov	r7, r1
 800bb3a:	d007      	beq.n	800bb4c <__pow5mult+0x20>
 800bb3c:	4c25      	ldr	r4, [pc, #148]	; (800bbd4 <__pow5mult+0xa8>)
 800bb3e:	3a01      	subs	r2, #1
 800bb40:	2300      	movs	r3, #0
 800bb42:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb46:	f7ff fe53 	bl	800b7f0 <__multadd>
 800bb4a:	4607      	mov	r7, r0
 800bb4c:	10ad      	asrs	r5, r5, #2
 800bb4e:	d03d      	beq.n	800bbcc <__pow5mult+0xa0>
 800bb50:	69f4      	ldr	r4, [r6, #28]
 800bb52:	b97c      	cbnz	r4, 800bb74 <__pow5mult+0x48>
 800bb54:	2010      	movs	r0, #16
 800bb56:	f7ff fd35 	bl	800b5c4 <malloc>
 800bb5a:	4602      	mov	r2, r0
 800bb5c:	61f0      	str	r0, [r6, #28]
 800bb5e:	b928      	cbnz	r0, 800bb6c <__pow5mult+0x40>
 800bb60:	4b1d      	ldr	r3, [pc, #116]	; (800bbd8 <__pow5mult+0xac>)
 800bb62:	481e      	ldr	r0, [pc, #120]	; (800bbdc <__pow5mult+0xb0>)
 800bb64:	f240 11b3 	movw	r1, #435	; 0x1b3
 800bb68:	f001 fdda 	bl	800d720 <__assert_func>
 800bb6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bb70:	6004      	str	r4, [r0, #0]
 800bb72:	60c4      	str	r4, [r0, #12]
 800bb74:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800bb78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bb7c:	b94c      	cbnz	r4, 800bb92 <__pow5mult+0x66>
 800bb7e:	f240 2171 	movw	r1, #625	; 0x271
 800bb82:	4630      	mov	r0, r6
 800bb84:	f7ff ff12 	bl	800b9ac <__i2b>
 800bb88:	2300      	movs	r3, #0
 800bb8a:	f8c8 0008 	str.w	r0, [r8, #8]
 800bb8e:	4604      	mov	r4, r0
 800bb90:	6003      	str	r3, [r0, #0]
 800bb92:	f04f 0900 	mov.w	r9, #0
 800bb96:	07eb      	lsls	r3, r5, #31
 800bb98:	d50a      	bpl.n	800bbb0 <__pow5mult+0x84>
 800bb9a:	4639      	mov	r1, r7
 800bb9c:	4622      	mov	r2, r4
 800bb9e:	4630      	mov	r0, r6
 800bba0:	f7ff ff1a 	bl	800b9d8 <__multiply>
 800bba4:	4639      	mov	r1, r7
 800bba6:	4680      	mov	r8, r0
 800bba8:	4630      	mov	r0, r6
 800bbaa:	f7ff fdff 	bl	800b7ac <_Bfree>
 800bbae:	4647      	mov	r7, r8
 800bbb0:	106d      	asrs	r5, r5, #1
 800bbb2:	d00b      	beq.n	800bbcc <__pow5mult+0xa0>
 800bbb4:	6820      	ldr	r0, [r4, #0]
 800bbb6:	b938      	cbnz	r0, 800bbc8 <__pow5mult+0x9c>
 800bbb8:	4622      	mov	r2, r4
 800bbba:	4621      	mov	r1, r4
 800bbbc:	4630      	mov	r0, r6
 800bbbe:	f7ff ff0b 	bl	800b9d8 <__multiply>
 800bbc2:	6020      	str	r0, [r4, #0]
 800bbc4:	f8c0 9000 	str.w	r9, [r0]
 800bbc8:	4604      	mov	r4, r0
 800bbca:	e7e4      	b.n	800bb96 <__pow5mult+0x6a>
 800bbcc:	4638      	mov	r0, r7
 800bbce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbd2:	bf00      	nop
 800bbd4:	0800f078 	.word	0x0800f078
 800bbd8:	0800eeaa 	.word	0x0800eeaa
 800bbdc:	0800ef2a 	.word	0x0800ef2a

0800bbe0 <__lshift>:
 800bbe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbe4:	460c      	mov	r4, r1
 800bbe6:	6849      	ldr	r1, [r1, #4]
 800bbe8:	6923      	ldr	r3, [r4, #16]
 800bbea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bbee:	68a3      	ldr	r3, [r4, #8]
 800bbf0:	4607      	mov	r7, r0
 800bbf2:	4691      	mov	r9, r2
 800bbf4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bbf8:	f108 0601 	add.w	r6, r8, #1
 800bbfc:	42b3      	cmp	r3, r6
 800bbfe:	db0b      	blt.n	800bc18 <__lshift+0x38>
 800bc00:	4638      	mov	r0, r7
 800bc02:	f7ff fd93 	bl	800b72c <_Balloc>
 800bc06:	4605      	mov	r5, r0
 800bc08:	b948      	cbnz	r0, 800bc1e <__lshift+0x3e>
 800bc0a:	4602      	mov	r2, r0
 800bc0c:	4b28      	ldr	r3, [pc, #160]	; (800bcb0 <__lshift+0xd0>)
 800bc0e:	4829      	ldr	r0, [pc, #164]	; (800bcb4 <__lshift+0xd4>)
 800bc10:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800bc14:	f001 fd84 	bl	800d720 <__assert_func>
 800bc18:	3101      	adds	r1, #1
 800bc1a:	005b      	lsls	r3, r3, #1
 800bc1c:	e7ee      	b.n	800bbfc <__lshift+0x1c>
 800bc1e:	2300      	movs	r3, #0
 800bc20:	f100 0114 	add.w	r1, r0, #20
 800bc24:	f100 0210 	add.w	r2, r0, #16
 800bc28:	4618      	mov	r0, r3
 800bc2a:	4553      	cmp	r3, sl
 800bc2c:	db33      	blt.n	800bc96 <__lshift+0xb6>
 800bc2e:	6920      	ldr	r0, [r4, #16]
 800bc30:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bc34:	f104 0314 	add.w	r3, r4, #20
 800bc38:	f019 091f 	ands.w	r9, r9, #31
 800bc3c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bc40:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bc44:	d02b      	beq.n	800bc9e <__lshift+0xbe>
 800bc46:	f1c9 0e20 	rsb	lr, r9, #32
 800bc4a:	468a      	mov	sl, r1
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	6818      	ldr	r0, [r3, #0]
 800bc50:	fa00 f009 	lsl.w	r0, r0, r9
 800bc54:	4310      	orrs	r0, r2
 800bc56:	f84a 0b04 	str.w	r0, [sl], #4
 800bc5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc5e:	459c      	cmp	ip, r3
 800bc60:	fa22 f20e 	lsr.w	r2, r2, lr
 800bc64:	d8f3      	bhi.n	800bc4e <__lshift+0x6e>
 800bc66:	ebac 0304 	sub.w	r3, ip, r4
 800bc6a:	3b15      	subs	r3, #21
 800bc6c:	f023 0303 	bic.w	r3, r3, #3
 800bc70:	3304      	adds	r3, #4
 800bc72:	f104 0015 	add.w	r0, r4, #21
 800bc76:	4584      	cmp	ip, r0
 800bc78:	bf38      	it	cc
 800bc7a:	2304      	movcc	r3, #4
 800bc7c:	50ca      	str	r2, [r1, r3]
 800bc7e:	b10a      	cbz	r2, 800bc84 <__lshift+0xa4>
 800bc80:	f108 0602 	add.w	r6, r8, #2
 800bc84:	3e01      	subs	r6, #1
 800bc86:	4638      	mov	r0, r7
 800bc88:	612e      	str	r6, [r5, #16]
 800bc8a:	4621      	mov	r1, r4
 800bc8c:	f7ff fd8e 	bl	800b7ac <_Bfree>
 800bc90:	4628      	mov	r0, r5
 800bc92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc96:	f842 0f04 	str.w	r0, [r2, #4]!
 800bc9a:	3301      	adds	r3, #1
 800bc9c:	e7c5      	b.n	800bc2a <__lshift+0x4a>
 800bc9e:	3904      	subs	r1, #4
 800bca0:	f853 2b04 	ldr.w	r2, [r3], #4
 800bca4:	f841 2f04 	str.w	r2, [r1, #4]!
 800bca8:	459c      	cmp	ip, r3
 800bcaa:	d8f9      	bhi.n	800bca0 <__lshift+0xc0>
 800bcac:	e7ea      	b.n	800bc84 <__lshift+0xa4>
 800bcae:	bf00      	nop
 800bcb0:	0800ef19 	.word	0x0800ef19
 800bcb4:	0800ef2a 	.word	0x0800ef2a

0800bcb8 <__mcmp>:
 800bcb8:	b530      	push	{r4, r5, lr}
 800bcba:	6902      	ldr	r2, [r0, #16]
 800bcbc:	690c      	ldr	r4, [r1, #16]
 800bcbe:	1b12      	subs	r2, r2, r4
 800bcc0:	d10e      	bne.n	800bce0 <__mcmp+0x28>
 800bcc2:	f100 0314 	add.w	r3, r0, #20
 800bcc6:	3114      	adds	r1, #20
 800bcc8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bccc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bcd0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bcd4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bcd8:	42a5      	cmp	r5, r4
 800bcda:	d003      	beq.n	800bce4 <__mcmp+0x2c>
 800bcdc:	d305      	bcc.n	800bcea <__mcmp+0x32>
 800bcde:	2201      	movs	r2, #1
 800bce0:	4610      	mov	r0, r2
 800bce2:	bd30      	pop	{r4, r5, pc}
 800bce4:	4283      	cmp	r3, r0
 800bce6:	d3f3      	bcc.n	800bcd0 <__mcmp+0x18>
 800bce8:	e7fa      	b.n	800bce0 <__mcmp+0x28>
 800bcea:	f04f 32ff 	mov.w	r2, #4294967295
 800bcee:	e7f7      	b.n	800bce0 <__mcmp+0x28>

0800bcf0 <__mdiff>:
 800bcf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcf4:	460c      	mov	r4, r1
 800bcf6:	4606      	mov	r6, r0
 800bcf8:	4611      	mov	r1, r2
 800bcfa:	4620      	mov	r0, r4
 800bcfc:	4690      	mov	r8, r2
 800bcfe:	f7ff ffdb 	bl	800bcb8 <__mcmp>
 800bd02:	1e05      	subs	r5, r0, #0
 800bd04:	d110      	bne.n	800bd28 <__mdiff+0x38>
 800bd06:	4629      	mov	r1, r5
 800bd08:	4630      	mov	r0, r6
 800bd0a:	f7ff fd0f 	bl	800b72c <_Balloc>
 800bd0e:	b930      	cbnz	r0, 800bd1e <__mdiff+0x2e>
 800bd10:	4b3a      	ldr	r3, [pc, #232]	; (800bdfc <__mdiff+0x10c>)
 800bd12:	4602      	mov	r2, r0
 800bd14:	f240 2137 	movw	r1, #567	; 0x237
 800bd18:	4839      	ldr	r0, [pc, #228]	; (800be00 <__mdiff+0x110>)
 800bd1a:	f001 fd01 	bl	800d720 <__assert_func>
 800bd1e:	2301      	movs	r3, #1
 800bd20:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bd24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd28:	bfa4      	itt	ge
 800bd2a:	4643      	movge	r3, r8
 800bd2c:	46a0      	movge	r8, r4
 800bd2e:	4630      	mov	r0, r6
 800bd30:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bd34:	bfa6      	itte	ge
 800bd36:	461c      	movge	r4, r3
 800bd38:	2500      	movge	r5, #0
 800bd3a:	2501      	movlt	r5, #1
 800bd3c:	f7ff fcf6 	bl	800b72c <_Balloc>
 800bd40:	b920      	cbnz	r0, 800bd4c <__mdiff+0x5c>
 800bd42:	4b2e      	ldr	r3, [pc, #184]	; (800bdfc <__mdiff+0x10c>)
 800bd44:	4602      	mov	r2, r0
 800bd46:	f240 2145 	movw	r1, #581	; 0x245
 800bd4a:	e7e5      	b.n	800bd18 <__mdiff+0x28>
 800bd4c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bd50:	6926      	ldr	r6, [r4, #16]
 800bd52:	60c5      	str	r5, [r0, #12]
 800bd54:	f104 0914 	add.w	r9, r4, #20
 800bd58:	f108 0514 	add.w	r5, r8, #20
 800bd5c:	f100 0e14 	add.w	lr, r0, #20
 800bd60:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bd64:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bd68:	f108 0210 	add.w	r2, r8, #16
 800bd6c:	46f2      	mov	sl, lr
 800bd6e:	2100      	movs	r1, #0
 800bd70:	f859 3b04 	ldr.w	r3, [r9], #4
 800bd74:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bd78:	fa11 f88b 	uxtah	r8, r1, fp
 800bd7c:	b299      	uxth	r1, r3
 800bd7e:	0c1b      	lsrs	r3, r3, #16
 800bd80:	eba8 0801 	sub.w	r8, r8, r1
 800bd84:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bd88:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bd8c:	fa1f f888 	uxth.w	r8, r8
 800bd90:	1419      	asrs	r1, r3, #16
 800bd92:	454e      	cmp	r6, r9
 800bd94:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bd98:	f84a 3b04 	str.w	r3, [sl], #4
 800bd9c:	d8e8      	bhi.n	800bd70 <__mdiff+0x80>
 800bd9e:	1b33      	subs	r3, r6, r4
 800bda0:	3b15      	subs	r3, #21
 800bda2:	f023 0303 	bic.w	r3, r3, #3
 800bda6:	3304      	adds	r3, #4
 800bda8:	3415      	adds	r4, #21
 800bdaa:	42a6      	cmp	r6, r4
 800bdac:	bf38      	it	cc
 800bdae:	2304      	movcc	r3, #4
 800bdb0:	441d      	add	r5, r3
 800bdb2:	4473      	add	r3, lr
 800bdb4:	469e      	mov	lr, r3
 800bdb6:	462e      	mov	r6, r5
 800bdb8:	4566      	cmp	r6, ip
 800bdba:	d30e      	bcc.n	800bdda <__mdiff+0xea>
 800bdbc:	f10c 0203 	add.w	r2, ip, #3
 800bdc0:	1b52      	subs	r2, r2, r5
 800bdc2:	f022 0203 	bic.w	r2, r2, #3
 800bdc6:	3d03      	subs	r5, #3
 800bdc8:	45ac      	cmp	ip, r5
 800bdca:	bf38      	it	cc
 800bdcc:	2200      	movcc	r2, #0
 800bdce:	4413      	add	r3, r2
 800bdd0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bdd4:	b17a      	cbz	r2, 800bdf6 <__mdiff+0x106>
 800bdd6:	6107      	str	r7, [r0, #16]
 800bdd8:	e7a4      	b.n	800bd24 <__mdiff+0x34>
 800bdda:	f856 8b04 	ldr.w	r8, [r6], #4
 800bdde:	fa11 f288 	uxtah	r2, r1, r8
 800bde2:	1414      	asrs	r4, r2, #16
 800bde4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bde8:	b292      	uxth	r2, r2
 800bdea:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bdee:	f84e 2b04 	str.w	r2, [lr], #4
 800bdf2:	1421      	asrs	r1, r4, #16
 800bdf4:	e7e0      	b.n	800bdb8 <__mdiff+0xc8>
 800bdf6:	3f01      	subs	r7, #1
 800bdf8:	e7ea      	b.n	800bdd0 <__mdiff+0xe0>
 800bdfa:	bf00      	nop
 800bdfc:	0800ef19 	.word	0x0800ef19
 800be00:	0800ef2a 	.word	0x0800ef2a

0800be04 <__ulp>:
 800be04:	b082      	sub	sp, #8
 800be06:	ed8d 0b00 	vstr	d0, [sp]
 800be0a:	9a01      	ldr	r2, [sp, #4]
 800be0c:	4b0f      	ldr	r3, [pc, #60]	; (800be4c <__ulp+0x48>)
 800be0e:	4013      	ands	r3, r2
 800be10:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800be14:	2b00      	cmp	r3, #0
 800be16:	dc08      	bgt.n	800be2a <__ulp+0x26>
 800be18:	425b      	negs	r3, r3
 800be1a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800be1e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800be22:	da04      	bge.n	800be2e <__ulp+0x2a>
 800be24:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800be28:	4113      	asrs	r3, r2
 800be2a:	2200      	movs	r2, #0
 800be2c:	e008      	b.n	800be40 <__ulp+0x3c>
 800be2e:	f1a2 0314 	sub.w	r3, r2, #20
 800be32:	2b1e      	cmp	r3, #30
 800be34:	bfda      	itte	le
 800be36:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800be3a:	40da      	lsrle	r2, r3
 800be3c:	2201      	movgt	r2, #1
 800be3e:	2300      	movs	r3, #0
 800be40:	4619      	mov	r1, r3
 800be42:	4610      	mov	r0, r2
 800be44:	ec41 0b10 	vmov	d0, r0, r1
 800be48:	b002      	add	sp, #8
 800be4a:	4770      	bx	lr
 800be4c:	7ff00000 	.word	0x7ff00000

0800be50 <__b2d>:
 800be50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be54:	6906      	ldr	r6, [r0, #16]
 800be56:	f100 0814 	add.w	r8, r0, #20
 800be5a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800be5e:	1f37      	subs	r7, r6, #4
 800be60:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800be64:	4610      	mov	r0, r2
 800be66:	f7ff fd53 	bl	800b910 <__hi0bits>
 800be6a:	f1c0 0320 	rsb	r3, r0, #32
 800be6e:	280a      	cmp	r0, #10
 800be70:	600b      	str	r3, [r1, #0]
 800be72:	491b      	ldr	r1, [pc, #108]	; (800bee0 <__b2d+0x90>)
 800be74:	dc15      	bgt.n	800bea2 <__b2d+0x52>
 800be76:	f1c0 0c0b 	rsb	ip, r0, #11
 800be7a:	fa22 f30c 	lsr.w	r3, r2, ip
 800be7e:	45b8      	cmp	r8, r7
 800be80:	ea43 0501 	orr.w	r5, r3, r1
 800be84:	bf34      	ite	cc
 800be86:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800be8a:	2300      	movcs	r3, #0
 800be8c:	3015      	adds	r0, #21
 800be8e:	fa02 f000 	lsl.w	r0, r2, r0
 800be92:	fa23 f30c 	lsr.w	r3, r3, ip
 800be96:	4303      	orrs	r3, r0
 800be98:	461c      	mov	r4, r3
 800be9a:	ec45 4b10 	vmov	d0, r4, r5
 800be9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bea2:	45b8      	cmp	r8, r7
 800bea4:	bf3a      	itte	cc
 800bea6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800beaa:	f1a6 0708 	subcc.w	r7, r6, #8
 800beae:	2300      	movcs	r3, #0
 800beb0:	380b      	subs	r0, #11
 800beb2:	d012      	beq.n	800beda <__b2d+0x8a>
 800beb4:	f1c0 0120 	rsb	r1, r0, #32
 800beb8:	fa23 f401 	lsr.w	r4, r3, r1
 800bebc:	4082      	lsls	r2, r0
 800bebe:	4322      	orrs	r2, r4
 800bec0:	4547      	cmp	r7, r8
 800bec2:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800bec6:	bf8c      	ite	hi
 800bec8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800becc:	2200      	movls	r2, #0
 800bece:	4083      	lsls	r3, r0
 800bed0:	40ca      	lsrs	r2, r1
 800bed2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800bed6:	4313      	orrs	r3, r2
 800bed8:	e7de      	b.n	800be98 <__b2d+0x48>
 800beda:	ea42 0501 	orr.w	r5, r2, r1
 800bede:	e7db      	b.n	800be98 <__b2d+0x48>
 800bee0:	3ff00000 	.word	0x3ff00000

0800bee4 <__d2b>:
 800bee4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bee8:	460f      	mov	r7, r1
 800beea:	2101      	movs	r1, #1
 800beec:	ec59 8b10 	vmov	r8, r9, d0
 800bef0:	4616      	mov	r6, r2
 800bef2:	f7ff fc1b 	bl	800b72c <_Balloc>
 800bef6:	4604      	mov	r4, r0
 800bef8:	b930      	cbnz	r0, 800bf08 <__d2b+0x24>
 800befa:	4602      	mov	r2, r0
 800befc:	4b24      	ldr	r3, [pc, #144]	; (800bf90 <__d2b+0xac>)
 800befe:	4825      	ldr	r0, [pc, #148]	; (800bf94 <__d2b+0xb0>)
 800bf00:	f240 310f 	movw	r1, #783	; 0x30f
 800bf04:	f001 fc0c 	bl	800d720 <__assert_func>
 800bf08:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bf0c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bf10:	bb2d      	cbnz	r5, 800bf5e <__d2b+0x7a>
 800bf12:	9301      	str	r3, [sp, #4]
 800bf14:	f1b8 0300 	subs.w	r3, r8, #0
 800bf18:	d026      	beq.n	800bf68 <__d2b+0x84>
 800bf1a:	4668      	mov	r0, sp
 800bf1c:	9300      	str	r3, [sp, #0]
 800bf1e:	f7ff fd17 	bl	800b950 <__lo0bits>
 800bf22:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bf26:	b1e8      	cbz	r0, 800bf64 <__d2b+0x80>
 800bf28:	f1c0 0320 	rsb	r3, r0, #32
 800bf2c:	fa02 f303 	lsl.w	r3, r2, r3
 800bf30:	430b      	orrs	r3, r1
 800bf32:	40c2      	lsrs	r2, r0
 800bf34:	6163      	str	r3, [r4, #20]
 800bf36:	9201      	str	r2, [sp, #4]
 800bf38:	9b01      	ldr	r3, [sp, #4]
 800bf3a:	61a3      	str	r3, [r4, #24]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	bf14      	ite	ne
 800bf40:	2202      	movne	r2, #2
 800bf42:	2201      	moveq	r2, #1
 800bf44:	6122      	str	r2, [r4, #16]
 800bf46:	b1bd      	cbz	r5, 800bf78 <__d2b+0x94>
 800bf48:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bf4c:	4405      	add	r5, r0
 800bf4e:	603d      	str	r5, [r7, #0]
 800bf50:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bf54:	6030      	str	r0, [r6, #0]
 800bf56:	4620      	mov	r0, r4
 800bf58:	b003      	add	sp, #12
 800bf5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bf62:	e7d6      	b.n	800bf12 <__d2b+0x2e>
 800bf64:	6161      	str	r1, [r4, #20]
 800bf66:	e7e7      	b.n	800bf38 <__d2b+0x54>
 800bf68:	a801      	add	r0, sp, #4
 800bf6a:	f7ff fcf1 	bl	800b950 <__lo0bits>
 800bf6e:	9b01      	ldr	r3, [sp, #4]
 800bf70:	6163      	str	r3, [r4, #20]
 800bf72:	3020      	adds	r0, #32
 800bf74:	2201      	movs	r2, #1
 800bf76:	e7e5      	b.n	800bf44 <__d2b+0x60>
 800bf78:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bf7c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bf80:	6038      	str	r0, [r7, #0]
 800bf82:	6918      	ldr	r0, [r3, #16]
 800bf84:	f7ff fcc4 	bl	800b910 <__hi0bits>
 800bf88:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bf8c:	e7e2      	b.n	800bf54 <__d2b+0x70>
 800bf8e:	bf00      	nop
 800bf90:	0800ef19 	.word	0x0800ef19
 800bf94:	0800ef2a 	.word	0x0800ef2a

0800bf98 <__ratio>:
 800bf98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf9c:	4688      	mov	r8, r1
 800bf9e:	4669      	mov	r1, sp
 800bfa0:	4681      	mov	r9, r0
 800bfa2:	f7ff ff55 	bl	800be50 <__b2d>
 800bfa6:	a901      	add	r1, sp, #4
 800bfa8:	4640      	mov	r0, r8
 800bfaa:	ec55 4b10 	vmov	r4, r5, d0
 800bfae:	f7ff ff4f 	bl	800be50 <__b2d>
 800bfb2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bfb6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800bfba:	eba3 0c02 	sub.w	ip, r3, r2
 800bfbe:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bfc2:	1a9b      	subs	r3, r3, r2
 800bfc4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800bfc8:	ec51 0b10 	vmov	r0, r1, d0
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	bfd6      	itet	le
 800bfd0:	460a      	movle	r2, r1
 800bfd2:	462a      	movgt	r2, r5
 800bfd4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bfd8:	468b      	mov	fp, r1
 800bfda:	462f      	mov	r7, r5
 800bfdc:	bfd4      	ite	le
 800bfde:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800bfe2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bfe6:	4620      	mov	r0, r4
 800bfe8:	ee10 2a10 	vmov	r2, s0
 800bfec:	465b      	mov	r3, fp
 800bfee:	4639      	mov	r1, r7
 800bff0:	f7f4 fc3c 	bl	800086c <__aeabi_ddiv>
 800bff4:	ec41 0b10 	vmov	d0, r0, r1
 800bff8:	b003      	add	sp, #12
 800bffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bffe <__copybits>:
 800bffe:	3901      	subs	r1, #1
 800c000:	b570      	push	{r4, r5, r6, lr}
 800c002:	1149      	asrs	r1, r1, #5
 800c004:	6914      	ldr	r4, [r2, #16]
 800c006:	3101      	adds	r1, #1
 800c008:	f102 0314 	add.w	r3, r2, #20
 800c00c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c010:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c014:	1f05      	subs	r5, r0, #4
 800c016:	42a3      	cmp	r3, r4
 800c018:	d30c      	bcc.n	800c034 <__copybits+0x36>
 800c01a:	1aa3      	subs	r3, r4, r2
 800c01c:	3b11      	subs	r3, #17
 800c01e:	f023 0303 	bic.w	r3, r3, #3
 800c022:	3211      	adds	r2, #17
 800c024:	42a2      	cmp	r2, r4
 800c026:	bf88      	it	hi
 800c028:	2300      	movhi	r3, #0
 800c02a:	4418      	add	r0, r3
 800c02c:	2300      	movs	r3, #0
 800c02e:	4288      	cmp	r0, r1
 800c030:	d305      	bcc.n	800c03e <__copybits+0x40>
 800c032:	bd70      	pop	{r4, r5, r6, pc}
 800c034:	f853 6b04 	ldr.w	r6, [r3], #4
 800c038:	f845 6f04 	str.w	r6, [r5, #4]!
 800c03c:	e7eb      	b.n	800c016 <__copybits+0x18>
 800c03e:	f840 3b04 	str.w	r3, [r0], #4
 800c042:	e7f4      	b.n	800c02e <__copybits+0x30>

0800c044 <__any_on>:
 800c044:	f100 0214 	add.w	r2, r0, #20
 800c048:	6900      	ldr	r0, [r0, #16]
 800c04a:	114b      	asrs	r3, r1, #5
 800c04c:	4298      	cmp	r0, r3
 800c04e:	b510      	push	{r4, lr}
 800c050:	db11      	blt.n	800c076 <__any_on+0x32>
 800c052:	dd0a      	ble.n	800c06a <__any_on+0x26>
 800c054:	f011 011f 	ands.w	r1, r1, #31
 800c058:	d007      	beq.n	800c06a <__any_on+0x26>
 800c05a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c05e:	fa24 f001 	lsr.w	r0, r4, r1
 800c062:	fa00 f101 	lsl.w	r1, r0, r1
 800c066:	428c      	cmp	r4, r1
 800c068:	d10b      	bne.n	800c082 <__any_on+0x3e>
 800c06a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c06e:	4293      	cmp	r3, r2
 800c070:	d803      	bhi.n	800c07a <__any_on+0x36>
 800c072:	2000      	movs	r0, #0
 800c074:	bd10      	pop	{r4, pc}
 800c076:	4603      	mov	r3, r0
 800c078:	e7f7      	b.n	800c06a <__any_on+0x26>
 800c07a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c07e:	2900      	cmp	r1, #0
 800c080:	d0f5      	beq.n	800c06e <__any_on+0x2a>
 800c082:	2001      	movs	r0, #1
 800c084:	e7f6      	b.n	800c074 <__any_on+0x30>

0800c086 <sulp>:
 800c086:	b570      	push	{r4, r5, r6, lr}
 800c088:	4604      	mov	r4, r0
 800c08a:	460d      	mov	r5, r1
 800c08c:	ec45 4b10 	vmov	d0, r4, r5
 800c090:	4616      	mov	r6, r2
 800c092:	f7ff feb7 	bl	800be04 <__ulp>
 800c096:	ec51 0b10 	vmov	r0, r1, d0
 800c09a:	b17e      	cbz	r6, 800c0bc <sulp+0x36>
 800c09c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c0a0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	dd09      	ble.n	800c0bc <sulp+0x36>
 800c0a8:	051b      	lsls	r3, r3, #20
 800c0aa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c0ae:	2400      	movs	r4, #0
 800c0b0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c0b4:	4622      	mov	r2, r4
 800c0b6:	462b      	mov	r3, r5
 800c0b8:	f7f4 faae 	bl	8000618 <__aeabi_dmul>
 800c0bc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c0c0 <_strtod_l>:
 800c0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0c4:	ed2d 8b02 	vpush	{d8}
 800c0c8:	b09b      	sub	sp, #108	; 0x6c
 800c0ca:	4604      	mov	r4, r0
 800c0cc:	9213      	str	r2, [sp, #76]	; 0x4c
 800c0ce:	2200      	movs	r2, #0
 800c0d0:	9216      	str	r2, [sp, #88]	; 0x58
 800c0d2:	460d      	mov	r5, r1
 800c0d4:	f04f 0800 	mov.w	r8, #0
 800c0d8:	f04f 0900 	mov.w	r9, #0
 800c0dc:	460a      	mov	r2, r1
 800c0de:	9215      	str	r2, [sp, #84]	; 0x54
 800c0e0:	7811      	ldrb	r1, [r2, #0]
 800c0e2:	292b      	cmp	r1, #43	; 0x2b
 800c0e4:	d04c      	beq.n	800c180 <_strtod_l+0xc0>
 800c0e6:	d83a      	bhi.n	800c15e <_strtod_l+0x9e>
 800c0e8:	290d      	cmp	r1, #13
 800c0ea:	d834      	bhi.n	800c156 <_strtod_l+0x96>
 800c0ec:	2908      	cmp	r1, #8
 800c0ee:	d834      	bhi.n	800c15a <_strtod_l+0x9a>
 800c0f0:	2900      	cmp	r1, #0
 800c0f2:	d03d      	beq.n	800c170 <_strtod_l+0xb0>
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	920a      	str	r2, [sp, #40]	; 0x28
 800c0f8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800c0fa:	7832      	ldrb	r2, [r6, #0]
 800c0fc:	2a30      	cmp	r2, #48	; 0x30
 800c0fe:	f040 80b4 	bne.w	800c26a <_strtod_l+0x1aa>
 800c102:	7872      	ldrb	r2, [r6, #1]
 800c104:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800c108:	2a58      	cmp	r2, #88	; 0x58
 800c10a:	d170      	bne.n	800c1ee <_strtod_l+0x12e>
 800c10c:	9302      	str	r3, [sp, #8]
 800c10e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c110:	9301      	str	r3, [sp, #4]
 800c112:	ab16      	add	r3, sp, #88	; 0x58
 800c114:	9300      	str	r3, [sp, #0]
 800c116:	4a8e      	ldr	r2, [pc, #568]	; (800c350 <_strtod_l+0x290>)
 800c118:	ab17      	add	r3, sp, #92	; 0x5c
 800c11a:	a915      	add	r1, sp, #84	; 0x54
 800c11c:	4620      	mov	r0, r4
 800c11e:	f001 fb9b 	bl	800d858 <__gethex>
 800c122:	f010 070f 	ands.w	r7, r0, #15
 800c126:	4605      	mov	r5, r0
 800c128:	d005      	beq.n	800c136 <_strtod_l+0x76>
 800c12a:	2f06      	cmp	r7, #6
 800c12c:	d12a      	bne.n	800c184 <_strtod_l+0xc4>
 800c12e:	3601      	adds	r6, #1
 800c130:	2300      	movs	r3, #0
 800c132:	9615      	str	r6, [sp, #84]	; 0x54
 800c134:	930a      	str	r3, [sp, #40]	; 0x28
 800c136:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c138:	2b00      	cmp	r3, #0
 800c13a:	f040 857f 	bne.w	800cc3c <_strtod_l+0xb7c>
 800c13e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c140:	b1db      	cbz	r3, 800c17a <_strtod_l+0xba>
 800c142:	4642      	mov	r2, r8
 800c144:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c148:	ec43 2b10 	vmov	d0, r2, r3
 800c14c:	b01b      	add	sp, #108	; 0x6c
 800c14e:	ecbd 8b02 	vpop	{d8}
 800c152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c156:	2920      	cmp	r1, #32
 800c158:	d1cc      	bne.n	800c0f4 <_strtod_l+0x34>
 800c15a:	3201      	adds	r2, #1
 800c15c:	e7bf      	b.n	800c0de <_strtod_l+0x1e>
 800c15e:	292d      	cmp	r1, #45	; 0x2d
 800c160:	d1c8      	bne.n	800c0f4 <_strtod_l+0x34>
 800c162:	2101      	movs	r1, #1
 800c164:	910a      	str	r1, [sp, #40]	; 0x28
 800c166:	1c51      	adds	r1, r2, #1
 800c168:	9115      	str	r1, [sp, #84]	; 0x54
 800c16a:	7852      	ldrb	r2, [r2, #1]
 800c16c:	2a00      	cmp	r2, #0
 800c16e:	d1c3      	bne.n	800c0f8 <_strtod_l+0x38>
 800c170:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c172:	9515      	str	r5, [sp, #84]	; 0x54
 800c174:	2b00      	cmp	r3, #0
 800c176:	f040 855f 	bne.w	800cc38 <_strtod_l+0xb78>
 800c17a:	4642      	mov	r2, r8
 800c17c:	464b      	mov	r3, r9
 800c17e:	e7e3      	b.n	800c148 <_strtod_l+0x88>
 800c180:	2100      	movs	r1, #0
 800c182:	e7ef      	b.n	800c164 <_strtod_l+0xa4>
 800c184:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c186:	b13a      	cbz	r2, 800c198 <_strtod_l+0xd8>
 800c188:	2135      	movs	r1, #53	; 0x35
 800c18a:	a818      	add	r0, sp, #96	; 0x60
 800c18c:	f7ff ff37 	bl	800bffe <__copybits>
 800c190:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c192:	4620      	mov	r0, r4
 800c194:	f7ff fb0a 	bl	800b7ac <_Bfree>
 800c198:	3f01      	subs	r7, #1
 800c19a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c19c:	2f04      	cmp	r7, #4
 800c19e:	d806      	bhi.n	800c1ae <_strtod_l+0xee>
 800c1a0:	e8df f007 	tbb	[pc, r7]
 800c1a4:	201d0314 	.word	0x201d0314
 800c1a8:	14          	.byte	0x14
 800c1a9:	00          	.byte	0x00
 800c1aa:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800c1ae:	05e9      	lsls	r1, r5, #23
 800c1b0:	bf48      	it	mi
 800c1b2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800c1b6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c1ba:	0d1b      	lsrs	r3, r3, #20
 800c1bc:	051b      	lsls	r3, r3, #20
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d1b9      	bne.n	800c136 <_strtod_l+0x76>
 800c1c2:	f7fe fb05 	bl	800a7d0 <__errno>
 800c1c6:	2322      	movs	r3, #34	; 0x22
 800c1c8:	6003      	str	r3, [r0, #0]
 800c1ca:	e7b4      	b.n	800c136 <_strtod_l+0x76>
 800c1cc:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800c1d0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c1d4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c1d8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800c1dc:	e7e7      	b.n	800c1ae <_strtod_l+0xee>
 800c1de:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800c358 <_strtod_l+0x298>
 800c1e2:	e7e4      	b.n	800c1ae <_strtod_l+0xee>
 800c1e4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800c1e8:	f04f 38ff 	mov.w	r8, #4294967295
 800c1ec:	e7df      	b.n	800c1ae <_strtod_l+0xee>
 800c1ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c1f0:	1c5a      	adds	r2, r3, #1
 800c1f2:	9215      	str	r2, [sp, #84]	; 0x54
 800c1f4:	785b      	ldrb	r3, [r3, #1]
 800c1f6:	2b30      	cmp	r3, #48	; 0x30
 800c1f8:	d0f9      	beq.n	800c1ee <_strtod_l+0x12e>
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d09b      	beq.n	800c136 <_strtod_l+0x76>
 800c1fe:	2301      	movs	r3, #1
 800c200:	f04f 0a00 	mov.w	sl, #0
 800c204:	9304      	str	r3, [sp, #16]
 800c206:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c208:	930b      	str	r3, [sp, #44]	; 0x2c
 800c20a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800c20e:	46d3      	mov	fp, sl
 800c210:	220a      	movs	r2, #10
 800c212:	9815      	ldr	r0, [sp, #84]	; 0x54
 800c214:	7806      	ldrb	r6, [r0, #0]
 800c216:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c21a:	b2d9      	uxtb	r1, r3
 800c21c:	2909      	cmp	r1, #9
 800c21e:	d926      	bls.n	800c26e <_strtod_l+0x1ae>
 800c220:	494c      	ldr	r1, [pc, #304]	; (800c354 <_strtod_l+0x294>)
 800c222:	2201      	movs	r2, #1
 800c224:	f001 fa22 	bl	800d66c <strncmp>
 800c228:	2800      	cmp	r0, #0
 800c22a:	d030      	beq.n	800c28e <_strtod_l+0x1ce>
 800c22c:	2000      	movs	r0, #0
 800c22e:	4632      	mov	r2, r6
 800c230:	9005      	str	r0, [sp, #20]
 800c232:	465e      	mov	r6, fp
 800c234:	4603      	mov	r3, r0
 800c236:	2a65      	cmp	r2, #101	; 0x65
 800c238:	d001      	beq.n	800c23e <_strtod_l+0x17e>
 800c23a:	2a45      	cmp	r2, #69	; 0x45
 800c23c:	d113      	bne.n	800c266 <_strtod_l+0x1a6>
 800c23e:	b91e      	cbnz	r6, 800c248 <_strtod_l+0x188>
 800c240:	9a04      	ldr	r2, [sp, #16]
 800c242:	4302      	orrs	r2, r0
 800c244:	d094      	beq.n	800c170 <_strtod_l+0xb0>
 800c246:	2600      	movs	r6, #0
 800c248:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800c24a:	1c6a      	adds	r2, r5, #1
 800c24c:	9215      	str	r2, [sp, #84]	; 0x54
 800c24e:	786a      	ldrb	r2, [r5, #1]
 800c250:	2a2b      	cmp	r2, #43	; 0x2b
 800c252:	d074      	beq.n	800c33e <_strtod_l+0x27e>
 800c254:	2a2d      	cmp	r2, #45	; 0x2d
 800c256:	d078      	beq.n	800c34a <_strtod_l+0x28a>
 800c258:	f04f 0c00 	mov.w	ip, #0
 800c25c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c260:	2909      	cmp	r1, #9
 800c262:	d97f      	bls.n	800c364 <_strtod_l+0x2a4>
 800c264:	9515      	str	r5, [sp, #84]	; 0x54
 800c266:	2700      	movs	r7, #0
 800c268:	e09e      	b.n	800c3a8 <_strtod_l+0x2e8>
 800c26a:	2300      	movs	r3, #0
 800c26c:	e7c8      	b.n	800c200 <_strtod_l+0x140>
 800c26e:	f1bb 0f08 	cmp.w	fp, #8
 800c272:	bfd8      	it	le
 800c274:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800c276:	f100 0001 	add.w	r0, r0, #1
 800c27a:	bfda      	itte	le
 800c27c:	fb02 3301 	mlale	r3, r2, r1, r3
 800c280:	9309      	strle	r3, [sp, #36]	; 0x24
 800c282:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800c286:	f10b 0b01 	add.w	fp, fp, #1
 800c28a:	9015      	str	r0, [sp, #84]	; 0x54
 800c28c:	e7c1      	b.n	800c212 <_strtod_l+0x152>
 800c28e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c290:	1c5a      	adds	r2, r3, #1
 800c292:	9215      	str	r2, [sp, #84]	; 0x54
 800c294:	785a      	ldrb	r2, [r3, #1]
 800c296:	f1bb 0f00 	cmp.w	fp, #0
 800c29a:	d037      	beq.n	800c30c <_strtod_l+0x24c>
 800c29c:	9005      	str	r0, [sp, #20]
 800c29e:	465e      	mov	r6, fp
 800c2a0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c2a4:	2b09      	cmp	r3, #9
 800c2a6:	d912      	bls.n	800c2ce <_strtod_l+0x20e>
 800c2a8:	2301      	movs	r3, #1
 800c2aa:	e7c4      	b.n	800c236 <_strtod_l+0x176>
 800c2ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c2ae:	1c5a      	adds	r2, r3, #1
 800c2b0:	9215      	str	r2, [sp, #84]	; 0x54
 800c2b2:	785a      	ldrb	r2, [r3, #1]
 800c2b4:	3001      	adds	r0, #1
 800c2b6:	2a30      	cmp	r2, #48	; 0x30
 800c2b8:	d0f8      	beq.n	800c2ac <_strtod_l+0x1ec>
 800c2ba:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c2be:	2b08      	cmp	r3, #8
 800c2c0:	f200 84c1 	bhi.w	800cc46 <_strtod_l+0xb86>
 800c2c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c2c6:	9005      	str	r0, [sp, #20]
 800c2c8:	2000      	movs	r0, #0
 800c2ca:	930b      	str	r3, [sp, #44]	; 0x2c
 800c2cc:	4606      	mov	r6, r0
 800c2ce:	3a30      	subs	r2, #48	; 0x30
 800c2d0:	f100 0301 	add.w	r3, r0, #1
 800c2d4:	d014      	beq.n	800c300 <_strtod_l+0x240>
 800c2d6:	9905      	ldr	r1, [sp, #20]
 800c2d8:	4419      	add	r1, r3
 800c2da:	9105      	str	r1, [sp, #20]
 800c2dc:	4633      	mov	r3, r6
 800c2de:	eb00 0c06 	add.w	ip, r0, r6
 800c2e2:	210a      	movs	r1, #10
 800c2e4:	4563      	cmp	r3, ip
 800c2e6:	d113      	bne.n	800c310 <_strtod_l+0x250>
 800c2e8:	1833      	adds	r3, r6, r0
 800c2ea:	2b08      	cmp	r3, #8
 800c2ec:	f106 0601 	add.w	r6, r6, #1
 800c2f0:	4406      	add	r6, r0
 800c2f2:	dc1a      	bgt.n	800c32a <_strtod_l+0x26a>
 800c2f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c2f6:	230a      	movs	r3, #10
 800c2f8:	fb03 2301 	mla	r3, r3, r1, r2
 800c2fc:	9309      	str	r3, [sp, #36]	; 0x24
 800c2fe:	2300      	movs	r3, #0
 800c300:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c302:	1c51      	adds	r1, r2, #1
 800c304:	9115      	str	r1, [sp, #84]	; 0x54
 800c306:	7852      	ldrb	r2, [r2, #1]
 800c308:	4618      	mov	r0, r3
 800c30a:	e7c9      	b.n	800c2a0 <_strtod_l+0x1e0>
 800c30c:	4658      	mov	r0, fp
 800c30e:	e7d2      	b.n	800c2b6 <_strtod_l+0x1f6>
 800c310:	2b08      	cmp	r3, #8
 800c312:	f103 0301 	add.w	r3, r3, #1
 800c316:	dc03      	bgt.n	800c320 <_strtod_l+0x260>
 800c318:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c31a:	434f      	muls	r7, r1
 800c31c:	9709      	str	r7, [sp, #36]	; 0x24
 800c31e:	e7e1      	b.n	800c2e4 <_strtod_l+0x224>
 800c320:	2b10      	cmp	r3, #16
 800c322:	bfd8      	it	le
 800c324:	fb01 fa0a 	mulle.w	sl, r1, sl
 800c328:	e7dc      	b.n	800c2e4 <_strtod_l+0x224>
 800c32a:	2e10      	cmp	r6, #16
 800c32c:	bfdc      	itt	le
 800c32e:	230a      	movle	r3, #10
 800c330:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800c334:	e7e3      	b.n	800c2fe <_strtod_l+0x23e>
 800c336:	2300      	movs	r3, #0
 800c338:	9305      	str	r3, [sp, #20]
 800c33a:	2301      	movs	r3, #1
 800c33c:	e780      	b.n	800c240 <_strtod_l+0x180>
 800c33e:	f04f 0c00 	mov.w	ip, #0
 800c342:	1caa      	adds	r2, r5, #2
 800c344:	9215      	str	r2, [sp, #84]	; 0x54
 800c346:	78aa      	ldrb	r2, [r5, #2]
 800c348:	e788      	b.n	800c25c <_strtod_l+0x19c>
 800c34a:	f04f 0c01 	mov.w	ip, #1
 800c34e:	e7f8      	b.n	800c342 <_strtod_l+0x282>
 800c350:	0800f088 	.word	0x0800f088
 800c354:	0800f084 	.word	0x0800f084
 800c358:	7ff00000 	.word	0x7ff00000
 800c35c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c35e:	1c51      	adds	r1, r2, #1
 800c360:	9115      	str	r1, [sp, #84]	; 0x54
 800c362:	7852      	ldrb	r2, [r2, #1]
 800c364:	2a30      	cmp	r2, #48	; 0x30
 800c366:	d0f9      	beq.n	800c35c <_strtod_l+0x29c>
 800c368:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c36c:	2908      	cmp	r1, #8
 800c36e:	f63f af7a 	bhi.w	800c266 <_strtod_l+0x1a6>
 800c372:	3a30      	subs	r2, #48	; 0x30
 800c374:	9208      	str	r2, [sp, #32]
 800c376:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c378:	920c      	str	r2, [sp, #48]	; 0x30
 800c37a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c37c:	1c57      	adds	r7, r2, #1
 800c37e:	9715      	str	r7, [sp, #84]	; 0x54
 800c380:	7852      	ldrb	r2, [r2, #1]
 800c382:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c386:	f1be 0f09 	cmp.w	lr, #9
 800c38a:	d938      	bls.n	800c3fe <_strtod_l+0x33e>
 800c38c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c38e:	1a7f      	subs	r7, r7, r1
 800c390:	2f08      	cmp	r7, #8
 800c392:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800c396:	dc03      	bgt.n	800c3a0 <_strtod_l+0x2e0>
 800c398:	9908      	ldr	r1, [sp, #32]
 800c39a:	428f      	cmp	r7, r1
 800c39c:	bfa8      	it	ge
 800c39e:	460f      	movge	r7, r1
 800c3a0:	f1bc 0f00 	cmp.w	ip, #0
 800c3a4:	d000      	beq.n	800c3a8 <_strtod_l+0x2e8>
 800c3a6:	427f      	negs	r7, r7
 800c3a8:	2e00      	cmp	r6, #0
 800c3aa:	d14f      	bne.n	800c44c <_strtod_l+0x38c>
 800c3ac:	9904      	ldr	r1, [sp, #16]
 800c3ae:	4301      	orrs	r1, r0
 800c3b0:	f47f aec1 	bne.w	800c136 <_strtod_l+0x76>
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	f47f aedb 	bne.w	800c170 <_strtod_l+0xb0>
 800c3ba:	2a69      	cmp	r2, #105	; 0x69
 800c3bc:	d029      	beq.n	800c412 <_strtod_l+0x352>
 800c3be:	dc26      	bgt.n	800c40e <_strtod_l+0x34e>
 800c3c0:	2a49      	cmp	r2, #73	; 0x49
 800c3c2:	d026      	beq.n	800c412 <_strtod_l+0x352>
 800c3c4:	2a4e      	cmp	r2, #78	; 0x4e
 800c3c6:	f47f aed3 	bne.w	800c170 <_strtod_l+0xb0>
 800c3ca:	499b      	ldr	r1, [pc, #620]	; (800c638 <_strtod_l+0x578>)
 800c3cc:	a815      	add	r0, sp, #84	; 0x54
 800c3ce:	f001 fc83 	bl	800dcd8 <__match>
 800c3d2:	2800      	cmp	r0, #0
 800c3d4:	f43f aecc 	beq.w	800c170 <_strtod_l+0xb0>
 800c3d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c3da:	781b      	ldrb	r3, [r3, #0]
 800c3dc:	2b28      	cmp	r3, #40	; 0x28
 800c3de:	d12f      	bne.n	800c440 <_strtod_l+0x380>
 800c3e0:	4996      	ldr	r1, [pc, #600]	; (800c63c <_strtod_l+0x57c>)
 800c3e2:	aa18      	add	r2, sp, #96	; 0x60
 800c3e4:	a815      	add	r0, sp, #84	; 0x54
 800c3e6:	f001 fc8b 	bl	800dd00 <__hexnan>
 800c3ea:	2805      	cmp	r0, #5
 800c3ec:	d128      	bne.n	800c440 <_strtod_l+0x380>
 800c3ee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c3f0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c3f4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800c3f8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800c3fc:	e69b      	b.n	800c136 <_strtod_l+0x76>
 800c3fe:	9f08      	ldr	r7, [sp, #32]
 800c400:	210a      	movs	r1, #10
 800c402:	fb01 2107 	mla	r1, r1, r7, r2
 800c406:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800c40a:	9208      	str	r2, [sp, #32]
 800c40c:	e7b5      	b.n	800c37a <_strtod_l+0x2ba>
 800c40e:	2a6e      	cmp	r2, #110	; 0x6e
 800c410:	e7d9      	b.n	800c3c6 <_strtod_l+0x306>
 800c412:	498b      	ldr	r1, [pc, #556]	; (800c640 <_strtod_l+0x580>)
 800c414:	a815      	add	r0, sp, #84	; 0x54
 800c416:	f001 fc5f 	bl	800dcd8 <__match>
 800c41a:	2800      	cmp	r0, #0
 800c41c:	f43f aea8 	beq.w	800c170 <_strtod_l+0xb0>
 800c420:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c422:	4988      	ldr	r1, [pc, #544]	; (800c644 <_strtod_l+0x584>)
 800c424:	3b01      	subs	r3, #1
 800c426:	a815      	add	r0, sp, #84	; 0x54
 800c428:	9315      	str	r3, [sp, #84]	; 0x54
 800c42a:	f001 fc55 	bl	800dcd8 <__match>
 800c42e:	b910      	cbnz	r0, 800c436 <_strtod_l+0x376>
 800c430:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c432:	3301      	adds	r3, #1
 800c434:	9315      	str	r3, [sp, #84]	; 0x54
 800c436:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800c654 <_strtod_l+0x594>
 800c43a:	f04f 0800 	mov.w	r8, #0
 800c43e:	e67a      	b.n	800c136 <_strtod_l+0x76>
 800c440:	4881      	ldr	r0, [pc, #516]	; (800c648 <_strtod_l+0x588>)
 800c442:	f001 f965 	bl	800d710 <nan>
 800c446:	ec59 8b10 	vmov	r8, r9, d0
 800c44a:	e674      	b.n	800c136 <_strtod_l+0x76>
 800c44c:	9b05      	ldr	r3, [sp, #20]
 800c44e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c450:	1afb      	subs	r3, r7, r3
 800c452:	f1bb 0f00 	cmp.w	fp, #0
 800c456:	bf08      	it	eq
 800c458:	46b3      	moveq	fp, r6
 800c45a:	2e10      	cmp	r6, #16
 800c45c:	9308      	str	r3, [sp, #32]
 800c45e:	4635      	mov	r5, r6
 800c460:	bfa8      	it	ge
 800c462:	2510      	movge	r5, #16
 800c464:	f7f4 f85e 	bl	8000524 <__aeabi_ui2d>
 800c468:	2e09      	cmp	r6, #9
 800c46a:	4680      	mov	r8, r0
 800c46c:	4689      	mov	r9, r1
 800c46e:	dd13      	ble.n	800c498 <_strtod_l+0x3d8>
 800c470:	4b76      	ldr	r3, [pc, #472]	; (800c64c <_strtod_l+0x58c>)
 800c472:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800c476:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c47a:	f7f4 f8cd 	bl	8000618 <__aeabi_dmul>
 800c47e:	4680      	mov	r8, r0
 800c480:	4650      	mov	r0, sl
 800c482:	4689      	mov	r9, r1
 800c484:	f7f4 f84e 	bl	8000524 <__aeabi_ui2d>
 800c488:	4602      	mov	r2, r0
 800c48a:	460b      	mov	r3, r1
 800c48c:	4640      	mov	r0, r8
 800c48e:	4649      	mov	r1, r9
 800c490:	f7f3 ff0c 	bl	80002ac <__adddf3>
 800c494:	4680      	mov	r8, r0
 800c496:	4689      	mov	r9, r1
 800c498:	2e0f      	cmp	r6, #15
 800c49a:	dc38      	bgt.n	800c50e <_strtod_l+0x44e>
 800c49c:	9b08      	ldr	r3, [sp, #32]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	f43f ae49 	beq.w	800c136 <_strtod_l+0x76>
 800c4a4:	dd24      	ble.n	800c4f0 <_strtod_l+0x430>
 800c4a6:	2b16      	cmp	r3, #22
 800c4a8:	dc0b      	bgt.n	800c4c2 <_strtod_l+0x402>
 800c4aa:	4968      	ldr	r1, [pc, #416]	; (800c64c <_strtod_l+0x58c>)
 800c4ac:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c4b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4b4:	4642      	mov	r2, r8
 800c4b6:	464b      	mov	r3, r9
 800c4b8:	f7f4 f8ae 	bl	8000618 <__aeabi_dmul>
 800c4bc:	4680      	mov	r8, r0
 800c4be:	4689      	mov	r9, r1
 800c4c0:	e639      	b.n	800c136 <_strtod_l+0x76>
 800c4c2:	9a08      	ldr	r2, [sp, #32]
 800c4c4:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800c4c8:	4293      	cmp	r3, r2
 800c4ca:	db20      	blt.n	800c50e <_strtod_l+0x44e>
 800c4cc:	4c5f      	ldr	r4, [pc, #380]	; (800c64c <_strtod_l+0x58c>)
 800c4ce:	f1c6 060f 	rsb	r6, r6, #15
 800c4d2:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800c4d6:	4642      	mov	r2, r8
 800c4d8:	464b      	mov	r3, r9
 800c4da:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4de:	f7f4 f89b 	bl	8000618 <__aeabi_dmul>
 800c4e2:	9b08      	ldr	r3, [sp, #32]
 800c4e4:	1b9e      	subs	r6, r3, r6
 800c4e6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800c4ea:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c4ee:	e7e3      	b.n	800c4b8 <_strtod_l+0x3f8>
 800c4f0:	9b08      	ldr	r3, [sp, #32]
 800c4f2:	3316      	adds	r3, #22
 800c4f4:	db0b      	blt.n	800c50e <_strtod_l+0x44e>
 800c4f6:	9b05      	ldr	r3, [sp, #20]
 800c4f8:	1bdf      	subs	r7, r3, r7
 800c4fa:	4b54      	ldr	r3, [pc, #336]	; (800c64c <_strtod_l+0x58c>)
 800c4fc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800c500:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c504:	4640      	mov	r0, r8
 800c506:	4649      	mov	r1, r9
 800c508:	f7f4 f9b0 	bl	800086c <__aeabi_ddiv>
 800c50c:	e7d6      	b.n	800c4bc <_strtod_l+0x3fc>
 800c50e:	9b08      	ldr	r3, [sp, #32]
 800c510:	1b75      	subs	r5, r6, r5
 800c512:	441d      	add	r5, r3
 800c514:	2d00      	cmp	r5, #0
 800c516:	dd70      	ble.n	800c5fa <_strtod_l+0x53a>
 800c518:	f015 030f 	ands.w	r3, r5, #15
 800c51c:	d00a      	beq.n	800c534 <_strtod_l+0x474>
 800c51e:	494b      	ldr	r1, [pc, #300]	; (800c64c <_strtod_l+0x58c>)
 800c520:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c524:	4642      	mov	r2, r8
 800c526:	464b      	mov	r3, r9
 800c528:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c52c:	f7f4 f874 	bl	8000618 <__aeabi_dmul>
 800c530:	4680      	mov	r8, r0
 800c532:	4689      	mov	r9, r1
 800c534:	f035 050f 	bics.w	r5, r5, #15
 800c538:	d04d      	beq.n	800c5d6 <_strtod_l+0x516>
 800c53a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800c53e:	dd22      	ble.n	800c586 <_strtod_l+0x4c6>
 800c540:	2500      	movs	r5, #0
 800c542:	46ab      	mov	fp, r5
 800c544:	9509      	str	r5, [sp, #36]	; 0x24
 800c546:	9505      	str	r5, [sp, #20]
 800c548:	2322      	movs	r3, #34	; 0x22
 800c54a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800c654 <_strtod_l+0x594>
 800c54e:	6023      	str	r3, [r4, #0]
 800c550:	f04f 0800 	mov.w	r8, #0
 800c554:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c556:	2b00      	cmp	r3, #0
 800c558:	f43f aded 	beq.w	800c136 <_strtod_l+0x76>
 800c55c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c55e:	4620      	mov	r0, r4
 800c560:	f7ff f924 	bl	800b7ac <_Bfree>
 800c564:	9905      	ldr	r1, [sp, #20]
 800c566:	4620      	mov	r0, r4
 800c568:	f7ff f920 	bl	800b7ac <_Bfree>
 800c56c:	4659      	mov	r1, fp
 800c56e:	4620      	mov	r0, r4
 800c570:	f7ff f91c 	bl	800b7ac <_Bfree>
 800c574:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c576:	4620      	mov	r0, r4
 800c578:	f7ff f918 	bl	800b7ac <_Bfree>
 800c57c:	4629      	mov	r1, r5
 800c57e:	4620      	mov	r0, r4
 800c580:	f7ff f914 	bl	800b7ac <_Bfree>
 800c584:	e5d7      	b.n	800c136 <_strtod_l+0x76>
 800c586:	4b32      	ldr	r3, [pc, #200]	; (800c650 <_strtod_l+0x590>)
 800c588:	9304      	str	r3, [sp, #16]
 800c58a:	2300      	movs	r3, #0
 800c58c:	112d      	asrs	r5, r5, #4
 800c58e:	4640      	mov	r0, r8
 800c590:	4649      	mov	r1, r9
 800c592:	469a      	mov	sl, r3
 800c594:	2d01      	cmp	r5, #1
 800c596:	dc21      	bgt.n	800c5dc <_strtod_l+0x51c>
 800c598:	b10b      	cbz	r3, 800c59e <_strtod_l+0x4de>
 800c59a:	4680      	mov	r8, r0
 800c59c:	4689      	mov	r9, r1
 800c59e:	492c      	ldr	r1, [pc, #176]	; (800c650 <_strtod_l+0x590>)
 800c5a0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800c5a4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800c5a8:	4642      	mov	r2, r8
 800c5aa:	464b      	mov	r3, r9
 800c5ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c5b0:	f7f4 f832 	bl	8000618 <__aeabi_dmul>
 800c5b4:	4b27      	ldr	r3, [pc, #156]	; (800c654 <_strtod_l+0x594>)
 800c5b6:	460a      	mov	r2, r1
 800c5b8:	400b      	ands	r3, r1
 800c5ba:	4927      	ldr	r1, [pc, #156]	; (800c658 <_strtod_l+0x598>)
 800c5bc:	428b      	cmp	r3, r1
 800c5be:	4680      	mov	r8, r0
 800c5c0:	d8be      	bhi.n	800c540 <_strtod_l+0x480>
 800c5c2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c5c6:	428b      	cmp	r3, r1
 800c5c8:	bf86      	itte	hi
 800c5ca:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800c65c <_strtod_l+0x59c>
 800c5ce:	f04f 38ff 	movhi.w	r8, #4294967295
 800c5d2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	9304      	str	r3, [sp, #16]
 800c5da:	e07b      	b.n	800c6d4 <_strtod_l+0x614>
 800c5dc:	07ea      	lsls	r2, r5, #31
 800c5de:	d505      	bpl.n	800c5ec <_strtod_l+0x52c>
 800c5e0:	9b04      	ldr	r3, [sp, #16]
 800c5e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5e6:	f7f4 f817 	bl	8000618 <__aeabi_dmul>
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	9a04      	ldr	r2, [sp, #16]
 800c5ee:	3208      	adds	r2, #8
 800c5f0:	f10a 0a01 	add.w	sl, sl, #1
 800c5f4:	106d      	asrs	r5, r5, #1
 800c5f6:	9204      	str	r2, [sp, #16]
 800c5f8:	e7cc      	b.n	800c594 <_strtod_l+0x4d4>
 800c5fa:	d0ec      	beq.n	800c5d6 <_strtod_l+0x516>
 800c5fc:	426d      	negs	r5, r5
 800c5fe:	f015 020f 	ands.w	r2, r5, #15
 800c602:	d00a      	beq.n	800c61a <_strtod_l+0x55a>
 800c604:	4b11      	ldr	r3, [pc, #68]	; (800c64c <_strtod_l+0x58c>)
 800c606:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c60a:	4640      	mov	r0, r8
 800c60c:	4649      	mov	r1, r9
 800c60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c612:	f7f4 f92b 	bl	800086c <__aeabi_ddiv>
 800c616:	4680      	mov	r8, r0
 800c618:	4689      	mov	r9, r1
 800c61a:	112d      	asrs	r5, r5, #4
 800c61c:	d0db      	beq.n	800c5d6 <_strtod_l+0x516>
 800c61e:	2d1f      	cmp	r5, #31
 800c620:	dd1e      	ble.n	800c660 <_strtod_l+0x5a0>
 800c622:	2500      	movs	r5, #0
 800c624:	46ab      	mov	fp, r5
 800c626:	9509      	str	r5, [sp, #36]	; 0x24
 800c628:	9505      	str	r5, [sp, #20]
 800c62a:	2322      	movs	r3, #34	; 0x22
 800c62c:	f04f 0800 	mov.w	r8, #0
 800c630:	f04f 0900 	mov.w	r9, #0
 800c634:	6023      	str	r3, [r4, #0]
 800c636:	e78d      	b.n	800c554 <_strtod_l+0x494>
 800c638:	0800ee71 	.word	0x0800ee71
 800c63c:	0800f09c 	.word	0x0800f09c
 800c640:	0800ee69 	.word	0x0800ee69
 800c644:	0800eea0 	.word	0x0800eea0
 800c648:	0800f22d 	.word	0x0800f22d
 800c64c:	0800efb0 	.word	0x0800efb0
 800c650:	0800ef88 	.word	0x0800ef88
 800c654:	7ff00000 	.word	0x7ff00000
 800c658:	7ca00000 	.word	0x7ca00000
 800c65c:	7fefffff 	.word	0x7fefffff
 800c660:	f015 0310 	ands.w	r3, r5, #16
 800c664:	bf18      	it	ne
 800c666:	236a      	movne	r3, #106	; 0x6a
 800c668:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800ca0c <_strtod_l+0x94c>
 800c66c:	9304      	str	r3, [sp, #16]
 800c66e:	4640      	mov	r0, r8
 800c670:	4649      	mov	r1, r9
 800c672:	2300      	movs	r3, #0
 800c674:	07ea      	lsls	r2, r5, #31
 800c676:	d504      	bpl.n	800c682 <_strtod_l+0x5c2>
 800c678:	e9da 2300 	ldrd	r2, r3, [sl]
 800c67c:	f7f3 ffcc 	bl	8000618 <__aeabi_dmul>
 800c680:	2301      	movs	r3, #1
 800c682:	106d      	asrs	r5, r5, #1
 800c684:	f10a 0a08 	add.w	sl, sl, #8
 800c688:	d1f4      	bne.n	800c674 <_strtod_l+0x5b4>
 800c68a:	b10b      	cbz	r3, 800c690 <_strtod_l+0x5d0>
 800c68c:	4680      	mov	r8, r0
 800c68e:	4689      	mov	r9, r1
 800c690:	9b04      	ldr	r3, [sp, #16]
 800c692:	b1bb      	cbz	r3, 800c6c4 <_strtod_l+0x604>
 800c694:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800c698:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	4649      	mov	r1, r9
 800c6a0:	dd10      	ble.n	800c6c4 <_strtod_l+0x604>
 800c6a2:	2b1f      	cmp	r3, #31
 800c6a4:	f340 811e 	ble.w	800c8e4 <_strtod_l+0x824>
 800c6a8:	2b34      	cmp	r3, #52	; 0x34
 800c6aa:	bfde      	ittt	le
 800c6ac:	f04f 33ff 	movle.w	r3, #4294967295
 800c6b0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c6b4:	4093      	lslle	r3, r2
 800c6b6:	f04f 0800 	mov.w	r8, #0
 800c6ba:	bfcc      	ite	gt
 800c6bc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800c6c0:	ea03 0901 	andle.w	r9, r3, r1
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	4640      	mov	r0, r8
 800c6ca:	4649      	mov	r1, r9
 800c6cc:	f7f4 fa0c 	bl	8000ae8 <__aeabi_dcmpeq>
 800c6d0:	2800      	cmp	r0, #0
 800c6d2:	d1a6      	bne.n	800c622 <_strtod_l+0x562>
 800c6d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6d6:	9300      	str	r3, [sp, #0]
 800c6d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c6da:	4633      	mov	r3, r6
 800c6dc:	465a      	mov	r2, fp
 800c6de:	4620      	mov	r0, r4
 800c6e0:	f7ff f8cc 	bl	800b87c <__s2b>
 800c6e4:	9009      	str	r0, [sp, #36]	; 0x24
 800c6e6:	2800      	cmp	r0, #0
 800c6e8:	f43f af2a 	beq.w	800c540 <_strtod_l+0x480>
 800c6ec:	9a08      	ldr	r2, [sp, #32]
 800c6ee:	9b05      	ldr	r3, [sp, #20]
 800c6f0:	2a00      	cmp	r2, #0
 800c6f2:	eba3 0307 	sub.w	r3, r3, r7
 800c6f6:	bfa8      	it	ge
 800c6f8:	2300      	movge	r3, #0
 800c6fa:	930c      	str	r3, [sp, #48]	; 0x30
 800c6fc:	2500      	movs	r5, #0
 800c6fe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c702:	9312      	str	r3, [sp, #72]	; 0x48
 800c704:	46ab      	mov	fp, r5
 800c706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c708:	4620      	mov	r0, r4
 800c70a:	6859      	ldr	r1, [r3, #4]
 800c70c:	f7ff f80e 	bl	800b72c <_Balloc>
 800c710:	9005      	str	r0, [sp, #20]
 800c712:	2800      	cmp	r0, #0
 800c714:	f43f af18 	beq.w	800c548 <_strtod_l+0x488>
 800c718:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c71a:	691a      	ldr	r2, [r3, #16]
 800c71c:	3202      	adds	r2, #2
 800c71e:	f103 010c 	add.w	r1, r3, #12
 800c722:	0092      	lsls	r2, r2, #2
 800c724:	300c      	adds	r0, #12
 800c726:	f000 ffe5 	bl	800d6f4 <memcpy>
 800c72a:	ec49 8b10 	vmov	d0, r8, r9
 800c72e:	aa18      	add	r2, sp, #96	; 0x60
 800c730:	a917      	add	r1, sp, #92	; 0x5c
 800c732:	4620      	mov	r0, r4
 800c734:	f7ff fbd6 	bl	800bee4 <__d2b>
 800c738:	ec49 8b18 	vmov	d8, r8, r9
 800c73c:	9016      	str	r0, [sp, #88]	; 0x58
 800c73e:	2800      	cmp	r0, #0
 800c740:	f43f af02 	beq.w	800c548 <_strtod_l+0x488>
 800c744:	2101      	movs	r1, #1
 800c746:	4620      	mov	r0, r4
 800c748:	f7ff f930 	bl	800b9ac <__i2b>
 800c74c:	4683      	mov	fp, r0
 800c74e:	2800      	cmp	r0, #0
 800c750:	f43f aefa 	beq.w	800c548 <_strtod_l+0x488>
 800c754:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800c756:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c758:	2e00      	cmp	r6, #0
 800c75a:	bfab      	itete	ge
 800c75c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800c75e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800c760:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c762:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800c766:	bfac      	ite	ge
 800c768:	eb06 0a03 	addge.w	sl, r6, r3
 800c76c:	1b9f      	sublt	r7, r3, r6
 800c76e:	9b04      	ldr	r3, [sp, #16]
 800c770:	1af6      	subs	r6, r6, r3
 800c772:	4416      	add	r6, r2
 800c774:	4ba0      	ldr	r3, [pc, #640]	; (800c9f8 <_strtod_l+0x938>)
 800c776:	3e01      	subs	r6, #1
 800c778:	429e      	cmp	r6, r3
 800c77a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c77e:	f280 80c4 	bge.w	800c90a <_strtod_l+0x84a>
 800c782:	1b9b      	subs	r3, r3, r6
 800c784:	2b1f      	cmp	r3, #31
 800c786:	eba2 0203 	sub.w	r2, r2, r3
 800c78a:	f04f 0101 	mov.w	r1, #1
 800c78e:	f300 80b0 	bgt.w	800c8f2 <_strtod_l+0x832>
 800c792:	fa01 f303 	lsl.w	r3, r1, r3
 800c796:	930e      	str	r3, [sp, #56]	; 0x38
 800c798:	2300      	movs	r3, #0
 800c79a:	930d      	str	r3, [sp, #52]	; 0x34
 800c79c:	eb0a 0602 	add.w	r6, sl, r2
 800c7a0:	9b04      	ldr	r3, [sp, #16]
 800c7a2:	45b2      	cmp	sl, r6
 800c7a4:	4417      	add	r7, r2
 800c7a6:	441f      	add	r7, r3
 800c7a8:	4653      	mov	r3, sl
 800c7aa:	bfa8      	it	ge
 800c7ac:	4633      	movge	r3, r6
 800c7ae:	42bb      	cmp	r3, r7
 800c7b0:	bfa8      	it	ge
 800c7b2:	463b      	movge	r3, r7
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	bfc2      	ittt	gt
 800c7b8:	1af6      	subgt	r6, r6, r3
 800c7ba:	1aff      	subgt	r7, r7, r3
 800c7bc:	ebaa 0a03 	subgt.w	sl, sl, r3
 800c7c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	dd17      	ble.n	800c7f6 <_strtod_l+0x736>
 800c7c6:	4659      	mov	r1, fp
 800c7c8:	461a      	mov	r2, r3
 800c7ca:	4620      	mov	r0, r4
 800c7cc:	f7ff f9ae 	bl	800bb2c <__pow5mult>
 800c7d0:	4683      	mov	fp, r0
 800c7d2:	2800      	cmp	r0, #0
 800c7d4:	f43f aeb8 	beq.w	800c548 <_strtod_l+0x488>
 800c7d8:	4601      	mov	r1, r0
 800c7da:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c7dc:	4620      	mov	r0, r4
 800c7de:	f7ff f8fb 	bl	800b9d8 <__multiply>
 800c7e2:	900b      	str	r0, [sp, #44]	; 0x2c
 800c7e4:	2800      	cmp	r0, #0
 800c7e6:	f43f aeaf 	beq.w	800c548 <_strtod_l+0x488>
 800c7ea:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c7ec:	4620      	mov	r0, r4
 800c7ee:	f7fe ffdd 	bl	800b7ac <_Bfree>
 800c7f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c7f4:	9316      	str	r3, [sp, #88]	; 0x58
 800c7f6:	2e00      	cmp	r6, #0
 800c7f8:	f300 808c 	bgt.w	800c914 <_strtod_l+0x854>
 800c7fc:	9b08      	ldr	r3, [sp, #32]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	dd08      	ble.n	800c814 <_strtod_l+0x754>
 800c802:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c804:	9905      	ldr	r1, [sp, #20]
 800c806:	4620      	mov	r0, r4
 800c808:	f7ff f990 	bl	800bb2c <__pow5mult>
 800c80c:	9005      	str	r0, [sp, #20]
 800c80e:	2800      	cmp	r0, #0
 800c810:	f43f ae9a 	beq.w	800c548 <_strtod_l+0x488>
 800c814:	2f00      	cmp	r7, #0
 800c816:	dd08      	ble.n	800c82a <_strtod_l+0x76a>
 800c818:	9905      	ldr	r1, [sp, #20]
 800c81a:	463a      	mov	r2, r7
 800c81c:	4620      	mov	r0, r4
 800c81e:	f7ff f9df 	bl	800bbe0 <__lshift>
 800c822:	9005      	str	r0, [sp, #20]
 800c824:	2800      	cmp	r0, #0
 800c826:	f43f ae8f 	beq.w	800c548 <_strtod_l+0x488>
 800c82a:	f1ba 0f00 	cmp.w	sl, #0
 800c82e:	dd08      	ble.n	800c842 <_strtod_l+0x782>
 800c830:	4659      	mov	r1, fp
 800c832:	4652      	mov	r2, sl
 800c834:	4620      	mov	r0, r4
 800c836:	f7ff f9d3 	bl	800bbe0 <__lshift>
 800c83a:	4683      	mov	fp, r0
 800c83c:	2800      	cmp	r0, #0
 800c83e:	f43f ae83 	beq.w	800c548 <_strtod_l+0x488>
 800c842:	9a05      	ldr	r2, [sp, #20]
 800c844:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c846:	4620      	mov	r0, r4
 800c848:	f7ff fa52 	bl	800bcf0 <__mdiff>
 800c84c:	4605      	mov	r5, r0
 800c84e:	2800      	cmp	r0, #0
 800c850:	f43f ae7a 	beq.w	800c548 <_strtod_l+0x488>
 800c854:	68c3      	ldr	r3, [r0, #12]
 800c856:	930b      	str	r3, [sp, #44]	; 0x2c
 800c858:	2300      	movs	r3, #0
 800c85a:	60c3      	str	r3, [r0, #12]
 800c85c:	4659      	mov	r1, fp
 800c85e:	f7ff fa2b 	bl	800bcb8 <__mcmp>
 800c862:	2800      	cmp	r0, #0
 800c864:	da60      	bge.n	800c928 <_strtod_l+0x868>
 800c866:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c868:	ea53 0308 	orrs.w	r3, r3, r8
 800c86c:	f040 8084 	bne.w	800c978 <_strtod_l+0x8b8>
 800c870:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c874:	2b00      	cmp	r3, #0
 800c876:	d17f      	bne.n	800c978 <_strtod_l+0x8b8>
 800c878:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c87c:	0d1b      	lsrs	r3, r3, #20
 800c87e:	051b      	lsls	r3, r3, #20
 800c880:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c884:	d978      	bls.n	800c978 <_strtod_l+0x8b8>
 800c886:	696b      	ldr	r3, [r5, #20]
 800c888:	b913      	cbnz	r3, 800c890 <_strtod_l+0x7d0>
 800c88a:	692b      	ldr	r3, [r5, #16]
 800c88c:	2b01      	cmp	r3, #1
 800c88e:	dd73      	ble.n	800c978 <_strtod_l+0x8b8>
 800c890:	4629      	mov	r1, r5
 800c892:	2201      	movs	r2, #1
 800c894:	4620      	mov	r0, r4
 800c896:	f7ff f9a3 	bl	800bbe0 <__lshift>
 800c89a:	4659      	mov	r1, fp
 800c89c:	4605      	mov	r5, r0
 800c89e:	f7ff fa0b 	bl	800bcb8 <__mcmp>
 800c8a2:	2800      	cmp	r0, #0
 800c8a4:	dd68      	ble.n	800c978 <_strtod_l+0x8b8>
 800c8a6:	9904      	ldr	r1, [sp, #16]
 800c8a8:	4a54      	ldr	r2, [pc, #336]	; (800c9fc <_strtod_l+0x93c>)
 800c8aa:	464b      	mov	r3, r9
 800c8ac:	2900      	cmp	r1, #0
 800c8ae:	f000 8084 	beq.w	800c9ba <_strtod_l+0x8fa>
 800c8b2:	ea02 0109 	and.w	r1, r2, r9
 800c8b6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c8ba:	dc7e      	bgt.n	800c9ba <_strtod_l+0x8fa>
 800c8bc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c8c0:	f77f aeb3 	ble.w	800c62a <_strtod_l+0x56a>
 800c8c4:	4b4e      	ldr	r3, [pc, #312]	; (800ca00 <_strtod_l+0x940>)
 800c8c6:	4640      	mov	r0, r8
 800c8c8:	4649      	mov	r1, r9
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	f7f3 fea4 	bl	8000618 <__aeabi_dmul>
 800c8d0:	4b4a      	ldr	r3, [pc, #296]	; (800c9fc <_strtod_l+0x93c>)
 800c8d2:	400b      	ands	r3, r1
 800c8d4:	4680      	mov	r8, r0
 800c8d6:	4689      	mov	r9, r1
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	f47f ae3f 	bne.w	800c55c <_strtod_l+0x49c>
 800c8de:	2322      	movs	r3, #34	; 0x22
 800c8e0:	6023      	str	r3, [r4, #0]
 800c8e2:	e63b      	b.n	800c55c <_strtod_l+0x49c>
 800c8e4:	f04f 32ff 	mov.w	r2, #4294967295
 800c8e8:	fa02 f303 	lsl.w	r3, r2, r3
 800c8ec:	ea03 0808 	and.w	r8, r3, r8
 800c8f0:	e6e8      	b.n	800c6c4 <_strtod_l+0x604>
 800c8f2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800c8f6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800c8fa:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800c8fe:	36e2      	adds	r6, #226	; 0xe2
 800c900:	fa01 f306 	lsl.w	r3, r1, r6
 800c904:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800c908:	e748      	b.n	800c79c <_strtod_l+0x6dc>
 800c90a:	2100      	movs	r1, #0
 800c90c:	2301      	movs	r3, #1
 800c90e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800c912:	e743      	b.n	800c79c <_strtod_l+0x6dc>
 800c914:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c916:	4632      	mov	r2, r6
 800c918:	4620      	mov	r0, r4
 800c91a:	f7ff f961 	bl	800bbe0 <__lshift>
 800c91e:	9016      	str	r0, [sp, #88]	; 0x58
 800c920:	2800      	cmp	r0, #0
 800c922:	f47f af6b 	bne.w	800c7fc <_strtod_l+0x73c>
 800c926:	e60f      	b.n	800c548 <_strtod_l+0x488>
 800c928:	46ca      	mov	sl, r9
 800c92a:	d171      	bne.n	800ca10 <_strtod_l+0x950>
 800c92c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c92e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c932:	b352      	cbz	r2, 800c98a <_strtod_l+0x8ca>
 800c934:	4a33      	ldr	r2, [pc, #204]	; (800ca04 <_strtod_l+0x944>)
 800c936:	4293      	cmp	r3, r2
 800c938:	d12a      	bne.n	800c990 <_strtod_l+0x8d0>
 800c93a:	9b04      	ldr	r3, [sp, #16]
 800c93c:	4641      	mov	r1, r8
 800c93e:	b1fb      	cbz	r3, 800c980 <_strtod_l+0x8c0>
 800c940:	4b2e      	ldr	r3, [pc, #184]	; (800c9fc <_strtod_l+0x93c>)
 800c942:	ea09 0303 	and.w	r3, r9, r3
 800c946:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c94a:	f04f 32ff 	mov.w	r2, #4294967295
 800c94e:	d81a      	bhi.n	800c986 <_strtod_l+0x8c6>
 800c950:	0d1b      	lsrs	r3, r3, #20
 800c952:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c956:	fa02 f303 	lsl.w	r3, r2, r3
 800c95a:	4299      	cmp	r1, r3
 800c95c:	d118      	bne.n	800c990 <_strtod_l+0x8d0>
 800c95e:	4b2a      	ldr	r3, [pc, #168]	; (800ca08 <_strtod_l+0x948>)
 800c960:	459a      	cmp	sl, r3
 800c962:	d102      	bne.n	800c96a <_strtod_l+0x8aa>
 800c964:	3101      	adds	r1, #1
 800c966:	f43f adef 	beq.w	800c548 <_strtod_l+0x488>
 800c96a:	4b24      	ldr	r3, [pc, #144]	; (800c9fc <_strtod_l+0x93c>)
 800c96c:	ea0a 0303 	and.w	r3, sl, r3
 800c970:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800c974:	f04f 0800 	mov.w	r8, #0
 800c978:	9b04      	ldr	r3, [sp, #16]
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d1a2      	bne.n	800c8c4 <_strtod_l+0x804>
 800c97e:	e5ed      	b.n	800c55c <_strtod_l+0x49c>
 800c980:	f04f 33ff 	mov.w	r3, #4294967295
 800c984:	e7e9      	b.n	800c95a <_strtod_l+0x89a>
 800c986:	4613      	mov	r3, r2
 800c988:	e7e7      	b.n	800c95a <_strtod_l+0x89a>
 800c98a:	ea53 0308 	orrs.w	r3, r3, r8
 800c98e:	d08a      	beq.n	800c8a6 <_strtod_l+0x7e6>
 800c990:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c992:	b1e3      	cbz	r3, 800c9ce <_strtod_l+0x90e>
 800c994:	ea13 0f0a 	tst.w	r3, sl
 800c998:	d0ee      	beq.n	800c978 <_strtod_l+0x8b8>
 800c99a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c99c:	9a04      	ldr	r2, [sp, #16]
 800c99e:	4640      	mov	r0, r8
 800c9a0:	4649      	mov	r1, r9
 800c9a2:	b1c3      	cbz	r3, 800c9d6 <_strtod_l+0x916>
 800c9a4:	f7ff fb6f 	bl	800c086 <sulp>
 800c9a8:	4602      	mov	r2, r0
 800c9aa:	460b      	mov	r3, r1
 800c9ac:	ec51 0b18 	vmov	r0, r1, d8
 800c9b0:	f7f3 fc7c 	bl	80002ac <__adddf3>
 800c9b4:	4680      	mov	r8, r0
 800c9b6:	4689      	mov	r9, r1
 800c9b8:	e7de      	b.n	800c978 <_strtod_l+0x8b8>
 800c9ba:	4013      	ands	r3, r2
 800c9bc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c9c0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800c9c4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800c9c8:	f04f 38ff 	mov.w	r8, #4294967295
 800c9cc:	e7d4      	b.n	800c978 <_strtod_l+0x8b8>
 800c9ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c9d0:	ea13 0f08 	tst.w	r3, r8
 800c9d4:	e7e0      	b.n	800c998 <_strtod_l+0x8d8>
 800c9d6:	f7ff fb56 	bl	800c086 <sulp>
 800c9da:	4602      	mov	r2, r0
 800c9dc:	460b      	mov	r3, r1
 800c9de:	ec51 0b18 	vmov	r0, r1, d8
 800c9e2:	f7f3 fc61 	bl	80002a8 <__aeabi_dsub>
 800c9e6:	2200      	movs	r2, #0
 800c9e8:	2300      	movs	r3, #0
 800c9ea:	4680      	mov	r8, r0
 800c9ec:	4689      	mov	r9, r1
 800c9ee:	f7f4 f87b 	bl	8000ae8 <__aeabi_dcmpeq>
 800c9f2:	2800      	cmp	r0, #0
 800c9f4:	d0c0      	beq.n	800c978 <_strtod_l+0x8b8>
 800c9f6:	e618      	b.n	800c62a <_strtod_l+0x56a>
 800c9f8:	fffffc02 	.word	0xfffffc02
 800c9fc:	7ff00000 	.word	0x7ff00000
 800ca00:	39500000 	.word	0x39500000
 800ca04:	000fffff 	.word	0x000fffff
 800ca08:	7fefffff 	.word	0x7fefffff
 800ca0c:	0800f0b0 	.word	0x0800f0b0
 800ca10:	4659      	mov	r1, fp
 800ca12:	4628      	mov	r0, r5
 800ca14:	f7ff fac0 	bl	800bf98 <__ratio>
 800ca18:	ec57 6b10 	vmov	r6, r7, d0
 800ca1c:	ee10 0a10 	vmov	r0, s0
 800ca20:	2200      	movs	r2, #0
 800ca22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ca26:	4639      	mov	r1, r7
 800ca28:	f7f4 f872 	bl	8000b10 <__aeabi_dcmple>
 800ca2c:	2800      	cmp	r0, #0
 800ca2e:	d071      	beq.n	800cb14 <_strtod_l+0xa54>
 800ca30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d17c      	bne.n	800cb30 <_strtod_l+0xa70>
 800ca36:	f1b8 0f00 	cmp.w	r8, #0
 800ca3a:	d15a      	bne.n	800caf2 <_strtod_l+0xa32>
 800ca3c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d15d      	bne.n	800cb00 <_strtod_l+0xa40>
 800ca44:	4b90      	ldr	r3, [pc, #576]	; (800cc88 <_strtod_l+0xbc8>)
 800ca46:	2200      	movs	r2, #0
 800ca48:	4630      	mov	r0, r6
 800ca4a:	4639      	mov	r1, r7
 800ca4c:	f7f4 f856 	bl	8000afc <__aeabi_dcmplt>
 800ca50:	2800      	cmp	r0, #0
 800ca52:	d15c      	bne.n	800cb0e <_strtod_l+0xa4e>
 800ca54:	4630      	mov	r0, r6
 800ca56:	4639      	mov	r1, r7
 800ca58:	4b8c      	ldr	r3, [pc, #560]	; (800cc8c <_strtod_l+0xbcc>)
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	f7f3 fddc 	bl	8000618 <__aeabi_dmul>
 800ca60:	4606      	mov	r6, r0
 800ca62:	460f      	mov	r7, r1
 800ca64:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800ca68:	9606      	str	r6, [sp, #24]
 800ca6a:	9307      	str	r3, [sp, #28]
 800ca6c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ca70:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800ca74:	4b86      	ldr	r3, [pc, #536]	; (800cc90 <_strtod_l+0xbd0>)
 800ca76:	ea0a 0303 	and.w	r3, sl, r3
 800ca7a:	930d      	str	r3, [sp, #52]	; 0x34
 800ca7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ca7e:	4b85      	ldr	r3, [pc, #532]	; (800cc94 <_strtod_l+0xbd4>)
 800ca80:	429a      	cmp	r2, r3
 800ca82:	f040 8090 	bne.w	800cba6 <_strtod_l+0xae6>
 800ca86:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800ca8a:	ec49 8b10 	vmov	d0, r8, r9
 800ca8e:	f7ff f9b9 	bl	800be04 <__ulp>
 800ca92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ca96:	ec51 0b10 	vmov	r0, r1, d0
 800ca9a:	f7f3 fdbd 	bl	8000618 <__aeabi_dmul>
 800ca9e:	4642      	mov	r2, r8
 800caa0:	464b      	mov	r3, r9
 800caa2:	f7f3 fc03 	bl	80002ac <__adddf3>
 800caa6:	460b      	mov	r3, r1
 800caa8:	4979      	ldr	r1, [pc, #484]	; (800cc90 <_strtod_l+0xbd0>)
 800caaa:	4a7b      	ldr	r2, [pc, #492]	; (800cc98 <_strtod_l+0xbd8>)
 800caac:	4019      	ands	r1, r3
 800caae:	4291      	cmp	r1, r2
 800cab0:	4680      	mov	r8, r0
 800cab2:	d944      	bls.n	800cb3e <_strtod_l+0xa7e>
 800cab4:	ee18 2a90 	vmov	r2, s17
 800cab8:	4b78      	ldr	r3, [pc, #480]	; (800cc9c <_strtod_l+0xbdc>)
 800caba:	429a      	cmp	r2, r3
 800cabc:	d104      	bne.n	800cac8 <_strtod_l+0xa08>
 800cabe:	ee18 3a10 	vmov	r3, s16
 800cac2:	3301      	adds	r3, #1
 800cac4:	f43f ad40 	beq.w	800c548 <_strtod_l+0x488>
 800cac8:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800cc9c <_strtod_l+0xbdc>
 800cacc:	f04f 38ff 	mov.w	r8, #4294967295
 800cad0:	9916      	ldr	r1, [sp, #88]	; 0x58
 800cad2:	4620      	mov	r0, r4
 800cad4:	f7fe fe6a 	bl	800b7ac <_Bfree>
 800cad8:	9905      	ldr	r1, [sp, #20]
 800cada:	4620      	mov	r0, r4
 800cadc:	f7fe fe66 	bl	800b7ac <_Bfree>
 800cae0:	4659      	mov	r1, fp
 800cae2:	4620      	mov	r0, r4
 800cae4:	f7fe fe62 	bl	800b7ac <_Bfree>
 800cae8:	4629      	mov	r1, r5
 800caea:	4620      	mov	r0, r4
 800caec:	f7fe fe5e 	bl	800b7ac <_Bfree>
 800caf0:	e609      	b.n	800c706 <_strtod_l+0x646>
 800caf2:	f1b8 0f01 	cmp.w	r8, #1
 800caf6:	d103      	bne.n	800cb00 <_strtod_l+0xa40>
 800caf8:	f1b9 0f00 	cmp.w	r9, #0
 800cafc:	f43f ad95 	beq.w	800c62a <_strtod_l+0x56a>
 800cb00:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800cc58 <_strtod_l+0xb98>
 800cb04:	4f60      	ldr	r7, [pc, #384]	; (800cc88 <_strtod_l+0xbc8>)
 800cb06:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cb0a:	2600      	movs	r6, #0
 800cb0c:	e7ae      	b.n	800ca6c <_strtod_l+0x9ac>
 800cb0e:	4f5f      	ldr	r7, [pc, #380]	; (800cc8c <_strtod_l+0xbcc>)
 800cb10:	2600      	movs	r6, #0
 800cb12:	e7a7      	b.n	800ca64 <_strtod_l+0x9a4>
 800cb14:	4b5d      	ldr	r3, [pc, #372]	; (800cc8c <_strtod_l+0xbcc>)
 800cb16:	4630      	mov	r0, r6
 800cb18:	4639      	mov	r1, r7
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	f7f3 fd7c 	bl	8000618 <__aeabi_dmul>
 800cb20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb22:	4606      	mov	r6, r0
 800cb24:	460f      	mov	r7, r1
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d09c      	beq.n	800ca64 <_strtod_l+0x9a4>
 800cb2a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800cb2e:	e79d      	b.n	800ca6c <_strtod_l+0x9ac>
 800cb30:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800cc60 <_strtod_l+0xba0>
 800cb34:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cb38:	ec57 6b17 	vmov	r6, r7, d7
 800cb3c:	e796      	b.n	800ca6c <_strtod_l+0x9ac>
 800cb3e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800cb42:	9b04      	ldr	r3, [sp, #16]
 800cb44:	46ca      	mov	sl, r9
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d1c2      	bne.n	800cad0 <_strtod_l+0xa10>
 800cb4a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800cb4e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cb50:	0d1b      	lsrs	r3, r3, #20
 800cb52:	051b      	lsls	r3, r3, #20
 800cb54:	429a      	cmp	r2, r3
 800cb56:	d1bb      	bne.n	800cad0 <_strtod_l+0xa10>
 800cb58:	4630      	mov	r0, r6
 800cb5a:	4639      	mov	r1, r7
 800cb5c:	f7f4 f8bc 	bl	8000cd8 <__aeabi_d2lz>
 800cb60:	f7f3 fd2c 	bl	80005bc <__aeabi_l2d>
 800cb64:	4602      	mov	r2, r0
 800cb66:	460b      	mov	r3, r1
 800cb68:	4630      	mov	r0, r6
 800cb6a:	4639      	mov	r1, r7
 800cb6c:	f7f3 fb9c 	bl	80002a8 <__aeabi_dsub>
 800cb70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cb72:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cb76:	ea43 0308 	orr.w	r3, r3, r8
 800cb7a:	4313      	orrs	r3, r2
 800cb7c:	4606      	mov	r6, r0
 800cb7e:	460f      	mov	r7, r1
 800cb80:	d054      	beq.n	800cc2c <_strtod_l+0xb6c>
 800cb82:	a339      	add	r3, pc, #228	; (adr r3, 800cc68 <_strtod_l+0xba8>)
 800cb84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb88:	f7f3 ffb8 	bl	8000afc <__aeabi_dcmplt>
 800cb8c:	2800      	cmp	r0, #0
 800cb8e:	f47f ace5 	bne.w	800c55c <_strtod_l+0x49c>
 800cb92:	a337      	add	r3, pc, #220	; (adr r3, 800cc70 <_strtod_l+0xbb0>)
 800cb94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb98:	4630      	mov	r0, r6
 800cb9a:	4639      	mov	r1, r7
 800cb9c:	f7f3 ffcc 	bl	8000b38 <__aeabi_dcmpgt>
 800cba0:	2800      	cmp	r0, #0
 800cba2:	d095      	beq.n	800cad0 <_strtod_l+0xa10>
 800cba4:	e4da      	b.n	800c55c <_strtod_l+0x49c>
 800cba6:	9b04      	ldr	r3, [sp, #16]
 800cba8:	b333      	cbz	r3, 800cbf8 <_strtod_l+0xb38>
 800cbaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cbac:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cbb0:	d822      	bhi.n	800cbf8 <_strtod_l+0xb38>
 800cbb2:	a331      	add	r3, pc, #196	; (adr r3, 800cc78 <_strtod_l+0xbb8>)
 800cbb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbb8:	4630      	mov	r0, r6
 800cbba:	4639      	mov	r1, r7
 800cbbc:	f7f3 ffa8 	bl	8000b10 <__aeabi_dcmple>
 800cbc0:	b1a0      	cbz	r0, 800cbec <_strtod_l+0xb2c>
 800cbc2:	4639      	mov	r1, r7
 800cbc4:	4630      	mov	r0, r6
 800cbc6:	f7f3 ffff 	bl	8000bc8 <__aeabi_d2uiz>
 800cbca:	2801      	cmp	r0, #1
 800cbcc:	bf38      	it	cc
 800cbce:	2001      	movcc	r0, #1
 800cbd0:	f7f3 fca8 	bl	8000524 <__aeabi_ui2d>
 800cbd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cbd6:	4606      	mov	r6, r0
 800cbd8:	460f      	mov	r7, r1
 800cbda:	bb23      	cbnz	r3, 800cc26 <_strtod_l+0xb66>
 800cbdc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cbe0:	9010      	str	r0, [sp, #64]	; 0x40
 800cbe2:	9311      	str	r3, [sp, #68]	; 0x44
 800cbe4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cbe8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800cbec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cbee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cbf0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800cbf4:	1a9b      	subs	r3, r3, r2
 800cbf6:	930f      	str	r3, [sp, #60]	; 0x3c
 800cbf8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800cbfc:	eeb0 0a48 	vmov.f32	s0, s16
 800cc00:	eef0 0a68 	vmov.f32	s1, s17
 800cc04:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800cc08:	f7ff f8fc 	bl	800be04 <__ulp>
 800cc0c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800cc10:	ec53 2b10 	vmov	r2, r3, d0
 800cc14:	f7f3 fd00 	bl	8000618 <__aeabi_dmul>
 800cc18:	ec53 2b18 	vmov	r2, r3, d8
 800cc1c:	f7f3 fb46 	bl	80002ac <__adddf3>
 800cc20:	4680      	mov	r8, r0
 800cc22:	4689      	mov	r9, r1
 800cc24:	e78d      	b.n	800cb42 <_strtod_l+0xa82>
 800cc26:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800cc2a:	e7db      	b.n	800cbe4 <_strtod_l+0xb24>
 800cc2c:	a314      	add	r3, pc, #80	; (adr r3, 800cc80 <_strtod_l+0xbc0>)
 800cc2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc32:	f7f3 ff63 	bl	8000afc <__aeabi_dcmplt>
 800cc36:	e7b3      	b.n	800cba0 <_strtod_l+0xae0>
 800cc38:	2300      	movs	r3, #0
 800cc3a:	930a      	str	r3, [sp, #40]	; 0x28
 800cc3c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cc3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cc40:	6013      	str	r3, [r2, #0]
 800cc42:	f7ff ba7c 	b.w	800c13e <_strtod_l+0x7e>
 800cc46:	2a65      	cmp	r2, #101	; 0x65
 800cc48:	f43f ab75 	beq.w	800c336 <_strtod_l+0x276>
 800cc4c:	2a45      	cmp	r2, #69	; 0x45
 800cc4e:	f43f ab72 	beq.w	800c336 <_strtod_l+0x276>
 800cc52:	2301      	movs	r3, #1
 800cc54:	f7ff bbaa 	b.w	800c3ac <_strtod_l+0x2ec>
 800cc58:	00000000 	.word	0x00000000
 800cc5c:	bff00000 	.word	0xbff00000
 800cc60:	00000000 	.word	0x00000000
 800cc64:	3ff00000 	.word	0x3ff00000
 800cc68:	94a03595 	.word	0x94a03595
 800cc6c:	3fdfffff 	.word	0x3fdfffff
 800cc70:	35afe535 	.word	0x35afe535
 800cc74:	3fe00000 	.word	0x3fe00000
 800cc78:	ffc00000 	.word	0xffc00000
 800cc7c:	41dfffff 	.word	0x41dfffff
 800cc80:	94a03595 	.word	0x94a03595
 800cc84:	3fcfffff 	.word	0x3fcfffff
 800cc88:	3ff00000 	.word	0x3ff00000
 800cc8c:	3fe00000 	.word	0x3fe00000
 800cc90:	7ff00000 	.word	0x7ff00000
 800cc94:	7fe00000 	.word	0x7fe00000
 800cc98:	7c9fffff 	.word	0x7c9fffff
 800cc9c:	7fefffff 	.word	0x7fefffff

0800cca0 <_strtod_r>:
 800cca0:	4b01      	ldr	r3, [pc, #4]	; (800cca8 <_strtod_r+0x8>)
 800cca2:	f7ff ba0d 	b.w	800c0c0 <_strtod_l>
 800cca6:	bf00      	nop
 800cca8:	20000078 	.word	0x20000078

0800ccac <_strtol_l.constprop.0>:
 800ccac:	2b01      	cmp	r3, #1
 800ccae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ccb2:	d001      	beq.n	800ccb8 <_strtol_l.constprop.0+0xc>
 800ccb4:	2b24      	cmp	r3, #36	; 0x24
 800ccb6:	d906      	bls.n	800ccc6 <_strtol_l.constprop.0+0x1a>
 800ccb8:	f7fd fd8a 	bl	800a7d0 <__errno>
 800ccbc:	2316      	movs	r3, #22
 800ccbe:	6003      	str	r3, [r0, #0]
 800ccc0:	2000      	movs	r0, #0
 800ccc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccc6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800cdac <_strtol_l.constprop.0+0x100>
 800ccca:	460d      	mov	r5, r1
 800cccc:	462e      	mov	r6, r5
 800ccce:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ccd2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800ccd6:	f017 0708 	ands.w	r7, r7, #8
 800ccda:	d1f7      	bne.n	800cccc <_strtol_l.constprop.0+0x20>
 800ccdc:	2c2d      	cmp	r4, #45	; 0x2d
 800ccde:	d132      	bne.n	800cd46 <_strtol_l.constprop.0+0x9a>
 800cce0:	782c      	ldrb	r4, [r5, #0]
 800cce2:	2701      	movs	r7, #1
 800cce4:	1cb5      	adds	r5, r6, #2
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d05b      	beq.n	800cda2 <_strtol_l.constprop.0+0xf6>
 800ccea:	2b10      	cmp	r3, #16
 800ccec:	d109      	bne.n	800cd02 <_strtol_l.constprop.0+0x56>
 800ccee:	2c30      	cmp	r4, #48	; 0x30
 800ccf0:	d107      	bne.n	800cd02 <_strtol_l.constprop.0+0x56>
 800ccf2:	782c      	ldrb	r4, [r5, #0]
 800ccf4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ccf8:	2c58      	cmp	r4, #88	; 0x58
 800ccfa:	d14d      	bne.n	800cd98 <_strtol_l.constprop.0+0xec>
 800ccfc:	786c      	ldrb	r4, [r5, #1]
 800ccfe:	2310      	movs	r3, #16
 800cd00:	3502      	adds	r5, #2
 800cd02:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800cd06:	f108 38ff 	add.w	r8, r8, #4294967295
 800cd0a:	f04f 0e00 	mov.w	lr, #0
 800cd0e:	fbb8 f9f3 	udiv	r9, r8, r3
 800cd12:	4676      	mov	r6, lr
 800cd14:	fb03 8a19 	mls	sl, r3, r9, r8
 800cd18:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800cd1c:	f1bc 0f09 	cmp.w	ip, #9
 800cd20:	d816      	bhi.n	800cd50 <_strtol_l.constprop.0+0xa4>
 800cd22:	4664      	mov	r4, ip
 800cd24:	42a3      	cmp	r3, r4
 800cd26:	dd24      	ble.n	800cd72 <_strtol_l.constprop.0+0xc6>
 800cd28:	f1be 3fff 	cmp.w	lr, #4294967295
 800cd2c:	d008      	beq.n	800cd40 <_strtol_l.constprop.0+0x94>
 800cd2e:	45b1      	cmp	r9, r6
 800cd30:	d31c      	bcc.n	800cd6c <_strtol_l.constprop.0+0xc0>
 800cd32:	d101      	bne.n	800cd38 <_strtol_l.constprop.0+0x8c>
 800cd34:	45a2      	cmp	sl, r4
 800cd36:	db19      	blt.n	800cd6c <_strtol_l.constprop.0+0xc0>
 800cd38:	fb06 4603 	mla	r6, r6, r3, r4
 800cd3c:	f04f 0e01 	mov.w	lr, #1
 800cd40:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cd44:	e7e8      	b.n	800cd18 <_strtol_l.constprop.0+0x6c>
 800cd46:	2c2b      	cmp	r4, #43	; 0x2b
 800cd48:	bf04      	itt	eq
 800cd4a:	782c      	ldrbeq	r4, [r5, #0]
 800cd4c:	1cb5      	addeq	r5, r6, #2
 800cd4e:	e7ca      	b.n	800cce6 <_strtol_l.constprop.0+0x3a>
 800cd50:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800cd54:	f1bc 0f19 	cmp.w	ip, #25
 800cd58:	d801      	bhi.n	800cd5e <_strtol_l.constprop.0+0xb2>
 800cd5a:	3c37      	subs	r4, #55	; 0x37
 800cd5c:	e7e2      	b.n	800cd24 <_strtol_l.constprop.0+0x78>
 800cd5e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800cd62:	f1bc 0f19 	cmp.w	ip, #25
 800cd66:	d804      	bhi.n	800cd72 <_strtol_l.constprop.0+0xc6>
 800cd68:	3c57      	subs	r4, #87	; 0x57
 800cd6a:	e7db      	b.n	800cd24 <_strtol_l.constprop.0+0x78>
 800cd6c:	f04f 3eff 	mov.w	lr, #4294967295
 800cd70:	e7e6      	b.n	800cd40 <_strtol_l.constprop.0+0x94>
 800cd72:	f1be 3fff 	cmp.w	lr, #4294967295
 800cd76:	d105      	bne.n	800cd84 <_strtol_l.constprop.0+0xd8>
 800cd78:	2322      	movs	r3, #34	; 0x22
 800cd7a:	6003      	str	r3, [r0, #0]
 800cd7c:	4646      	mov	r6, r8
 800cd7e:	b942      	cbnz	r2, 800cd92 <_strtol_l.constprop.0+0xe6>
 800cd80:	4630      	mov	r0, r6
 800cd82:	e79e      	b.n	800ccc2 <_strtol_l.constprop.0+0x16>
 800cd84:	b107      	cbz	r7, 800cd88 <_strtol_l.constprop.0+0xdc>
 800cd86:	4276      	negs	r6, r6
 800cd88:	2a00      	cmp	r2, #0
 800cd8a:	d0f9      	beq.n	800cd80 <_strtol_l.constprop.0+0xd4>
 800cd8c:	f1be 0f00 	cmp.w	lr, #0
 800cd90:	d000      	beq.n	800cd94 <_strtol_l.constprop.0+0xe8>
 800cd92:	1e69      	subs	r1, r5, #1
 800cd94:	6011      	str	r1, [r2, #0]
 800cd96:	e7f3      	b.n	800cd80 <_strtol_l.constprop.0+0xd4>
 800cd98:	2430      	movs	r4, #48	; 0x30
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d1b1      	bne.n	800cd02 <_strtol_l.constprop.0+0x56>
 800cd9e:	2308      	movs	r3, #8
 800cda0:	e7af      	b.n	800cd02 <_strtol_l.constprop.0+0x56>
 800cda2:	2c30      	cmp	r4, #48	; 0x30
 800cda4:	d0a5      	beq.n	800ccf2 <_strtol_l.constprop.0+0x46>
 800cda6:	230a      	movs	r3, #10
 800cda8:	e7ab      	b.n	800cd02 <_strtol_l.constprop.0+0x56>
 800cdaa:	bf00      	nop
 800cdac:	0800f0d9 	.word	0x0800f0d9

0800cdb0 <_strtol_r>:
 800cdb0:	f7ff bf7c 	b.w	800ccac <_strtol_l.constprop.0>

0800cdb4 <__ssputs_r>:
 800cdb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cdb8:	688e      	ldr	r6, [r1, #8]
 800cdba:	461f      	mov	r7, r3
 800cdbc:	42be      	cmp	r6, r7
 800cdbe:	680b      	ldr	r3, [r1, #0]
 800cdc0:	4682      	mov	sl, r0
 800cdc2:	460c      	mov	r4, r1
 800cdc4:	4690      	mov	r8, r2
 800cdc6:	d82c      	bhi.n	800ce22 <__ssputs_r+0x6e>
 800cdc8:	898a      	ldrh	r2, [r1, #12]
 800cdca:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cdce:	d026      	beq.n	800ce1e <__ssputs_r+0x6a>
 800cdd0:	6965      	ldr	r5, [r4, #20]
 800cdd2:	6909      	ldr	r1, [r1, #16]
 800cdd4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cdd8:	eba3 0901 	sub.w	r9, r3, r1
 800cddc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cde0:	1c7b      	adds	r3, r7, #1
 800cde2:	444b      	add	r3, r9
 800cde4:	106d      	asrs	r5, r5, #1
 800cde6:	429d      	cmp	r5, r3
 800cde8:	bf38      	it	cc
 800cdea:	461d      	movcc	r5, r3
 800cdec:	0553      	lsls	r3, r2, #21
 800cdee:	d527      	bpl.n	800ce40 <__ssputs_r+0x8c>
 800cdf0:	4629      	mov	r1, r5
 800cdf2:	f7fe fc0f 	bl	800b614 <_malloc_r>
 800cdf6:	4606      	mov	r6, r0
 800cdf8:	b360      	cbz	r0, 800ce54 <__ssputs_r+0xa0>
 800cdfa:	6921      	ldr	r1, [r4, #16]
 800cdfc:	464a      	mov	r2, r9
 800cdfe:	f000 fc79 	bl	800d6f4 <memcpy>
 800ce02:	89a3      	ldrh	r3, [r4, #12]
 800ce04:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ce08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce0c:	81a3      	strh	r3, [r4, #12]
 800ce0e:	6126      	str	r6, [r4, #16]
 800ce10:	6165      	str	r5, [r4, #20]
 800ce12:	444e      	add	r6, r9
 800ce14:	eba5 0509 	sub.w	r5, r5, r9
 800ce18:	6026      	str	r6, [r4, #0]
 800ce1a:	60a5      	str	r5, [r4, #8]
 800ce1c:	463e      	mov	r6, r7
 800ce1e:	42be      	cmp	r6, r7
 800ce20:	d900      	bls.n	800ce24 <__ssputs_r+0x70>
 800ce22:	463e      	mov	r6, r7
 800ce24:	6820      	ldr	r0, [r4, #0]
 800ce26:	4632      	mov	r2, r6
 800ce28:	4641      	mov	r1, r8
 800ce2a:	f000 fc05 	bl	800d638 <memmove>
 800ce2e:	68a3      	ldr	r3, [r4, #8]
 800ce30:	1b9b      	subs	r3, r3, r6
 800ce32:	60a3      	str	r3, [r4, #8]
 800ce34:	6823      	ldr	r3, [r4, #0]
 800ce36:	4433      	add	r3, r6
 800ce38:	6023      	str	r3, [r4, #0]
 800ce3a:	2000      	movs	r0, #0
 800ce3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce40:	462a      	mov	r2, r5
 800ce42:	f001 f80a 	bl	800de5a <_realloc_r>
 800ce46:	4606      	mov	r6, r0
 800ce48:	2800      	cmp	r0, #0
 800ce4a:	d1e0      	bne.n	800ce0e <__ssputs_r+0x5a>
 800ce4c:	6921      	ldr	r1, [r4, #16]
 800ce4e:	4650      	mov	r0, sl
 800ce50:	f7fe fb6c 	bl	800b52c <_free_r>
 800ce54:	230c      	movs	r3, #12
 800ce56:	f8ca 3000 	str.w	r3, [sl]
 800ce5a:	89a3      	ldrh	r3, [r4, #12]
 800ce5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce60:	81a3      	strh	r3, [r4, #12]
 800ce62:	f04f 30ff 	mov.w	r0, #4294967295
 800ce66:	e7e9      	b.n	800ce3c <__ssputs_r+0x88>

0800ce68 <_svfiprintf_r>:
 800ce68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce6c:	4698      	mov	r8, r3
 800ce6e:	898b      	ldrh	r3, [r1, #12]
 800ce70:	061b      	lsls	r3, r3, #24
 800ce72:	b09d      	sub	sp, #116	; 0x74
 800ce74:	4607      	mov	r7, r0
 800ce76:	460d      	mov	r5, r1
 800ce78:	4614      	mov	r4, r2
 800ce7a:	d50e      	bpl.n	800ce9a <_svfiprintf_r+0x32>
 800ce7c:	690b      	ldr	r3, [r1, #16]
 800ce7e:	b963      	cbnz	r3, 800ce9a <_svfiprintf_r+0x32>
 800ce80:	2140      	movs	r1, #64	; 0x40
 800ce82:	f7fe fbc7 	bl	800b614 <_malloc_r>
 800ce86:	6028      	str	r0, [r5, #0]
 800ce88:	6128      	str	r0, [r5, #16]
 800ce8a:	b920      	cbnz	r0, 800ce96 <_svfiprintf_r+0x2e>
 800ce8c:	230c      	movs	r3, #12
 800ce8e:	603b      	str	r3, [r7, #0]
 800ce90:	f04f 30ff 	mov.w	r0, #4294967295
 800ce94:	e0d0      	b.n	800d038 <_svfiprintf_r+0x1d0>
 800ce96:	2340      	movs	r3, #64	; 0x40
 800ce98:	616b      	str	r3, [r5, #20]
 800ce9a:	2300      	movs	r3, #0
 800ce9c:	9309      	str	r3, [sp, #36]	; 0x24
 800ce9e:	2320      	movs	r3, #32
 800cea0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cea4:	f8cd 800c 	str.w	r8, [sp, #12]
 800cea8:	2330      	movs	r3, #48	; 0x30
 800ceaa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d050 <_svfiprintf_r+0x1e8>
 800ceae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ceb2:	f04f 0901 	mov.w	r9, #1
 800ceb6:	4623      	mov	r3, r4
 800ceb8:	469a      	mov	sl, r3
 800ceba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cebe:	b10a      	cbz	r2, 800cec4 <_svfiprintf_r+0x5c>
 800cec0:	2a25      	cmp	r2, #37	; 0x25
 800cec2:	d1f9      	bne.n	800ceb8 <_svfiprintf_r+0x50>
 800cec4:	ebba 0b04 	subs.w	fp, sl, r4
 800cec8:	d00b      	beq.n	800cee2 <_svfiprintf_r+0x7a>
 800ceca:	465b      	mov	r3, fp
 800cecc:	4622      	mov	r2, r4
 800cece:	4629      	mov	r1, r5
 800ced0:	4638      	mov	r0, r7
 800ced2:	f7ff ff6f 	bl	800cdb4 <__ssputs_r>
 800ced6:	3001      	adds	r0, #1
 800ced8:	f000 80a9 	beq.w	800d02e <_svfiprintf_r+0x1c6>
 800cedc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cede:	445a      	add	r2, fp
 800cee0:	9209      	str	r2, [sp, #36]	; 0x24
 800cee2:	f89a 3000 	ldrb.w	r3, [sl]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	f000 80a1 	beq.w	800d02e <_svfiprintf_r+0x1c6>
 800ceec:	2300      	movs	r3, #0
 800ceee:	f04f 32ff 	mov.w	r2, #4294967295
 800cef2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cef6:	f10a 0a01 	add.w	sl, sl, #1
 800cefa:	9304      	str	r3, [sp, #16]
 800cefc:	9307      	str	r3, [sp, #28]
 800cefe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cf02:	931a      	str	r3, [sp, #104]	; 0x68
 800cf04:	4654      	mov	r4, sl
 800cf06:	2205      	movs	r2, #5
 800cf08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf0c:	4850      	ldr	r0, [pc, #320]	; (800d050 <_svfiprintf_r+0x1e8>)
 800cf0e:	f7f3 f96f 	bl	80001f0 <memchr>
 800cf12:	9a04      	ldr	r2, [sp, #16]
 800cf14:	b9d8      	cbnz	r0, 800cf4e <_svfiprintf_r+0xe6>
 800cf16:	06d0      	lsls	r0, r2, #27
 800cf18:	bf44      	itt	mi
 800cf1a:	2320      	movmi	r3, #32
 800cf1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cf20:	0711      	lsls	r1, r2, #28
 800cf22:	bf44      	itt	mi
 800cf24:	232b      	movmi	r3, #43	; 0x2b
 800cf26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cf2a:	f89a 3000 	ldrb.w	r3, [sl]
 800cf2e:	2b2a      	cmp	r3, #42	; 0x2a
 800cf30:	d015      	beq.n	800cf5e <_svfiprintf_r+0xf6>
 800cf32:	9a07      	ldr	r2, [sp, #28]
 800cf34:	4654      	mov	r4, sl
 800cf36:	2000      	movs	r0, #0
 800cf38:	f04f 0c0a 	mov.w	ip, #10
 800cf3c:	4621      	mov	r1, r4
 800cf3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cf42:	3b30      	subs	r3, #48	; 0x30
 800cf44:	2b09      	cmp	r3, #9
 800cf46:	d94d      	bls.n	800cfe4 <_svfiprintf_r+0x17c>
 800cf48:	b1b0      	cbz	r0, 800cf78 <_svfiprintf_r+0x110>
 800cf4a:	9207      	str	r2, [sp, #28]
 800cf4c:	e014      	b.n	800cf78 <_svfiprintf_r+0x110>
 800cf4e:	eba0 0308 	sub.w	r3, r0, r8
 800cf52:	fa09 f303 	lsl.w	r3, r9, r3
 800cf56:	4313      	orrs	r3, r2
 800cf58:	9304      	str	r3, [sp, #16]
 800cf5a:	46a2      	mov	sl, r4
 800cf5c:	e7d2      	b.n	800cf04 <_svfiprintf_r+0x9c>
 800cf5e:	9b03      	ldr	r3, [sp, #12]
 800cf60:	1d19      	adds	r1, r3, #4
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	9103      	str	r1, [sp, #12]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	bfbb      	ittet	lt
 800cf6a:	425b      	neglt	r3, r3
 800cf6c:	f042 0202 	orrlt.w	r2, r2, #2
 800cf70:	9307      	strge	r3, [sp, #28]
 800cf72:	9307      	strlt	r3, [sp, #28]
 800cf74:	bfb8      	it	lt
 800cf76:	9204      	strlt	r2, [sp, #16]
 800cf78:	7823      	ldrb	r3, [r4, #0]
 800cf7a:	2b2e      	cmp	r3, #46	; 0x2e
 800cf7c:	d10c      	bne.n	800cf98 <_svfiprintf_r+0x130>
 800cf7e:	7863      	ldrb	r3, [r4, #1]
 800cf80:	2b2a      	cmp	r3, #42	; 0x2a
 800cf82:	d134      	bne.n	800cfee <_svfiprintf_r+0x186>
 800cf84:	9b03      	ldr	r3, [sp, #12]
 800cf86:	1d1a      	adds	r2, r3, #4
 800cf88:	681b      	ldr	r3, [r3, #0]
 800cf8a:	9203      	str	r2, [sp, #12]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	bfb8      	it	lt
 800cf90:	f04f 33ff 	movlt.w	r3, #4294967295
 800cf94:	3402      	adds	r4, #2
 800cf96:	9305      	str	r3, [sp, #20]
 800cf98:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d060 <_svfiprintf_r+0x1f8>
 800cf9c:	7821      	ldrb	r1, [r4, #0]
 800cf9e:	2203      	movs	r2, #3
 800cfa0:	4650      	mov	r0, sl
 800cfa2:	f7f3 f925 	bl	80001f0 <memchr>
 800cfa6:	b138      	cbz	r0, 800cfb8 <_svfiprintf_r+0x150>
 800cfa8:	9b04      	ldr	r3, [sp, #16]
 800cfaa:	eba0 000a 	sub.w	r0, r0, sl
 800cfae:	2240      	movs	r2, #64	; 0x40
 800cfb0:	4082      	lsls	r2, r0
 800cfb2:	4313      	orrs	r3, r2
 800cfb4:	3401      	adds	r4, #1
 800cfb6:	9304      	str	r3, [sp, #16]
 800cfb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfbc:	4825      	ldr	r0, [pc, #148]	; (800d054 <_svfiprintf_r+0x1ec>)
 800cfbe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cfc2:	2206      	movs	r2, #6
 800cfc4:	f7f3 f914 	bl	80001f0 <memchr>
 800cfc8:	2800      	cmp	r0, #0
 800cfca:	d038      	beq.n	800d03e <_svfiprintf_r+0x1d6>
 800cfcc:	4b22      	ldr	r3, [pc, #136]	; (800d058 <_svfiprintf_r+0x1f0>)
 800cfce:	bb1b      	cbnz	r3, 800d018 <_svfiprintf_r+0x1b0>
 800cfd0:	9b03      	ldr	r3, [sp, #12]
 800cfd2:	3307      	adds	r3, #7
 800cfd4:	f023 0307 	bic.w	r3, r3, #7
 800cfd8:	3308      	adds	r3, #8
 800cfda:	9303      	str	r3, [sp, #12]
 800cfdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfde:	4433      	add	r3, r6
 800cfe0:	9309      	str	r3, [sp, #36]	; 0x24
 800cfe2:	e768      	b.n	800ceb6 <_svfiprintf_r+0x4e>
 800cfe4:	fb0c 3202 	mla	r2, ip, r2, r3
 800cfe8:	460c      	mov	r4, r1
 800cfea:	2001      	movs	r0, #1
 800cfec:	e7a6      	b.n	800cf3c <_svfiprintf_r+0xd4>
 800cfee:	2300      	movs	r3, #0
 800cff0:	3401      	adds	r4, #1
 800cff2:	9305      	str	r3, [sp, #20]
 800cff4:	4619      	mov	r1, r3
 800cff6:	f04f 0c0a 	mov.w	ip, #10
 800cffa:	4620      	mov	r0, r4
 800cffc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d000:	3a30      	subs	r2, #48	; 0x30
 800d002:	2a09      	cmp	r2, #9
 800d004:	d903      	bls.n	800d00e <_svfiprintf_r+0x1a6>
 800d006:	2b00      	cmp	r3, #0
 800d008:	d0c6      	beq.n	800cf98 <_svfiprintf_r+0x130>
 800d00a:	9105      	str	r1, [sp, #20]
 800d00c:	e7c4      	b.n	800cf98 <_svfiprintf_r+0x130>
 800d00e:	fb0c 2101 	mla	r1, ip, r1, r2
 800d012:	4604      	mov	r4, r0
 800d014:	2301      	movs	r3, #1
 800d016:	e7f0      	b.n	800cffa <_svfiprintf_r+0x192>
 800d018:	ab03      	add	r3, sp, #12
 800d01a:	9300      	str	r3, [sp, #0]
 800d01c:	462a      	mov	r2, r5
 800d01e:	4b0f      	ldr	r3, [pc, #60]	; (800d05c <_svfiprintf_r+0x1f4>)
 800d020:	a904      	add	r1, sp, #16
 800d022:	4638      	mov	r0, r7
 800d024:	f7fc fbc6 	bl	80097b4 <_printf_float>
 800d028:	1c42      	adds	r2, r0, #1
 800d02a:	4606      	mov	r6, r0
 800d02c:	d1d6      	bne.n	800cfdc <_svfiprintf_r+0x174>
 800d02e:	89ab      	ldrh	r3, [r5, #12]
 800d030:	065b      	lsls	r3, r3, #25
 800d032:	f53f af2d 	bmi.w	800ce90 <_svfiprintf_r+0x28>
 800d036:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d038:	b01d      	add	sp, #116	; 0x74
 800d03a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d03e:	ab03      	add	r3, sp, #12
 800d040:	9300      	str	r3, [sp, #0]
 800d042:	462a      	mov	r2, r5
 800d044:	4b05      	ldr	r3, [pc, #20]	; (800d05c <_svfiprintf_r+0x1f4>)
 800d046:	a904      	add	r1, sp, #16
 800d048:	4638      	mov	r0, r7
 800d04a:	f7fc fe57 	bl	8009cfc <_printf_i>
 800d04e:	e7eb      	b.n	800d028 <_svfiprintf_r+0x1c0>
 800d050:	0800f1d9 	.word	0x0800f1d9
 800d054:	0800f1e3 	.word	0x0800f1e3
 800d058:	080097b5 	.word	0x080097b5
 800d05c:	0800cdb5 	.word	0x0800cdb5
 800d060:	0800f1df 	.word	0x0800f1df

0800d064 <__sfputc_r>:
 800d064:	6893      	ldr	r3, [r2, #8]
 800d066:	3b01      	subs	r3, #1
 800d068:	2b00      	cmp	r3, #0
 800d06a:	b410      	push	{r4}
 800d06c:	6093      	str	r3, [r2, #8]
 800d06e:	da08      	bge.n	800d082 <__sfputc_r+0x1e>
 800d070:	6994      	ldr	r4, [r2, #24]
 800d072:	42a3      	cmp	r3, r4
 800d074:	db01      	blt.n	800d07a <__sfputc_r+0x16>
 800d076:	290a      	cmp	r1, #10
 800d078:	d103      	bne.n	800d082 <__sfputc_r+0x1e>
 800d07a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d07e:	f000 ba45 	b.w	800d50c <__swbuf_r>
 800d082:	6813      	ldr	r3, [r2, #0]
 800d084:	1c58      	adds	r0, r3, #1
 800d086:	6010      	str	r0, [r2, #0]
 800d088:	7019      	strb	r1, [r3, #0]
 800d08a:	4608      	mov	r0, r1
 800d08c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d090:	4770      	bx	lr

0800d092 <__sfputs_r>:
 800d092:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d094:	4606      	mov	r6, r0
 800d096:	460f      	mov	r7, r1
 800d098:	4614      	mov	r4, r2
 800d09a:	18d5      	adds	r5, r2, r3
 800d09c:	42ac      	cmp	r4, r5
 800d09e:	d101      	bne.n	800d0a4 <__sfputs_r+0x12>
 800d0a0:	2000      	movs	r0, #0
 800d0a2:	e007      	b.n	800d0b4 <__sfputs_r+0x22>
 800d0a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0a8:	463a      	mov	r2, r7
 800d0aa:	4630      	mov	r0, r6
 800d0ac:	f7ff ffda 	bl	800d064 <__sfputc_r>
 800d0b0:	1c43      	adds	r3, r0, #1
 800d0b2:	d1f3      	bne.n	800d09c <__sfputs_r+0xa>
 800d0b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d0b8 <_vfiprintf_r>:
 800d0b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0bc:	460d      	mov	r5, r1
 800d0be:	b09d      	sub	sp, #116	; 0x74
 800d0c0:	4614      	mov	r4, r2
 800d0c2:	4698      	mov	r8, r3
 800d0c4:	4606      	mov	r6, r0
 800d0c6:	b118      	cbz	r0, 800d0d0 <_vfiprintf_r+0x18>
 800d0c8:	6a03      	ldr	r3, [r0, #32]
 800d0ca:	b90b      	cbnz	r3, 800d0d0 <_vfiprintf_r+0x18>
 800d0cc:	f7fd f9d4 	bl	800a478 <__sinit>
 800d0d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d0d2:	07d9      	lsls	r1, r3, #31
 800d0d4:	d405      	bmi.n	800d0e2 <_vfiprintf_r+0x2a>
 800d0d6:	89ab      	ldrh	r3, [r5, #12]
 800d0d8:	059a      	lsls	r2, r3, #22
 800d0da:	d402      	bmi.n	800d0e2 <_vfiprintf_r+0x2a>
 800d0dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d0de:	f7fd fba2 	bl	800a826 <__retarget_lock_acquire_recursive>
 800d0e2:	89ab      	ldrh	r3, [r5, #12]
 800d0e4:	071b      	lsls	r3, r3, #28
 800d0e6:	d501      	bpl.n	800d0ec <_vfiprintf_r+0x34>
 800d0e8:	692b      	ldr	r3, [r5, #16]
 800d0ea:	b99b      	cbnz	r3, 800d114 <_vfiprintf_r+0x5c>
 800d0ec:	4629      	mov	r1, r5
 800d0ee:	4630      	mov	r0, r6
 800d0f0:	f000 fa4a 	bl	800d588 <__swsetup_r>
 800d0f4:	b170      	cbz	r0, 800d114 <_vfiprintf_r+0x5c>
 800d0f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d0f8:	07dc      	lsls	r4, r3, #31
 800d0fa:	d504      	bpl.n	800d106 <_vfiprintf_r+0x4e>
 800d0fc:	f04f 30ff 	mov.w	r0, #4294967295
 800d100:	b01d      	add	sp, #116	; 0x74
 800d102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d106:	89ab      	ldrh	r3, [r5, #12]
 800d108:	0598      	lsls	r0, r3, #22
 800d10a:	d4f7      	bmi.n	800d0fc <_vfiprintf_r+0x44>
 800d10c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d10e:	f7fd fb8b 	bl	800a828 <__retarget_lock_release_recursive>
 800d112:	e7f3      	b.n	800d0fc <_vfiprintf_r+0x44>
 800d114:	2300      	movs	r3, #0
 800d116:	9309      	str	r3, [sp, #36]	; 0x24
 800d118:	2320      	movs	r3, #32
 800d11a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d11e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d122:	2330      	movs	r3, #48	; 0x30
 800d124:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d2d8 <_vfiprintf_r+0x220>
 800d128:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d12c:	f04f 0901 	mov.w	r9, #1
 800d130:	4623      	mov	r3, r4
 800d132:	469a      	mov	sl, r3
 800d134:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d138:	b10a      	cbz	r2, 800d13e <_vfiprintf_r+0x86>
 800d13a:	2a25      	cmp	r2, #37	; 0x25
 800d13c:	d1f9      	bne.n	800d132 <_vfiprintf_r+0x7a>
 800d13e:	ebba 0b04 	subs.w	fp, sl, r4
 800d142:	d00b      	beq.n	800d15c <_vfiprintf_r+0xa4>
 800d144:	465b      	mov	r3, fp
 800d146:	4622      	mov	r2, r4
 800d148:	4629      	mov	r1, r5
 800d14a:	4630      	mov	r0, r6
 800d14c:	f7ff ffa1 	bl	800d092 <__sfputs_r>
 800d150:	3001      	adds	r0, #1
 800d152:	f000 80a9 	beq.w	800d2a8 <_vfiprintf_r+0x1f0>
 800d156:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d158:	445a      	add	r2, fp
 800d15a:	9209      	str	r2, [sp, #36]	; 0x24
 800d15c:	f89a 3000 	ldrb.w	r3, [sl]
 800d160:	2b00      	cmp	r3, #0
 800d162:	f000 80a1 	beq.w	800d2a8 <_vfiprintf_r+0x1f0>
 800d166:	2300      	movs	r3, #0
 800d168:	f04f 32ff 	mov.w	r2, #4294967295
 800d16c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d170:	f10a 0a01 	add.w	sl, sl, #1
 800d174:	9304      	str	r3, [sp, #16]
 800d176:	9307      	str	r3, [sp, #28]
 800d178:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d17c:	931a      	str	r3, [sp, #104]	; 0x68
 800d17e:	4654      	mov	r4, sl
 800d180:	2205      	movs	r2, #5
 800d182:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d186:	4854      	ldr	r0, [pc, #336]	; (800d2d8 <_vfiprintf_r+0x220>)
 800d188:	f7f3 f832 	bl	80001f0 <memchr>
 800d18c:	9a04      	ldr	r2, [sp, #16]
 800d18e:	b9d8      	cbnz	r0, 800d1c8 <_vfiprintf_r+0x110>
 800d190:	06d1      	lsls	r1, r2, #27
 800d192:	bf44      	itt	mi
 800d194:	2320      	movmi	r3, #32
 800d196:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d19a:	0713      	lsls	r3, r2, #28
 800d19c:	bf44      	itt	mi
 800d19e:	232b      	movmi	r3, #43	; 0x2b
 800d1a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d1a4:	f89a 3000 	ldrb.w	r3, [sl]
 800d1a8:	2b2a      	cmp	r3, #42	; 0x2a
 800d1aa:	d015      	beq.n	800d1d8 <_vfiprintf_r+0x120>
 800d1ac:	9a07      	ldr	r2, [sp, #28]
 800d1ae:	4654      	mov	r4, sl
 800d1b0:	2000      	movs	r0, #0
 800d1b2:	f04f 0c0a 	mov.w	ip, #10
 800d1b6:	4621      	mov	r1, r4
 800d1b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d1bc:	3b30      	subs	r3, #48	; 0x30
 800d1be:	2b09      	cmp	r3, #9
 800d1c0:	d94d      	bls.n	800d25e <_vfiprintf_r+0x1a6>
 800d1c2:	b1b0      	cbz	r0, 800d1f2 <_vfiprintf_r+0x13a>
 800d1c4:	9207      	str	r2, [sp, #28]
 800d1c6:	e014      	b.n	800d1f2 <_vfiprintf_r+0x13a>
 800d1c8:	eba0 0308 	sub.w	r3, r0, r8
 800d1cc:	fa09 f303 	lsl.w	r3, r9, r3
 800d1d0:	4313      	orrs	r3, r2
 800d1d2:	9304      	str	r3, [sp, #16]
 800d1d4:	46a2      	mov	sl, r4
 800d1d6:	e7d2      	b.n	800d17e <_vfiprintf_r+0xc6>
 800d1d8:	9b03      	ldr	r3, [sp, #12]
 800d1da:	1d19      	adds	r1, r3, #4
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	9103      	str	r1, [sp, #12]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	bfbb      	ittet	lt
 800d1e4:	425b      	neglt	r3, r3
 800d1e6:	f042 0202 	orrlt.w	r2, r2, #2
 800d1ea:	9307      	strge	r3, [sp, #28]
 800d1ec:	9307      	strlt	r3, [sp, #28]
 800d1ee:	bfb8      	it	lt
 800d1f0:	9204      	strlt	r2, [sp, #16]
 800d1f2:	7823      	ldrb	r3, [r4, #0]
 800d1f4:	2b2e      	cmp	r3, #46	; 0x2e
 800d1f6:	d10c      	bne.n	800d212 <_vfiprintf_r+0x15a>
 800d1f8:	7863      	ldrb	r3, [r4, #1]
 800d1fa:	2b2a      	cmp	r3, #42	; 0x2a
 800d1fc:	d134      	bne.n	800d268 <_vfiprintf_r+0x1b0>
 800d1fe:	9b03      	ldr	r3, [sp, #12]
 800d200:	1d1a      	adds	r2, r3, #4
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	9203      	str	r2, [sp, #12]
 800d206:	2b00      	cmp	r3, #0
 800d208:	bfb8      	it	lt
 800d20a:	f04f 33ff 	movlt.w	r3, #4294967295
 800d20e:	3402      	adds	r4, #2
 800d210:	9305      	str	r3, [sp, #20]
 800d212:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d2e8 <_vfiprintf_r+0x230>
 800d216:	7821      	ldrb	r1, [r4, #0]
 800d218:	2203      	movs	r2, #3
 800d21a:	4650      	mov	r0, sl
 800d21c:	f7f2 ffe8 	bl	80001f0 <memchr>
 800d220:	b138      	cbz	r0, 800d232 <_vfiprintf_r+0x17a>
 800d222:	9b04      	ldr	r3, [sp, #16]
 800d224:	eba0 000a 	sub.w	r0, r0, sl
 800d228:	2240      	movs	r2, #64	; 0x40
 800d22a:	4082      	lsls	r2, r0
 800d22c:	4313      	orrs	r3, r2
 800d22e:	3401      	adds	r4, #1
 800d230:	9304      	str	r3, [sp, #16]
 800d232:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d236:	4829      	ldr	r0, [pc, #164]	; (800d2dc <_vfiprintf_r+0x224>)
 800d238:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d23c:	2206      	movs	r2, #6
 800d23e:	f7f2 ffd7 	bl	80001f0 <memchr>
 800d242:	2800      	cmp	r0, #0
 800d244:	d03f      	beq.n	800d2c6 <_vfiprintf_r+0x20e>
 800d246:	4b26      	ldr	r3, [pc, #152]	; (800d2e0 <_vfiprintf_r+0x228>)
 800d248:	bb1b      	cbnz	r3, 800d292 <_vfiprintf_r+0x1da>
 800d24a:	9b03      	ldr	r3, [sp, #12]
 800d24c:	3307      	adds	r3, #7
 800d24e:	f023 0307 	bic.w	r3, r3, #7
 800d252:	3308      	adds	r3, #8
 800d254:	9303      	str	r3, [sp, #12]
 800d256:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d258:	443b      	add	r3, r7
 800d25a:	9309      	str	r3, [sp, #36]	; 0x24
 800d25c:	e768      	b.n	800d130 <_vfiprintf_r+0x78>
 800d25e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d262:	460c      	mov	r4, r1
 800d264:	2001      	movs	r0, #1
 800d266:	e7a6      	b.n	800d1b6 <_vfiprintf_r+0xfe>
 800d268:	2300      	movs	r3, #0
 800d26a:	3401      	adds	r4, #1
 800d26c:	9305      	str	r3, [sp, #20]
 800d26e:	4619      	mov	r1, r3
 800d270:	f04f 0c0a 	mov.w	ip, #10
 800d274:	4620      	mov	r0, r4
 800d276:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d27a:	3a30      	subs	r2, #48	; 0x30
 800d27c:	2a09      	cmp	r2, #9
 800d27e:	d903      	bls.n	800d288 <_vfiprintf_r+0x1d0>
 800d280:	2b00      	cmp	r3, #0
 800d282:	d0c6      	beq.n	800d212 <_vfiprintf_r+0x15a>
 800d284:	9105      	str	r1, [sp, #20]
 800d286:	e7c4      	b.n	800d212 <_vfiprintf_r+0x15a>
 800d288:	fb0c 2101 	mla	r1, ip, r1, r2
 800d28c:	4604      	mov	r4, r0
 800d28e:	2301      	movs	r3, #1
 800d290:	e7f0      	b.n	800d274 <_vfiprintf_r+0x1bc>
 800d292:	ab03      	add	r3, sp, #12
 800d294:	9300      	str	r3, [sp, #0]
 800d296:	462a      	mov	r2, r5
 800d298:	4b12      	ldr	r3, [pc, #72]	; (800d2e4 <_vfiprintf_r+0x22c>)
 800d29a:	a904      	add	r1, sp, #16
 800d29c:	4630      	mov	r0, r6
 800d29e:	f7fc fa89 	bl	80097b4 <_printf_float>
 800d2a2:	4607      	mov	r7, r0
 800d2a4:	1c78      	adds	r0, r7, #1
 800d2a6:	d1d6      	bne.n	800d256 <_vfiprintf_r+0x19e>
 800d2a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d2aa:	07d9      	lsls	r1, r3, #31
 800d2ac:	d405      	bmi.n	800d2ba <_vfiprintf_r+0x202>
 800d2ae:	89ab      	ldrh	r3, [r5, #12]
 800d2b0:	059a      	lsls	r2, r3, #22
 800d2b2:	d402      	bmi.n	800d2ba <_vfiprintf_r+0x202>
 800d2b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d2b6:	f7fd fab7 	bl	800a828 <__retarget_lock_release_recursive>
 800d2ba:	89ab      	ldrh	r3, [r5, #12]
 800d2bc:	065b      	lsls	r3, r3, #25
 800d2be:	f53f af1d 	bmi.w	800d0fc <_vfiprintf_r+0x44>
 800d2c2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d2c4:	e71c      	b.n	800d100 <_vfiprintf_r+0x48>
 800d2c6:	ab03      	add	r3, sp, #12
 800d2c8:	9300      	str	r3, [sp, #0]
 800d2ca:	462a      	mov	r2, r5
 800d2cc:	4b05      	ldr	r3, [pc, #20]	; (800d2e4 <_vfiprintf_r+0x22c>)
 800d2ce:	a904      	add	r1, sp, #16
 800d2d0:	4630      	mov	r0, r6
 800d2d2:	f7fc fd13 	bl	8009cfc <_printf_i>
 800d2d6:	e7e4      	b.n	800d2a2 <_vfiprintf_r+0x1ea>
 800d2d8:	0800f1d9 	.word	0x0800f1d9
 800d2dc:	0800f1e3 	.word	0x0800f1e3
 800d2e0:	080097b5 	.word	0x080097b5
 800d2e4:	0800d093 	.word	0x0800d093
 800d2e8:	0800f1df 	.word	0x0800f1df

0800d2ec <__sflush_r>:
 800d2ec:	898a      	ldrh	r2, [r1, #12]
 800d2ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2f2:	4605      	mov	r5, r0
 800d2f4:	0710      	lsls	r0, r2, #28
 800d2f6:	460c      	mov	r4, r1
 800d2f8:	d458      	bmi.n	800d3ac <__sflush_r+0xc0>
 800d2fa:	684b      	ldr	r3, [r1, #4]
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	dc05      	bgt.n	800d30c <__sflush_r+0x20>
 800d300:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d302:	2b00      	cmp	r3, #0
 800d304:	dc02      	bgt.n	800d30c <__sflush_r+0x20>
 800d306:	2000      	movs	r0, #0
 800d308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d30c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d30e:	2e00      	cmp	r6, #0
 800d310:	d0f9      	beq.n	800d306 <__sflush_r+0x1a>
 800d312:	2300      	movs	r3, #0
 800d314:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d318:	682f      	ldr	r7, [r5, #0]
 800d31a:	6a21      	ldr	r1, [r4, #32]
 800d31c:	602b      	str	r3, [r5, #0]
 800d31e:	d032      	beq.n	800d386 <__sflush_r+0x9a>
 800d320:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d322:	89a3      	ldrh	r3, [r4, #12]
 800d324:	075a      	lsls	r2, r3, #29
 800d326:	d505      	bpl.n	800d334 <__sflush_r+0x48>
 800d328:	6863      	ldr	r3, [r4, #4]
 800d32a:	1ac0      	subs	r0, r0, r3
 800d32c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d32e:	b10b      	cbz	r3, 800d334 <__sflush_r+0x48>
 800d330:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d332:	1ac0      	subs	r0, r0, r3
 800d334:	2300      	movs	r3, #0
 800d336:	4602      	mov	r2, r0
 800d338:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d33a:	6a21      	ldr	r1, [r4, #32]
 800d33c:	4628      	mov	r0, r5
 800d33e:	47b0      	blx	r6
 800d340:	1c43      	adds	r3, r0, #1
 800d342:	89a3      	ldrh	r3, [r4, #12]
 800d344:	d106      	bne.n	800d354 <__sflush_r+0x68>
 800d346:	6829      	ldr	r1, [r5, #0]
 800d348:	291d      	cmp	r1, #29
 800d34a:	d82b      	bhi.n	800d3a4 <__sflush_r+0xb8>
 800d34c:	4a29      	ldr	r2, [pc, #164]	; (800d3f4 <__sflush_r+0x108>)
 800d34e:	410a      	asrs	r2, r1
 800d350:	07d6      	lsls	r6, r2, #31
 800d352:	d427      	bmi.n	800d3a4 <__sflush_r+0xb8>
 800d354:	2200      	movs	r2, #0
 800d356:	6062      	str	r2, [r4, #4]
 800d358:	04d9      	lsls	r1, r3, #19
 800d35a:	6922      	ldr	r2, [r4, #16]
 800d35c:	6022      	str	r2, [r4, #0]
 800d35e:	d504      	bpl.n	800d36a <__sflush_r+0x7e>
 800d360:	1c42      	adds	r2, r0, #1
 800d362:	d101      	bne.n	800d368 <__sflush_r+0x7c>
 800d364:	682b      	ldr	r3, [r5, #0]
 800d366:	b903      	cbnz	r3, 800d36a <__sflush_r+0x7e>
 800d368:	6560      	str	r0, [r4, #84]	; 0x54
 800d36a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d36c:	602f      	str	r7, [r5, #0]
 800d36e:	2900      	cmp	r1, #0
 800d370:	d0c9      	beq.n	800d306 <__sflush_r+0x1a>
 800d372:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d376:	4299      	cmp	r1, r3
 800d378:	d002      	beq.n	800d380 <__sflush_r+0x94>
 800d37a:	4628      	mov	r0, r5
 800d37c:	f7fe f8d6 	bl	800b52c <_free_r>
 800d380:	2000      	movs	r0, #0
 800d382:	6360      	str	r0, [r4, #52]	; 0x34
 800d384:	e7c0      	b.n	800d308 <__sflush_r+0x1c>
 800d386:	2301      	movs	r3, #1
 800d388:	4628      	mov	r0, r5
 800d38a:	47b0      	blx	r6
 800d38c:	1c41      	adds	r1, r0, #1
 800d38e:	d1c8      	bne.n	800d322 <__sflush_r+0x36>
 800d390:	682b      	ldr	r3, [r5, #0]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d0c5      	beq.n	800d322 <__sflush_r+0x36>
 800d396:	2b1d      	cmp	r3, #29
 800d398:	d001      	beq.n	800d39e <__sflush_r+0xb2>
 800d39a:	2b16      	cmp	r3, #22
 800d39c:	d101      	bne.n	800d3a2 <__sflush_r+0xb6>
 800d39e:	602f      	str	r7, [r5, #0]
 800d3a0:	e7b1      	b.n	800d306 <__sflush_r+0x1a>
 800d3a2:	89a3      	ldrh	r3, [r4, #12]
 800d3a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3a8:	81a3      	strh	r3, [r4, #12]
 800d3aa:	e7ad      	b.n	800d308 <__sflush_r+0x1c>
 800d3ac:	690f      	ldr	r7, [r1, #16]
 800d3ae:	2f00      	cmp	r7, #0
 800d3b0:	d0a9      	beq.n	800d306 <__sflush_r+0x1a>
 800d3b2:	0793      	lsls	r3, r2, #30
 800d3b4:	680e      	ldr	r6, [r1, #0]
 800d3b6:	bf08      	it	eq
 800d3b8:	694b      	ldreq	r3, [r1, #20]
 800d3ba:	600f      	str	r7, [r1, #0]
 800d3bc:	bf18      	it	ne
 800d3be:	2300      	movne	r3, #0
 800d3c0:	eba6 0807 	sub.w	r8, r6, r7
 800d3c4:	608b      	str	r3, [r1, #8]
 800d3c6:	f1b8 0f00 	cmp.w	r8, #0
 800d3ca:	dd9c      	ble.n	800d306 <__sflush_r+0x1a>
 800d3cc:	6a21      	ldr	r1, [r4, #32]
 800d3ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d3d0:	4643      	mov	r3, r8
 800d3d2:	463a      	mov	r2, r7
 800d3d4:	4628      	mov	r0, r5
 800d3d6:	47b0      	blx	r6
 800d3d8:	2800      	cmp	r0, #0
 800d3da:	dc06      	bgt.n	800d3ea <__sflush_r+0xfe>
 800d3dc:	89a3      	ldrh	r3, [r4, #12]
 800d3de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3e2:	81a3      	strh	r3, [r4, #12]
 800d3e4:	f04f 30ff 	mov.w	r0, #4294967295
 800d3e8:	e78e      	b.n	800d308 <__sflush_r+0x1c>
 800d3ea:	4407      	add	r7, r0
 800d3ec:	eba8 0800 	sub.w	r8, r8, r0
 800d3f0:	e7e9      	b.n	800d3c6 <__sflush_r+0xda>
 800d3f2:	bf00      	nop
 800d3f4:	dfbffffe 	.word	0xdfbffffe

0800d3f8 <_fflush_r>:
 800d3f8:	b538      	push	{r3, r4, r5, lr}
 800d3fa:	690b      	ldr	r3, [r1, #16]
 800d3fc:	4605      	mov	r5, r0
 800d3fe:	460c      	mov	r4, r1
 800d400:	b913      	cbnz	r3, 800d408 <_fflush_r+0x10>
 800d402:	2500      	movs	r5, #0
 800d404:	4628      	mov	r0, r5
 800d406:	bd38      	pop	{r3, r4, r5, pc}
 800d408:	b118      	cbz	r0, 800d412 <_fflush_r+0x1a>
 800d40a:	6a03      	ldr	r3, [r0, #32]
 800d40c:	b90b      	cbnz	r3, 800d412 <_fflush_r+0x1a>
 800d40e:	f7fd f833 	bl	800a478 <__sinit>
 800d412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d416:	2b00      	cmp	r3, #0
 800d418:	d0f3      	beq.n	800d402 <_fflush_r+0xa>
 800d41a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d41c:	07d0      	lsls	r0, r2, #31
 800d41e:	d404      	bmi.n	800d42a <_fflush_r+0x32>
 800d420:	0599      	lsls	r1, r3, #22
 800d422:	d402      	bmi.n	800d42a <_fflush_r+0x32>
 800d424:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d426:	f7fd f9fe 	bl	800a826 <__retarget_lock_acquire_recursive>
 800d42a:	4628      	mov	r0, r5
 800d42c:	4621      	mov	r1, r4
 800d42e:	f7ff ff5d 	bl	800d2ec <__sflush_r>
 800d432:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d434:	07da      	lsls	r2, r3, #31
 800d436:	4605      	mov	r5, r0
 800d438:	d4e4      	bmi.n	800d404 <_fflush_r+0xc>
 800d43a:	89a3      	ldrh	r3, [r4, #12]
 800d43c:	059b      	lsls	r3, r3, #22
 800d43e:	d4e1      	bmi.n	800d404 <_fflush_r+0xc>
 800d440:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d442:	f7fd f9f1 	bl	800a828 <__retarget_lock_release_recursive>
 800d446:	e7dd      	b.n	800d404 <_fflush_r+0xc>

0800d448 <__swhatbuf_r>:
 800d448:	b570      	push	{r4, r5, r6, lr}
 800d44a:	460c      	mov	r4, r1
 800d44c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d450:	2900      	cmp	r1, #0
 800d452:	b096      	sub	sp, #88	; 0x58
 800d454:	4615      	mov	r5, r2
 800d456:	461e      	mov	r6, r3
 800d458:	da0d      	bge.n	800d476 <__swhatbuf_r+0x2e>
 800d45a:	89a3      	ldrh	r3, [r4, #12]
 800d45c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d460:	f04f 0100 	mov.w	r1, #0
 800d464:	bf0c      	ite	eq
 800d466:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d46a:	2340      	movne	r3, #64	; 0x40
 800d46c:	2000      	movs	r0, #0
 800d46e:	6031      	str	r1, [r6, #0]
 800d470:	602b      	str	r3, [r5, #0]
 800d472:	b016      	add	sp, #88	; 0x58
 800d474:	bd70      	pop	{r4, r5, r6, pc}
 800d476:	466a      	mov	r2, sp
 800d478:	f000 f90a 	bl	800d690 <_fstat_r>
 800d47c:	2800      	cmp	r0, #0
 800d47e:	dbec      	blt.n	800d45a <__swhatbuf_r+0x12>
 800d480:	9901      	ldr	r1, [sp, #4]
 800d482:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d486:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d48a:	4259      	negs	r1, r3
 800d48c:	4159      	adcs	r1, r3
 800d48e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d492:	e7eb      	b.n	800d46c <__swhatbuf_r+0x24>

0800d494 <__smakebuf_r>:
 800d494:	898b      	ldrh	r3, [r1, #12]
 800d496:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d498:	079d      	lsls	r5, r3, #30
 800d49a:	4606      	mov	r6, r0
 800d49c:	460c      	mov	r4, r1
 800d49e:	d507      	bpl.n	800d4b0 <__smakebuf_r+0x1c>
 800d4a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d4a4:	6023      	str	r3, [r4, #0]
 800d4a6:	6123      	str	r3, [r4, #16]
 800d4a8:	2301      	movs	r3, #1
 800d4aa:	6163      	str	r3, [r4, #20]
 800d4ac:	b002      	add	sp, #8
 800d4ae:	bd70      	pop	{r4, r5, r6, pc}
 800d4b0:	ab01      	add	r3, sp, #4
 800d4b2:	466a      	mov	r2, sp
 800d4b4:	f7ff ffc8 	bl	800d448 <__swhatbuf_r>
 800d4b8:	9900      	ldr	r1, [sp, #0]
 800d4ba:	4605      	mov	r5, r0
 800d4bc:	4630      	mov	r0, r6
 800d4be:	f7fe f8a9 	bl	800b614 <_malloc_r>
 800d4c2:	b948      	cbnz	r0, 800d4d8 <__smakebuf_r+0x44>
 800d4c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4c8:	059a      	lsls	r2, r3, #22
 800d4ca:	d4ef      	bmi.n	800d4ac <__smakebuf_r+0x18>
 800d4cc:	f023 0303 	bic.w	r3, r3, #3
 800d4d0:	f043 0302 	orr.w	r3, r3, #2
 800d4d4:	81a3      	strh	r3, [r4, #12]
 800d4d6:	e7e3      	b.n	800d4a0 <__smakebuf_r+0xc>
 800d4d8:	89a3      	ldrh	r3, [r4, #12]
 800d4da:	6020      	str	r0, [r4, #0]
 800d4dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d4e0:	81a3      	strh	r3, [r4, #12]
 800d4e2:	9b00      	ldr	r3, [sp, #0]
 800d4e4:	6163      	str	r3, [r4, #20]
 800d4e6:	9b01      	ldr	r3, [sp, #4]
 800d4e8:	6120      	str	r0, [r4, #16]
 800d4ea:	b15b      	cbz	r3, 800d504 <__smakebuf_r+0x70>
 800d4ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d4f0:	4630      	mov	r0, r6
 800d4f2:	f000 f8df 	bl	800d6b4 <_isatty_r>
 800d4f6:	b128      	cbz	r0, 800d504 <__smakebuf_r+0x70>
 800d4f8:	89a3      	ldrh	r3, [r4, #12]
 800d4fa:	f023 0303 	bic.w	r3, r3, #3
 800d4fe:	f043 0301 	orr.w	r3, r3, #1
 800d502:	81a3      	strh	r3, [r4, #12]
 800d504:	89a3      	ldrh	r3, [r4, #12]
 800d506:	431d      	orrs	r5, r3
 800d508:	81a5      	strh	r5, [r4, #12]
 800d50a:	e7cf      	b.n	800d4ac <__smakebuf_r+0x18>

0800d50c <__swbuf_r>:
 800d50c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d50e:	460e      	mov	r6, r1
 800d510:	4614      	mov	r4, r2
 800d512:	4605      	mov	r5, r0
 800d514:	b118      	cbz	r0, 800d51e <__swbuf_r+0x12>
 800d516:	6a03      	ldr	r3, [r0, #32]
 800d518:	b90b      	cbnz	r3, 800d51e <__swbuf_r+0x12>
 800d51a:	f7fc ffad 	bl	800a478 <__sinit>
 800d51e:	69a3      	ldr	r3, [r4, #24]
 800d520:	60a3      	str	r3, [r4, #8]
 800d522:	89a3      	ldrh	r3, [r4, #12]
 800d524:	071a      	lsls	r2, r3, #28
 800d526:	d525      	bpl.n	800d574 <__swbuf_r+0x68>
 800d528:	6923      	ldr	r3, [r4, #16]
 800d52a:	b31b      	cbz	r3, 800d574 <__swbuf_r+0x68>
 800d52c:	6823      	ldr	r3, [r4, #0]
 800d52e:	6922      	ldr	r2, [r4, #16]
 800d530:	1a98      	subs	r0, r3, r2
 800d532:	6963      	ldr	r3, [r4, #20]
 800d534:	b2f6      	uxtb	r6, r6
 800d536:	4283      	cmp	r3, r0
 800d538:	4637      	mov	r7, r6
 800d53a:	dc04      	bgt.n	800d546 <__swbuf_r+0x3a>
 800d53c:	4621      	mov	r1, r4
 800d53e:	4628      	mov	r0, r5
 800d540:	f7ff ff5a 	bl	800d3f8 <_fflush_r>
 800d544:	b9e0      	cbnz	r0, 800d580 <__swbuf_r+0x74>
 800d546:	68a3      	ldr	r3, [r4, #8]
 800d548:	3b01      	subs	r3, #1
 800d54a:	60a3      	str	r3, [r4, #8]
 800d54c:	6823      	ldr	r3, [r4, #0]
 800d54e:	1c5a      	adds	r2, r3, #1
 800d550:	6022      	str	r2, [r4, #0]
 800d552:	701e      	strb	r6, [r3, #0]
 800d554:	6962      	ldr	r2, [r4, #20]
 800d556:	1c43      	adds	r3, r0, #1
 800d558:	429a      	cmp	r2, r3
 800d55a:	d004      	beq.n	800d566 <__swbuf_r+0x5a>
 800d55c:	89a3      	ldrh	r3, [r4, #12]
 800d55e:	07db      	lsls	r3, r3, #31
 800d560:	d506      	bpl.n	800d570 <__swbuf_r+0x64>
 800d562:	2e0a      	cmp	r6, #10
 800d564:	d104      	bne.n	800d570 <__swbuf_r+0x64>
 800d566:	4621      	mov	r1, r4
 800d568:	4628      	mov	r0, r5
 800d56a:	f7ff ff45 	bl	800d3f8 <_fflush_r>
 800d56e:	b938      	cbnz	r0, 800d580 <__swbuf_r+0x74>
 800d570:	4638      	mov	r0, r7
 800d572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d574:	4621      	mov	r1, r4
 800d576:	4628      	mov	r0, r5
 800d578:	f000 f806 	bl	800d588 <__swsetup_r>
 800d57c:	2800      	cmp	r0, #0
 800d57e:	d0d5      	beq.n	800d52c <__swbuf_r+0x20>
 800d580:	f04f 37ff 	mov.w	r7, #4294967295
 800d584:	e7f4      	b.n	800d570 <__swbuf_r+0x64>
	...

0800d588 <__swsetup_r>:
 800d588:	b538      	push	{r3, r4, r5, lr}
 800d58a:	4b2a      	ldr	r3, [pc, #168]	; (800d634 <__swsetup_r+0xac>)
 800d58c:	4605      	mov	r5, r0
 800d58e:	6818      	ldr	r0, [r3, #0]
 800d590:	460c      	mov	r4, r1
 800d592:	b118      	cbz	r0, 800d59c <__swsetup_r+0x14>
 800d594:	6a03      	ldr	r3, [r0, #32]
 800d596:	b90b      	cbnz	r3, 800d59c <__swsetup_r+0x14>
 800d598:	f7fc ff6e 	bl	800a478 <__sinit>
 800d59c:	89a3      	ldrh	r3, [r4, #12]
 800d59e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d5a2:	0718      	lsls	r0, r3, #28
 800d5a4:	d422      	bmi.n	800d5ec <__swsetup_r+0x64>
 800d5a6:	06d9      	lsls	r1, r3, #27
 800d5a8:	d407      	bmi.n	800d5ba <__swsetup_r+0x32>
 800d5aa:	2309      	movs	r3, #9
 800d5ac:	602b      	str	r3, [r5, #0]
 800d5ae:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d5b2:	81a3      	strh	r3, [r4, #12]
 800d5b4:	f04f 30ff 	mov.w	r0, #4294967295
 800d5b8:	e034      	b.n	800d624 <__swsetup_r+0x9c>
 800d5ba:	0758      	lsls	r0, r3, #29
 800d5bc:	d512      	bpl.n	800d5e4 <__swsetup_r+0x5c>
 800d5be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d5c0:	b141      	cbz	r1, 800d5d4 <__swsetup_r+0x4c>
 800d5c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d5c6:	4299      	cmp	r1, r3
 800d5c8:	d002      	beq.n	800d5d0 <__swsetup_r+0x48>
 800d5ca:	4628      	mov	r0, r5
 800d5cc:	f7fd ffae 	bl	800b52c <_free_r>
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	6363      	str	r3, [r4, #52]	; 0x34
 800d5d4:	89a3      	ldrh	r3, [r4, #12]
 800d5d6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d5da:	81a3      	strh	r3, [r4, #12]
 800d5dc:	2300      	movs	r3, #0
 800d5de:	6063      	str	r3, [r4, #4]
 800d5e0:	6923      	ldr	r3, [r4, #16]
 800d5e2:	6023      	str	r3, [r4, #0]
 800d5e4:	89a3      	ldrh	r3, [r4, #12]
 800d5e6:	f043 0308 	orr.w	r3, r3, #8
 800d5ea:	81a3      	strh	r3, [r4, #12]
 800d5ec:	6923      	ldr	r3, [r4, #16]
 800d5ee:	b94b      	cbnz	r3, 800d604 <__swsetup_r+0x7c>
 800d5f0:	89a3      	ldrh	r3, [r4, #12]
 800d5f2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d5f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d5fa:	d003      	beq.n	800d604 <__swsetup_r+0x7c>
 800d5fc:	4621      	mov	r1, r4
 800d5fe:	4628      	mov	r0, r5
 800d600:	f7ff ff48 	bl	800d494 <__smakebuf_r>
 800d604:	89a0      	ldrh	r0, [r4, #12]
 800d606:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d60a:	f010 0301 	ands.w	r3, r0, #1
 800d60e:	d00a      	beq.n	800d626 <__swsetup_r+0x9e>
 800d610:	2300      	movs	r3, #0
 800d612:	60a3      	str	r3, [r4, #8]
 800d614:	6963      	ldr	r3, [r4, #20]
 800d616:	425b      	negs	r3, r3
 800d618:	61a3      	str	r3, [r4, #24]
 800d61a:	6923      	ldr	r3, [r4, #16]
 800d61c:	b943      	cbnz	r3, 800d630 <__swsetup_r+0xa8>
 800d61e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d622:	d1c4      	bne.n	800d5ae <__swsetup_r+0x26>
 800d624:	bd38      	pop	{r3, r4, r5, pc}
 800d626:	0781      	lsls	r1, r0, #30
 800d628:	bf58      	it	pl
 800d62a:	6963      	ldrpl	r3, [r4, #20]
 800d62c:	60a3      	str	r3, [r4, #8]
 800d62e:	e7f4      	b.n	800d61a <__swsetup_r+0x92>
 800d630:	2000      	movs	r0, #0
 800d632:	e7f7      	b.n	800d624 <__swsetup_r+0x9c>
 800d634:	20000074 	.word	0x20000074

0800d638 <memmove>:
 800d638:	4288      	cmp	r0, r1
 800d63a:	b510      	push	{r4, lr}
 800d63c:	eb01 0402 	add.w	r4, r1, r2
 800d640:	d902      	bls.n	800d648 <memmove+0x10>
 800d642:	4284      	cmp	r4, r0
 800d644:	4623      	mov	r3, r4
 800d646:	d807      	bhi.n	800d658 <memmove+0x20>
 800d648:	1e43      	subs	r3, r0, #1
 800d64a:	42a1      	cmp	r1, r4
 800d64c:	d008      	beq.n	800d660 <memmove+0x28>
 800d64e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d652:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d656:	e7f8      	b.n	800d64a <memmove+0x12>
 800d658:	4402      	add	r2, r0
 800d65a:	4601      	mov	r1, r0
 800d65c:	428a      	cmp	r2, r1
 800d65e:	d100      	bne.n	800d662 <memmove+0x2a>
 800d660:	bd10      	pop	{r4, pc}
 800d662:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d666:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d66a:	e7f7      	b.n	800d65c <memmove+0x24>

0800d66c <strncmp>:
 800d66c:	b510      	push	{r4, lr}
 800d66e:	b16a      	cbz	r2, 800d68c <strncmp+0x20>
 800d670:	3901      	subs	r1, #1
 800d672:	1884      	adds	r4, r0, r2
 800d674:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d678:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d67c:	429a      	cmp	r2, r3
 800d67e:	d103      	bne.n	800d688 <strncmp+0x1c>
 800d680:	42a0      	cmp	r0, r4
 800d682:	d001      	beq.n	800d688 <strncmp+0x1c>
 800d684:	2a00      	cmp	r2, #0
 800d686:	d1f5      	bne.n	800d674 <strncmp+0x8>
 800d688:	1ad0      	subs	r0, r2, r3
 800d68a:	bd10      	pop	{r4, pc}
 800d68c:	4610      	mov	r0, r2
 800d68e:	e7fc      	b.n	800d68a <strncmp+0x1e>

0800d690 <_fstat_r>:
 800d690:	b538      	push	{r3, r4, r5, lr}
 800d692:	4d07      	ldr	r5, [pc, #28]	; (800d6b0 <_fstat_r+0x20>)
 800d694:	2300      	movs	r3, #0
 800d696:	4604      	mov	r4, r0
 800d698:	4608      	mov	r0, r1
 800d69a:	4611      	mov	r1, r2
 800d69c:	602b      	str	r3, [r5, #0]
 800d69e:	f7f6 fb3c 	bl	8003d1a <_fstat>
 800d6a2:	1c43      	adds	r3, r0, #1
 800d6a4:	d102      	bne.n	800d6ac <_fstat_r+0x1c>
 800d6a6:	682b      	ldr	r3, [r5, #0]
 800d6a8:	b103      	cbz	r3, 800d6ac <_fstat_r+0x1c>
 800d6aa:	6023      	str	r3, [r4, #0]
 800d6ac:	bd38      	pop	{r3, r4, r5, pc}
 800d6ae:	bf00      	nop
 800d6b0:	200010fc 	.word	0x200010fc

0800d6b4 <_isatty_r>:
 800d6b4:	b538      	push	{r3, r4, r5, lr}
 800d6b6:	4d06      	ldr	r5, [pc, #24]	; (800d6d0 <_isatty_r+0x1c>)
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	4604      	mov	r4, r0
 800d6bc:	4608      	mov	r0, r1
 800d6be:	602b      	str	r3, [r5, #0]
 800d6c0:	f7f6 fb3b 	bl	8003d3a <_isatty>
 800d6c4:	1c43      	adds	r3, r0, #1
 800d6c6:	d102      	bne.n	800d6ce <_isatty_r+0x1a>
 800d6c8:	682b      	ldr	r3, [r5, #0]
 800d6ca:	b103      	cbz	r3, 800d6ce <_isatty_r+0x1a>
 800d6cc:	6023      	str	r3, [r4, #0]
 800d6ce:	bd38      	pop	{r3, r4, r5, pc}
 800d6d0:	200010fc 	.word	0x200010fc

0800d6d4 <_sbrk_r>:
 800d6d4:	b538      	push	{r3, r4, r5, lr}
 800d6d6:	4d06      	ldr	r5, [pc, #24]	; (800d6f0 <_sbrk_r+0x1c>)
 800d6d8:	2300      	movs	r3, #0
 800d6da:	4604      	mov	r4, r0
 800d6dc:	4608      	mov	r0, r1
 800d6de:	602b      	str	r3, [r5, #0]
 800d6e0:	f7f6 fb44 	bl	8003d6c <_sbrk>
 800d6e4:	1c43      	adds	r3, r0, #1
 800d6e6:	d102      	bne.n	800d6ee <_sbrk_r+0x1a>
 800d6e8:	682b      	ldr	r3, [r5, #0]
 800d6ea:	b103      	cbz	r3, 800d6ee <_sbrk_r+0x1a>
 800d6ec:	6023      	str	r3, [r4, #0]
 800d6ee:	bd38      	pop	{r3, r4, r5, pc}
 800d6f0:	200010fc 	.word	0x200010fc

0800d6f4 <memcpy>:
 800d6f4:	440a      	add	r2, r1
 800d6f6:	4291      	cmp	r1, r2
 800d6f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800d6fc:	d100      	bne.n	800d700 <memcpy+0xc>
 800d6fe:	4770      	bx	lr
 800d700:	b510      	push	{r4, lr}
 800d702:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d706:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d70a:	4291      	cmp	r1, r2
 800d70c:	d1f9      	bne.n	800d702 <memcpy+0xe>
 800d70e:	bd10      	pop	{r4, pc}

0800d710 <nan>:
 800d710:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d718 <nan+0x8>
 800d714:	4770      	bx	lr
 800d716:	bf00      	nop
 800d718:	00000000 	.word	0x00000000
 800d71c:	7ff80000 	.word	0x7ff80000

0800d720 <__assert_func>:
 800d720:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d722:	4614      	mov	r4, r2
 800d724:	461a      	mov	r2, r3
 800d726:	4b09      	ldr	r3, [pc, #36]	; (800d74c <__assert_func+0x2c>)
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	4605      	mov	r5, r0
 800d72c:	68d8      	ldr	r0, [r3, #12]
 800d72e:	b14c      	cbz	r4, 800d744 <__assert_func+0x24>
 800d730:	4b07      	ldr	r3, [pc, #28]	; (800d750 <__assert_func+0x30>)
 800d732:	9100      	str	r1, [sp, #0]
 800d734:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d738:	4906      	ldr	r1, [pc, #24]	; (800d754 <__assert_func+0x34>)
 800d73a:	462b      	mov	r3, r5
 800d73c:	f000 fbca 	bl	800ded4 <fiprintf>
 800d740:	f000 fbda 	bl	800def8 <abort>
 800d744:	4b04      	ldr	r3, [pc, #16]	; (800d758 <__assert_func+0x38>)
 800d746:	461c      	mov	r4, r3
 800d748:	e7f3      	b.n	800d732 <__assert_func+0x12>
 800d74a:	bf00      	nop
 800d74c:	20000074 	.word	0x20000074
 800d750:	0800f1f2 	.word	0x0800f1f2
 800d754:	0800f1ff 	.word	0x0800f1ff
 800d758:	0800f22d 	.word	0x0800f22d

0800d75c <_calloc_r>:
 800d75c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d75e:	fba1 2402 	umull	r2, r4, r1, r2
 800d762:	b94c      	cbnz	r4, 800d778 <_calloc_r+0x1c>
 800d764:	4611      	mov	r1, r2
 800d766:	9201      	str	r2, [sp, #4]
 800d768:	f7fd ff54 	bl	800b614 <_malloc_r>
 800d76c:	9a01      	ldr	r2, [sp, #4]
 800d76e:	4605      	mov	r5, r0
 800d770:	b930      	cbnz	r0, 800d780 <_calloc_r+0x24>
 800d772:	4628      	mov	r0, r5
 800d774:	b003      	add	sp, #12
 800d776:	bd30      	pop	{r4, r5, pc}
 800d778:	220c      	movs	r2, #12
 800d77a:	6002      	str	r2, [r0, #0]
 800d77c:	2500      	movs	r5, #0
 800d77e:	e7f8      	b.n	800d772 <_calloc_r+0x16>
 800d780:	4621      	mov	r1, r4
 800d782:	f7fc ffd2 	bl	800a72a <memset>
 800d786:	e7f4      	b.n	800d772 <_calloc_r+0x16>

0800d788 <rshift>:
 800d788:	6903      	ldr	r3, [r0, #16]
 800d78a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d78e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d792:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d796:	f100 0414 	add.w	r4, r0, #20
 800d79a:	dd45      	ble.n	800d828 <rshift+0xa0>
 800d79c:	f011 011f 	ands.w	r1, r1, #31
 800d7a0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d7a4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d7a8:	d10c      	bne.n	800d7c4 <rshift+0x3c>
 800d7aa:	f100 0710 	add.w	r7, r0, #16
 800d7ae:	4629      	mov	r1, r5
 800d7b0:	42b1      	cmp	r1, r6
 800d7b2:	d334      	bcc.n	800d81e <rshift+0x96>
 800d7b4:	1a9b      	subs	r3, r3, r2
 800d7b6:	009b      	lsls	r3, r3, #2
 800d7b8:	1eea      	subs	r2, r5, #3
 800d7ba:	4296      	cmp	r6, r2
 800d7bc:	bf38      	it	cc
 800d7be:	2300      	movcc	r3, #0
 800d7c0:	4423      	add	r3, r4
 800d7c2:	e015      	b.n	800d7f0 <rshift+0x68>
 800d7c4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d7c8:	f1c1 0820 	rsb	r8, r1, #32
 800d7cc:	40cf      	lsrs	r7, r1
 800d7ce:	f105 0e04 	add.w	lr, r5, #4
 800d7d2:	46a1      	mov	r9, r4
 800d7d4:	4576      	cmp	r6, lr
 800d7d6:	46f4      	mov	ip, lr
 800d7d8:	d815      	bhi.n	800d806 <rshift+0x7e>
 800d7da:	1a9a      	subs	r2, r3, r2
 800d7dc:	0092      	lsls	r2, r2, #2
 800d7de:	3a04      	subs	r2, #4
 800d7e0:	3501      	adds	r5, #1
 800d7e2:	42ae      	cmp	r6, r5
 800d7e4:	bf38      	it	cc
 800d7e6:	2200      	movcc	r2, #0
 800d7e8:	18a3      	adds	r3, r4, r2
 800d7ea:	50a7      	str	r7, [r4, r2]
 800d7ec:	b107      	cbz	r7, 800d7f0 <rshift+0x68>
 800d7ee:	3304      	adds	r3, #4
 800d7f0:	1b1a      	subs	r2, r3, r4
 800d7f2:	42a3      	cmp	r3, r4
 800d7f4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d7f8:	bf08      	it	eq
 800d7fa:	2300      	moveq	r3, #0
 800d7fc:	6102      	str	r2, [r0, #16]
 800d7fe:	bf08      	it	eq
 800d800:	6143      	streq	r3, [r0, #20]
 800d802:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d806:	f8dc c000 	ldr.w	ip, [ip]
 800d80a:	fa0c fc08 	lsl.w	ip, ip, r8
 800d80e:	ea4c 0707 	orr.w	r7, ip, r7
 800d812:	f849 7b04 	str.w	r7, [r9], #4
 800d816:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d81a:	40cf      	lsrs	r7, r1
 800d81c:	e7da      	b.n	800d7d4 <rshift+0x4c>
 800d81e:	f851 cb04 	ldr.w	ip, [r1], #4
 800d822:	f847 cf04 	str.w	ip, [r7, #4]!
 800d826:	e7c3      	b.n	800d7b0 <rshift+0x28>
 800d828:	4623      	mov	r3, r4
 800d82a:	e7e1      	b.n	800d7f0 <rshift+0x68>

0800d82c <__hexdig_fun>:
 800d82c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d830:	2b09      	cmp	r3, #9
 800d832:	d802      	bhi.n	800d83a <__hexdig_fun+0xe>
 800d834:	3820      	subs	r0, #32
 800d836:	b2c0      	uxtb	r0, r0
 800d838:	4770      	bx	lr
 800d83a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d83e:	2b05      	cmp	r3, #5
 800d840:	d801      	bhi.n	800d846 <__hexdig_fun+0x1a>
 800d842:	3847      	subs	r0, #71	; 0x47
 800d844:	e7f7      	b.n	800d836 <__hexdig_fun+0xa>
 800d846:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d84a:	2b05      	cmp	r3, #5
 800d84c:	d801      	bhi.n	800d852 <__hexdig_fun+0x26>
 800d84e:	3827      	subs	r0, #39	; 0x27
 800d850:	e7f1      	b.n	800d836 <__hexdig_fun+0xa>
 800d852:	2000      	movs	r0, #0
 800d854:	4770      	bx	lr
	...

0800d858 <__gethex>:
 800d858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d85c:	4617      	mov	r7, r2
 800d85e:	680a      	ldr	r2, [r1, #0]
 800d860:	b085      	sub	sp, #20
 800d862:	f102 0b02 	add.w	fp, r2, #2
 800d866:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800d86a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d86e:	4681      	mov	r9, r0
 800d870:	468a      	mov	sl, r1
 800d872:	9302      	str	r3, [sp, #8]
 800d874:	32fe      	adds	r2, #254	; 0xfe
 800d876:	eb02 030b 	add.w	r3, r2, fp
 800d87a:	46d8      	mov	r8, fp
 800d87c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800d880:	9301      	str	r3, [sp, #4]
 800d882:	2830      	cmp	r0, #48	; 0x30
 800d884:	d0f7      	beq.n	800d876 <__gethex+0x1e>
 800d886:	f7ff ffd1 	bl	800d82c <__hexdig_fun>
 800d88a:	4604      	mov	r4, r0
 800d88c:	2800      	cmp	r0, #0
 800d88e:	d138      	bne.n	800d902 <__gethex+0xaa>
 800d890:	49a7      	ldr	r1, [pc, #668]	; (800db30 <__gethex+0x2d8>)
 800d892:	2201      	movs	r2, #1
 800d894:	4640      	mov	r0, r8
 800d896:	f7ff fee9 	bl	800d66c <strncmp>
 800d89a:	4606      	mov	r6, r0
 800d89c:	2800      	cmp	r0, #0
 800d89e:	d169      	bne.n	800d974 <__gethex+0x11c>
 800d8a0:	f898 0001 	ldrb.w	r0, [r8, #1]
 800d8a4:	465d      	mov	r5, fp
 800d8a6:	f7ff ffc1 	bl	800d82c <__hexdig_fun>
 800d8aa:	2800      	cmp	r0, #0
 800d8ac:	d064      	beq.n	800d978 <__gethex+0x120>
 800d8ae:	465a      	mov	r2, fp
 800d8b0:	7810      	ldrb	r0, [r2, #0]
 800d8b2:	2830      	cmp	r0, #48	; 0x30
 800d8b4:	4690      	mov	r8, r2
 800d8b6:	f102 0201 	add.w	r2, r2, #1
 800d8ba:	d0f9      	beq.n	800d8b0 <__gethex+0x58>
 800d8bc:	f7ff ffb6 	bl	800d82c <__hexdig_fun>
 800d8c0:	2301      	movs	r3, #1
 800d8c2:	fab0 f480 	clz	r4, r0
 800d8c6:	0964      	lsrs	r4, r4, #5
 800d8c8:	465e      	mov	r6, fp
 800d8ca:	9301      	str	r3, [sp, #4]
 800d8cc:	4642      	mov	r2, r8
 800d8ce:	4615      	mov	r5, r2
 800d8d0:	3201      	adds	r2, #1
 800d8d2:	7828      	ldrb	r0, [r5, #0]
 800d8d4:	f7ff ffaa 	bl	800d82c <__hexdig_fun>
 800d8d8:	2800      	cmp	r0, #0
 800d8da:	d1f8      	bne.n	800d8ce <__gethex+0x76>
 800d8dc:	4994      	ldr	r1, [pc, #592]	; (800db30 <__gethex+0x2d8>)
 800d8de:	2201      	movs	r2, #1
 800d8e0:	4628      	mov	r0, r5
 800d8e2:	f7ff fec3 	bl	800d66c <strncmp>
 800d8e6:	b978      	cbnz	r0, 800d908 <__gethex+0xb0>
 800d8e8:	b946      	cbnz	r6, 800d8fc <__gethex+0xa4>
 800d8ea:	1c6e      	adds	r6, r5, #1
 800d8ec:	4632      	mov	r2, r6
 800d8ee:	4615      	mov	r5, r2
 800d8f0:	3201      	adds	r2, #1
 800d8f2:	7828      	ldrb	r0, [r5, #0]
 800d8f4:	f7ff ff9a 	bl	800d82c <__hexdig_fun>
 800d8f8:	2800      	cmp	r0, #0
 800d8fa:	d1f8      	bne.n	800d8ee <__gethex+0x96>
 800d8fc:	1b73      	subs	r3, r6, r5
 800d8fe:	009e      	lsls	r6, r3, #2
 800d900:	e004      	b.n	800d90c <__gethex+0xb4>
 800d902:	2400      	movs	r4, #0
 800d904:	4626      	mov	r6, r4
 800d906:	e7e1      	b.n	800d8cc <__gethex+0x74>
 800d908:	2e00      	cmp	r6, #0
 800d90a:	d1f7      	bne.n	800d8fc <__gethex+0xa4>
 800d90c:	782b      	ldrb	r3, [r5, #0]
 800d90e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d912:	2b50      	cmp	r3, #80	; 0x50
 800d914:	d13d      	bne.n	800d992 <__gethex+0x13a>
 800d916:	786b      	ldrb	r3, [r5, #1]
 800d918:	2b2b      	cmp	r3, #43	; 0x2b
 800d91a:	d02f      	beq.n	800d97c <__gethex+0x124>
 800d91c:	2b2d      	cmp	r3, #45	; 0x2d
 800d91e:	d031      	beq.n	800d984 <__gethex+0x12c>
 800d920:	1c69      	adds	r1, r5, #1
 800d922:	f04f 0b00 	mov.w	fp, #0
 800d926:	7808      	ldrb	r0, [r1, #0]
 800d928:	f7ff ff80 	bl	800d82c <__hexdig_fun>
 800d92c:	1e42      	subs	r2, r0, #1
 800d92e:	b2d2      	uxtb	r2, r2
 800d930:	2a18      	cmp	r2, #24
 800d932:	d82e      	bhi.n	800d992 <__gethex+0x13a>
 800d934:	f1a0 0210 	sub.w	r2, r0, #16
 800d938:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d93c:	f7ff ff76 	bl	800d82c <__hexdig_fun>
 800d940:	f100 3cff 	add.w	ip, r0, #4294967295
 800d944:	fa5f fc8c 	uxtb.w	ip, ip
 800d948:	f1bc 0f18 	cmp.w	ip, #24
 800d94c:	d91d      	bls.n	800d98a <__gethex+0x132>
 800d94e:	f1bb 0f00 	cmp.w	fp, #0
 800d952:	d000      	beq.n	800d956 <__gethex+0xfe>
 800d954:	4252      	negs	r2, r2
 800d956:	4416      	add	r6, r2
 800d958:	f8ca 1000 	str.w	r1, [sl]
 800d95c:	b1dc      	cbz	r4, 800d996 <__gethex+0x13e>
 800d95e:	9b01      	ldr	r3, [sp, #4]
 800d960:	2b00      	cmp	r3, #0
 800d962:	bf14      	ite	ne
 800d964:	f04f 0800 	movne.w	r8, #0
 800d968:	f04f 0806 	moveq.w	r8, #6
 800d96c:	4640      	mov	r0, r8
 800d96e:	b005      	add	sp, #20
 800d970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d974:	4645      	mov	r5, r8
 800d976:	4626      	mov	r6, r4
 800d978:	2401      	movs	r4, #1
 800d97a:	e7c7      	b.n	800d90c <__gethex+0xb4>
 800d97c:	f04f 0b00 	mov.w	fp, #0
 800d980:	1ca9      	adds	r1, r5, #2
 800d982:	e7d0      	b.n	800d926 <__gethex+0xce>
 800d984:	f04f 0b01 	mov.w	fp, #1
 800d988:	e7fa      	b.n	800d980 <__gethex+0x128>
 800d98a:	230a      	movs	r3, #10
 800d98c:	fb03 0002 	mla	r0, r3, r2, r0
 800d990:	e7d0      	b.n	800d934 <__gethex+0xdc>
 800d992:	4629      	mov	r1, r5
 800d994:	e7e0      	b.n	800d958 <__gethex+0x100>
 800d996:	eba5 0308 	sub.w	r3, r5, r8
 800d99a:	3b01      	subs	r3, #1
 800d99c:	4621      	mov	r1, r4
 800d99e:	2b07      	cmp	r3, #7
 800d9a0:	dc0a      	bgt.n	800d9b8 <__gethex+0x160>
 800d9a2:	4648      	mov	r0, r9
 800d9a4:	f7fd fec2 	bl	800b72c <_Balloc>
 800d9a8:	4604      	mov	r4, r0
 800d9aa:	b940      	cbnz	r0, 800d9be <__gethex+0x166>
 800d9ac:	4b61      	ldr	r3, [pc, #388]	; (800db34 <__gethex+0x2dc>)
 800d9ae:	4602      	mov	r2, r0
 800d9b0:	21e4      	movs	r1, #228	; 0xe4
 800d9b2:	4861      	ldr	r0, [pc, #388]	; (800db38 <__gethex+0x2e0>)
 800d9b4:	f7ff feb4 	bl	800d720 <__assert_func>
 800d9b8:	3101      	adds	r1, #1
 800d9ba:	105b      	asrs	r3, r3, #1
 800d9bc:	e7ef      	b.n	800d99e <__gethex+0x146>
 800d9be:	f100 0a14 	add.w	sl, r0, #20
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	495a      	ldr	r1, [pc, #360]	; (800db30 <__gethex+0x2d8>)
 800d9c6:	f8cd a004 	str.w	sl, [sp, #4]
 800d9ca:	469b      	mov	fp, r3
 800d9cc:	45a8      	cmp	r8, r5
 800d9ce:	d342      	bcc.n	800da56 <__gethex+0x1fe>
 800d9d0:	9801      	ldr	r0, [sp, #4]
 800d9d2:	f840 bb04 	str.w	fp, [r0], #4
 800d9d6:	eba0 000a 	sub.w	r0, r0, sl
 800d9da:	1080      	asrs	r0, r0, #2
 800d9dc:	6120      	str	r0, [r4, #16]
 800d9de:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800d9e2:	4658      	mov	r0, fp
 800d9e4:	f7fd ff94 	bl	800b910 <__hi0bits>
 800d9e8:	683d      	ldr	r5, [r7, #0]
 800d9ea:	eba8 0000 	sub.w	r0, r8, r0
 800d9ee:	42a8      	cmp	r0, r5
 800d9f0:	dd59      	ble.n	800daa6 <__gethex+0x24e>
 800d9f2:	eba0 0805 	sub.w	r8, r0, r5
 800d9f6:	4641      	mov	r1, r8
 800d9f8:	4620      	mov	r0, r4
 800d9fa:	f7fe fb23 	bl	800c044 <__any_on>
 800d9fe:	4683      	mov	fp, r0
 800da00:	b1b8      	cbz	r0, 800da32 <__gethex+0x1da>
 800da02:	f108 33ff 	add.w	r3, r8, #4294967295
 800da06:	1159      	asrs	r1, r3, #5
 800da08:	f003 021f 	and.w	r2, r3, #31
 800da0c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800da10:	f04f 0b01 	mov.w	fp, #1
 800da14:	fa0b f202 	lsl.w	r2, fp, r2
 800da18:	420a      	tst	r2, r1
 800da1a:	d00a      	beq.n	800da32 <__gethex+0x1da>
 800da1c:	455b      	cmp	r3, fp
 800da1e:	dd06      	ble.n	800da2e <__gethex+0x1d6>
 800da20:	f1a8 0102 	sub.w	r1, r8, #2
 800da24:	4620      	mov	r0, r4
 800da26:	f7fe fb0d 	bl	800c044 <__any_on>
 800da2a:	2800      	cmp	r0, #0
 800da2c:	d138      	bne.n	800daa0 <__gethex+0x248>
 800da2e:	f04f 0b02 	mov.w	fp, #2
 800da32:	4641      	mov	r1, r8
 800da34:	4620      	mov	r0, r4
 800da36:	f7ff fea7 	bl	800d788 <rshift>
 800da3a:	4446      	add	r6, r8
 800da3c:	68bb      	ldr	r3, [r7, #8]
 800da3e:	42b3      	cmp	r3, r6
 800da40:	da41      	bge.n	800dac6 <__gethex+0x26e>
 800da42:	4621      	mov	r1, r4
 800da44:	4648      	mov	r0, r9
 800da46:	f7fd feb1 	bl	800b7ac <_Bfree>
 800da4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800da4c:	2300      	movs	r3, #0
 800da4e:	6013      	str	r3, [r2, #0]
 800da50:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800da54:	e78a      	b.n	800d96c <__gethex+0x114>
 800da56:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800da5a:	2a2e      	cmp	r2, #46	; 0x2e
 800da5c:	d014      	beq.n	800da88 <__gethex+0x230>
 800da5e:	2b20      	cmp	r3, #32
 800da60:	d106      	bne.n	800da70 <__gethex+0x218>
 800da62:	9b01      	ldr	r3, [sp, #4]
 800da64:	f843 bb04 	str.w	fp, [r3], #4
 800da68:	f04f 0b00 	mov.w	fp, #0
 800da6c:	9301      	str	r3, [sp, #4]
 800da6e:	465b      	mov	r3, fp
 800da70:	7828      	ldrb	r0, [r5, #0]
 800da72:	9303      	str	r3, [sp, #12]
 800da74:	f7ff feda 	bl	800d82c <__hexdig_fun>
 800da78:	9b03      	ldr	r3, [sp, #12]
 800da7a:	f000 000f 	and.w	r0, r0, #15
 800da7e:	4098      	lsls	r0, r3
 800da80:	ea4b 0b00 	orr.w	fp, fp, r0
 800da84:	3304      	adds	r3, #4
 800da86:	e7a1      	b.n	800d9cc <__gethex+0x174>
 800da88:	45a8      	cmp	r8, r5
 800da8a:	d8e8      	bhi.n	800da5e <__gethex+0x206>
 800da8c:	2201      	movs	r2, #1
 800da8e:	4628      	mov	r0, r5
 800da90:	9303      	str	r3, [sp, #12]
 800da92:	f7ff fdeb 	bl	800d66c <strncmp>
 800da96:	4926      	ldr	r1, [pc, #152]	; (800db30 <__gethex+0x2d8>)
 800da98:	9b03      	ldr	r3, [sp, #12]
 800da9a:	2800      	cmp	r0, #0
 800da9c:	d1df      	bne.n	800da5e <__gethex+0x206>
 800da9e:	e795      	b.n	800d9cc <__gethex+0x174>
 800daa0:	f04f 0b03 	mov.w	fp, #3
 800daa4:	e7c5      	b.n	800da32 <__gethex+0x1da>
 800daa6:	da0b      	bge.n	800dac0 <__gethex+0x268>
 800daa8:	eba5 0800 	sub.w	r8, r5, r0
 800daac:	4621      	mov	r1, r4
 800daae:	4642      	mov	r2, r8
 800dab0:	4648      	mov	r0, r9
 800dab2:	f7fe f895 	bl	800bbe0 <__lshift>
 800dab6:	eba6 0608 	sub.w	r6, r6, r8
 800daba:	4604      	mov	r4, r0
 800dabc:	f100 0a14 	add.w	sl, r0, #20
 800dac0:	f04f 0b00 	mov.w	fp, #0
 800dac4:	e7ba      	b.n	800da3c <__gethex+0x1e4>
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	42b3      	cmp	r3, r6
 800daca:	dd73      	ble.n	800dbb4 <__gethex+0x35c>
 800dacc:	1b9e      	subs	r6, r3, r6
 800dace:	42b5      	cmp	r5, r6
 800dad0:	dc34      	bgt.n	800db3c <__gethex+0x2e4>
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	2b02      	cmp	r3, #2
 800dad6:	d023      	beq.n	800db20 <__gethex+0x2c8>
 800dad8:	2b03      	cmp	r3, #3
 800dada:	d025      	beq.n	800db28 <__gethex+0x2d0>
 800dadc:	2b01      	cmp	r3, #1
 800dade:	d115      	bne.n	800db0c <__gethex+0x2b4>
 800dae0:	42b5      	cmp	r5, r6
 800dae2:	d113      	bne.n	800db0c <__gethex+0x2b4>
 800dae4:	2d01      	cmp	r5, #1
 800dae6:	d10b      	bne.n	800db00 <__gethex+0x2a8>
 800dae8:	9a02      	ldr	r2, [sp, #8]
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	6013      	str	r3, [r2, #0]
 800daee:	2301      	movs	r3, #1
 800daf0:	6123      	str	r3, [r4, #16]
 800daf2:	f8ca 3000 	str.w	r3, [sl]
 800daf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800daf8:	f04f 0862 	mov.w	r8, #98	; 0x62
 800dafc:	601c      	str	r4, [r3, #0]
 800dafe:	e735      	b.n	800d96c <__gethex+0x114>
 800db00:	1e69      	subs	r1, r5, #1
 800db02:	4620      	mov	r0, r4
 800db04:	f7fe fa9e 	bl	800c044 <__any_on>
 800db08:	2800      	cmp	r0, #0
 800db0a:	d1ed      	bne.n	800dae8 <__gethex+0x290>
 800db0c:	4621      	mov	r1, r4
 800db0e:	4648      	mov	r0, r9
 800db10:	f7fd fe4c 	bl	800b7ac <_Bfree>
 800db14:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800db16:	2300      	movs	r3, #0
 800db18:	6013      	str	r3, [r2, #0]
 800db1a:	f04f 0850 	mov.w	r8, #80	; 0x50
 800db1e:	e725      	b.n	800d96c <__gethex+0x114>
 800db20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db22:	2b00      	cmp	r3, #0
 800db24:	d1f2      	bne.n	800db0c <__gethex+0x2b4>
 800db26:	e7df      	b.n	800dae8 <__gethex+0x290>
 800db28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d1dc      	bne.n	800dae8 <__gethex+0x290>
 800db2e:	e7ed      	b.n	800db0c <__gethex+0x2b4>
 800db30:	0800f084 	.word	0x0800f084
 800db34:	0800ef19 	.word	0x0800ef19
 800db38:	0800f22e 	.word	0x0800f22e
 800db3c:	f106 38ff 	add.w	r8, r6, #4294967295
 800db40:	f1bb 0f00 	cmp.w	fp, #0
 800db44:	d133      	bne.n	800dbae <__gethex+0x356>
 800db46:	f1b8 0f00 	cmp.w	r8, #0
 800db4a:	d004      	beq.n	800db56 <__gethex+0x2fe>
 800db4c:	4641      	mov	r1, r8
 800db4e:	4620      	mov	r0, r4
 800db50:	f7fe fa78 	bl	800c044 <__any_on>
 800db54:	4683      	mov	fp, r0
 800db56:	ea4f 1268 	mov.w	r2, r8, asr #5
 800db5a:	2301      	movs	r3, #1
 800db5c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800db60:	f008 081f 	and.w	r8, r8, #31
 800db64:	fa03 f308 	lsl.w	r3, r3, r8
 800db68:	4213      	tst	r3, r2
 800db6a:	4631      	mov	r1, r6
 800db6c:	4620      	mov	r0, r4
 800db6e:	bf18      	it	ne
 800db70:	f04b 0b02 	orrne.w	fp, fp, #2
 800db74:	1bad      	subs	r5, r5, r6
 800db76:	f7ff fe07 	bl	800d788 <rshift>
 800db7a:	687e      	ldr	r6, [r7, #4]
 800db7c:	f04f 0802 	mov.w	r8, #2
 800db80:	f1bb 0f00 	cmp.w	fp, #0
 800db84:	d04a      	beq.n	800dc1c <__gethex+0x3c4>
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	2b02      	cmp	r3, #2
 800db8a:	d016      	beq.n	800dbba <__gethex+0x362>
 800db8c:	2b03      	cmp	r3, #3
 800db8e:	d018      	beq.n	800dbc2 <__gethex+0x36a>
 800db90:	2b01      	cmp	r3, #1
 800db92:	d109      	bne.n	800dba8 <__gethex+0x350>
 800db94:	f01b 0f02 	tst.w	fp, #2
 800db98:	d006      	beq.n	800dba8 <__gethex+0x350>
 800db9a:	f8da 3000 	ldr.w	r3, [sl]
 800db9e:	ea4b 0b03 	orr.w	fp, fp, r3
 800dba2:	f01b 0f01 	tst.w	fp, #1
 800dba6:	d10f      	bne.n	800dbc8 <__gethex+0x370>
 800dba8:	f048 0810 	orr.w	r8, r8, #16
 800dbac:	e036      	b.n	800dc1c <__gethex+0x3c4>
 800dbae:	f04f 0b01 	mov.w	fp, #1
 800dbb2:	e7d0      	b.n	800db56 <__gethex+0x2fe>
 800dbb4:	f04f 0801 	mov.w	r8, #1
 800dbb8:	e7e2      	b.n	800db80 <__gethex+0x328>
 800dbba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbbc:	f1c3 0301 	rsb	r3, r3, #1
 800dbc0:	930f      	str	r3, [sp, #60]	; 0x3c
 800dbc2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d0ef      	beq.n	800dba8 <__gethex+0x350>
 800dbc8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800dbcc:	f104 0214 	add.w	r2, r4, #20
 800dbd0:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800dbd4:	9301      	str	r3, [sp, #4]
 800dbd6:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800dbda:	2300      	movs	r3, #0
 800dbdc:	4694      	mov	ip, r2
 800dbde:	f852 1b04 	ldr.w	r1, [r2], #4
 800dbe2:	f1b1 3fff 	cmp.w	r1, #4294967295
 800dbe6:	d01e      	beq.n	800dc26 <__gethex+0x3ce>
 800dbe8:	3101      	adds	r1, #1
 800dbea:	f8cc 1000 	str.w	r1, [ip]
 800dbee:	f1b8 0f02 	cmp.w	r8, #2
 800dbf2:	f104 0214 	add.w	r2, r4, #20
 800dbf6:	d13d      	bne.n	800dc74 <__gethex+0x41c>
 800dbf8:	683b      	ldr	r3, [r7, #0]
 800dbfa:	3b01      	subs	r3, #1
 800dbfc:	42ab      	cmp	r3, r5
 800dbfe:	d10b      	bne.n	800dc18 <__gethex+0x3c0>
 800dc00:	1169      	asrs	r1, r5, #5
 800dc02:	2301      	movs	r3, #1
 800dc04:	f005 051f 	and.w	r5, r5, #31
 800dc08:	fa03 f505 	lsl.w	r5, r3, r5
 800dc0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dc10:	421d      	tst	r5, r3
 800dc12:	bf18      	it	ne
 800dc14:	f04f 0801 	movne.w	r8, #1
 800dc18:	f048 0820 	orr.w	r8, r8, #32
 800dc1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dc1e:	601c      	str	r4, [r3, #0]
 800dc20:	9b02      	ldr	r3, [sp, #8]
 800dc22:	601e      	str	r6, [r3, #0]
 800dc24:	e6a2      	b.n	800d96c <__gethex+0x114>
 800dc26:	4290      	cmp	r0, r2
 800dc28:	f842 3c04 	str.w	r3, [r2, #-4]
 800dc2c:	d8d6      	bhi.n	800dbdc <__gethex+0x384>
 800dc2e:	68a2      	ldr	r2, [r4, #8]
 800dc30:	4593      	cmp	fp, r2
 800dc32:	db17      	blt.n	800dc64 <__gethex+0x40c>
 800dc34:	6861      	ldr	r1, [r4, #4]
 800dc36:	4648      	mov	r0, r9
 800dc38:	3101      	adds	r1, #1
 800dc3a:	f7fd fd77 	bl	800b72c <_Balloc>
 800dc3e:	4682      	mov	sl, r0
 800dc40:	b918      	cbnz	r0, 800dc4a <__gethex+0x3f2>
 800dc42:	4b1b      	ldr	r3, [pc, #108]	; (800dcb0 <__gethex+0x458>)
 800dc44:	4602      	mov	r2, r0
 800dc46:	2184      	movs	r1, #132	; 0x84
 800dc48:	e6b3      	b.n	800d9b2 <__gethex+0x15a>
 800dc4a:	6922      	ldr	r2, [r4, #16]
 800dc4c:	3202      	adds	r2, #2
 800dc4e:	f104 010c 	add.w	r1, r4, #12
 800dc52:	0092      	lsls	r2, r2, #2
 800dc54:	300c      	adds	r0, #12
 800dc56:	f7ff fd4d 	bl	800d6f4 <memcpy>
 800dc5a:	4621      	mov	r1, r4
 800dc5c:	4648      	mov	r0, r9
 800dc5e:	f7fd fda5 	bl	800b7ac <_Bfree>
 800dc62:	4654      	mov	r4, sl
 800dc64:	6922      	ldr	r2, [r4, #16]
 800dc66:	1c51      	adds	r1, r2, #1
 800dc68:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800dc6c:	6121      	str	r1, [r4, #16]
 800dc6e:	2101      	movs	r1, #1
 800dc70:	6151      	str	r1, [r2, #20]
 800dc72:	e7bc      	b.n	800dbee <__gethex+0x396>
 800dc74:	6921      	ldr	r1, [r4, #16]
 800dc76:	4559      	cmp	r1, fp
 800dc78:	dd0b      	ble.n	800dc92 <__gethex+0x43a>
 800dc7a:	2101      	movs	r1, #1
 800dc7c:	4620      	mov	r0, r4
 800dc7e:	f7ff fd83 	bl	800d788 <rshift>
 800dc82:	68bb      	ldr	r3, [r7, #8]
 800dc84:	3601      	adds	r6, #1
 800dc86:	42b3      	cmp	r3, r6
 800dc88:	f6ff aedb 	blt.w	800da42 <__gethex+0x1ea>
 800dc8c:	f04f 0801 	mov.w	r8, #1
 800dc90:	e7c2      	b.n	800dc18 <__gethex+0x3c0>
 800dc92:	f015 051f 	ands.w	r5, r5, #31
 800dc96:	d0f9      	beq.n	800dc8c <__gethex+0x434>
 800dc98:	9b01      	ldr	r3, [sp, #4]
 800dc9a:	441a      	add	r2, r3
 800dc9c:	f1c5 0520 	rsb	r5, r5, #32
 800dca0:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800dca4:	f7fd fe34 	bl	800b910 <__hi0bits>
 800dca8:	42a8      	cmp	r0, r5
 800dcaa:	dbe6      	blt.n	800dc7a <__gethex+0x422>
 800dcac:	e7ee      	b.n	800dc8c <__gethex+0x434>
 800dcae:	bf00      	nop
 800dcb0:	0800ef19 	.word	0x0800ef19

0800dcb4 <L_shift>:
 800dcb4:	f1c2 0208 	rsb	r2, r2, #8
 800dcb8:	0092      	lsls	r2, r2, #2
 800dcba:	b570      	push	{r4, r5, r6, lr}
 800dcbc:	f1c2 0620 	rsb	r6, r2, #32
 800dcc0:	6843      	ldr	r3, [r0, #4]
 800dcc2:	6804      	ldr	r4, [r0, #0]
 800dcc4:	fa03 f506 	lsl.w	r5, r3, r6
 800dcc8:	432c      	orrs	r4, r5
 800dcca:	40d3      	lsrs	r3, r2
 800dccc:	6004      	str	r4, [r0, #0]
 800dcce:	f840 3f04 	str.w	r3, [r0, #4]!
 800dcd2:	4288      	cmp	r0, r1
 800dcd4:	d3f4      	bcc.n	800dcc0 <L_shift+0xc>
 800dcd6:	bd70      	pop	{r4, r5, r6, pc}

0800dcd8 <__match>:
 800dcd8:	b530      	push	{r4, r5, lr}
 800dcda:	6803      	ldr	r3, [r0, #0]
 800dcdc:	3301      	adds	r3, #1
 800dcde:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dce2:	b914      	cbnz	r4, 800dcea <__match+0x12>
 800dce4:	6003      	str	r3, [r0, #0]
 800dce6:	2001      	movs	r0, #1
 800dce8:	bd30      	pop	{r4, r5, pc}
 800dcea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dcee:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800dcf2:	2d19      	cmp	r5, #25
 800dcf4:	bf98      	it	ls
 800dcf6:	3220      	addls	r2, #32
 800dcf8:	42a2      	cmp	r2, r4
 800dcfa:	d0f0      	beq.n	800dcde <__match+0x6>
 800dcfc:	2000      	movs	r0, #0
 800dcfe:	e7f3      	b.n	800dce8 <__match+0x10>

0800dd00 <__hexnan>:
 800dd00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd04:	680b      	ldr	r3, [r1, #0]
 800dd06:	6801      	ldr	r1, [r0, #0]
 800dd08:	115e      	asrs	r6, r3, #5
 800dd0a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dd0e:	f013 031f 	ands.w	r3, r3, #31
 800dd12:	b087      	sub	sp, #28
 800dd14:	bf18      	it	ne
 800dd16:	3604      	addne	r6, #4
 800dd18:	2500      	movs	r5, #0
 800dd1a:	1f37      	subs	r7, r6, #4
 800dd1c:	4682      	mov	sl, r0
 800dd1e:	4690      	mov	r8, r2
 800dd20:	9301      	str	r3, [sp, #4]
 800dd22:	f846 5c04 	str.w	r5, [r6, #-4]
 800dd26:	46b9      	mov	r9, r7
 800dd28:	463c      	mov	r4, r7
 800dd2a:	9502      	str	r5, [sp, #8]
 800dd2c:	46ab      	mov	fp, r5
 800dd2e:	784a      	ldrb	r2, [r1, #1]
 800dd30:	1c4b      	adds	r3, r1, #1
 800dd32:	9303      	str	r3, [sp, #12]
 800dd34:	b342      	cbz	r2, 800dd88 <__hexnan+0x88>
 800dd36:	4610      	mov	r0, r2
 800dd38:	9105      	str	r1, [sp, #20]
 800dd3a:	9204      	str	r2, [sp, #16]
 800dd3c:	f7ff fd76 	bl	800d82c <__hexdig_fun>
 800dd40:	2800      	cmp	r0, #0
 800dd42:	d14f      	bne.n	800dde4 <__hexnan+0xe4>
 800dd44:	9a04      	ldr	r2, [sp, #16]
 800dd46:	9905      	ldr	r1, [sp, #20]
 800dd48:	2a20      	cmp	r2, #32
 800dd4a:	d818      	bhi.n	800dd7e <__hexnan+0x7e>
 800dd4c:	9b02      	ldr	r3, [sp, #8]
 800dd4e:	459b      	cmp	fp, r3
 800dd50:	dd13      	ble.n	800dd7a <__hexnan+0x7a>
 800dd52:	454c      	cmp	r4, r9
 800dd54:	d206      	bcs.n	800dd64 <__hexnan+0x64>
 800dd56:	2d07      	cmp	r5, #7
 800dd58:	dc04      	bgt.n	800dd64 <__hexnan+0x64>
 800dd5a:	462a      	mov	r2, r5
 800dd5c:	4649      	mov	r1, r9
 800dd5e:	4620      	mov	r0, r4
 800dd60:	f7ff ffa8 	bl	800dcb4 <L_shift>
 800dd64:	4544      	cmp	r4, r8
 800dd66:	d950      	bls.n	800de0a <__hexnan+0x10a>
 800dd68:	2300      	movs	r3, #0
 800dd6a:	f1a4 0904 	sub.w	r9, r4, #4
 800dd6e:	f844 3c04 	str.w	r3, [r4, #-4]
 800dd72:	f8cd b008 	str.w	fp, [sp, #8]
 800dd76:	464c      	mov	r4, r9
 800dd78:	461d      	mov	r5, r3
 800dd7a:	9903      	ldr	r1, [sp, #12]
 800dd7c:	e7d7      	b.n	800dd2e <__hexnan+0x2e>
 800dd7e:	2a29      	cmp	r2, #41	; 0x29
 800dd80:	d155      	bne.n	800de2e <__hexnan+0x12e>
 800dd82:	3102      	adds	r1, #2
 800dd84:	f8ca 1000 	str.w	r1, [sl]
 800dd88:	f1bb 0f00 	cmp.w	fp, #0
 800dd8c:	d04f      	beq.n	800de2e <__hexnan+0x12e>
 800dd8e:	454c      	cmp	r4, r9
 800dd90:	d206      	bcs.n	800dda0 <__hexnan+0xa0>
 800dd92:	2d07      	cmp	r5, #7
 800dd94:	dc04      	bgt.n	800dda0 <__hexnan+0xa0>
 800dd96:	462a      	mov	r2, r5
 800dd98:	4649      	mov	r1, r9
 800dd9a:	4620      	mov	r0, r4
 800dd9c:	f7ff ff8a 	bl	800dcb4 <L_shift>
 800dda0:	4544      	cmp	r4, r8
 800dda2:	d934      	bls.n	800de0e <__hexnan+0x10e>
 800dda4:	f1a8 0204 	sub.w	r2, r8, #4
 800dda8:	4623      	mov	r3, r4
 800ddaa:	f853 1b04 	ldr.w	r1, [r3], #4
 800ddae:	f842 1f04 	str.w	r1, [r2, #4]!
 800ddb2:	429f      	cmp	r7, r3
 800ddb4:	d2f9      	bcs.n	800ddaa <__hexnan+0xaa>
 800ddb6:	1b3b      	subs	r3, r7, r4
 800ddb8:	f023 0303 	bic.w	r3, r3, #3
 800ddbc:	3304      	adds	r3, #4
 800ddbe:	3e03      	subs	r6, #3
 800ddc0:	3401      	adds	r4, #1
 800ddc2:	42a6      	cmp	r6, r4
 800ddc4:	bf38      	it	cc
 800ddc6:	2304      	movcc	r3, #4
 800ddc8:	4443      	add	r3, r8
 800ddca:	2200      	movs	r2, #0
 800ddcc:	f843 2b04 	str.w	r2, [r3], #4
 800ddd0:	429f      	cmp	r7, r3
 800ddd2:	d2fb      	bcs.n	800ddcc <__hexnan+0xcc>
 800ddd4:	683b      	ldr	r3, [r7, #0]
 800ddd6:	b91b      	cbnz	r3, 800dde0 <__hexnan+0xe0>
 800ddd8:	4547      	cmp	r7, r8
 800ddda:	d126      	bne.n	800de2a <__hexnan+0x12a>
 800dddc:	2301      	movs	r3, #1
 800ddde:	603b      	str	r3, [r7, #0]
 800dde0:	2005      	movs	r0, #5
 800dde2:	e025      	b.n	800de30 <__hexnan+0x130>
 800dde4:	3501      	adds	r5, #1
 800dde6:	2d08      	cmp	r5, #8
 800dde8:	f10b 0b01 	add.w	fp, fp, #1
 800ddec:	dd06      	ble.n	800ddfc <__hexnan+0xfc>
 800ddee:	4544      	cmp	r4, r8
 800ddf0:	d9c3      	bls.n	800dd7a <__hexnan+0x7a>
 800ddf2:	2300      	movs	r3, #0
 800ddf4:	f844 3c04 	str.w	r3, [r4, #-4]
 800ddf8:	2501      	movs	r5, #1
 800ddfa:	3c04      	subs	r4, #4
 800ddfc:	6822      	ldr	r2, [r4, #0]
 800ddfe:	f000 000f 	and.w	r0, r0, #15
 800de02:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800de06:	6020      	str	r0, [r4, #0]
 800de08:	e7b7      	b.n	800dd7a <__hexnan+0x7a>
 800de0a:	2508      	movs	r5, #8
 800de0c:	e7b5      	b.n	800dd7a <__hexnan+0x7a>
 800de0e:	9b01      	ldr	r3, [sp, #4]
 800de10:	2b00      	cmp	r3, #0
 800de12:	d0df      	beq.n	800ddd4 <__hexnan+0xd4>
 800de14:	f1c3 0320 	rsb	r3, r3, #32
 800de18:	f04f 32ff 	mov.w	r2, #4294967295
 800de1c:	40da      	lsrs	r2, r3
 800de1e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800de22:	4013      	ands	r3, r2
 800de24:	f846 3c04 	str.w	r3, [r6, #-4]
 800de28:	e7d4      	b.n	800ddd4 <__hexnan+0xd4>
 800de2a:	3f04      	subs	r7, #4
 800de2c:	e7d2      	b.n	800ddd4 <__hexnan+0xd4>
 800de2e:	2004      	movs	r0, #4
 800de30:	b007      	add	sp, #28
 800de32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800de36 <__ascii_mbtowc>:
 800de36:	b082      	sub	sp, #8
 800de38:	b901      	cbnz	r1, 800de3c <__ascii_mbtowc+0x6>
 800de3a:	a901      	add	r1, sp, #4
 800de3c:	b142      	cbz	r2, 800de50 <__ascii_mbtowc+0x1a>
 800de3e:	b14b      	cbz	r3, 800de54 <__ascii_mbtowc+0x1e>
 800de40:	7813      	ldrb	r3, [r2, #0]
 800de42:	600b      	str	r3, [r1, #0]
 800de44:	7812      	ldrb	r2, [r2, #0]
 800de46:	1e10      	subs	r0, r2, #0
 800de48:	bf18      	it	ne
 800de4a:	2001      	movne	r0, #1
 800de4c:	b002      	add	sp, #8
 800de4e:	4770      	bx	lr
 800de50:	4610      	mov	r0, r2
 800de52:	e7fb      	b.n	800de4c <__ascii_mbtowc+0x16>
 800de54:	f06f 0001 	mvn.w	r0, #1
 800de58:	e7f8      	b.n	800de4c <__ascii_mbtowc+0x16>

0800de5a <_realloc_r>:
 800de5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de5e:	4680      	mov	r8, r0
 800de60:	4614      	mov	r4, r2
 800de62:	460e      	mov	r6, r1
 800de64:	b921      	cbnz	r1, 800de70 <_realloc_r+0x16>
 800de66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de6a:	4611      	mov	r1, r2
 800de6c:	f7fd bbd2 	b.w	800b614 <_malloc_r>
 800de70:	b92a      	cbnz	r2, 800de7e <_realloc_r+0x24>
 800de72:	f7fd fb5b 	bl	800b52c <_free_r>
 800de76:	4625      	mov	r5, r4
 800de78:	4628      	mov	r0, r5
 800de7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de7e:	f000 f842 	bl	800df06 <_malloc_usable_size_r>
 800de82:	4284      	cmp	r4, r0
 800de84:	4607      	mov	r7, r0
 800de86:	d802      	bhi.n	800de8e <_realloc_r+0x34>
 800de88:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800de8c:	d812      	bhi.n	800deb4 <_realloc_r+0x5a>
 800de8e:	4621      	mov	r1, r4
 800de90:	4640      	mov	r0, r8
 800de92:	f7fd fbbf 	bl	800b614 <_malloc_r>
 800de96:	4605      	mov	r5, r0
 800de98:	2800      	cmp	r0, #0
 800de9a:	d0ed      	beq.n	800de78 <_realloc_r+0x1e>
 800de9c:	42bc      	cmp	r4, r7
 800de9e:	4622      	mov	r2, r4
 800dea0:	4631      	mov	r1, r6
 800dea2:	bf28      	it	cs
 800dea4:	463a      	movcs	r2, r7
 800dea6:	f7ff fc25 	bl	800d6f4 <memcpy>
 800deaa:	4631      	mov	r1, r6
 800deac:	4640      	mov	r0, r8
 800deae:	f7fd fb3d 	bl	800b52c <_free_r>
 800deb2:	e7e1      	b.n	800de78 <_realloc_r+0x1e>
 800deb4:	4635      	mov	r5, r6
 800deb6:	e7df      	b.n	800de78 <_realloc_r+0x1e>

0800deb8 <__ascii_wctomb>:
 800deb8:	b149      	cbz	r1, 800dece <__ascii_wctomb+0x16>
 800deba:	2aff      	cmp	r2, #255	; 0xff
 800debc:	bf85      	ittet	hi
 800debe:	238a      	movhi	r3, #138	; 0x8a
 800dec0:	6003      	strhi	r3, [r0, #0]
 800dec2:	700a      	strbls	r2, [r1, #0]
 800dec4:	f04f 30ff 	movhi.w	r0, #4294967295
 800dec8:	bf98      	it	ls
 800deca:	2001      	movls	r0, #1
 800decc:	4770      	bx	lr
 800dece:	4608      	mov	r0, r1
 800ded0:	4770      	bx	lr
	...

0800ded4 <fiprintf>:
 800ded4:	b40e      	push	{r1, r2, r3}
 800ded6:	b503      	push	{r0, r1, lr}
 800ded8:	4601      	mov	r1, r0
 800deda:	ab03      	add	r3, sp, #12
 800dedc:	4805      	ldr	r0, [pc, #20]	; (800def4 <fiprintf+0x20>)
 800dede:	f853 2b04 	ldr.w	r2, [r3], #4
 800dee2:	6800      	ldr	r0, [r0, #0]
 800dee4:	9301      	str	r3, [sp, #4]
 800dee6:	f7ff f8e7 	bl	800d0b8 <_vfiprintf_r>
 800deea:	b002      	add	sp, #8
 800deec:	f85d eb04 	ldr.w	lr, [sp], #4
 800def0:	b003      	add	sp, #12
 800def2:	4770      	bx	lr
 800def4:	20000074 	.word	0x20000074

0800def8 <abort>:
 800def8:	b508      	push	{r3, lr}
 800defa:	2006      	movs	r0, #6
 800defc:	f000 f834 	bl	800df68 <raise>
 800df00:	2001      	movs	r0, #1
 800df02:	f7f5 fed7 	bl	8003cb4 <_exit>

0800df06 <_malloc_usable_size_r>:
 800df06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800df0a:	1f18      	subs	r0, r3, #4
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	bfbc      	itt	lt
 800df10:	580b      	ldrlt	r3, [r1, r0]
 800df12:	18c0      	addlt	r0, r0, r3
 800df14:	4770      	bx	lr

0800df16 <_raise_r>:
 800df16:	291f      	cmp	r1, #31
 800df18:	b538      	push	{r3, r4, r5, lr}
 800df1a:	4604      	mov	r4, r0
 800df1c:	460d      	mov	r5, r1
 800df1e:	d904      	bls.n	800df2a <_raise_r+0x14>
 800df20:	2316      	movs	r3, #22
 800df22:	6003      	str	r3, [r0, #0]
 800df24:	f04f 30ff 	mov.w	r0, #4294967295
 800df28:	bd38      	pop	{r3, r4, r5, pc}
 800df2a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800df2c:	b112      	cbz	r2, 800df34 <_raise_r+0x1e>
 800df2e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800df32:	b94b      	cbnz	r3, 800df48 <_raise_r+0x32>
 800df34:	4620      	mov	r0, r4
 800df36:	f000 f831 	bl	800df9c <_getpid_r>
 800df3a:	462a      	mov	r2, r5
 800df3c:	4601      	mov	r1, r0
 800df3e:	4620      	mov	r0, r4
 800df40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df44:	f000 b818 	b.w	800df78 <_kill_r>
 800df48:	2b01      	cmp	r3, #1
 800df4a:	d00a      	beq.n	800df62 <_raise_r+0x4c>
 800df4c:	1c59      	adds	r1, r3, #1
 800df4e:	d103      	bne.n	800df58 <_raise_r+0x42>
 800df50:	2316      	movs	r3, #22
 800df52:	6003      	str	r3, [r0, #0]
 800df54:	2001      	movs	r0, #1
 800df56:	e7e7      	b.n	800df28 <_raise_r+0x12>
 800df58:	2400      	movs	r4, #0
 800df5a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800df5e:	4628      	mov	r0, r5
 800df60:	4798      	blx	r3
 800df62:	2000      	movs	r0, #0
 800df64:	e7e0      	b.n	800df28 <_raise_r+0x12>
	...

0800df68 <raise>:
 800df68:	4b02      	ldr	r3, [pc, #8]	; (800df74 <raise+0xc>)
 800df6a:	4601      	mov	r1, r0
 800df6c:	6818      	ldr	r0, [r3, #0]
 800df6e:	f7ff bfd2 	b.w	800df16 <_raise_r>
 800df72:	bf00      	nop
 800df74:	20000074 	.word	0x20000074

0800df78 <_kill_r>:
 800df78:	b538      	push	{r3, r4, r5, lr}
 800df7a:	4d07      	ldr	r5, [pc, #28]	; (800df98 <_kill_r+0x20>)
 800df7c:	2300      	movs	r3, #0
 800df7e:	4604      	mov	r4, r0
 800df80:	4608      	mov	r0, r1
 800df82:	4611      	mov	r1, r2
 800df84:	602b      	str	r3, [r5, #0]
 800df86:	f7f5 fe85 	bl	8003c94 <_kill>
 800df8a:	1c43      	adds	r3, r0, #1
 800df8c:	d102      	bne.n	800df94 <_kill_r+0x1c>
 800df8e:	682b      	ldr	r3, [r5, #0]
 800df90:	b103      	cbz	r3, 800df94 <_kill_r+0x1c>
 800df92:	6023      	str	r3, [r4, #0]
 800df94:	bd38      	pop	{r3, r4, r5, pc}
 800df96:	bf00      	nop
 800df98:	200010fc 	.word	0x200010fc

0800df9c <_getpid_r>:
 800df9c:	f7f5 be72 	b.w	8003c84 <_getpid>

0800dfa0 <pow>:
 800dfa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfa2:	ed2d 8b02 	vpush	{d8}
 800dfa6:	eeb0 8a40 	vmov.f32	s16, s0
 800dfaa:	eef0 8a60 	vmov.f32	s17, s1
 800dfae:	ec55 4b11 	vmov	r4, r5, d1
 800dfb2:	f000 f871 	bl	800e098 <__ieee754_pow>
 800dfb6:	4622      	mov	r2, r4
 800dfb8:	462b      	mov	r3, r5
 800dfba:	4620      	mov	r0, r4
 800dfbc:	4629      	mov	r1, r5
 800dfbe:	ec57 6b10 	vmov	r6, r7, d0
 800dfc2:	f7f2 fdc3 	bl	8000b4c <__aeabi_dcmpun>
 800dfc6:	2800      	cmp	r0, #0
 800dfc8:	d13b      	bne.n	800e042 <pow+0xa2>
 800dfca:	ec51 0b18 	vmov	r0, r1, d8
 800dfce:	2200      	movs	r2, #0
 800dfd0:	2300      	movs	r3, #0
 800dfd2:	f7f2 fd89 	bl	8000ae8 <__aeabi_dcmpeq>
 800dfd6:	b1b8      	cbz	r0, 800e008 <pow+0x68>
 800dfd8:	2200      	movs	r2, #0
 800dfda:	2300      	movs	r3, #0
 800dfdc:	4620      	mov	r0, r4
 800dfde:	4629      	mov	r1, r5
 800dfe0:	f7f2 fd82 	bl	8000ae8 <__aeabi_dcmpeq>
 800dfe4:	2800      	cmp	r0, #0
 800dfe6:	d146      	bne.n	800e076 <pow+0xd6>
 800dfe8:	ec45 4b10 	vmov	d0, r4, r5
 800dfec:	f000 f848 	bl	800e080 <finite>
 800dff0:	b338      	cbz	r0, 800e042 <pow+0xa2>
 800dff2:	2200      	movs	r2, #0
 800dff4:	2300      	movs	r3, #0
 800dff6:	4620      	mov	r0, r4
 800dff8:	4629      	mov	r1, r5
 800dffa:	f7f2 fd7f 	bl	8000afc <__aeabi_dcmplt>
 800dffe:	b300      	cbz	r0, 800e042 <pow+0xa2>
 800e000:	f7fc fbe6 	bl	800a7d0 <__errno>
 800e004:	2322      	movs	r3, #34	; 0x22
 800e006:	e01b      	b.n	800e040 <pow+0xa0>
 800e008:	ec47 6b10 	vmov	d0, r6, r7
 800e00c:	f000 f838 	bl	800e080 <finite>
 800e010:	b9e0      	cbnz	r0, 800e04c <pow+0xac>
 800e012:	eeb0 0a48 	vmov.f32	s0, s16
 800e016:	eef0 0a68 	vmov.f32	s1, s17
 800e01a:	f000 f831 	bl	800e080 <finite>
 800e01e:	b1a8      	cbz	r0, 800e04c <pow+0xac>
 800e020:	ec45 4b10 	vmov	d0, r4, r5
 800e024:	f000 f82c 	bl	800e080 <finite>
 800e028:	b180      	cbz	r0, 800e04c <pow+0xac>
 800e02a:	4632      	mov	r2, r6
 800e02c:	463b      	mov	r3, r7
 800e02e:	4630      	mov	r0, r6
 800e030:	4639      	mov	r1, r7
 800e032:	f7f2 fd8b 	bl	8000b4c <__aeabi_dcmpun>
 800e036:	2800      	cmp	r0, #0
 800e038:	d0e2      	beq.n	800e000 <pow+0x60>
 800e03a:	f7fc fbc9 	bl	800a7d0 <__errno>
 800e03e:	2321      	movs	r3, #33	; 0x21
 800e040:	6003      	str	r3, [r0, #0]
 800e042:	ecbd 8b02 	vpop	{d8}
 800e046:	ec47 6b10 	vmov	d0, r6, r7
 800e04a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e04c:	2200      	movs	r2, #0
 800e04e:	2300      	movs	r3, #0
 800e050:	4630      	mov	r0, r6
 800e052:	4639      	mov	r1, r7
 800e054:	f7f2 fd48 	bl	8000ae8 <__aeabi_dcmpeq>
 800e058:	2800      	cmp	r0, #0
 800e05a:	d0f2      	beq.n	800e042 <pow+0xa2>
 800e05c:	eeb0 0a48 	vmov.f32	s0, s16
 800e060:	eef0 0a68 	vmov.f32	s1, s17
 800e064:	f000 f80c 	bl	800e080 <finite>
 800e068:	2800      	cmp	r0, #0
 800e06a:	d0ea      	beq.n	800e042 <pow+0xa2>
 800e06c:	ec45 4b10 	vmov	d0, r4, r5
 800e070:	f000 f806 	bl	800e080 <finite>
 800e074:	e7c3      	b.n	800dffe <pow+0x5e>
 800e076:	4f01      	ldr	r7, [pc, #4]	; (800e07c <pow+0xdc>)
 800e078:	2600      	movs	r6, #0
 800e07a:	e7e2      	b.n	800e042 <pow+0xa2>
 800e07c:	3ff00000 	.word	0x3ff00000

0800e080 <finite>:
 800e080:	b082      	sub	sp, #8
 800e082:	ed8d 0b00 	vstr	d0, [sp]
 800e086:	9801      	ldr	r0, [sp, #4]
 800e088:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800e08c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800e090:	0fc0      	lsrs	r0, r0, #31
 800e092:	b002      	add	sp, #8
 800e094:	4770      	bx	lr
	...

0800e098 <__ieee754_pow>:
 800e098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e09c:	ed2d 8b06 	vpush	{d8-d10}
 800e0a0:	b089      	sub	sp, #36	; 0x24
 800e0a2:	ed8d 1b00 	vstr	d1, [sp]
 800e0a6:	e9dd 2900 	ldrd	r2, r9, [sp]
 800e0aa:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800e0ae:	ea58 0102 	orrs.w	r1, r8, r2
 800e0b2:	ec57 6b10 	vmov	r6, r7, d0
 800e0b6:	d115      	bne.n	800e0e4 <__ieee754_pow+0x4c>
 800e0b8:	19b3      	adds	r3, r6, r6
 800e0ba:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800e0be:	4152      	adcs	r2, r2
 800e0c0:	4299      	cmp	r1, r3
 800e0c2:	4b89      	ldr	r3, [pc, #548]	; (800e2e8 <__ieee754_pow+0x250>)
 800e0c4:	4193      	sbcs	r3, r2
 800e0c6:	f080 84d1 	bcs.w	800ea6c <__ieee754_pow+0x9d4>
 800e0ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e0ce:	4630      	mov	r0, r6
 800e0d0:	4639      	mov	r1, r7
 800e0d2:	f7f2 f8eb 	bl	80002ac <__adddf3>
 800e0d6:	ec41 0b10 	vmov	d0, r0, r1
 800e0da:	b009      	add	sp, #36	; 0x24
 800e0dc:	ecbd 8b06 	vpop	{d8-d10}
 800e0e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0e4:	4b81      	ldr	r3, [pc, #516]	; (800e2ec <__ieee754_pow+0x254>)
 800e0e6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800e0ea:	429c      	cmp	r4, r3
 800e0ec:	ee10 aa10 	vmov	sl, s0
 800e0f0:	463d      	mov	r5, r7
 800e0f2:	dc06      	bgt.n	800e102 <__ieee754_pow+0x6a>
 800e0f4:	d101      	bne.n	800e0fa <__ieee754_pow+0x62>
 800e0f6:	2e00      	cmp	r6, #0
 800e0f8:	d1e7      	bne.n	800e0ca <__ieee754_pow+0x32>
 800e0fa:	4598      	cmp	r8, r3
 800e0fc:	dc01      	bgt.n	800e102 <__ieee754_pow+0x6a>
 800e0fe:	d10f      	bne.n	800e120 <__ieee754_pow+0x88>
 800e100:	b172      	cbz	r2, 800e120 <__ieee754_pow+0x88>
 800e102:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800e106:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800e10a:	ea55 050a 	orrs.w	r5, r5, sl
 800e10e:	d1dc      	bne.n	800e0ca <__ieee754_pow+0x32>
 800e110:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e114:	18db      	adds	r3, r3, r3
 800e116:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800e11a:	4152      	adcs	r2, r2
 800e11c:	429d      	cmp	r5, r3
 800e11e:	e7d0      	b.n	800e0c2 <__ieee754_pow+0x2a>
 800e120:	2d00      	cmp	r5, #0
 800e122:	da3b      	bge.n	800e19c <__ieee754_pow+0x104>
 800e124:	4b72      	ldr	r3, [pc, #456]	; (800e2f0 <__ieee754_pow+0x258>)
 800e126:	4598      	cmp	r8, r3
 800e128:	dc51      	bgt.n	800e1ce <__ieee754_pow+0x136>
 800e12a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800e12e:	4598      	cmp	r8, r3
 800e130:	f340 84ab 	ble.w	800ea8a <__ieee754_pow+0x9f2>
 800e134:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e138:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e13c:	2b14      	cmp	r3, #20
 800e13e:	dd0f      	ble.n	800e160 <__ieee754_pow+0xc8>
 800e140:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800e144:	fa22 f103 	lsr.w	r1, r2, r3
 800e148:	fa01 f303 	lsl.w	r3, r1, r3
 800e14c:	4293      	cmp	r3, r2
 800e14e:	f040 849c 	bne.w	800ea8a <__ieee754_pow+0x9f2>
 800e152:	f001 0101 	and.w	r1, r1, #1
 800e156:	f1c1 0302 	rsb	r3, r1, #2
 800e15a:	9304      	str	r3, [sp, #16]
 800e15c:	b182      	cbz	r2, 800e180 <__ieee754_pow+0xe8>
 800e15e:	e05f      	b.n	800e220 <__ieee754_pow+0x188>
 800e160:	2a00      	cmp	r2, #0
 800e162:	d15b      	bne.n	800e21c <__ieee754_pow+0x184>
 800e164:	f1c3 0314 	rsb	r3, r3, #20
 800e168:	fa48 f103 	asr.w	r1, r8, r3
 800e16c:	fa01 f303 	lsl.w	r3, r1, r3
 800e170:	4543      	cmp	r3, r8
 800e172:	f040 8487 	bne.w	800ea84 <__ieee754_pow+0x9ec>
 800e176:	f001 0101 	and.w	r1, r1, #1
 800e17a:	f1c1 0302 	rsb	r3, r1, #2
 800e17e:	9304      	str	r3, [sp, #16]
 800e180:	4b5c      	ldr	r3, [pc, #368]	; (800e2f4 <__ieee754_pow+0x25c>)
 800e182:	4598      	cmp	r8, r3
 800e184:	d132      	bne.n	800e1ec <__ieee754_pow+0x154>
 800e186:	f1b9 0f00 	cmp.w	r9, #0
 800e18a:	f280 8477 	bge.w	800ea7c <__ieee754_pow+0x9e4>
 800e18e:	4959      	ldr	r1, [pc, #356]	; (800e2f4 <__ieee754_pow+0x25c>)
 800e190:	4632      	mov	r2, r6
 800e192:	463b      	mov	r3, r7
 800e194:	2000      	movs	r0, #0
 800e196:	f7f2 fb69 	bl	800086c <__aeabi_ddiv>
 800e19a:	e79c      	b.n	800e0d6 <__ieee754_pow+0x3e>
 800e19c:	2300      	movs	r3, #0
 800e19e:	9304      	str	r3, [sp, #16]
 800e1a0:	2a00      	cmp	r2, #0
 800e1a2:	d13d      	bne.n	800e220 <__ieee754_pow+0x188>
 800e1a4:	4b51      	ldr	r3, [pc, #324]	; (800e2ec <__ieee754_pow+0x254>)
 800e1a6:	4598      	cmp	r8, r3
 800e1a8:	d1ea      	bne.n	800e180 <__ieee754_pow+0xe8>
 800e1aa:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800e1ae:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800e1b2:	ea53 030a 	orrs.w	r3, r3, sl
 800e1b6:	f000 8459 	beq.w	800ea6c <__ieee754_pow+0x9d4>
 800e1ba:	4b4f      	ldr	r3, [pc, #316]	; (800e2f8 <__ieee754_pow+0x260>)
 800e1bc:	429c      	cmp	r4, r3
 800e1be:	dd08      	ble.n	800e1d2 <__ieee754_pow+0x13a>
 800e1c0:	f1b9 0f00 	cmp.w	r9, #0
 800e1c4:	f2c0 8456 	blt.w	800ea74 <__ieee754_pow+0x9dc>
 800e1c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e1cc:	e783      	b.n	800e0d6 <__ieee754_pow+0x3e>
 800e1ce:	2302      	movs	r3, #2
 800e1d0:	e7e5      	b.n	800e19e <__ieee754_pow+0x106>
 800e1d2:	f1b9 0f00 	cmp.w	r9, #0
 800e1d6:	f04f 0000 	mov.w	r0, #0
 800e1da:	f04f 0100 	mov.w	r1, #0
 800e1de:	f6bf af7a 	bge.w	800e0d6 <__ieee754_pow+0x3e>
 800e1e2:	e9dd 0300 	ldrd	r0, r3, [sp]
 800e1e6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e1ea:	e774      	b.n	800e0d6 <__ieee754_pow+0x3e>
 800e1ec:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800e1f0:	d106      	bne.n	800e200 <__ieee754_pow+0x168>
 800e1f2:	4632      	mov	r2, r6
 800e1f4:	463b      	mov	r3, r7
 800e1f6:	4630      	mov	r0, r6
 800e1f8:	4639      	mov	r1, r7
 800e1fa:	f7f2 fa0d 	bl	8000618 <__aeabi_dmul>
 800e1fe:	e76a      	b.n	800e0d6 <__ieee754_pow+0x3e>
 800e200:	4b3e      	ldr	r3, [pc, #248]	; (800e2fc <__ieee754_pow+0x264>)
 800e202:	4599      	cmp	r9, r3
 800e204:	d10c      	bne.n	800e220 <__ieee754_pow+0x188>
 800e206:	2d00      	cmp	r5, #0
 800e208:	db0a      	blt.n	800e220 <__ieee754_pow+0x188>
 800e20a:	ec47 6b10 	vmov	d0, r6, r7
 800e20e:	b009      	add	sp, #36	; 0x24
 800e210:	ecbd 8b06 	vpop	{d8-d10}
 800e214:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e218:	f000 bd20 	b.w	800ec5c <__ieee754_sqrt>
 800e21c:	2300      	movs	r3, #0
 800e21e:	9304      	str	r3, [sp, #16]
 800e220:	ec47 6b10 	vmov	d0, r6, r7
 800e224:	f000 fc62 	bl	800eaec <fabs>
 800e228:	ec51 0b10 	vmov	r0, r1, d0
 800e22c:	f1ba 0f00 	cmp.w	sl, #0
 800e230:	d129      	bne.n	800e286 <__ieee754_pow+0x1ee>
 800e232:	b124      	cbz	r4, 800e23e <__ieee754_pow+0x1a6>
 800e234:	4b2f      	ldr	r3, [pc, #188]	; (800e2f4 <__ieee754_pow+0x25c>)
 800e236:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800e23a:	429a      	cmp	r2, r3
 800e23c:	d123      	bne.n	800e286 <__ieee754_pow+0x1ee>
 800e23e:	f1b9 0f00 	cmp.w	r9, #0
 800e242:	da05      	bge.n	800e250 <__ieee754_pow+0x1b8>
 800e244:	4602      	mov	r2, r0
 800e246:	460b      	mov	r3, r1
 800e248:	2000      	movs	r0, #0
 800e24a:	492a      	ldr	r1, [pc, #168]	; (800e2f4 <__ieee754_pow+0x25c>)
 800e24c:	f7f2 fb0e 	bl	800086c <__aeabi_ddiv>
 800e250:	2d00      	cmp	r5, #0
 800e252:	f6bf af40 	bge.w	800e0d6 <__ieee754_pow+0x3e>
 800e256:	9b04      	ldr	r3, [sp, #16]
 800e258:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800e25c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e260:	431c      	orrs	r4, r3
 800e262:	d108      	bne.n	800e276 <__ieee754_pow+0x1de>
 800e264:	4602      	mov	r2, r0
 800e266:	460b      	mov	r3, r1
 800e268:	4610      	mov	r0, r2
 800e26a:	4619      	mov	r1, r3
 800e26c:	f7f2 f81c 	bl	80002a8 <__aeabi_dsub>
 800e270:	4602      	mov	r2, r0
 800e272:	460b      	mov	r3, r1
 800e274:	e78f      	b.n	800e196 <__ieee754_pow+0xfe>
 800e276:	9b04      	ldr	r3, [sp, #16]
 800e278:	2b01      	cmp	r3, #1
 800e27a:	f47f af2c 	bne.w	800e0d6 <__ieee754_pow+0x3e>
 800e27e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e282:	4619      	mov	r1, r3
 800e284:	e727      	b.n	800e0d6 <__ieee754_pow+0x3e>
 800e286:	0feb      	lsrs	r3, r5, #31
 800e288:	3b01      	subs	r3, #1
 800e28a:	9306      	str	r3, [sp, #24]
 800e28c:	9a06      	ldr	r2, [sp, #24]
 800e28e:	9b04      	ldr	r3, [sp, #16]
 800e290:	4313      	orrs	r3, r2
 800e292:	d102      	bne.n	800e29a <__ieee754_pow+0x202>
 800e294:	4632      	mov	r2, r6
 800e296:	463b      	mov	r3, r7
 800e298:	e7e6      	b.n	800e268 <__ieee754_pow+0x1d0>
 800e29a:	4b19      	ldr	r3, [pc, #100]	; (800e300 <__ieee754_pow+0x268>)
 800e29c:	4598      	cmp	r8, r3
 800e29e:	f340 80fb 	ble.w	800e498 <__ieee754_pow+0x400>
 800e2a2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800e2a6:	4598      	cmp	r8, r3
 800e2a8:	4b13      	ldr	r3, [pc, #76]	; (800e2f8 <__ieee754_pow+0x260>)
 800e2aa:	dd0c      	ble.n	800e2c6 <__ieee754_pow+0x22e>
 800e2ac:	429c      	cmp	r4, r3
 800e2ae:	dc0f      	bgt.n	800e2d0 <__ieee754_pow+0x238>
 800e2b0:	f1b9 0f00 	cmp.w	r9, #0
 800e2b4:	da0f      	bge.n	800e2d6 <__ieee754_pow+0x23e>
 800e2b6:	2000      	movs	r0, #0
 800e2b8:	b009      	add	sp, #36	; 0x24
 800e2ba:	ecbd 8b06 	vpop	{d8-d10}
 800e2be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2c2:	f000 bcc2 	b.w	800ec4a <__math_oflow>
 800e2c6:	429c      	cmp	r4, r3
 800e2c8:	dbf2      	blt.n	800e2b0 <__ieee754_pow+0x218>
 800e2ca:	4b0a      	ldr	r3, [pc, #40]	; (800e2f4 <__ieee754_pow+0x25c>)
 800e2cc:	429c      	cmp	r4, r3
 800e2ce:	dd19      	ble.n	800e304 <__ieee754_pow+0x26c>
 800e2d0:	f1b9 0f00 	cmp.w	r9, #0
 800e2d4:	dcef      	bgt.n	800e2b6 <__ieee754_pow+0x21e>
 800e2d6:	2000      	movs	r0, #0
 800e2d8:	b009      	add	sp, #36	; 0x24
 800e2da:	ecbd 8b06 	vpop	{d8-d10}
 800e2de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2e2:	f000 bca9 	b.w	800ec38 <__math_uflow>
 800e2e6:	bf00      	nop
 800e2e8:	fff00000 	.word	0xfff00000
 800e2ec:	7ff00000 	.word	0x7ff00000
 800e2f0:	433fffff 	.word	0x433fffff
 800e2f4:	3ff00000 	.word	0x3ff00000
 800e2f8:	3fefffff 	.word	0x3fefffff
 800e2fc:	3fe00000 	.word	0x3fe00000
 800e300:	41e00000 	.word	0x41e00000
 800e304:	4b60      	ldr	r3, [pc, #384]	; (800e488 <__ieee754_pow+0x3f0>)
 800e306:	2200      	movs	r2, #0
 800e308:	f7f1 ffce 	bl	80002a8 <__aeabi_dsub>
 800e30c:	a354      	add	r3, pc, #336	; (adr r3, 800e460 <__ieee754_pow+0x3c8>)
 800e30e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e312:	4604      	mov	r4, r0
 800e314:	460d      	mov	r5, r1
 800e316:	f7f2 f97f 	bl	8000618 <__aeabi_dmul>
 800e31a:	a353      	add	r3, pc, #332	; (adr r3, 800e468 <__ieee754_pow+0x3d0>)
 800e31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e320:	4606      	mov	r6, r0
 800e322:	460f      	mov	r7, r1
 800e324:	4620      	mov	r0, r4
 800e326:	4629      	mov	r1, r5
 800e328:	f7f2 f976 	bl	8000618 <__aeabi_dmul>
 800e32c:	4b57      	ldr	r3, [pc, #348]	; (800e48c <__ieee754_pow+0x3f4>)
 800e32e:	4682      	mov	sl, r0
 800e330:	468b      	mov	fp, r1
 800e332:	2200      	movs	r2, #0
 800e334:	4620      	mov	r0, r4
 800e336:	4629      	mov	r1, r5
 800e338:	f7f2 f96e 	bl	8000618 <__aeabi_dmul>
 800e33c:	4602      	mov	r2, r0
 800e33e:	460b      	mov	r3, r1
 800e340:	a14b      	add	r1, pc, #300	; (adr r1, 800e470 <__ieee754_pow+0x3d8>)
 800e342:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e346:	f7f1 ffaf 	bl	80002a8 <__aeabi_dsub>
 800e34a:	4622      	mov	r2, r4
 800e34c:	462b      	mov	r3, r5
 800e34e:	f7f2 f963 	bl	8000618 <__aeabi_dmul>
 800e352:	4602      	mov	r2, r0
 800e354:	460b      	mov	r3, r1
 800e356:	2000      	movs	r0, #0
 800e358:	494d      	ldr	r1, [pc, #308]	; (800e490 <__ieee754_pow+0x3f8>)
 800e35a:	f7f1 ffa5 	bl	80002a8 <__aeabi_dsub>
 800e35e:	4622      	mov	r2, r4
 800e360:	4680      	mov	r8, r0
 800e362:	4689      	mov	r9, r1
 800e364:	462b      	mov	r3, r5
 800e366:	4620      	mov	r0, r4
 800e368:	4629      	mov	r1, r5
 800e36a:	f7f2 f955 	bl	8000618 <__aeabi_dmul>
 800e36e:	4602      	mov	r2, r0
 800e370:	460b      	mov	r3, r1
 800e372:	4640      	mov	r0, r8
 800e374:	4649      	mov	r1, r9
 800e376:	f7f2 f94f 	bl	8000618 <__aeabi_dmul>
 800e37a:	a33f      	add	r3, pc, #252	; (adr r3, 800e478 <__ieee754_pow+0x3e0>)
 800e37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e380:	f7f2 f94a 	bl	8000618 <__aeabi_dmul>
 800e384:	4602      	mov	r2, r0
 800e386:	460b      	mov	r3, r1
 800e388:	4650      	mov	r0, sl
 800e38a:	4659      	mov	r1, fp
 800e38c:	f7f1 ff8c 	bl	80002a8 <__aeabi_dsub>
 800e390:	4602      	mov	r2, r0
 800e392:	460b      	mov	r3, r1
 800e394:	4680      	mov	r8, r0
 800e396:	4689      	mov	r9, r1
 800e398:	4630      	mov	r0, r6
 800e39a:	4639      	mov	r1, r7
 800e39c:	f7f1 ff86 	bl	80002ac <__adddf3>
 800e3a0:	2000      	movs	r0, #0
 800e3a2:	4632      	mov	r2, r6
 800e3a4:	463b      	mov	r3, r7
 800e3a6:	4604      	mov	r4, r0
 800e3a8:	460d      	mov	r5, r1
 800e3aa:	f7f1 ff7d 	bl	80002a8 <__aeabi_dsub>
 800e3ae:	4602      	mov	r2, r0
 800e3b0:	460b      	mov	r3, r1
 800e3b2:	4640      	mov	r0, r8
 800e3b4:	4649      	mov	r1, r9
 800e3b6:	f7f1 ff77 	bl	80002a8 <__aeabi_dsub>
 800e3ba:	9b04      	ldr	r3, [sp, #16]
 800e3bc:	9a06      	ldr	r2, [sp, #24]
 800e3be:	3b01      	subs	r3, #1
 800e3c0:	4313      	orrs	r3, r2
 800e3c2:	4682      	mov	sl, r0
 800e3c4:	468b      	mov	fp, r1
 800e3c6:	f040 81e7 	bne.w	800e798 <__ieee754_pow+0x700>
 800e3ca:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800e480 <__ieee754_pow+0x3e8>
 800e3ce:	eeb0 8a47 	vmov.f32	s16, s14
 800e3d2:	eef0 8a67 	vmov.f32	s17, s15
 800e3d6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e3da:	2600      	movs	r6, #0
 800e3dc:	4632      	mov	r2, r6
 800e3de:	463b      	mov	r3, r7
 800e3e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e3e4:	f7f1 ff60 	bl	80002a8 <__aeabi_dsub>
 800e3e8:	4622      	mov	r2, r4
 800e3ea:	462b      	mov	r3, r5
 800e3ec:	f7f2 f914 	bl	8000618 <__aeabi_dmul>
 800e3f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e3f4:	4680      	mov	r8, r0
 800e3f6:	4689      	mov	r9, r1
 800e3f8:	4650      	mov	r0, sl
 800e3fa:	4659      	mov	r1, fp
 800e3fc:	f7f2 f90c 	bl	8000618 <__aeabi_dmul>
 800e400:	4602      	mov	r2, r0
 800e402:	460b      	mov	r3, r1
 800e404:	4640      	mov	r0, r8
 800e406:	4649      	mov	r1, r9
 800e408:	f7f1 ff50 	bl	80002ac <__adddf3>
 800e40c:	4632      	mov	r2, r6
 800e40e:	463b      	mov	r3, r7
 800e410:	4680      	mov	r8, r0
 800e412:	4689      	mov	r9, r1
 800e414:	4620      	mov	r0, r4
 800e416:	4629      	mov	r1, r5
 800e418:	f7f2 f8fe 	bl	8000618 <__aeabi_dmul>
 800e41c:	460b      	mov	r3, r1
 800e41e:	4604      	mov	r4, r0
 800e420:	460d      	mov	r5, r1
 800e422:	4602      	mov	r2, r0
 800e424:	4649      	mov	r1, r9
 800e426:	4640      	mov	r0, r8
 800e428:	f7f1 ff40 	bl	80002ac <__adddf3>
 800e42c:	4b19      	ldr	r3, [pc, #100]	; (800e494 <__ieee754_pow+0x3fc>)
 800e42e:	4299      	cmp	r1, r3
 800e430:	ec45 4b19 	vmov	d9, r4, r5
 800e434:	4606      	mov	r6, r0
 800e436:	460f      	mov	r7, r1
 800e438:	468b      	mov	fp, r1
 800e43a:	f340 82f0 	ble.w	800ea1e <__ieee754_pow+0x986>
 800e43e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800e442:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800e446:	4303      	orrs	r3, r0
 800e448:	f000 81e4 	beq.w	800e814 <__ieee754_pow+0x77c>
 800e44c:	ec51 0b18 	vmov	r0, r1, d8
 800e450:	2200      	movs	r2, #0
 800e452:	2300      	movs	r3, #0
 800e454:	f7f2 fb52 	bl	8000afc <__aeabi_dcmplt>
 800e458:	3800      	subs	r0, #0
 800e45a:	bf18      	it	ne
 800e45c:	2001      	movne	r0, #1
 800e45e:	e72b      	b.n	800e2b8 <__ieee754_pow+0x220>
 800e460:	60000000 	.word	0x60000000
 800e464:	3ff71547 	.word	0x3ff71547
 800e468:	f85ddf44 	.word	0xf85ddf44
 800e46c:	3e54ae0b 	.word	0x3e54ae0b
 800e470:	55555555 	.word	0x55555555
 800e474:	3fd55555 	.word	0x3fd55555
 800e478:	652b82fe 	.word	0x652b82fe
 800e47c:	3ff71547 	.word	0x3ff71547
 800e480:	00000000 	.word	0x00000000
 800e484:	bff00000 	.word	0xbff00000
 800e488:	3ff00000 	.word	0x3ff00000
 800e48c:	3fd00000 	.word	0x3fd00000
 800e490:	3fe00000 	.word	0x3fe00000
 800e494:	408fffff 	.word	0x408fffff
 800e498:	4bd5      	ldr	r3, [pc, #852]	; (800e7f0 <__ieee754_pow+0x758>)
 800e49a:	402b      	ands	r3, r5
 800e49c:	2200      	movs	r2, #0
 800e49e:	b92b      	cbnz	r3, 800e4ac <__ieee754_pow+0x414>
 800e4a0:	4bd4      	ldr	r3, [pc, #848]	; (800e7f4 <__ieee754_pow+0x75c>)
 800e4a2:	f7f2 f8b9 	bl	8000618 <__aeabi_dmul>
 800e4a6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800e4aa:	460c      	mov	r4, r1
 800e4ac:	1523      	asrs	r3, r4, #20
 800e4ae:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e4b2:	4413      	add	r3, r2
 800e4b4:	9305      	str	r3, [sp, #20]
 800e4b6:	4bd0      	ldr	r3, [pc, #832]	; (800e7f8 <__ieee754_pow+0x760>)
 800e4b8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800e4bc:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800e4c0:	429c      	cmp	r4, r3
 800e4c2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800e4c6:	dd08      	ble.n	800e4da <__ieee754_pow+0x442>
 800e4c8:	4bcc      	ldr	r3, [pc, #816]	; (800e7fc <__ieee754_pow+0x764>)
 800e4ca:	429c      	cmp	r4, r3
 800e4cc:	f340 8162 	ble.w	800e794 <__ieee754_pow+0x6fc>
 800e4d0:	9b05      	ldr	r3, [sp, #20]
 800e4d2:	3301      	adds	r3, #1
 800e4d4:	9305      	str	r3, [sp, #20]
 800e4d6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800e4da:	2400      	movs	r4, #0
 800e4dc:	00e3      	lsls	r3, r4, #3
 800e4de:	9307      	str	r3, [sp, #28]
 800e4e0:	4bc7      	ldr	r3, [pc, #796]	; (800e800 <__ieee754_pow+0x768>)
 800e4e2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e4e6:	ed93 7b00 	vldr	d7, [r3]
 800e4ea:	4629      	mov	r1, r5
 800e4ec:	ec53 2b17 	vmov	r2, r3, d7
 800e4f0:	eeb0 9a47 	vmov.f32	s18, s14
 800e4f4:	eef0 9a67 	vmov.f32	s19, s15
 800e4f8:	4682      	mov	sl, r0
 800e4fa:	f7f1 fed5 	bl	80002a8 <__aeabi_dsub>
 800e4fe:	4652      	mov	r2, sl
 800e500:	4606      	mov	r6, r0
 800e502:	460f      	mov	r7, r1
 800e504:	462b      	mov	r3, r5
 800e506:	ec51 0b19 	vmov	r0, r1, d9
 800e50a:	f7f1 fecf 	bl	80002ac <__adddf3>
 800e50e:	4602      	mov	r2, r0
 800e510:	460b      	mov	r3, r1
 800e512:	2000      	movs	r0, #0
 800e514:	49bb      	ldr	r1, [pc, #748]	; (800e804 <__ieee754_pow+0x76c>)
 800e516:	f7f2 f9a9 	bl	800086c <__aeabi_ddiv>
 800e51a:	ec41 0b1a 	vmov	d10, r0, r1
 800e51e:	4602      	mov	r2, r0
 800e520:	460b      	mov	r3, r1
 800e522:	4630      	mov	r0, r6
 800e524:	4639      	mov	r1, r7
 800e526:	f7f2 f877 	bl	8000618 <__aeabi_dmul>
 800e52a:	2300      	movs	r3, #0
 800e52c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e530:	9302      	str	r3, [sp, #8]
 800e532:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800e536:	46ab      	mov	fp, r5
 800e538:	106d      	asrs	r5, r5, #1
 800e53a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800e53e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800e542:	ec41 0b18 	vmov	d8, r0, r1
 800e546:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800e54a:	2200      	movs	r2, #0
 800e54c:	4640      	mov	r0, r8
 800e54e:	4649      	mov	r1, r9
 800e550:	4614      	mov	r4, r2
 800e552:	461d      	mov	r5, r3
 800e554:	f7f2 f860 	bl	8000618 <__aeabi_dmul>
 800e558:	4602      	mov	r2, r0
 800e55a:	460b      	mov	r3, r1
 800e55c:	4630      	mov	r0, r6
 800e55e:	4639      	mov	r1, r7
 800e560:	f7f1 fea2 	bl	80002a8 <__aeabi_dsub>
 800e564:	ec53 2b19 	vmov	r2, r3, d9
 800e568:	4606      	mov	r6, r0
 800e56a:	460f      	mov	r7, r1
 800e56c:	4620      	mov	r0, r4
 800e56e:	4629      	mov	r1, r5
 800e570:	f7f1 fe9a 	bl	80002a8 <__aeabi_dsub>
 800e574:	4602      	mov	r2, r0
 800e576:	460b      	mov	r3, r1
 800e578:	4650      	mov	r0, sl
 800e57a:	4659      	mov	r1, fp
 800e57c:	f7f1 fe94 	bl	80002a8 <__aeabi_dsub>
 800e580:	4642      	mov	r2, r8
 800e582:	464b      	mov	r3, r9
 800e584:	f7f2 f848 	bl	8000618 <__aeabi_dmul>
 800e588:	4602      	mov	r2, r0
 800e58a:	460b      	mov	r3, r1
 800e58c:	4630      	mov	r0, r6
 800e58e:	4639      	mov	r1, r7
 800e590:	f7f1 fe8a 	bl	80002a8 <__aeabi_dsub>
 800e594:	ec53 2b1a 	vmov	r2, r3, d10
 800e598:	f7f2 f83e 	bl	8000618 <__aeabi_dmul>
 800e59c:	ec53 2b18 	vmov	r2, r3, d8
 800e5a0:	ec41 0b19 	vmov	d9, r0, r1
 800e5a4:	ec51 0b18 	vmov	r0, r1, d8
 800e5a8:	f7f2 f836 	bl	8000618 <__aeabi_dmul>
 800e5ac:	a37c      	add	r3, pc, #496	; (adr r3, 800e7a0 <__ieee754_pow+0x708>)
 800e5ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5b2:	4604      	mov	r4, r0
 800e5b4:	460d      	mov	r5, r1
 800e5b6:	f7f2 f82f 	bl	8000618 <__aeabi_dmul>
 800e5ba:	a37b      	add	r3, pc, #492	; (adr r3, 800e7a8 <__ieee754_pow+0x710>)
 800e5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5c0:	f7f1 fe74 	bl	80002ac <__adddf3>
 800e5c4:	4622      	mov	r2, r4
 800e5c6:	462b      	mov	r3, r5
 800e5c8:	f7f2 f826 	bl	8000618 <__aeabi_dmul>
 800e5cc:	a378      	add	r3, pc, #480	; (adr r3, 800e7b0 <__ieee754_pow+0x718>)
 800e5ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5d2:	f7f1 fe6b 	bl	80002ac <__adddf3>
 800e5d6:	4622      	mov	r2, r4
 800e5d8:	462b      	mov	r3, r5
 800e5da:	f7f2 f81d 	bl	8000618 <__aeabi_dmul>
 800e5de:	a376      	add	r3, pc, #472	; (adr r3, 800e7b8 <__ieee754_pow+0x720>)
 800e5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5e4:	f7f1 fe62 	bl	80002ac <__adddf3>
 800e5e8:	4622      	mov	r2, r4
 800e5ea:	462b      	mov	r3, r5
 800e5ec:	f7f2 f814 	bl	8000618 <__aeabi_dmul>
 800e5f0:	a373      	add	r3, pc, #460	; (adr r3, 800e7c0 <__ieee754_pow+0x728>)
 800e5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5f6:	f7f1 fe59 	bl	80002ac <__adddf3>
 800e5fa:	4622      	mov	r2, r4
 800e5fc:	462b      	mov	r3, r5
 800e5fe:	f7f2 f80b 	bl	8000618 <__aeabi_dmul>
 800e602:	a371      	add	r3, pc, #452	; (adr r3, 800e7c8 <__ieee754_pow+0x730>)
 800e604:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e608:	f7f1 fe50 	bl	80002ac <__adddf3>
 800e60c:	4622      	mov	r2, r4
 800e60e:	4606      	mov	r6, r0
 800e610:	460f      	mov	r7, r1
 800e612:	462b      	mov	r3, r5
 800e614:	4620      	mov	r0, r4
 800e616:	4629      	mov	r1, r5
 800e618:	f7f1 fffe 	bl	8000618 <__aeabi_dmul>
 800e61c:	4602      	mov	r2, r0
 800e61e:	460b      	mov	r3, r1
 800e620:	4630      	mov	r0, r6
 800e622:	4639      	mov	r1, r7
 800e624:	f7f1 fff8 	bl	8000618 <__aeabi_dmul>
 800e628:	4642      	mov	r2, r8
 800e62a:	4604      	mov	r4, r0
 800e62c:	460d      	mov	r5, r1
 800e62e:	464b      	mov	r3, r9
 800e630:	ec51 0b18 	vmov	r0, r1, d8
 800e634:	f7f1 fe3a 	bl	80002ac <__adddf3>
 800e638:	ec53 2b19 	vmov	r2, r3, d9
 800e63c:	f7f1 ffec 	bl	8000618 <__aeabi_dmul>
 800e640:	4622      	mov	r2, r4
 800e642:	462b      	mov	r3, r5
 800e644:	f7f1 fe32 	bl	80002ac <__adddf3>
 800e648:	4642      	mov	r2, r8
 800e64a:	4682      	mov	sl, r0
 800e64c:	468b      	mov	fp, r1
 800e64e:	464b      	mov	r3, r9
 800e650:	4640      	mov	r0, r8
 800e652:	4649      	mov	r1, r9
 800e654:	f7f1 ffe0 	bl	8000618 <__aeabi_dmul>
 800e658:	4b6b      	ldr	r3, [pc, #428]	; (800e808 <__ieee754_pow+0x770>)
 800e65a:	2200      	movs	r2, #0
 800e65c:	4606      	mov	r6, r0
 800e65e:	460f      	mov	r7, r1
 800e660:	f7f1 fe24 	bl	80002ac <__adddf3>
 800e664:	4652      	mov	r2, sl
 800e666:	465b      	mov	r3, fp
 800e668:	f7f1 fe20 	bl	80002ac <__adddf3>
 800e66c:	2000      	movs	r0, #0
 800e66e:	4604      	mov	r4, r0
 800e670:	460d      	mov	r5, r1
 800e672:	4602      	mov	r2, r0
 800e674:	460b      	mov	r3, r1
 800e676:	4640      	mov	r0, r8
 800e678:	4649      	mov	r1, r9
 800e67a:	f7f1 ffcd 	bl	8000618 <__aeabi_dmul>
 800e67e:	4b62      	ldr	r3, [pc, #392]	; (800e808 <__ieee754_pow+0x770>)
 800e680:	4680      	mov	r8, r0
 800e682:	4689      	mov	r9, r1
 800e684:	2200      	movs	r2, #0
 800e686:	4620      	mov	r0, r4
 800e688:	4629      	mov	r1, r5
 800e68a:	f7f1 fe0d 	bl	80002a8 <__aeabi_dsub>
 800e68e:	4632      	mov	r2, r6
 800e690:	463b      	mov	r3, r7
 800e692:	f7f1 fe09 	bl	80002a8 <__aeabi_dsub>
 800e696:	4602      	mov	r2, r0
 800e698:	460b      	mov	r3, r1
 800e69a:	4650      	mov	r0, sl
 800e69c:	4659      	mov	r1, fp
 800e69e:	f7f1 fe03 	bl	80002a8 <__aeabi_dsub>
 800e6a2:	ec53 2b18 	vmov	r2, r3, d8
 800e6a6:	f7f1 ffb7 	bl	8000618 <__aeabi_dmul>
 800e6aa:	4622      	mov	r2, r4
 800e6ac:	4606      	mov	r6, r0
 800e6ae:	460f      	mov	r7, r1
 800e6b0:	462b      	mov	r3, r5
 800e6b2:	ec51 0b19 	vmov	r0, r1, d9
 800e6b6:	f7f1 ffaf 	bl	8000618 <__aeabi_dmul>
 800e6ba:	4602      	mov	r2, r0
 800e6bc:	460b      	mov	r3, r1
 800e6be:	4630      	mov	r0, r6
 800e6c0:	4639      	mov	r1, r7
 800e6c2:	f7f1 fdf3 	bl	80002ac <__adddf3>
 800e6c6:	4606      	mov	r6, r0
 800e6c8:	460f      	mov	r7, r1
 800e6ca:	4602      	mov	r2, r0
 800e6cc:	460b      	mov	r3, r1
 800e6ce:	4640      	mov	r0, r8
 800e6d0:	4649      	mov	r1, r9
 800e6d2:	f7f1 fdeb 	bl	80002ac <__adddf3>
 800e6d6:	a33e      	add	r3, pc, #248	; (adr r3, 800e7d0 <__ieee754_pow+0x738>)
 800e6d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6dc:	2000      	movs	r0, #0
 800e6de:	4604      	mov	r4, r0
 800e6e0:	460d      	mov	r5, r1
 800e6e2:	f7f1 ff99 	bl	8000618 <__aeabi_dmul>
 800e6e6:	4642      	mov	r2, r8
 800e6e8:	ec41 0b18 	vmov	d8, r0, r1
 800e6ec:	464b      	mov	r3, r9
 800e6ee:	4620      	mov	r0, r4
 800e6f0:	4629      	mov	r1, r5
 800e6f2:	f7f1 fdd9 	bl	80002a8 <__aeabi_dsub>
 800e6f6:	4602      	mov	r2, r0
 800e6f8:	460b      	mov	r3, r1
 800e6fa:	4630      	mov	r0, r6
 800e6fc:	4639      	mov	r1, r7
 800e6fe:	f7f1 fdd3 	bl	80002a8 <__aeabi_dsub>
 800e702:	a335      	add	r3, pc, #212	; (adr r3, 800e7d8 <__ieee754_pow+0x740>)
 800e704:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e708:	f7f1 ff86 	bl	8000618 <__aeabi_dmul>
 800e70c:	a334      	add	r3, pc, #208	; (adr r3, 800e7e0 <__ieee754_pow+0x748>)
 800e70e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e712:	4606      	mov	r6, r0
 800e714:	460f      	mov	r7, r1
 800e716:	4620      	mov	r0, r4
 800e718:	4629      	mov	r1, r5
 800e71a:	f7f1 ff7d 	bl	8000618 <__aeabi_dmul>
 800e71e:	4602      	mov	r2, r0
 800e720:	460b      	mov	r3, r1
 800e722:	4630      	mov	r0, r6
 800e724:	4639      	mov	r1, r7
 800e726:	f7f1 fdc1 	bl	80002ac <__adddf3>
 800e72a:	9a07      	ldr	r2, [sp, #28]
 800e72c:	4b37      	ldr	r3, [pc, #220]	; (800e80c <__ieee754_pow+0x774>)
 800e72e:	4413      	add	r3, r2
 800e730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e734:	f7f1 fdba 	bl	80002ac <__adddf3>
 800e738:	4682      	mov	sl, r0
 800e73a:	9805      	ldr	r0, [sp, #20]
 800e73c:	468b      	mov	fp, r1
 800e73e:	f7f1 ff01 	bl	8000544 <__aeabi_i2d>
 800e742:	9a07      	ldr	r2, [sp, #28]
 800e744:	4b32      	ldr	r3, [pc, #200]	; (800e810 <__ieee754_pow+0x778>)
 800e746:	4413      	add	r3, r2
 800e748:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e74c:	4606      	mov	r6, r0
 800e74e:	460f      	mov	r7, r1
 800e750:	4652      	mov	r2, sl
 800e752:	465b      	mov	r3, fp
 800e754:	ec51 0b18 	vmov	r0, r1, d8
 800e758:	f7f1 fda8 	bl	80002ac <__adddf3>
 800e75c:	4642      	mov	r2, r8
 800e75e:	464b      	mov	r3, r9
 800e760:	f7f1 fda4 	bl	80002ac <__adddf3>
 800e764:	4632      	mov	r2, r6
 800e766:	463b      	mov	r3, r7
 800e768:	f7f1 fda0 	bl	80002ac <__adddf3>
 800e76c:	2000      	movs	r0, #0
 800e76e:	4632      	mov	r2, r6
 800e770:	463b      	mov	r3, r7
 800e772:	4604      	mov	r4, r0
 800e774:	460d      	mov	r5, r1
 800e776:	f7f1 fd97 	bl	80002a8 <__aeabi_dsub>
 800e77a:	4642      	mov	r2, r8
 800e77c:	464b      	mov	r3, r9
 800e77e:	f7f1 fd93 	bl	80002a8 <__aeabi_dsub>
 800e782:	ec53 2b18 	vmov	r2, r3, d8
 800e786:	f7f1 fd8f 	bl	80002a8 <__aeabi_dsub>
 800e78a:	4602      	mov	r2, r0
 800e78c:	460b      	mov	r3, r1
 800e78e:	4650      	mov	r0, sl
 800e790:	4659      	mov	r1, fp
 800e792:	e610      	b.n	800e3b6 <__ieee754_pow+0x31e>
 800e794:	2401      	movs	r4, #1
 800e796:	e6a1      	b.n	800e4dc <__ieee754_pow+0x444>
 800e798:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800e7e8 <__ieee754_pow+0x750>
 800e79c:	e617      	b.n	800e3ce <__ieee754_pow+0x336>
 800e79e:	bf00      	nop
 800e7a0:	4a454eef 	.word	0x4a454eef
 800e7a4:	3fca7e28 	.word	0x3fca7e28
 800e7a8:	93c9db65 	.word	0x93c9db65
 800e7ac:	3fcd864a 	.word	0x3fcd864a
 800e7b0:	a91d4101 	.word	0xa91d4101
 800e7b4:	3fd17460 	.word	0x3fd17460
 800e7b8:	518f264d 	.word	0x518f264d
 800e7bc:	3fd55555 	.word	0x3fd55555
 800e7c0:	db6fabff 	.word	0xdb6fabff
 800e7c4:	3fdb6db6 	.word	0x3fdb6db6
 800e7c8:	33333303 	.word	0x33333303
 800e7cc:	3fe33333 	.word	0x3fe33333
 800e7d0:	e0000000 	.word	0xe0000000
 800e7d4:	3feec709 	.word	0x3feec709
 800e7d8:	dc3a03fd 	.word	0xdc3a03fd
 800e7dc:	3feec709 	.word	0x3feec709
 800e7e0:	145b01f5 	.word	0x145b01f5
 800e7e4:	be3e2fe0 	.word	0xbe3e2fe0
 800e7e8:	00000000 	.word	0x00000000
 800e7ec:	3ff00000 	.word	0x3ff00000
 800e7f0:	7ff00000 	.word	0x7ff00000
 800e7f4:	43400000 	.word	0x43400000
 800e7f8:	0003988e 	.word	0x0003988e
 800e7fc:	000bb679 	.word	0x000bb679
 800e800:	0800f290 	.word	0x0800f290
 800e804:	3ff00000 	.word	0x3ff00000
 800e808:	40080000 	.word	0x40080000
 800e80c:	0800f2b0 	.word	0x0800f2b0
 800e810:	0800f2a0 	.word	0x0800f2a0
 800e814:	a3b3      	add	r3, pc, #716	; (adr r3, 800eae4 <__ieee754_pow+0xa4c>)
 800e816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e81a:	4640      	mov	r0, r8
 800e81c:	4649      	mov	r1, r9
 800e81e:	f7f1 fd45 	bl	80002ac <__adddf3>
 800e822:	4622      	mov	r2, r4
 800e824:	ec41 0b1a 	vmov	d10, r0, r1
 800e828:	462b      	mov	r3, r5
 800e82a:	4630      	mov	r0, r6
 800e82c:	4639      	mov	r1, r7
 800e82e:	f7f1 fd3b 	bl	80002a8 <__aeabi_dsub>
 800e832:	4602      	mov	r2, r0
 800e834:	460b      	mov	r3, r1
 800e836:	ec51 0b1a 	vmov	r0, r1, d10
 800e83a:	f7f2 f97d 	bl	8000b38 <__aeabi_dcmpgt>
 800e83e:	2800      	cmp	r0, #0
 800e840:	f47f ae04 	bne.w	800e44c <__ieee754_pow+0x3b4>
 800e844:	4aa2      	ldr	r2, [pc, #648]	; (800ead0 <__ieee754_pow+0xa38>)
 800e846:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e84a:	4293      	cmp	r3, r2
 800e84c:	f340 8107 	ble.w	800ea5e <__ieee754_pow+0x9c6>
 800e850:	151b      	asrs	r3, r3, #20
 800e852:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800e856:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800e85a:	fa4a fa03 	asr.w	sl, sl, r3
 800e85e:	44da      	add	sl, fp
 800e860:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800e864:	489b      	ldr	r0, [pc, #620]	; (800ead4 <__ieee754_pow+0xa3c>)
 800e866:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800e86a:	4108      	asrs	r0, r1
 800e86c:	ea00 030a 	and.w	r3, r0, sl
 800e870:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800e874:	f1c1 0114 	rsb	r1, r1, #20
 800e878:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800e87c:	fa4a fa01 	asr.w	sl, sl, r1
 800e880:	f1bb 0f00 	cmp.w	fp, #0
 800e884:	f04f 0200 	mov.w	r2, #0
 800e888:	4620      	mov	r0, r4
 800e88a:	4629      	mov	r1, r5
 800e88c:	bfb8      	it	lt
 800e88e:	f1ca 0a00 	rsblt	sl, sl, #0
 800e892:	f7f1 fd09 	bl	80002a8 <__aeabi_dsub>
 800e896:	ec41 0b19 	vmov	d9, r0, r1
 800e89a:	4642      	mov	r2, r8
 800e89c:	464b      	mov	r3, r9
 800e89e:	ec51 0b19 	vmov	r0, r1, d9
 800e8a2:	f7f1 fd03 	bl	80002ac <__adddf3>
 800e8a6:	a37a      	add	r3, pc, #488	; (adr r3, 800ea90 <__ieee754_pow+0x9f8>)
 800e8a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8ac:	2000      	movs	r0, #0
 800e8ae:	4604      	mov	r4, r0
 800e8b0:	460d      	mov	r5, r1
 800e8b2:	f7f1 feb1 	bl	8000618 <__aeabi_dmul>
 800e8b6:	ec53 2b19 	vmov	r2, r3, d9
 800e8ba:	4606      	mov	r6, r0
 800e8bc:	460f      	mov	r7, r1
 800e8be:	4620      	mov	r0, r4
 800e8c0:	4629      	mov	r1, r5
 800e8c2:	f7f1 fcf1 	bl	80002a8 <__aeabi_dsub>
 800e8c6:	4602      	mov	r2, r0
 800e8c8:	460b      	mov	r3, r1
 800e8ca:	4640      	mov	r0, r8
 800e8cc:	4649      	mov	r1, r9
 800e8ce:	f7f1 fceb 	bl	80002a8 <__aeabi_dsub>
 800e8d2:	a371      	add	r3, pc, #452	; (adr r3, 800ea98 <__ieee754_pow+0xa00>)
 800e8d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8d8:	f7f1 fe9e 	bl	8000618 <__aeabi_dmul>
 800e8dc:	a370      	add	r3, pc, #448	; (adr r3, 800eaa0 <__ieee754_pow+0xa08>)
 800e8de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8e2:	4680      	mov	r8, r0
 800e8e4:	4689      	mov	r9, r1
 800e8e6:	4620      	mov	r0, r4
 800e8e8:	4629      	mov	r1, r5
 800e8ea:	f7f1 fe95 	bl	8000618 <__aeabi_dmul>
 800e8ee:	4602      	mov	r2, r0
 800e8f0:	460b      	mov	r3, r1
 800e8f2:	4640      	mov	r0, r8
 800e8f4:	4649      	mov	r1, r9
 800e8f6:	f7f1 fcd9 	bl	80002ac <__adddf3>
 800e8fa:	4604      	mov	r4, r0
 800e8fc:	460d      	mov	r5, r1
 800e8fe:	4602      	mov	r2, r0
 800e900:	460b      	mov	r3, r1
 800e902:	4630      	mov	r0, r6
 800e904:	4639      	mov	r1, r7
 800e906:	f7f1 fcd1 	bl	80002ac <__adddf3>
 800e90a:	4632      	mov	r2, r6
 800e90c:	463b      	mov	r3, r7
 800e90e:	4680      	mov	r8, r0
 800e910:	4689      	mov	r9, r1
 800e912:	f7f1 fcc9 	bl	80002a8 <__aeabi_dsub>
 800e916:	4602      	mov	r2, r0
 800e918:	460b      	mov	r3, r1
 800e91a:	4620      	mov	r0, r4
 800e91c:	4629      	mov	r1, r5
 800e91e:	f7f1 fcc3 	bl	80002a8 <__aeabi_dsub>
 800e922:	4642      	mov	r2, r8
 800e924:	4606      	mov	r6, r0
 800e926:	460f      	mov	r7, r1
 800e928:	464b      	mov	r3, r9
 800e92a:	4640      	mov	r0, r8
 800e92c:	4649      	mov	r1, r9
 800e92e:	f7f1 fe73 	bl	8000618 <__aeabi_dmul>
 800e932:	a35d      	add	r3, pc, #372	; (adr r3, 800eaa8 <__ieee754_pow+0xa10>)
 800e934:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e938:	4604      	mov	r4, r0
 800e93a:	460d      	mov	r5, r1
 800e93c:	f7f1 fe6c 	bl	8000618 <__aeabi_dmul>
 800e940:	a35b      	add	r3, pc, #364	; (adr r3, 800eab0 <__ieee754_pow+0xa18>)
 800e942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e946:	f7f1 fcaf 	bl	80002a8 <__aeabi_dsub>
 800e94a:	4622      	mov	r2, r4
 800e94c:	462b      	mov	r3, r5
 800e94e:	f7f1 fe63 	bl	8000618 <__aeabi_dmul>
 800e952:	a359      	add	r3, pc, #356	; (adr r3, 800eab8 <__ieee754_pow+0xa20>)
 800e954:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e958:	f7f1 fca8 	bl	80002ac <__adddf3>
 800e95c:	4622      	mov	r2, r4
 800e95e:	462b      	mov	r3, r5
 800e960:	f7f1 fe5a 	bl	8000618 <__aeabi_dmul>
 800e964:	a356      	add	r3, pc, #344	; (adr r3, 800eac0 <__ieee754_pow+0xa28>)
 800e966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e96a:	f7f1 fc9d 	bl	80002a8 <__aeabi_dsub>
 800e96e:	4622      	mov	r2, r4
 800e970:	462b      	mov	r3, r5
 800e972:	f7f1 fe51 	bl	8000618 <__aeabi_dmul>
 800e976:	a354      	add	r3, pc, #336	; (adr r3, 800eac8 <__ieee754_pow+0xa30>)
 800e978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e97c:	f7f1 fc96 	bl	80002ac <__adddf3>
 800e980:	4622      	mov	r2, r4
 800e982:	462b      	mov	r3, r5
 800e984:	f7f1 fe48 	bl	8000618 <__aeabi_dmul>
 800e988:	4602      	mov	r2, r0
 800e98a:	460b      	mov	r3, r1
 800e98c:	4640      	mov	r0, r8
 800e98e:	4649      	mov	r1, r9
 800e990:	f7f1 fc8a 	bl	80002a8 <__aeabi_dsub>
 800e994:	4604      	mov	r4, r0
 800e996:	460d      	mov	r5, r1
 800e998:	4602      	mov	r2, r0
 800e99a:	460b      	mov	r3, r1
 800e99c:	4640      	mov	r0, r8
 800e99e:	4649      	mov	r1, r9
 800e9a0:	f7f1 fe3a 	bl	8000618 <__aeabi_dmul>
 800e9a4:	2200      	movs	r2, #0
 800e9a6:	ec41 0b19 	vmov	d9, r0, r1
 800e9aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e9ae:	4620      	mov	r0, r4
 800e9b0:	4629      	mov	r1, r5
 800e9b2:	f7f1 fc79 	bl	80002a8 <__aeabi_dsub>
 800e9b6:	4602      	mov	r2, r0
 800e9b8:	460b      	mov	r3, r1
 800e9ba:	ec51 0b19 	vmov	r0, r1, d9
 800e9be:	f7f1 ff55 	bl	800086c <__aeabi_ddiv>
 800e9c2:	4632      	mov	r2, r6
 800e9c4:	4604      	mov	r4, r0
 800e9c6:	460d      	mov	r5, r1
 800e9c8:	463b      	mov	r3, r7
 800e9ca:	4640      	mov	r0, r8
 800e9cc:	4649      	mov	r1, r9
 800e9ce:	f7f1 fe23 	bl	8000618 <__aeabi_dmul>
 800e9d2:	4632      	mov	r2, r6
 800e9d4:	463b      	mov	r3, r7
 800e9d6:	f7f1 fc69 	bl	80002ac <__adddf3>
 800e9da:	4602      	mov	r2, r0
 800e9dc:	460b      	mov	r3, r1
 800e9de:	4620      	mov	r0, r4
 800e9e0:	4629      	mov	r1, r5
 800e9e2:	f7f1 fc61 	bl	80002a8 <__aeabi_dsub>
 800e9e6:	4642      	mov	r2, r8
 800e9e8:	464b      	mov	r3, r9
 800e9ea:	f7f1 fc5d 	bl	80002a8 <__aeabi_dsub>
 800e9ee:	460b      	mov	r3, r1
 800e9f0:	4602      	mov	r2, r0
 800e9f2:	4939      	ldr	r1, [pc, #228]	; (800ead8 <__ieee754_pow+0xa40>)
 800e9f4:	2000      	movs	r0, #0
 800e9f6:	f7f1 fc57 	bl	80002a8 <__aeabi_dsub>
 800e9fa:	ec41 0b10 	vmov	d0, r0, r1
 800e9fe:	ee10 3a90 	vmov	r3, s1
 800ea02:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800ea06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ea0a:	da2b      	bge.n	800ea64 <__ieee754_pow+0x9cc>
 800ea0c:	4650      	mov	r0, sl
 800ea0e:	f000 f877 	bl	800eb00 <scalbn>
 800ea12:	ec51 0b10 	vmov	r0, r1, d0
 800ea16:	ec53 2b18 	vmov	r2, r3, d8
 800ea1a:	f7ff bbee 	b.w	800e1fa <__ieee754_pow+0x162>
 800ea1e:	4b2f      	ldr	r3, [pc, #188]	; (800eadc <__ieee754_pow+0xa44>)
 800ea20:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800ea24:	429e      	cmp	r6, r3
 800ea26:	f77f af0d 	ble.w	800e844 <__ieee754_pow+0x7ac>
 800ea2a:	4b2d      	ldr	r3, [pc, #180]	; (800eae0 <__ieee754_pow+0xa48>)
 800ea2c:	440b      	add	r3, r1
 800ea2e:	4303      	orrs	r3, r0
 800ea30:	d009      	beq.n	800ea46 <__ieee754_pow+0x9ae>
 800ea32:	ec51 0b18 	vmov	r0, r1, d8
 800ea36:	2200      	movs	r2, #0
 800ea38:	2300      	movs	r3, #0
 800ea3a:	f7f2 f85f 	bl	8000afc <__aeabi_dcmplt>
 800ea3e:	3800      	subs	r0, #0
 800ea40:	bf18      	it	ne
 800ea42:	2001      	movne	r0, #1
 800ea44:	e448      	b.n	800e2d8 <__ieee754_pow+0x240>
 800ea46:	4622      	mov	r2, r4
 800ea48:	462b      	mov	r3, r5
 800ea4a:	f7f1 fc2d 	bl	80002a8 <__aeabi_dsub>
 800ea4e:	4642      	mov	r2, r8
 800ea50:	464b      	mov	r3, r9
 800ea52:	f7f2 f867 	bl	8000b24 <__aeabi_dcmpge>
 800ea56:	2800      	cmp	r0, #0
 800ea58:	f43f aef4 	beq.w	800e844 <__ieee754_pow+0x7ac>
 800ea5c:	e7e9      	b.n	800ea32 <__ieee754_pow+0x99a>
 800ea5e:	f04f 0a00 	mov.w	sl, #0
 800ea62:	e71a      	b.n	800e89a <__ieee754_pow+0x802>
 800ea64:	ec51 0b10 	vmov	r0, r1, d0
 800ea68:	4619      	mov	r1, r3
 800ea6a:	e7d4      	b.n	800ea16 <__ieee754_pow+0x97e>
 800ea6c:	491a      	ldr	r1, [pc, #104]	; (800ead8 <__ieee754_pow+0xa40>)
 800ea6e:	2000      	movs	r0, #0
 800ea70:	f7ff bb31 	b.w	800e0d6 <__ieee754_pow+0x3e>
 800ea74:	2000      	movs	r0, #0
 800ea76:	2100      	movs	r1, #0
 800ea78:	f7ff bb2d 	b.w	800e0d6 <__ieee754_pow+0x3e>
 800ea7c:	4630      	mov	r0, r6
 800ea7e:	4639      	mov	r1, r7
 800ea80:	f7ff bb29 	b.w	800e0d6 <__ieee754_pow+0x3e>
 800ea84:	9204      	str	r2, [sp, #16]
 800ea86:	f7ff bb7b 	b.w	800e180 <__ieee754_pow+0xe8>
 800ea8a:	2300      	movs	r3, #0
 800ea8c:	f7ff bb65 	b.w	800e15a <__ieee754_pow+0xc2>
 800ea90:	00000000 	.word	0x00000000
 800ea94:	3fe62e43 	.word	0x3fe62e43
 800ea98:	fefa39ef 	.word	0xfefa39ef
 800ea9c:	3fe62e42 	.word	0x3fe62e42
 800eaa0:	0ca86c39 	.word	0x0ca86c39
 800eaa4:	be205c61 	.word	0xbe205c61
 800eaa8:	72bea4d0 	.word	0x72bea4d0
 800eaac:	3e663769 	.word	0x3e663769
 800eab0:	c5d26bf1 	.word	0xc5d26bf1
 800eab4:	3ebbbd41 	.word	0x3ebbbd41
 800eab8:	af25de2c 	.word	0xaf25de2c
 800eabc:	3f11566a 	.word	0x3f11566a
 800eac0:	16bebd93 	.word	0x16bebd93
 800eac4:	3f66c16c 	.word	0x3f66c16c
 800eac8:	5555553e 	.word	0x5555553e
 800eacc:	3fc55555 	.word	0x3fc55555
 800ead0:	3fe00000 	.word	0x3fe00000
 800ead4:	fff00000 	.word	0xfff00000
 800ead8:	3ff00000 	.word	0x3ff00000
 800eadc:	4090cbff 	.word	0x4090cbff
 800eae0:	3f6f3400 	.word	0x3f6f3400
 800eae4:	652b82fe 	.word	0x652b82fe
 800eae8:	3c971547 	.word	0x3c971547

0800eaec <fabs>:
 800eaec:	ec51 0b10 	vmov	r0, r1, d0
 800eaf0:	ee10 2a10 	vmov	r2, s0
 800eaf4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800eaf8:	ec43 2b10 	vmov	d0, r2, r3
 800eafc:	4770      	bx	lr
	...

0800eb00 <scalbn>:
 800eb00:	b570      	push	{r4, r5, r6, lr}
 800eb02:	ec55 4b10 	vmov	r4, r5, d0
 800eb06:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800eb0a:	4606      	mov	r6, r0
 800eb0c:	462b      	mov	r3, r5
 800eb0e:	b999      	cbnz	r1, 800eb38 <scalbn+0x38>
 800eb10:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800eb14:	4323      	orrs	r3, r4
 800eb16:	d03f      	beq.n	800eb98 <scalbn+0x98>
 800eb18:	4b35      	ldr	r3, [pc, #212]	; (800ebf0 <scalbn+0xf0>)
 800eb1a:	4629      	mov	r1, r5
 800eb1c:	ee10 0a10 	vmov	r0, s0
 800eb20:	2200      	movs	r2, #0
 800eb22:	f7f1 fd79 	bl	8000618 <__aeabi_dmul>
 800eb26:	4b33      	ldr	r3, [pc, #204]	; (800ebf4 <scalbn+0xf4>)
 800eb28:	429e      	cmp	r6, r3
 800eb2a:	4604      	mov	r4, r0
 800eb2c:	460d      	mov	r5, r1
 800eb2e:	da10      	bge.n	800eb52 <scalbn+0x52>
 800eb30:	a327      	add	r3, pc, #156	; (adr r3, 800ebd0 <scalbn+0xd0>)
 800eb32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb36:	e01f      	b.n	800eb78 <scalbn+0x78>
 800eb38:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800eb3c:	4291      	cmp	r1, r2
 800eb3e:	d10c      	bne.n	800eb5a <scalbn+0x5a>
 800eb40:	ee10 2a10 	vmov	r2, s0
 800eb44:	4620      	mov	r0, r4
 800eb46:	4629      	mov	r1, r5
 800eb48:	f7f1 fbb0 	bl	80002ac <__adddf3>
 800eb4c:	4604      	mov	r4, r0
 800eb4e:	460d      	mov	r5, r1
 800eb50:	e022      	b.n	800eb98 <scalbn+0x98>
 800eb52:	460b      	mov	r3, r1
 800eb54:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800eb58:	3936      	subs	r1, #54	; 0x36
 800eb5a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800eb5e:	4296      	cmp	r6, r2
 800eb60:	dd0d      	ble.n	800eb7e <scalbn+0x7e>
 800eb62:	2d00      	cmp	r5, #0
 800eb64:	a11c      	add	r1, pc, #112	; (adr r1, 800ebd8 <scalbn+0xd8>)
 800eb66:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eb6a:	da02      	bge.n	800eb72 <scalbn+0x72>
 800eb6c:	a11c      	add	r1, pc, #112	; (adr r1, 800ebe0 <scalbn+0xe0>)
 800eb6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eb72:	a319      	add	r3, pc, #100	; (adr r3, 800ebd8 <scalbn+0xd8>)
 800eb74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb78:	f7f1 fd4e 	bl	8000618 <__aeabi_dmul>
 800eb7c:	e7e6      	b.n	800eb4c <scalbn+0x4c>
 800eb7e:	1872      	adds	r2, r6, r1
 800eb80:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800eb84:	428a      	cmp	r2, r1
 800eb86:	dcec      	bgt.n	800eb62 <scalbn+0x62>
 800eb88:	2a00      	cmp	r2, #0
 800eb8a:	dd08      	ble.n	800eb9e <scalbn+0x9e>
 800eb8c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800eb90:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800eb94:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800eb98:	ec45 4b10 	vmov	d0, r4, r5
 800eb9c:	bd70      	pop	{r4, r5, r6, pc}
 800eb9e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800eba2:	da08      	bge.n	800ebb6 <scalbn+0xb6>
 800eba4:	2d00      	cmp	r5, #0
 800eba6:	a10a      	add	r1, pc, #40	; (adr r1, 800ebd0 <scalbn+0xd0>)
 800eba8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ebac:	dac0      	bge.n	800eb30 <scalbn+0x30>
 800ebae:	a10e      	add	r1, pc, #56	; (adr r1, 800ebe8 <scalbn+0xe8>)
 800ebb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ebb4:	e7bc      	b.n	800eb30 <scalbn+0x30>
 800ebb6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ebba:	3236      	adds	r2, #54	; 0x36
 800ebbc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ebc0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800ebc4:	4620      	mov	r0, r4
 800ebc6:	4b0c      	ldr	r3, [pc, #48]	; (800ebf8 <scalbn+0xf8>)
 800ebc8:	2200      	movs	r2, #0
 800ebca:	e7d5      	b.n	800eb78 <scalbn+0x78>
 800ebcc:	f3af 8000 	nop.w
 800ebd0:	c2f8f359 	.word	0xc2f8f359
 800ebd4:	01a56e1f 	.word	0x01a56e1f
 800ebd8:	8800759c 	.word	0x8800759c
 800ebdc:	7e37e43c 	.word	0x7e37e43c
 800ebe0:	8800759c 	.word	0x8800759c
 800ebe4:	fe37e43c 	.word	0xfe37e43c
 800ebe8:	c2f8f359 	.word	0xc2f8f359
 800ebec:	81a56e1f 	.word	0x81a56e1f
 800ebf0:	43500000 	.word	0x43500000
 800ebf4:	ffff3cb0 	.word	0xffff3cb0
 800ebf8:	3c900000 	.word	0x3c900000

0800ebfc <with_errno>:
 800ebfc:	b570      	push	{r4, r5, r6, lr}
 800ebfe:	4604      	mov	r4, r0
 800ec00:	460d      	mov	r5, r1
 800ec02:	4616      	mov	r6, r2
 800ec04:	f7fb fde4 	bl	800a7d0 <__errno>
 800ec08:	4629      	mov	r1, r5
 800ec0a:	6006      	str	r6, [r0, #0]
 800ec0c:	4620      	mov	r0, r4
 800ec0e:	bd70      	pop	{r4, r5, r6, pc}

0800ec10 <xflow>:
 800ec10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ec12:	4614      	mov	r4, r2
 800ec14:	461d      	mov	r5, r3
 800ec16:	b108      	cbz	r0, 800ec1c <xflow+0xc>
 800ec18:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ec1c:	e9cd 2300 	strd	r2, r3, [sp]
 800ec20:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ec24:	4620      	mov	r0, r4
 800ec26:	4629      	mov	r1, r5
 800ec28:	f7f1 fcf6 	bl	8000618 <__aeabi_dmul>
 800ec2c:	2222      	movs	r2, #34	; 0x22
 800ec2e:	b003      	add	sp, #12
 800ec30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ec34:	f7ff bfe2 	b.w	800ebfc <with_errno>

0800ec38 <__math_uflow>:
 800ec38:	b508      	push	{r3, lr}
 800ec3a:	2200      	movs	r2, #0
 800ec3c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ec40:	f7ff ffe6 	bl	800ec10 <xflow>
 800ec44:	ec41 0b10 	vmov	d0, r0, r1
 800ec48:	bd08      	pop	{r3, pc}

0800ec4a <__math_oflow>:
 800ec4a:	b508      	push	{r3, lr}
 800ec4c:	2200      	movs	r2, #0
 800ec4e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800ec52:	f7ff ffdd 	bl	800ec10 <xflow>
 800ec56:	ec41 0b10 	vmov	d0, r0, r1
 800ec5a:	bd08      	pop	{r3, pc}

0800ec5c <__ieee754_sqrt>:
 800ec5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec60:	ec55 4b10 	vmov	r4, r5, d0
 800ec64:	4e67      	ldr	r6, [pc, #412]	; (800ee04 <__ieee754_sqrt+0x1a8>)
 800ec66:	43ae      	bics	r6, r5
 800ec68:	ee10 0a10 	vmov	r0, s0
 800ec6c:	ee10 2a10 	vmov	r2, s0
 800ec70:	4629      	mov	r1, r5
 800ec72:	462b      	mov	r3, r5
 800ec74:	d10d      	bne.n	800ec92 <__ieee754_sqrt+0x36>
 800ec76:	f7f1 fccf 	bl	8000618 <__aeabi_dmul>
 800ec7a:	4602      	mov	r2, r0
 800ec7c:	460b      	mov	r3, r1
 800ec7e:	4620      	mov	r0, r4
 800ec80:	4629      	mov	r1, r5
 800ec82:	f7f1 fb13 	bl	80002ac <__adddf3>
 800ec86:	4604      	mov	r4, r0
 800ec88:	460d      	mov	r5, r1
 800ec8a:	ec45 4b10 	vmov	d0, r4, r5
 800ec8e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec92:	2d00      	cmp	r5, #0
 800ec94:	dc0b      	bgt.n	800ecae <__ieee754_sqrt+0x52>
 800ec96:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ec9a:	4326      	orrs	r6, r4
 800ec9c:	d0f5      	beq.n	800ec8a <__ieee754_sqrt+0x2e>
 800ec9e:	b135      	cbz	r5, 800ecae <__ieee754_sqrt+0x52>
 800eca0:	f7f1 fb02 	bl	80002a8 <__aeabi_dsub>
 800eca4:	4602      	mov	r2, r0
 800eca6:	460b      	mov	r3, r1
 800eca8:	f7f1 fde0 	bl	800086c <__aeabi_ddiv>
 800ecac:	e7eb      	b.n	800ec86 <__ieee754_sqrt+0x2a>
 800ecae:	1509      	asrs	r1, r1, #20
 800ecb0:	f000 808d 	beq.w	800edce <__ieee754_sqrt+0x172>
 800ecb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ecb8:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800ecbc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ecc0:	07c9      	lsls	r1, r1, #31
 800ecc2:	bf5c      	itt	pl
 800ecc4:	005b      	lslpl	r3, r3, #1
 800ecc6:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800ecca:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ecce:	bf58      	it	pl
 800ecd0:	0052      	lslpl	r2, r2, #1
 800ecd2:	2500      	movs	r5, #0
 800ecd4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ecd8:	1076      	asrs	r6, r6, #1
 800ecda:	0052      	lsls	r2, r2, #1
 800ecdc:	f04f 0e16 	mov.w	lr, #22
 800ece0:	46ac      	mov	ip, r5
 800ece2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ece6:	eb0c 0001 	add.w	r0, ip, r1
 800ecea:	4298      	cmp	r0, r3
 800ecec:	bfde      	ittt	le
 800ecee:	1a1b      	suble	r3, r3, r0
 800ecf0:	eb00 0c01 	addle.w	ip, r0, r1
 800ecf4:	186d      	addle	r5, r5, r1
 800ecf6:	005b      	lsls	r3, r3, #1
 800ecf8:	f1be 0e01 	subs.w	lr, lr, #1
 800ecfc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ed00:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800ed04:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800ed08:	d1ed      	bne.n	800ece6 <__ieee754_sqrt+0x8a>
 800ed0a:	4674      	mov	r4, lr
 800ed0c:	2720      	movs	r7, #32
 800ed0e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800ed12:	4563      	cmp	r3, ip
 800ed14:	eb01 000e 	add.w	r0, r1, lr
 800ed18:	dc02      	bgt.n	800ed20 <__ieee754_sqrt+0xc4>
 800ed1a:	d113      	bne.n	800ed44 <__ieee754_sqrt+0xe8>
 800ed1c:	4290      	cmp	r0, r2
 800ed1e:	d811      	bhi.n	800ed44 <__ieee754_sqrt+0xe8>
 800ed20:	2800      	cmp	r0, #0
 800ed22:	eb00 0e01 	add.w	lr, r0, r1
 800ed26:	da57      	bge.n	800edd8 <__ieee754_sqrt+0x17c>
 800ed28:	f1be 0f00 	cmp.w	lr, #0
 800ed2c:	db54      	blt.n	800edd8 <__ieee754_sqrt+0x17c>
 800ed2e:	f10c 0801 	add.w	r8, ip, #1
 800ed32:	eba3 030c 	sub.w	r3, r3, ip
 800ed36:	4290      	cmp	r0, r2
 800ed38:	bf88      	it	hi
 800ed3a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800ed3e:	1a12      	subs	r2, r2, r0
 800ed40:	440c      	add	r4, r1
 800ed42:	46c4      	mov	ip, r8
 800ed44:	005b      	lsls	r3, r3, #1
 800ed46:	3f01      	subs	r7, #1
 800ed48:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ed4c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800ed50:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800ed54:	d1dd      	bne.n	800ed12 <__ieee754_sqrt+0xb6>
 800ed56:	4313      	orrs	r3, r2
 800ed58:	d01b      	beq.n	800ed92 <__ieee754_sqrt+0x136>
 800ed5a:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800ee08 <__ieee754_sqrt+0x1ac>
 800ed5e:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800ee0c <__ieee754_sqrt+0x1b0>
 800ed62:	e9da 0100 	ldrd	r0, r1, [sl]
 800ed66:	e9db 2300 	ldrd	r2, r3, [fp]
 800ed6a:	f7f1 fa9d 	bl	80002a8 <__aeabi_dsub>
 800ed6e:	e9da 8900 	ldrd	r8, r9, [sl]
 800ed72:	4602      	mov	r2, r0
 800ed74:	460b      	mov	r3, r1
 800ed76:	4640      	mov	r0, r8
 800ed78:	4649      	mov	r1, r9
 800ed7a:	f7f1 fec9 	bl	8000b10 <__aeabi_dcmple>
 800ed7e:	b140      	cbz	r0, 800ed92 <__ieee754_sqrt+0x136>
 800ed80:	f1b4 3fff 	cmp.w	r4, #4294967295
 800ed84:	e9da 0100 	ldrd	r0, r1, [sl]
 800ed88:	e9db 2300 	ldrd	r2, r3, [fp]
 800ed8c:	d126      	bne.n	800eddc <__ieee754_sqrt+0x180>
 800ed8e:	3501      	adds	r5, #1
 800ed90:	463c      	mov	r4, r7
 800ed92:	106a      	asrs	r2, r5, #1
 800ed94:	0863      	lsrs	r3, r4, #1
 800ed96:	07e9      	lsls	r1, r5, #31
 800ed98:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800ed9c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800eda0:	bf48      	it	mi
 800eda2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800eda6:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800edaa:	461c      	mov	r4, r3
 800edac:	e76d      	b.n	800ec8a <__ieee754_sqrt+0x2e>
 800edae:	0ad3      	lsrs	r3, r2, #11
 800edb0:	3815      	subs	r0, #21
 800edb2:	0552      	lsls	r2, r2, #21
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d0fa      	beq.n	800edae <__ieee754_sqrt+0x152>
 800edb8:	02dc      	lsls	r4, r3, #11
 800edba:	d50a      	bpl.n	800edd2 <__ieee754_sqrt+0x176>
 800edbc:	f1c1 0420 	rsb	r4, r1, #32
 800edc0:	fa22 f404 	lsr.w	r4, r2, r4
 800edc4:	1e4d      	subs	r5, r1, #1
 800edc6:	408a      	lsls	r2, r1
 800edc8:	4323      	orrs	r3, r4
 800edca:	1b41      	subs	r1, r0, r5
 800edcc:	e772      	b.n	800ecb4 <__ieee754_sqrt+0x58>
 800edce:	4608      	mov	r0, r1
 800edd0:	e7f0      	b.n	800edb4 <__ieee754_sqrt+0x158>
 800edd2:	005b      	lsls	r3, r3, #1
 800edd4:	3101      	adds	r1, #1
 800edd6:	e7ef      	b.n	800edb8 <__ieee754_sqrt+0x15c>
 800edd8:	46e0      	mov	r8, ip
 800edda:	e7aa      	b.n	800ed32 <__ieee754_sqrt+0xd6>
 800eddc:	f7f1 fa66 	bl	80002ac <__adddf3>
 800ede0:	e9da 8900 	ldrd	r8, r9, [sl]
 800ede4:	4602      	mov	r2, r0
 800ede6:	460b      	mov	r3, r1
 800ede8:	4640      	mov	r0, r8
 800edea:	4649      	mov	r1, r9
 800edec:	f7f1 fe86 	bl	8000afc <__aeabi_dcmplt>
 800edf0:	b120      	cbz	r0, 800edfc <__ieee754_sqrt+0x1a0>
 800edf2:	1ca0      	adds	r0, r4, #2
 800edf4:	bf08      	it	eq
 800edf6:	3501      	addeq	r5, #1
 800edf8:	3402      	adds	r4, #2
 800edfa:	e7ca      	b.n	800ed92 <__ieee754_sqrt+0x136>
 800edfc:	3401      	adds	r4, #1
 800edfe:	f024 0401 	bic.w	r4, r4, #1
 800ee02:	e7c6      	b.n	800ed92 <__ieee754_sqrt+0x136>
 800ee04:	7ff00000 	.word	0x7ff00000
 800ee08:	200001e8 	.word	0x200001e8
 800ee0c:	200001f0 	.word	0x200001f0

0800ee10 <_init>:
 800ee10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee12:	bf00      	nop
 800ee14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee16:	bc08      	pop	{r3}
 800ee18:	469e      	mov	lr, r3
 800ee1a:	4770      	bx	lr

0800ee1c <_fini>:
 800ee1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee1e:	bf00      	nop
 800ee20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee22:	bc08      	pop	{r3}
 800ee24:	469e      	mov	lr, r3
 800ee26:	4770      	bx	lr
