
*** Running vivado
    with args -log gener4_v_tpg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gener4_v_tpg_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gener4_v_tpg_0_0.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source H:/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'H:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'UUBP' on host 'uubp-think' (Windows NT_amd64 version 6.2) on Wed Oct 04 00:41:56 +0300 2023
INFO: [HLS 200-10] In directory 'H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1'
INFO: [HLS 200-10] Creating and opening project 'H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1/gener4_v_tpg_0_0'.
INFO: [HLS 200-10] Adding design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-10] Adding design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-10] Adding design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-10] Adding design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-10] Creating and opening solution 'H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1/gener4_v_tpg_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 25ns.
INFO: [HLS 200-10] Analyzing design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp' ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 101.641 ; gain = 44.953
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:17 . Memory (MB): peak = 101.703 ; gain = 45.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:01:24 . Memory (MB): peak = 139.727 ; gain = 83.039
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:901: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:01:28 . Memory (MB): peak = 159.492 ; gain = 102.805
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternZonePlate'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalHorizontalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTemporalRamp' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:963).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTartanColorBars'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidWhite'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidRed'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidGreen'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlue'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlack'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternRainbow' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1089).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternMask'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternHorizontalRamp' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:919).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorSquare' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1513).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorRamp' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1398).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPBlackWhiteVerticalLine' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1496).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHatch'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHair'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternColorBars' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1056).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCheckerBoard'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternBox'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPRBS'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgForeground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgBackground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:865) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternZonePlate' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:967) in function 'tpgPatternTemporalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternTartanColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidWhite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidRed' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidGreen' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlue' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1094) in function 'tpgPatternRainbow' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:928) in function 'tpgPatternHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1541) in function 'tpgPatternDPColorSquare' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1415) in function 'tpgPatternDPColorRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1503) in function 'tpgPatternDPBlackWhiteVerticalLine' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHatch' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHair' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1065) in function 'tpgPatternColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCheckerBoard' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternBox' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPRBS' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.8' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.9' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.10' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.11' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.12' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.13' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.14' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.15' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.16' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.17' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.18' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.19' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (H:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:889) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2.1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:891) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'bckgndYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ovrlayYUV.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1401) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpg' , detected/extracted 3 process function(s): 
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternVerticalHorizontalRamp'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternTartanColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidWhite'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidRed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidGreen'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlue'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlack'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1089:46) to (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1137:5) in function 'tpgPatternRainbow'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1586:5) in function 'tpgPatternDPColorSquare'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1398:43) to (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1493:5) in function 'tpgPatternDPColorRamp'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHair'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1082:9) to (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1086:5) in function 'tpgPatternColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCheckerBoard'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternBox'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPRBS'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternRainbow' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1089)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternBox'...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:01:41 . Memory (MB): peak = 205.594 ; gain = 148.906
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalRamp' to 'tpgPatternVerticalRa' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalHorizontalRamp' to 'tpgPatternVerticalHo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTemporalRamp' to 'tpgPatternTemporalRa' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:970:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTartanColorBars' to 'tpgPatternTartanColo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternHorizontalRamp' to 'tpgPatternHorizontal' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:925:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorSquare' to 'tpgPatternDPColorSqu' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1526:13)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorRamp' to 'tpgPatternDPColorRam' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:173:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPBlackWhiteVerticalLine' to 'tpgPatternDPBlackWhi' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1505:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternCheckerBoard' to 'tpgPatternCheckerBoa' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:171:53)
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:01:53 . Memory (MB): peak = 562.934 ; gain = 506.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorSqu'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	11	100	22	2	3	1.9	2	14	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorSqu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 115.599 seconds; current allocated memory: 506.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.701 seconds; current allocated memory: 506.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPBlackWhi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	6	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPBlackWhi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.638 seconds; current allocated memory: 506.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 506.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorRam'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	4	28	10	2.5	3	2.5	3	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorRam'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.538 seconds; current allocated memory: 506.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.873 seconds; current allocated memory: 506.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPRBS'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	1	21	4	4	4	4	4	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPRBS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.484 seconds; current allocated memory: 507.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 507.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCheckerBoa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	80	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCheckerBoa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.675 seconds; current allocated memory: 507.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.122 seconds; current allocated memory: 507.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalHo'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	16	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalHo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.434 seconds; current allocated memory: 507.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.392 seconds; current allocated memory: 507.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternRainbow'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1099)
   b  constant -21
   c  'mul' operation ('tmp_207_cast', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1113)
  DSP48 Expression: tmp4 = tmp_207_cast + -21 * tmp_195_cast_cast_ca
WARNING: [SYN 201-303] Root Node tmp_207_cast mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1097)
   b  constant -43
   c  'add' operation ('tmp2', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1112)
  DSP48 Expression: tmp_67 = tmp2 + -43 * tmp_191_cast5_cast1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -85
   b  'select' operation ('g', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1098)
   c  constant -32640
  DSP48 Expression: tmp2 = -32640 + -85 * tmp_193_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1099)
   b  constant 29
   c  'add' operation ('tmp_63', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1111)
  DSP48 Expression: tmp_64 = 29 * tmp_195_cast_cast_ca + tmp_198_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 150
   b  'select' operation ('g', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1098)
   c  'add' operation ('tmp_62', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1111)
  DSP48 Expression: tmp_63 = 150 * tmp_193_cast + tmp_197_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1097)
   b  constant 77
   c  constant 4224
  DSP48 Expression: tmp_62 = 4224 + 77 * tmp_191_cast5_cast1
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp4', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1113)
   b  constant 32896
   c  'bitconcatenate' operation ('tmp_69', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1113)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 14	0	10	61	22	2.2	3	2.1	3	16	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternRainbow'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.698 seconds; current allocated memory: 508.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.026 seconds; current allocated memory: 508.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.49 seconds; current allocated memory: 508.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 508.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHatch'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 10	0	4	79	11	2.8	3	2	2	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.163 seconds; current allocated memory: 509.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.139 seconds; current allocated memory: 509.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTartanColo'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	78	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTartanColo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.569 seconds; current allocated memory: 509.665 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.148 seconds; current allocated memory: 509.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.374 seconds; current allocated memory: 509.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 509.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternZonePlate'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('tpgSinTableArray_loa', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1173) on array 'tpgSinTableArray'
   b  constant 221
  DSP48 Expression: tmp_32_tr = 221 * tmp_17
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_D'
   b  'call' operation ('tmp_11', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1167) to 'reg<int>'
   c  'add' operation ('tmp1', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1171)
  DSP48 Expression: tmp_14 = tmp1 + Zplate_Hor_Control_D_1 * tmp_22
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_S'
   b  wire read on port 'x'
   c  'phi' operation ('zonePlateVAddr_loc_1', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1153) with incoming values : ('zonePlateVAddr_load', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1162) ('tmp_5', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1162) ('tmp_2', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1153)
  DSP48 Expression: tmp1 = Zplate_Hor_Control_S_1 * x_read + zonePlateVAddr_loc_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -1
   b  wire read on port 'x'
   d  wire read on port 'x'
  DSP48 Expression: tmp_8 = (-1 + tmp_7_cast) * tmp_7
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	2	46	4	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternZonePlate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.458 seconds; current allocated memory: 510.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.831 seconds; current allocated memory: 510.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternColorBars'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'load' operation ('xBar_V_0_load', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1072) on static variable 'xBar_V_0'
   b  constant 1
   c  'partselect' operation ('barWidth.V', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1063)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	4	52	10	2.5	3	2.5	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternColorBars'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.786 seconds; current allocated memory: 510.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.501 seconds; current allocated memory: 510.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidWhite'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidWhite'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.125 seconds; current allocated memory: 510.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 510.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlack'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlack'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.469 seconds; current allocated memory: 511.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 511.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlue'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlue'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.142 seconds; current allocated memory: 511.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 511.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidGreen'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidGreen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.452 seconds; current allocated memory: 511.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 511.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidRed'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	2	17	5	2.5	3	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidRed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.29 seconds; current allocated memory: 511.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.952 seconds; current allocated memory: 511.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTemporalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	8	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTemporalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.198 seconds; current allocated memory: 511.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 511.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	22	2	2	2	2	2	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.879 seconds; current allocated memory: 511.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 511.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternHorizontal'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	14	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternHorizontal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.427 seconds; current allocated memory: 511.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 511.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	182	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.627 seconds; current allocated memory: 512.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.984 seconds; current allocated memory: 514.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternBox'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	5	74	12	2.4	5	2	3	4	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternBox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.664 seconds; current allocated memory: 514.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.158 seconds; current allocated memory: 514.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHair'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	27	7	2.3	3	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHair'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.248 seconds; current allocated memory: 514.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 514.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternMask'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	16	6	2	2	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternMask'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.591 seconds; current allocated memory: 515.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 515.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	54	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.263 seconds; current allocated memory: 515.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.117 seconds; current allocated memory: 515.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.063 seconds; current allocated memory: 515.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 515.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	43	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.616 seconds; current allocated memory: 516.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.713 seconds; current allocated memory: 516.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	23	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.945 seconds; current allocated memory: 516.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.645 seconds; current allocated memory: 517.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorSqu'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarArray' to 'tpgPatternDPColorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_5' to 'tpgPatternDPColorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_4' to 'tpgPatternDPColordEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1' to 'tpgPatternDPColoreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r' to 'tpgPatternDPColorfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g' to 'tpgPatternDPColorg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b' to 'tpgPatternDPColorhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y' to 'tpgPatternDPColoribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y' to 'tpgPatternDPColorjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u' to 'tpgPatternDPColorkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v' to 'tpgPatternDPColorlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u' to 'tpgPatternDPColormb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v' to 'tpgPatternDPColorncg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_2_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorSqu'.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 518.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPBlackWhi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPBlackWhi'.
INFO: [HLS 200-111]  Elapsed time: 3.504 seconds; current allocated memory: 519.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorRam'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorRam'.
INFO: [HLS 200-111]  Elapsed time: 0.825 seconds; current allocated memory: 519.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPRBS'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPRBS'.
INFO: [HLS 200-111]  Elapsed time: 1.594 seconds; current allocated memory: 519.822 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCheckerBoa'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgCheckerBoardArray' to 'tpgPatternCheckerocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_r359' to 'tpgPatternCheckerpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_y356' to 'tpgPatternCheckerqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_g362' to 'tpgPatternCheckerrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_v350' to 'tpgPatternCheckersc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_u353' to 'tpgPatternCheckertde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_b365' to 'tpgPatternCheckerudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCheckerBoa'.
INFO: [HLS 200-111]  Elapsed time: 1.989 seconds; current allocated memory: 520.514 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalHo'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalHo'.
INFO: [HLS 200-111]  Elapsed time: 1.651 seconds; current allocated memory: 520.770 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternRainbow'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternRainbow_tpgSinTableArray_9bi_1' to 'tpgPatternRainbowvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1' to 'v_tpg_mac_muladd_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1' to 'v_tpg_mac_muladd_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6ns_8ns_16s_17_1_1' to 'v_tpg_mac_muladd_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_7s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_Bew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_zec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternRainbow'.
INFO: [HLS 200-111]  Elapsed time: 1.873 seconds; current allocated memory: 521.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111]  Elapsed time: 3.026 seconds; current allocated memory: 521.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_whiYuv_1' to 'tpgPatternCrossHaCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_blkYuv_1' to 'tpgPatternCrossHaDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_1_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111]  Elapsed time: 1.119 seconds; current allocated memory: 522.391 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTartanColo'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgTartanBarArray' to 'tpgPatternTartanCEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_r358' to 'tpgPatternTartanCFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_y355' to 'tpgPatternTartanCGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_g361' to 'tpgPatternTartanCHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_v349' to 'tpgPatternTartanCIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_u352' to 'tpgPatternTartanCJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_b364' to 'tpgPatternTartanCKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTartanColo'.
INFO: [HLS 200-111]  Elapsed time: 2.77 seconds; current allocated memory: 523.074 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 523.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternZonePlate'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternZonePlate_tpgSinTableArray' to 'tpgPatternZonePlaLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_am_addmul_1s_16s_16s_32_1_1' to 'v_tpg_am_addmul_1Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_16s_16s_16s_16_1_1' to 'v_tpg_mac_muladd_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mul_mul_9ns_20s_28_1_1' to 'v_tpg_mul_mul_9nsOgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_am_addmul_1Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Ngs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mul_mul_9nsOgC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternZonePlate'.
INFO: [HLS 200-111]  Elapsed time: 1.404 seconds; current allocated memory: 523.714 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternColorBars'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_r357' to 'tpgPatternColorBaPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_y354' to 'tpgPatternColorBaQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_g360' to 'tpgPatternColorBaRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_v348' to 'tpgPatternColorBaShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_u351' to 'tpgPatternColorBaThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_b363' to 'tpgPatternColorBaUhA' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xBar_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternColorBars'.
INFO: [HLS 200-111]  Elapsed time: 2.354 seconds; current allocated memory: 524.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidWhite'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidWhite_whiYuv' to 'tpgPatternSolidWhVhK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidWhite'.
INFO: [HLS 200-111]  Elapsed time: 2.179 seconds; current allocated memory: 524.519 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlack'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlack_blkYuv' to 'tpgPatternSolidBlWhU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlack'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 524.823 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlue'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlue_bluYuv' to 'tpgPatternSolidBlXh4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlue'.
INFO: [HLS 200-111]  Elapsed time: 0.902 seconds; current allocated memory: 525.158 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidGreen'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidGreen_grnYuv' to 'tpgPatternSolidGrYie' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidGreen'.
INFO: [HLS 200-111]  Elapsed time: 1.171 seconds; current allocated memory: 525.449 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidRed'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidRed_redYuv' to 'tpgPatternSolidReZio' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidRed'.
INFO: [HLS 200-111]  Elapsed time: 0.956 seconds; current allocated memory: 525.730 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTemporalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTemporalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 525.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 526.113 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternHorizontal'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternHorizontal'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 526.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111]  Elapsed time: 1.416 seconds; current allocated memory: 528.393 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternBox'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternBox'.
INFO: [HLS 200-111]  Elapsed time: 2.938 seconds; current allocated memory: 528.871 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHair'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHair_whiYuv_2' to 'tpgPatternCrossHa0iy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHair'.
INFO: [HLS 200-111]  Elapsed time: 1.649 seconds; current allocated memory: 529.235 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternMask'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternMask'.
INFO: [HLS 200-111]  Elapsed time: 1.155 seconds; current allocated memory: 529.472 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111]  Elapsed time: 0.956 seconds; current allocated memory: 530.274 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 1.335 seconds; current allocated memory: 530.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.892 seconds; current allocated memory: 531.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef' and 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] No memory core is bound to array [p_str].
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111]  Elapsed time: 4.773 seconds; current allocated memory: 532.026 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColordEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColoribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColormb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCheckerocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCheckersc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCheckertde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternTartanCEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternSolidBlXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternSolidReZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCrossHa0iy_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:27 ; elapsed = 00:05:19 . Memory (MB): peak = 605.742 ; gain = 549.055
INFO: [SYSC 207-301] Generating SystemC RTL for v_tpg with prefix gener4_v_tpg_0_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix gener4_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix gener4_v_tpg_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
bad lexical cast: source type value could not be interpreted as target
    while executing
"rdi::set_property core_revision 2310040047 {component component_1}"
    invoked from within
"set_property core_revision $Revision $core"
    (file "run_ippack.tcl" line 891)
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 00:47:42 2023...
ERROR: [IMPL 213-28] Failed to generate IP.
command 'ap_source' returned error code
    while executing
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

INFO: [HLS 200-112] Total elapsed time: 352.409 seconds; peak allocated memory: 532.026 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Oct  4 00:47:42 2023...
compile_c: Time (s): cpu = 00:00:01 ; elapsed = 00:06:00 . Memory (MB): peak = 311.621 ; gain = 6.531
Command: synth_design -top gener4_v_tpg_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Synthesis target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/gener4_v_tpg_0_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10460 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 422.039 ; gain = 110.418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/synth/gener4_v_tpg_0_0.v:57]
ERROR: [Synth 8-439] module 'gener4_v_tpg_0_0_v_tpg' not found [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/synth/gener4_v_tpg_0_0.v:157]
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
ERROR: [Synth 8-6156] failed synthesizing module 'gener4_v_tpg_0_0' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/synth/gener4_v_tpg_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 475.918 ; gain = 164.297
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 00:48:07 2023...

*** Running vivado
    with args -log gener4_v_tpg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gener4_v_tpg_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gener4_v_tpg_0_0.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source H:/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'H:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'UUBP' on host 'uubp-think' (Windows NT_amd64 version 6.2) on Wed Oct 04 01:15:55 +0300 2023
INFO: [HLS 200-10] In directory 'H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1'
INFO: [HLS 200-10] Creating and opening project 'H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1/gener4_v_tpg_0_0'.
INFO: [HLS 200-10] Adding design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-10] Adding design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-10] Adding design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-10] Adding design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-10] Creating and opening solution 'H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1/gener4_v_tpg_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 25ns.
INFO: [HLS 200-10] Analyzing design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp' ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 101.773 ; gain = 45.039
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:13 . Memory (MB): peak = 101.828 ; gain = 45.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:01:20 . Memory (MB): peak = 139.727 ; gain = 82.992
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:901: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:01:24 . Memory (MB): peak = 159.965 ; gain = 103.230
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternZonePlate'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalHorizontalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTemporalRamp' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:963).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTartanColorBars'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidWhite'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidRed'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidGreen'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlue'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlack'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternRainbow' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1089).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternMask'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternHorizontalRamp' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:919).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorSquare' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1513).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorRamp' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1398).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPBlackWhiteVerticalLine' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1496).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHatch'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHair'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternColorBars' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1056).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCheckerBoard'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternBox'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPRBS'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgForeground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgBackground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:865) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternZonePlate' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:967) in function 'tpgPatternTemporalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternTartanColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidWhite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidRed' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidGreen' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlue' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1094) in function 'tpgPatternRainbow' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:928) in function 'tpgPatternHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1541) in function 'tpgPatternDPColorSquare' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1415) in function 'tpgPatternDPColorRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1503) in function 'tpgPatternDPBlackWhiteVerticalLine' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHatch' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHair' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1065) in function 'tpgPatternColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCheckerBoard' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternBox' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPRBS' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.8' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.9' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.10' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.11' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.12' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.13' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.14' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.15' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.16' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.17' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.18' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.19' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (H:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:889) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2.1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:891) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'bckgndYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ovrlayYUV.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1401) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpg' , detected/extracted 3 process function(s): 
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternVerticalHorizontalRamp'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternTartanColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidWhite'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidRed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidGreen'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlue'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlack'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1089:46) to (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1137:5) in function 'tpgPatternRainbow'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1586:5) in function 'tpgPatternDPColorSquare'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1398:43) to (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1493:5) in function 'tpgPatternDPColorRamp'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHair'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1082:9) to (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1086:5) in function 'tpgPatternColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCheckerBoard'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternBox'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPRBS'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternRainbow' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1089)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternBox'...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:01:37 . Memory (MB): peak = 205.605 ; gain = 148.871
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalRamp' to 'tpgPatternVerticalRa' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalHorizontalRamp' to 'tpgPatternVerticalHo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTemporalRamp' to 'tpgPatternTemporalRa' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:970:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTartanColorBars' to 'tpgPatternTartanColo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternHorizontalRamp' to 'tpgPatternHorizontal' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:925:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorSquare' to 'tpgPatternDPColorSqu' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1526:13)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorRamp' to 'tpgPatternDPColorRam' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:173:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPBlackWhiteVerticalLine' to 'tpgPatternDPBlackWhi' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1505:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternCheckerBoard' to 'tpgPatternCheckerBoa' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:171:53)
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:01:49 . Memory (MB): peak = 563.043 ; gain = 506.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorSqu'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	11	100	22	2	3	1.9	2	14	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorSqu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 111.856 seconds; current allocated memory: 506.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.741 seconds; current allocated memory: 506.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPBlackWhi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	6	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPBlackWhi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.366 seconds; current allocated memory: 506.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 506.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorRam'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	4	28	10	2.5	3	2.5	3	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorRam'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.862 seconds; current allocated memory: 506.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.844 seconds; current allocated memory: 506.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPRBS'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	1	21	4	4	4	4	4	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPRBS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.122 seconds; current allocated memory: 506.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 507.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCheckerBoa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	80	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCheckerBoa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.624 seconds; current allocated memory: 507.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.096 seconds; current allocated memory: 507.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalHo'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	16	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalHo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 507.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 507.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternRainbow'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1099)
   b  constant -21
   c  'mul' operation ('tmp_207_cast', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1113)
  DSP48 Expression: tmp4 = tmp_207_cast + -21 * tmp_195_cast_cast_ca
WARNING: [SYN 201-303] Root Node tmp_207_cast mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1097)
   b  constant -43
   c  'add' operation ('tmp2', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1112)
  DSP48 Expression: tmp_67 = tmp2 + -43 * tmp_191_cast5_cast1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -85
   b  'select' operation ('g', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1098)
   c  constant -32640
  DSP48 Expression: tmp2 = -32640 + -85 * tmp_193_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1099)
   b  constant 29
   c  'add' operation ('tmp_63', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1111)
  DSP48 Expression: tmp_64 = 29 * tmp_195_cast_cast_ca + tmp_198_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 150
   b  'select' operation ('g', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1098)
   c  'add' operation ('tmp_62', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1111)
  DSP48 Expression: tmp_63 = 150 * tmp_193_cast + tmp_197_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1097)
   b  constant 77
   c  constant 4224
  DSP48 Expression: tmp_62 = 4224 + 77 * tmp_191_cast5_cast1
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp4', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1113)
   b  constant 32896
   c  'bitconcatenate' operation ('tmp_69', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1113)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 14	0	10	61	22	2.2	3	2.1	3	16	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternRainbow'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.557 seconds; current allocated memory: 508.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.042 seconds; current allocated memory: 508.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.263 seconds; current allocated memory: 508.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 508.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHatch'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 10	0	4	79	11	2.8	3	2	2	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.42 seconds; current allocated memory: 509.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.137 seconds; current allocated memory: 509.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTartanColo'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	78	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTartanColo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.23 seconds; current allocated memory: 509.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.138 seconds; current allocated memory: 509.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.508 seconds; current allocated memory: 509.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 509.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternZonePlate'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('tpgSinTableArray_loa', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1173) on array 'tpgSinTableArray'
   b  constant 221
  DSP48 Expression: tmp_32_tr = 221 * tmp_17
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_D'
   b  'call' operation ('tmp_11', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1167) to 'reg<int>'
   c  'add' operation ('tmp1', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1171)
  DSP48 Expression: tmp_14 = tmp1 + Zplate_Hor_Control_D_1 * tmp_22
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_S'
   b  wire read on port 'x'
   c  'phi' operation ('zonePlateVAddr_loc_1', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1153) with incoming values : ('zonePlateVAddr_load', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1162) ('tmp_5', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1162) ('tmp_2', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1153)
  DSP48 Expression: tmp1 = Zplate_Hor_Control_S_1 * x_read + zonePlateVAddr_loc_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -1
   b  wire read on port 'x'
   d  wire read on port 'x'
  DSP48 Expression: tmp_8 = (-1 + tmp_7_cast) * tmp_7
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	2	46	4	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternZonePlate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.393 seconds; current allocated memory: 510.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 510.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternColorBars'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'load' operation ('xBar_V_0_load', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1072) on static variable 'xBar_V_0'
   b  constant 1
   c  'partselect' operation ('barWidth.V', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1063)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	4	52	10	2.5	3	2.5	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternColorBars'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.813 seconds; current allocated memory: 510.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.499 seconds; current allocated memory: 510.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidWhite'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidWhite'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.214 seconds; current allocated memory: 510.889 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 510.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlack'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlack'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.005 seconds; current allocated memory: 511.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 511.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlue'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlue'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.117 seconds; current allocated memory: 511.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 511.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidGreen'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidGreen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.157 seconds; current allocated memory: 511.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 511.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidRed'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	2	17	5	2.5	3	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidRed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.234 seconds; current allocated memory: 511.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 511.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTemporalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	8	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTemporalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.207 seconds; current allocated memory: 511.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 511.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	22	2	2	2	2	2	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.374 seconds; current allocated memory: 511.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 511.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternHorizontal'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	14	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternHorizontal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.674 seconds; current allocated memory: 511.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.647 seconds; current allocated memory: 511.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	182	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.433 seconds; current allocated memory: 512.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.837 seconds; current allocated memory: 514.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternBox'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	5	74	12	2.4	5	2	3	4	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternBox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.703 seconds; current allocated memory: 514.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.145 seconds; current allocated memory: 514.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHair'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	27	7	2.3	3	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHair'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.268 seconds; current allocated memory: 514.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.657 seconds; current allocated memory: 514.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternMask'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	16	6	2	2	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternMask'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.814 seconds; current allocated memory: 514.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 515.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	54	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.26 seconds; current allocated memory: 515.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.303 seconds; current allocated memory: 515.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.817 seconds; current allocated memory: 515.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 515.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	43	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.408 seconds; current allocated memory: 516.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.695 seconds; current allocated memory: 516.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	23	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.674 seconds; current allocated memory: 516.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.63 seconds; current allocated memory: 517.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorSqu'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarArray' to 'tpgPatternDPColorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_5' to 'tpgPatternDPColorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_4' to 'tpgPatternDPColordEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1' to 'tpgPatternDPColoreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r' to 'tpgPatternDPColorfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g' to 'tpgPatternDPColorg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b' to 'tpgPatternDPColorhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y' to 'tpgPatternDPColoribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y' to 'tpgPatternDPColorjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u' to 'tpgPatternDPColorkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v' to 'tpgPatternDPColorlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u' to 'tpgPatternDPColormb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v' to 'tpgPatternDPColorncg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_2_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorSqu'.
INFO: [HLS 200-111]  Elapsed time: 3.171 seconds; current allocated memory: 518.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPBlackWhi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPBlackWhi'.
INFO: [HLS 200-111]  Elapsed time: 3.725 seconds; current allocated memory: 519.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorRam'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorRam'.
INFO: [HLS 200-111]  Elapsed time: 0.788 seconds; current allocated memory: 519.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPRBS'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPRBS'.
INFO: [HLS 200-111]  Elapsed time: 1.567 seconds; current allocated memory: 519.804 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCheckerBoa'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgCheckerBoardArray' to 'tpgPatternCheckerocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_r359' to 'tpgPatternCheckerpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_y356' to 'tpgPatternCheckerqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_g362' to 'tpgPatternCheckerrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_v350' to 'tpgPatternCheckersc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_u353' to 'tpgPatternCheckertde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_b365' to 'tpgPatternCheckerudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCheckerBoa'.
INFO: [HLS 200-111]  Elapsed time: 2.005 seconds; current allocated memory: 520.496 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalHo'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalHo'.
INFO: [HLS 200-111]  Elapsed time: 1.655 seconds; current allocated memory: 520.753 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternRainbow'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternRainbow_tpgSinTableArray_9bi_1' to 'tpgPatternRainbowvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1' to 'v_tpg_mac_muladd_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1' to 'v_tpg_mac_muladd_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6ns_8ns_16s_17_1_1' to 'v_tpg_mac_muladd_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_7s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_Bew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_zec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternRainbow'.
INFO: [HLS 200-111]  Elapsed time: 1.789 seconds; current allocated memory: 521.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111]  Elapsed time: 3.026 seconds; current allocated memory: 521.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_whiYuv_1' to 'tpgPatternCrossHaCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_blkYuv_1' to 'tpgPatternCrossHaDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_1_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111]  Elapsed time: 1.286 seconds; current allocated memory: 522.373 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTartanColo'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgTartanBarArray' to 'tpgPatternTartanCEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_r358' to 'tpgPatternTartanCFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_y355' to 'tpgPatternTartanCGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_g361' to 'tpgPatternTartanCHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_v349' to 'tpgPatternTartanCIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_u352' to 'tpgPatternTartanCJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_b364' to 'tpgPatternTartanCKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTartanColo'.
INFO: [HLS 200-111]  Elapsed time: 2.691 seconds; current allocated memory: 523.057 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 1.594 seconds; current allocated memory: 523.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternZonePlate'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternZonePlate_tpgSinTableArray' to 'tpgPatternZonePlaLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_am_addmul_1s_16s_16s_32_1_1' to 'v_tpg_am_addmul_1Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_16s_16s_16s_16_1_1' to 'v_tpg_mac_muladd_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mul_mul_9ns_20s_28_1_1' to 'v_tpg_mul_mul_9nsOgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_am_addmul_1Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Ngs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mul_mul_9nsOgC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternZonePlate'.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 523.696 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternColorBars'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_r357' to 'tpgPatternColorBaPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_y354' to 'tpgPatternColorBaQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_g360' to 'tpgPatternColorBaRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_v348' to 'tpgPatternColorBaShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_u351' to 'tpgPatternColorBaThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_b363' to 'tpgPatternColorBaUhA' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xBar_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternColorBars'.
INFO: [HLS 200-111]  Elapsed time: 2.081 seconds; current allocated memory: 524.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidWhite'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidWhite_whiYuv' to 'tpgPatternSolidWhVhK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidWhite'.
INFO: [HLS 200-111]  Elapsed time: 2.196 seconds; current allocated memory: 524.501 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlack'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlack_blkYuv' to 'tpgPatternSolidBlWhU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlack'.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 524.805 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlue'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlue_bluYuv' to 'tpgPatternSolidBlXh4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlue'.
INFO: [HLS 200-111]  Elapsed time: 0.929 seconds; current allocated memory: 525.140 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidGreen'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidGreen_grnYuv' to 'tpgPatternSolidGrYie' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidGreen'.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 525.431 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidRed'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidRed_redYuv' to 'tpgPatternSolidReZio' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidRed'.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 525.712 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTemporalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTemporalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 525.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.864 seconds; current allocated memory: 526.095 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternHorizontal'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternHorizontal'.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 526.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111]  Elapsed time: 1.503 seconds; current allocated memory: 528.375 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternBox'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternBox'.
INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 528.853 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHair'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHair_whiYuv_2' to 'tpgPatternCrossHa0iy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHair'.
INFO: [HLS 200-111]  Elapsed time: 1.771 seconds; current allocated memory: 529.217 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternMask'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternMask'.
INFO: [HLS 200-111]  Elapsed time: 0.976 seconds; current allocated memory: 529.454 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 530.256 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 1.311 seconds; current allocated memory: 530.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 531.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef' and 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] No memory core is bound to array [p_str].
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111]  Elapsed time: 4.869 seconds; current allocated memory: 532.008 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColordEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColoribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColormb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCheckerocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCheckersc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCheckertde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternTartanCEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternSolidBlXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternSolidReZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCrossHa0iy_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:28 ; elapsed = 00:05:05 . Memory (MB): peak = 605.934 ; gain = 549.199
INFO: [SYSC 207-301] Generating SystemC RTL for v_tpg with prefix gener4_v_tpg_0_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix gener4_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix gener4_v_tpg_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
bad lexical cast: source type value could not be interpreted as target
    while executing
"rdi::set_property core_revision 2310040121 {component component_1}"
    invoked from within
"set_property core_revision $Revision $core"
    (file "run_ippack.tcl" line 891)
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 01:21:32 2023...
ERROR: [IMPL 213-28] Failed to generate IP.
command 'ap_source' returned error code
    while executing
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

INFO: [HLS 200-112] Total elapsed time: 345.936 seconds; peak allocated memory: 532.008 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Oct  4 01:21:40 2023...
compile_c: Time (s): cpu = 00:00:01 ; elapsed = 00:05:52 . Memory (MB): peak = 310.086 ; gain = 4.348
Command: synth_design -top gener4_v_tpg_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Synthesis target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/gener4_v_tpg_0_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 420.984 ; gain = 110.898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/synth/gener4_v_tpg_0_0.v:57]
ERROR: [Synth 8-439] module 'gener4_v_tpg_0_0_v_tpg' not found [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/synth/gener4_v_tpg_0_0.v:157]
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
ERROR: [Synth 8-6156] failed synthesizing module 'gener4_v_tpg_0_0' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/synth/gener4_v_tpg_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 475.438 ; gain = 165.352
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 01:22:05 2023...

*** Running vivado
    with args -log gener4_v_tpg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gener4_v_tpg_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gener4_v_tpg_0_0.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source H:/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'H:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'UUBP' on host 'uubp-think' (Windows NT_amd64 version 6.2) on Wed Oct 04 01:41:18 +0300 2023
INFO: [HLS 200-10] In directory 'H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1'
INFO: [HLS 200-10] Creating and opening project 'H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1/gener4_v_tpg_0_0'.
INFO: [HLS 200-10] Adding design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-10] Adding design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-10] Adding design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-10] Adding design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-10] Creating and opening solution 'H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1/gener4_v_tpg_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 25ns.
INFO: [HLS 200-10] Analyzing design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp' ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 101.668 ; gain = 45.078
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 101.730 ; gain = 45.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 140.039 ; gain = 83.449
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:901: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:54 . Memory (MB): peak = 160.422 ; gain = 103.832
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternZonePlate'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalHorizontalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTemporalRamp' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:963).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTartanColorBars'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidWhite'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidRed'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidGreen'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlue'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlack'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternRainbow' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1089).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternMask'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternHorizontalRamp' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:919).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorSquare' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1513).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorRamp' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1398).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPBlackWhiteVerticalLine' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1496).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHatch'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHair'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternColorBars' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1056).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCheckerBoard'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternBox'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPRBS'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgForeground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgBackground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:865) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternZonePlate' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:967) in function 'tpgPatternTemporalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternTartanColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidWhite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidRed' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidGreen' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlue' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1094) in function 'tpgPatternRainbow' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:928) in function 'tpgPatternHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1541) in function 'tpgPatternDPColorSquare' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1415) in function 'tpgPatternDPColorRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1503) in function 'tpgPatternDPBlackWhiteVerticalLine' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHatch' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHair' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1065) in function 'tpgPatternColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCheckerBoard' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternBox' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPRBS' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.8' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.9' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.10' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.11' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.12' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.13' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.14' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.15' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.16' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.17' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.18' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.19' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (H:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:889) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2.1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:891) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'bckgndYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ovrlayYUV.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1401) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpg' , detected/extracted 3 process function(s): 
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternVerticalHorizontalRamp'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternTartanColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidWhite'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidRed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidGreen'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlue'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlack'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1089:46) to (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1137:5) in function 'tpgPatternRainbow'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1586:5) in function 'tpgPatternDPColorSquare'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1398:43) to (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1493:5) in function 'tpgPatternDPColorRamp'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHair'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1082:9) to (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1086:5) in function 'tpgPatternColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCheckerBoard'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternBox'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPRBS'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternRainbow' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1089)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternBox'...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:01:06 . Memory (MB): peak = 205.250 ; gain = 148.660
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalRamp' to 'tpgPatternVerticalRa' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalHorizontalRamp' to 'tpgPatternVerticalHo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTemporalRamp' to 'tpgPatternTemporalRa' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:970:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTartanColorBars' to 'tpgPatternTartanColo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternHorizontalRamp' to 'tpgPatternHorizontal' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:925:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorSquare' to 'tpgPatternDPColorSqu' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1526:13)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorRamp' to 'tpgPatternDPColorRam' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:173:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPBlackWhiteVerticalLine' to 'tpgPatternDPBlackWhi' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1505:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternCheckerBoard' to 'tpgPatternCheckerBoa' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:171:53)
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:01:17 . Memory (MB): peak = 562.391 ; gain = 505.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorSqu'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	11	100	22	2	3	1.9	2	14	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorSqu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 79.36 seconds; current allocated memory: 506.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.414 seconds; current allocated memory: 506.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPBlackWhi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	6	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPBlackWhi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.302 seconds; current allocated memory: 506.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 506.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorRam'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	4	28	10	2.5	3	2.5	3	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorRam'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.503 seconds; current allocated memory: 506.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.845 seconds; current allocated memory: 506.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPRBS'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	1	21	4	4	4	4	4	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPRBS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.138 seconds; current allocated memory: 506.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 507.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCheckerBoa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	80	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCheckerBoa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.357 seconds; current allocated memory: 507.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.225 seconds; current allocated memory: 507.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalHo'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	16	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalHo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.186 seconds; current allocated memory: 507.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 507.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternRainbow'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1099)
   b  constant -21
   c  'mul' operation ('tmp_207_cast', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1113)
  DSP48 Expression: tmp4 = tmp_207_cast + -21 * tmp_195_cast_cast_ca
WARNING: [SYN 201-303] Root Node tmp_207_cast mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1097)
   b  constant -43
   c  'add' operation ('tmp2', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1112)
  DSP48 Expression: tmp_67 = tmp2 + -43 * tmp_191_cast5_cast1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -85
   b  'select' operation ('g', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1098)
   c  constant -32640
  DSP48 Expression: tmp2 = -32640 + -85 * tmp_193_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1099)
   b  constant 29
   c  'add' operation ('tmp_63', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1111)
  DSP48 Expression: tmp_64 = 29 * tmp_195_cast_cast_ca + tmp_198_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 150
   b  'select' operation ('g', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1098)
   c  'add' operation ('tmp_62', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1111)
  DSP48 Expression: tmp_63 = 150 * tmp_193_cast + tmp_197_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1097)
   b  constant 77
   c  constant 4224
  DSP48 Expression: tmp_62 = 4224 + 77 * tmp_191_cast5_cast1
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp4', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1113)
   b  constant 32896
   c  'bitconcatenate' operation ('tmp_69', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1113)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 14	0	10	61	22	2.2	3	2.1	3	16	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternRainbow'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.597 seconds; current allocated memory: 508.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.297 seconds; current allocated memory: 508.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.167 seconds; current allocated memory: 508.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 508.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHatch'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 10	0	4	79	11	2.8	3	2	2	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.369 seconds; current allocated memory: 509.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.134 seconds; current allocated memory: 509.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTartanColo'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	78	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTartanColo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.133 seconds; current allocated memory: 509.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.179 seconds; current allocated memory: 509.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.354 seconds; current allocated memory: 509.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 509.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternZonePlate'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('tpgSinTableArray_loa', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1173) on array 'tpgSinTableArray'
   b  constant 221
  DSP48 Expression: tmp_32_tr = 221 * tmp_17
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_D'
   b  'call' operation ('tmp_11', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1167) to 'reg<int>'
   c  'add' operation ('tmp1', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1171)
  DSP48 Expression: tmp_14 = tmp1 + Zplate_Hor_Control_D_1 * tmp_22
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_S'
   b  wire read on port 'x'
   c  'phi' operation ('zonePlateVAddr_loc_1', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1153) with incoming values : ('zonePlateVAddr_load', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1162) ('tmp_5', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1162) ('tmp_2', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1153)
  DSP48 Expression: tmp1 = Zplate_Hor_Control_S_1 * x_read + zonePlateVAddr_loc_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -1
   b  wire read on port 'x'
   d  wire read on port 'x'
  DSP48 Expression: tmp_8 = (-1 + tmp_7_cast) * tmp_7
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	2	46	4	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternZonePlate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.491 seconds; current allocated memory: 510.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.848 seconds; current allocated memory: 510.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternColorBars'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'load' operation ('xBar_V_0_load', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1072) on static variable 'xBar_V_0'
   b  constant 1
   c  'partselect' operation ('barWidth.V', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1063)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	4	52	10	2.5	3	2.5	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternColorBars'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.072 seconds; current allocated memory: 510.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.475 seconds; current allocated memory: 510.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidWhite'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidWhite'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.244 seconds; current allocated memory: 510.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 510.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlack'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlack'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.006 seconds; current allocated memory: 511.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 511.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlue'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlue'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.324 seconds; current allocated memory: 511.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 511.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidGreen'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidGreen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.137 seconds; current allocated memory: 511.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 511.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidRed'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	2	17	5	2.5	3	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidRed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 511.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 511.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTemporalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	8	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTemporalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.121 seconds; current allocated memory: 511.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 511.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	22	2	2	2	2	2	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.725 seconds; current allocated memory: 511.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 511.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternHorizontal'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	14	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternHorizontal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.368 seconds; current allocated memory: 511.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 511.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	182	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.556 seconds; current allocated memory: 512.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.864 seconds; current allocated memory: 514.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternBox'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	5	74	12	2.4	5	2	3	4	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternBox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.627 seconds; current allocated memory: 514.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.043 seconds; current allocated memory: 514.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHair'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	27	7	2.3	3	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHair'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.207 seconds; current allocated memory: 514.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 514.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternMask'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	16	6	2	2	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternMask'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.679 seconds; current allocated memory: 514.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 515.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	54	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.499 seconds; current allocated memory: 515.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.109 seconds; current allocated memory: 515.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.04 seconds; current allocated memory: 515.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 515.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	43	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.207 seconds; current allocated memory: 516.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.917 seconds; current allocated memory: 516.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	23	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.894 seconds; current allocated memory: 516.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.616 seconds; current allocated memory: 517.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorSqu'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarArray' to 'tpgPatternDPColorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_5' to 'tpgPatternDPColorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_4' to 'tpgPatternDPColordEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1' to 'tpgPatternDPColoreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r' to 'tpgPatternDPColorfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g' to 'tpgPatternDPColorg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b' to 'tpgPatternDPColorhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y' to 'tpgPatternDPColoribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y' to 'tpgPatternDPColorjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u' to 'tpgPatternDPColorkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v' to 'tpgPatternDPColorlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u' to 'tpgPatternDPColormb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v' to 'tpgPatternDPColorncg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_2_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorSqu'.
INFO: [HLS 200-111]  Elapsed time: 3.017 seconds; current allocated memory: 518.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPBlackWhi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPBlackWhi'.
INFO: [HLS 200-111]  Elapsed time: 3.346 seconds; current allocated memory: 519.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorRam'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorRam'.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 519.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPRBS'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPRBS'.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 519.804 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCheckerBoa'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgCheckerBoardArray' to 'tpgPatternCheckerocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_r359' to 'tpgPatternCheckerpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_y356' to 'tpgPatternCheckerqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_g362' to 'tpgPatternCheckerrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_v350' to 'tpgPatternCheckersc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_u353' to 'tpgPatternCheckertde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_b365' to 'tpgPatternCheckerudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCheckerBoa'.
INFO: [HLS 200-111]  Elapsed time: 1.906 seconds; current allocated memory: 520.496 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalHo'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalHo'.
INFO: [HLS 200-111]  Elapsed time: 1.643 seconds; current allocated memory: 520.752 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternRainbow'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternRainbow_tpgSinTableArray_9bi_1' to 'tpgPatternRainbowvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1' to 'v_tpg_mac_muladd_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1' to 'v_tpg_mac_muladd_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6ns_8ns_16s_17_1_1' to 'v_tpg_mac_muladd_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_7s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_Bew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_zec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternRainbow'.
INFO: [HLS 200-111]  Elapsed time: 1.799 seconds; current allocated memory: 521.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111]  Elapsed time: 2.839 seconds; current allocated memory: 521.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_whiYuv_1' to 'tpgPatternCrossHaCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_blkYuv_1' to 'tpgPatternCrossHaDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_1_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111]  Elapsed time: 1.117 seconds; current allocated memory: 522.373 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTartanColo'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgTartanBarArray' to 'tpgPatternTartanCEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_r358' to 'tpgPatternTartanCFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_y355' to 'tpgPatternTartanCGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_g361' to 'tpgPatternTartanCHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_v349' to 'tpgPatternTartanCIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_u352' to 'tpgPatternTartanCJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_b364' to 'tpgPatternTartanCKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTartanColo'.
INFO: [HLS 200-111]  Elapsed time: 2.785 seconds; current allocated memory: 523.056 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 1.587 seconds; current allocated memory: 523.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternZonePlate'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternZonePlate_tpgSinTableArray' to 'tpgPatternZonePlaLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_am_addmul_1s_16s_16s_32_1_1' to 'v_tpg_am_addmul_1Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_16s_16s_16s_16_1_1' to 'v_tpg_mac_muladd_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mul_mul_9ns_20s_28_1_1' to 'v_tpg_mul_mul_9nsOgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_am_addmul_1Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Ngs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mul_mul_9nsOgC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternZonePlate'.
INFO: [HLS 200-111]  Elapsed time: 1.396 seconds; current allocated memory: 523.696 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternColorBars'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_r357' to 'tpgPatternColorBaPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_y354' to 'tpgPatternColorBaQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_g360' to 'tpgPatternColorBaRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_v348' to 'tpgPatternColorBaShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_u351' to 'tpgPatternColorBaThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_b363' to 'tpgPatternColorBaUhA' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xBar_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternColorBars'.
INFO: [HLS 200-111]  Elapsed time: 1.964 seconds; current allocated memory: 524.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidWhite'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidWhite_whiYuv' to 'tpgPatternSolidWhVhK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidWhite'.
INFO: [HLS 200-111]  Elapsed time: 2.281 seconds; current allocated memory: 524.501 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlack'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlack_blkYuv' to 'tpgPatternSolidBlWhU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlack'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 524.805 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlue'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlue_bluYuv' to 'tpgPatternSolidBlXh4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlue'.
INFO: [HLS 200-111]  Elapsed time: 0.912 seconds; current allocated memory: 525.140 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidGreen'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidGreen_grnYuv' to 'tpgPatternSolidGrYie' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidGreen'.
INFO: [HLS 200-111]  Elapsed time: 0.956 seconds; current allocated memory: 525.431 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidRed'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidRed_redYuv' to 'tpgPatternSolidReZio' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidRed'.
INFO: [HLS 200-111]  Elapsed time: 1.033 seconds; current allocated memory: 525.712 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTemporalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTemporalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 525.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 526.095 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternHorizontal'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternHorizontal'.
INFO: [HLS 200-111]  Elapsed time: 1.161 seconds; current allocated memory: 526.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111]  Elapsed time: 1.265 seconds; current allocated memory: 528.375 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternBox'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternBox'.
INFO: [HLS 200-111]  Elapsed time: 2.988 seconds; current allocated memory: 528.853 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHair'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHair_whiYuv_2' to 'tpgPatternCrossHa0iy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHair'.
INFO: [HLS 200-111]  Elapsed time: 1.904 seconds; current allocated memory: 529.217 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternMask'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternMask'.
INFO: [HLS 200-111]  Elapsed time: 0.969 seconds; current allocated memory: 529.454 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111]  Elapsed time: 0.961 seconds; current allocated memory: 530.256 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 1.283 seconds; current allocated memory: 530.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.954 seconds; current allocated memory: 531.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef' and 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] No memory core is bound to array [p_str].
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111]  Elapsed time: 4.665 seconds; current allocated memory: 532.008 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColordEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColoribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColormb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCheckerocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCheckersc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCheckertde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternTartanCEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternSolidBlXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternSolidReZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCrossHa0iy_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:27 ; elapsed = 00:04:31 . Memory (MB): peak = 607.262 ; gain = 550.672
INFO: [SYSC 207-301] Generating SystemC RTL for v_tpg with prefix gener4_v_tpg_0_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix gener4_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix gener4_v_tpg_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
bad lexical cast: source type value could not be interpreted as target
    while executing
"rdi::set_property core_revision 2310040146 {component component_1}"
    invoked from within
"set_property core_revision $Revision $core"
    (file "run_ippack.tcl" line 891)
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 01:46:18 2023...
ERROR: [IMPL 213-28] Failed to generate IP.
command 'ap_source' returned error code
    while executing
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

INFO: [HLS 200-112] Total elapsed time: 301.937 seconds; peak allocated memory: 532.008 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Oct  4 01:46:19 2023...
compile_c: Time (s): cpu = 00:00:00 ; elapsed = 00:05:09 . Memory (MB): peak = 310.715 ; gain = 4.391
Command: synth_design -top gener4_v_tpg_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Synthesis target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/gener4_v_tpg_0_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 636 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 421.336 ; gain = 110.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/synth/gener4_v_tpg_0_0.v:57]
ERROR: [Synth 8-439] module 'gener4_v_tpg_0_0_v_tpg' not found [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/synth/gener4_v_tpg_0_0.v:157]
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32'sb00000000000000000000000000001000 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
ERROR: [Synth 8-6156] failed synthesizing module 'gener4_v_tpg_0_0' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/synth/gener4_v_tpg_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 475.156 ; gain = 164.441
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 01:46:42 2023...

*** Running vivado
    with args -log gener4_v_tpg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gener4_v_tpg_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gener4_v_tpg_0_0.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source H:/Xilinx/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'H:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'UUBP' on host 'uubp-think' (Windows NT_amd64 version 6.2) on Wed Oct 04 02:12:23 +0300 2023
INFO: [HLS 200-10] In directory 'H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1'
INFO: [HLS 200-10] Creating and opening project 'H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1/gener4_v_tpg_0_0'.
INFO: [HLS 200-10] Adding design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-10] Adding design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-10] Adding design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-10] Adding design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-10] Creating and opening solution 'H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1/gener4_v_tpg_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 25ns.
INFO: [HLS 200-10] Analyzing design file 'h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp' ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 101.629 ; gain = 45.402
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:13 . Memory (MB): peak = 101.684 ; gain = 45.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:01:20 . Memory (MB): peak = 139.879 ; gain = 83.652
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:901: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:01:24 . Memory (MB): peak = 160.102 ; gain = 103.875
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternZonePlate'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalHorizontalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTemporalRamp' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:963).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTartanColorBars'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidWhite'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidRed'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidGreen'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlue'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlack'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternRainbow' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1089).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternMask'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternHorizontalRamp' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:919).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorSquare' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1513).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorRamp' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1398).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPBlackWhiteVerticalLine' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1496).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHatch'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHair'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternColorBars' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1056).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCheckerBoard'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternBox'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPRBS'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgForeground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgBackground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:865) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternZonePlate' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:967) in function 'tpgPatternTemporalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternTartanColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidWhite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidRed' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidGreen' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlue' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1094) in function 'tpgPatternRainbow' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:928) in function 'tpgPatternHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1541) in function 'tpgPatternDPColorSquare' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1415) in function 'tpgPatternDPColorRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1503) in function 'tpgPatternDPBlackWhiteVerticalLine' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHatch' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHair' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1065) in function 'tpgPatternColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCheckerBoard' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternBox' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPRBS' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.8' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.9' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.10' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.11' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.12' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.13' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.14' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.15' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.16' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.17' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.18' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.19' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (H:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:889) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2.1' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:891) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'bckgndYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ovrlayYUV.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1401) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpg' , detected/extracted 3 process function(s): 
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternVerticalHorizontalRamp'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternTartanColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidWhite'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidRed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidGreen'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlue'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlack'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1089:46) to (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1137:5) in function 'tpgPatternRainbow'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1586:5) in function 'tpgPatternDPColorSquare'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1398:43) to (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1493:5) in function 'tpgPatternDPColorRamp'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHair'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1082:9) to (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1086:5) in function 'tpgPatternColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCheckerBoard'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternBox'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPRBS'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternRainbow' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1089)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternBox'...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:01:36 . Memory (MB): peak = 205.469 ; gain = 149.242
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalRamp' to 'tpgPatternVerticalRa' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalHorizontalRamp' to 'tpgPatternVerticalHo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTemporalRamp' to 'tpgPatternTemporalRa' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:970:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTartanColorBars' to 'tpgPatternTartanColo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternHorizontalRamp' to 'tpgPatternHorizontal' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:925:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorSquare' to 'tpgPatternDPColorSqu' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1526:13)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorRamp' to 'tpgPatternDPColorRam' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:173:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPBlackWhiteVerticalLine' to 'tpgPatternDPBlackWhi' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1505:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternCheckerBoard' to 'tpgPatternCheckerBoa' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:171:53)
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:01:47 . Memory (MB): peak = 562.738 ; gain = 506.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorSqu'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	11	100	22	2	3	1.9	2	14	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorSqu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 109.795 seconds; current allocated memory: 506.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.482 seconds; current allocated memory: 506.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPBlackWhi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	6	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPBlackWhi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.395 seconds; current allocated memory: 506.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 506.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorRam'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	4	28	10	2.5	3	2.5	3	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorRam'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.664 seconds; current allocated memory: 506.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.857 seconds; current allocated memory: 506.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPRBS'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	1	21	4	4	4	4	4	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPRBS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.162 seconds; current allocated memory: 507.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 507.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCheckerBoa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	80	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCheckerBoa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.636 seconds; current allocated memory: 507.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 507.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalHo'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	16	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalHo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.541 seconds; current allocated memory: 507.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 507.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternRainbow'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1099)
   b  constant -21
   c  'mul' operation ('tmp_207_cast', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1113)
  DSP48 Expression: tmp4 = tmp_207_cast + -21 * tmp_195_cast_cast_ca
WARNING: [SYN 201-303] Root Node tmp_207_cast mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1097)
   b  constant -43
   c  'add' operation ('tmp2', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1112)
  DSP48 Expression: tmp_67 = tmp2 + -43 * tmp_191_cast5_cast1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -85
   b  'select' operation ('g', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1098)
   c  constant -32640
  DSP48 Expression: tmp2 = -32640 + -85 * tmp_193_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1099)
   b  constant 29
   c  'add' operation ('tmp_63', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1111)
  DSP48 Expression: tmp_64 = 29 * tmp_195_cast_cast_ca + tmp_198_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 150
   b  'select' operation ('g', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1098)
   c  'add' operation ('tmp_62', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1111)
  DSP48 Expression: tmp_63 = 150 * tmp_193_cast + tmp_197_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1097)
   b  constant 77
   c  constant 4224
  DSP48 Expression: tmp_62 = 4224 + 77 * tmp_191_cast5_cast1
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp4', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1113)
   b  constant 32896
   c  'bitconcatenate' operation ('tmp_69', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1113)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 14	0	10	61	22	2.2	3	2.1	3	16	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternRainbow'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.557 seconds; current allocated memory: 508.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.044 seconds; current allocated memory: 508.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.152 seconds; current allocated memory: 508.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 508.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHatch'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 10	0	4	79	11	2.8	3	2	2	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.577 seconds; current allocated memory: 509.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 509.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTartanColo'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	78	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTartanColo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.154 seconds; current allocated memory: 509.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.338 seconds; current allocated memory: 509.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.305 seconds; current allocated memory: 509.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 509.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternZonePlate'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('tpgSinTableArray_loa', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1173) on array 'tpgSinTableArray'
   b  constant 221
  DSP48 Expression: tmp_32_tr = 221 * tmp_17
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_D'
   b  'call' operation ('tmp_11', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1167) to 'reg<int>'
   c  'add' operation ('tmp1', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1171)
  DSP48 Expression: tmp_14 = tmp1 + Zplate_Hor_Control_D_1 * tmp_22
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_S'
   b  wire read on port 'x'
   c  'phi' operation ('zonePlateVAddr_loc_1', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1153) with incoming values : ('zonePlateVAddr_load', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1162) ('tmp_5', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1162) ('tmp_2', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1153)
  DSP48 Expression: tmp1 = Zplate_Hor_Control_S_1 * x_read + zonePlateVAddr_loc_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -1
   b  wire read on port 'x'
   d  wire read on port 'x'
  DSP48 Expression: tmp_8 = (-1 + tmp_7_cast) * tmp_7
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	2	46	4	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternZonePlate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.682 seconds; current allocated memory: 510.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.834 seconds; current allocated memory: 510.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternColorBars'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'load' operation ('xBar_V_0_load', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1072) on static variable 'xBar_V_0'
   b  constant 1
   c  'partselect' operation ('barWidth.V', h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/src/v_tpg.cpp:1063)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	4	52	10	2.5	3	2.5	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternColorBars'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.726 seconds; current allocated memory: 510.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.704 seconds; current allocated memory: 510.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidWhite'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidWhite'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.026 seconds; current allocated memory: 510.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 510.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlack'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlack'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.269 seconds; current allocated memory: 511.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 511.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlue'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlue'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.111 seconds; current allocated memory: 511.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 511.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidGreen'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidGreen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.539 seconds; current allocated memory: 511.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 511.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidRed'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	2	17	5	2.5	3	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidRed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.182 seconds; current allocated memory: 511.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 511.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTemporalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	8	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTemporalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.516 seconds; current allocated memory: 511.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 511.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	22	2	2	2	2	2	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.356 seconds; current allocated memory: 511.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.988 seconds; current allocated memory: 511.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternHorizontal'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	14	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternHorizontal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.351 seconds; current allocated memory: 511.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 511.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	182	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.118 seconds; current allocated memory: 512.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.756 seconds; current allocated memory: 514.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternBox'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	5	74	12	2.4	5	2	3	4	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternBox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.69 seconds; current allocated memory: 514.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.162 seconds; current allocated memory: 514.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHair'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	27	7	2.3	3	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHair'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.209 seconds; current allocated memory: 514.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 514.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternMask'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	16	6	2	2	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternMask'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.854 seconds; current allocated memory: 515.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 515.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	54	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.47 seconds; current allocated memory: 515.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 515.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.836 seconds; current allocated memory: 515.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.852 seconds; current allocated memory: 515.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	43	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.23 seconds; current allocated memory: 516.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.697 seconds; current allocated memory: 516.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	23	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.576 seconds; current allocated memory: 516.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.804 seconds; current allocated memory: 517.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorSqu'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarArray' to 'tpgPatternDPColorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_5' to 'tpgPatternDPColorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_4' to 'tpgPatternDPColordEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1' to 'tpgPatternDPColoreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r' to 'tpgPatternDPColorfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g' to 'tpgPatternDPColorg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b' to 'tpgPatternDPColorhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y' to 'tpgPatternDPColoribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y' to 'tpgPatternDPColorjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u' to 'tpgPatternDPColorkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v' to 'tpgPatternDPColorlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u' to 'tpgPatternDPColormb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v' to 'tpgPatternDPColorncg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_2_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorSqu'.
INFO: [HLS 200-111]  Elapsed time: 2.844 seconds; current allocated memory: 518.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPBlackWhi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPBlackWhi'.
INFO: [HLS 200-111]  Elapsed time: 3.474 seconds; current allocated memory: 519.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorRam'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorRam'.
INFO: [HLS 200-111]  Elapsed time: 0.755 seconds; current allocated memory: 519.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPRBS'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPRBS'.
INFO: [HLS 200-111]  Elapsed time: 1.706 seconds; current allocated memory: 519.806 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCheckerBoa'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgCheckerBoardArray' to 'tpgPatternCheckerocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_r359' to 'tpgPatternCheckerpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_y356' to 'tpgPatternCheckerqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_g362' to 'tpgPatternCheckerrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_v350' to 'tpgPatternCheckersc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_u353' to 'tpgPatternCheckertde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_b365' to 'tpgPatternCheckerudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCheckerBoa'.
INFO: [HLS 200-111]  Elapsed time: 1.904 seconds; current allocated memory: 520.498 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalHo'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalHo'.
INFO: [HLS 200-111]  Elapsed time: 1.674 seconds; current allocated memory: 520.754 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternRainbow'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternRainbow_tpgSinTableArray_9bi_1' to 'tpgPatternRainbowvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1' to 'v_tpg_mac_muladd_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1' to 'v_tpg_mac_muladd_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6ns_8ns_16s_17_1_1' to 'v_tpg_mac_muladd_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_7s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_Bew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_zec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternRainbow'.
INFO: [HLS 200-111]  Elapsed time: 1.942 seconds; current allocated memory: 521.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111]  Elapsed time: 2.851 seconds; current allocated memory: 521.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_whiYuv_1' to 'tpgPatternCrossHaCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_blkYuv_1' to 'tpgPatternCrossHaDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_1_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111]  Elapsed time: 1.151 seconds; current allocated memory: 522.375 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTartanColo'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgTartanBarArray' to 'tpgPatternTartanCEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_r358' to 'tpgPatternTartanCFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_y355' to 'tpgPatternTartanCGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_g361' to 'tpgPatternTartanCHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_v349' to 'tpgPatternTartanCIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_u352' to 'tpgPatternTartanCJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_b364' to 'tpgPatternTartanCKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTartanColo'.
INFO: [HLS 200-111]  Elapsed time: 2.666 seconds; current allocated memory: 523.058 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 1.581 seconds; current allocated memory: 523.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternZonePlate'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternZonePlate_tpgSinTableArray' to 'tpgPatternZonePlaLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_am_addmul_1s_16s_16s_32_1_1' to 'v_tpg_am_addmul_1Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_16s_16s_16s_16_1_1' to 'v_tpg_mac_muladd_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mul_mul_9ns_20s_28_1_1' to 'v_tpg_mul_mul_9nsOgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_am_addmul_1Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Ngs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mul_mul_9nsOgC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternZonePlate'.
INFO: [HLS 200-111]  Elapsed time: 1.344 seconds; current allocated memory: 523.713 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternColorBars'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_r357' to 'tpgPatternColorBaPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_y354' to 'tpgPatternColorBaQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_g360' to 'tpgPatternColorBaRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_v348' to 'tpgPatternColorBaShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_u351' to 'tpgPatternColorBaThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_b363' to 'tpgPatternColorBaUhA' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xBar_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternColorBars'.
INFO: [HLS 200-111]  Elapsed time: 2.087 seconds; current allocated memory: 524.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidWhite'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidWhite_whiYuv' to 'tpgPatternSolidWhVhK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidWhite'.
INFO: [HLS 200-111]  Elapsed time: 2.204 seconds; current allocated memory: 524.518 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlack'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlack_blkYuv' to 'tpgPatternSolidBlWhU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlack'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 524.822 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlue'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlue_bluYuv' to 'tpgPatternSolidBlXh4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlue'.
INFO: [HLS 200-111]  Elapsed time: 1.264 seconds; current allocated memory: 525.157 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidGreen'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidGreen_grnYuv' to 'tpgPatternSolidGrYie' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidGreen'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 525.432 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidRed'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidRed_redYuv' to 'tpgPatternSolidReZio' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidRed'.
INFO: [HLS 200-111]  Elapsed time: 0.954 seconds; current allocated memory: 525.713 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTemporalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTemporalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.854 seconds; current allocated memory: 525.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalRa'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalRa'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 526.112 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternHorizontal'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternHorizontal'.
INFO: [HLS 200-111]  Elapsed time: 1.243 seconds; current allocated memory: 526.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111]  Elapsed time: 1.222 seconds; current allocated memory: 528.376 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternBox'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternBox'.
INFO: [HLS 200-111]  Elapsed time: 2.924 seconds; current allocated memory: 528.855 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHair'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHair_whiYuv_2' to 'tpgPatternCrossHa0iy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHair'.
INFO: [HLS 200-111]  Elapsed time: 1.775 seconds; current allocated memory: 529.202 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternMask'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternMask'.
INFO: [HLS 200-111]  Elapsed time: 0.966 seconds; current allocated memory: 529.455 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 530.241 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 1.283 seconds; current allocated memory: 530.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 531.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef' and 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] No memory core is bound to array [p_str].
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111]  Elapsed time: 4.803 seconds; current allocated memory: 531.994 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColordEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColoribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColormb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternDPColorncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCheckerocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCheckersc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCheckertde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternTartanCEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternSolidBlXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternSolidReZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'gener4_v_tpg_0_0_tpgPatternCrossHa0iy_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gener4_v_tpg_0_0_fifo_w8_d2_A' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:28 ; elapsed = 00:05:01 . Memory (MB): peak = 605.723 ; gain = 549.496
INFO: [SYSC 207-301] Generating SystemC RTL for v_tpg with prefix gener4_v_tpg_0_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix gener4_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix gener4_v_tpg_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx/Vivado/2018.1/data/ip'.
ipx::update_checksums: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 262.812 ; gain = 0.754
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 02:18:30 2023...
INFO: [HLS 200-112] Total elapsed time: 374.804 seconds; peak allocated memory: 531.994 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Oct  4 02:18:37 2023...
compile_c: Time (s): cpu = 00:00:01 ; elapsed = 00:06:23 . Memory (MB): peak = 310.953 ; gain = 5.059
Command: synth_design -top gener4_v_tpg_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 427.078 ; gain = 116.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/synth/gener4_v_tpg_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_CTRL_s_axi' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_CTRL_s_axi.v:341]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_CTRL_s_axi' (1#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternRainbow' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:44]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternRainbowvdy' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbowvdy.v:71]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbowvdy.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbowvdy.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbowvdy.v:28]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbowvdy.v:31]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbowvdy.v:32]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom' (2#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbowvdy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternRainbowvdy' (3#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbowvdy.v:71]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_wdI' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:34]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0' (4#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_wdI' (5#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:34]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_xdS' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:34]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1' (6#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_xdS' (7#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:34]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_yd2' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:34]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2' (8#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_yd2' (9#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:34]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_zec' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_zec.v:34]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_zec.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3' (10#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_zec.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_zec' (11#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_zec.v:34]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_Aem' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:34]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4' (12#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_Aem' (13#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:34]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_Bew' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:34]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5' (14#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_Bew' (15#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:395]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:397]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:431]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:433]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:475]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:491]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:493]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:495]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:509]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:523]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:525]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:527]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:531]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:533]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternRainbow' (16#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbow.v:10]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorSqu' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:50]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorbkb' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorbkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorbkb_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorbkb.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorbkb.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternDPColorbkb_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorbkb_rom' (17#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorbkb' (18#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorbkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorcud' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorcud.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorcud_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorcud.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorcud.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternDPColorcud_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorcud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorcud_rom' (19#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorcud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorcud' (20#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorcud.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColordEe' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColordEe.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColordEe_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColordEe.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColordEe.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternDPColordEe_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColordEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColordEe_rom' (21#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColordEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColordEe' (22#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColordEe.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColoreOg' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColoreOg.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColoreOg.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColoreOg.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColoreOg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom' (23#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColoreOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColoreOg' (24#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColoreOg.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorfYi' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorfYi.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorfYi_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorfYi.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorfYi.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternDPColorfYi_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorfYi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorfYi_rom' (25#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorfYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorfYi' (26#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorfYi.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorg8j' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorg8j.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorg8j_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorg8j.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorg8j.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternDPColorg8j_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorg8j.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorg8j_rom' (27#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorg8j.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorg8j' (28#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorg8j.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorhbi' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorhbi.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorhbi.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorhbi.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorhbi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom' (29#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorhbi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorhbi' (30#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorhbi.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColoribs' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColoribs.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColoribs_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColoribs.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColoribs.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternDPColoribs_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColoribs.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColoribs_rom' (31#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColoribs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColoribs' (32#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColoribs.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorjbC' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorjbC.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorjbC_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorjbC.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorjbC.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternDPColorjbC_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorjbC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorjbC_rom' (33#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorjbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorjbC' (34#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorjbC.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorkbM' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorkbM.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorkbM_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorkbM.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorkbM.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternDPColorkbM_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorkbM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorkbM_rom' (35#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorkbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorkbM' (36#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorkbM.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorlbW' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorlbW.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorlbW_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorlbW.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorlbW.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternDPColorlbW_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorlbW.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorlbW_rom' (37#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorlbW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorlbW' (38#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorlbW.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColormb6' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColormb6.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColormb6_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColormb6.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColormb6.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternDPColormb6_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColormb6.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColormb6_rom' (39#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColormb6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColormb6' (40#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColormb6.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorncg' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorncg.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorncg_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorncg.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorncg.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternDPColorncg_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorncg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorncg_rom' (41#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorncg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorncg' (42#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorncg.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:763]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorSqu' (43#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorSqu.v:10]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternCheckerocq' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckerocq.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternCheckerocq_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckerocq.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckerocq.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternCheckerocq_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckerocq.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternCheckerocq_rom' (44#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckerocq.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternCheckerocq' (45#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckerocq.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternCheckerqcK' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckerqcK.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckerqcK.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckerqcK.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckerqcK.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom' (46#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckerqcK.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternCheckerqcK' (47#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckerqcK.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternCheckersc4' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckersc4.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternCheckersc4_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckersc4.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckersc4.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternCheckersc4_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckersc4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternCheckersc4_rom' (48#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckersc4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternCheckersc4' (49#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckersc4.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternCheckertde' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckertde.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternCheckertde_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckertde.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckertde.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternCheckertde_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckertde.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternCheckertde_rom' (50#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckertde.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternCheckertde' (51#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCheckertde.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternTartanCEe0' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternTartanCEe0.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternTartanCEe0_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternTartanCEe0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternTartanCEe0.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternTartanCEe0_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternTartanCEe0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternTartanCEe0_rom' (53#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternTartanCEe0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternTartanCEe0' (54#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternTartanCEe0.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternCrossHaCeG' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHaCeG.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHaCeG.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHaCeG.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHaCeG.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom' (56#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHaCeG.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternCrossHaCeG' (57#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHaCeG.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternCrossHaDeQ' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' (58#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternCrossHaDeQ' (59#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_reg_ap_uint_10_s' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_reg_ap_uint_10_s' (60#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternZonePlaLf8' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternZonePlaLf8.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternZonePlaLf8.v:9]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternZonePlaLf8.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom' (62#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternZonePlaLf8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternZonePlaLf8' (63#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternZonePlaLf8.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_reg_int_s' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_reg_int_s' (64#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_am_addmul_1Mgi' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v:34]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6' (65#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_am_addmul_1Mgi' (66#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v:34]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_Ngs' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v:34]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7' (67#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_mac_muladd_Ngs' (68#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v:34]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC.v:14]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC_DSP48_8' (69#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC' (70#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_v_tpg_mul_mul_9nsOgC.v:14]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternColorBars' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternColorBars.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternColorBars.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternColorBars.v:364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternColorBars.v:366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternColorBars.v:368]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternColorBars.v:420]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternColorBars.v:456]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternColorBars.v:460]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternColorBars.v:464]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternColorBars' (72#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternColorBars.v:10]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorRam' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorRam.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorRam.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorRam.v:131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorRam.v:133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorRam.v:149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorRam.v:151]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorRam.v:155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorRam.v:159]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorRam.v:185]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorRam.v:187]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPColorRam' (73#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPColorRam.v:10]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternSolidBlXh4' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidBlXh4.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternSolidBlXh4_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidBlXh4.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidBlXh4.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternSolidBlXh4_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidBlXh4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternSolidBlXh4_rom' (76#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidBlXh4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternSolidBlXh4' (77#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidBlXh4.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternSolidGrYie' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidGrYie.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidGrYie.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidGrYie.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidGrYie.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom' (79#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidGrYie.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternSolidGrYie' (80#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidGrYie.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternSolidReZio' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidReZio.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternSolidReZio_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidReZio.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidReZio.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternSolidReZio_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidReZio.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternSolidReZio_rom' (82#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidReZio.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternSolidReZio' (83#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternSolidReZio.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternHorizontal' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternHorizontal.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternHorizontal.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternHorizontal.v:112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternHorizontal.v:114]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternHorizontal' (88#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternHorizontal.v:10]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternTemporalRa' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternTemporalRa.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternTemporalRa.v:30]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternTemporalRa' (89#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternTemporalRa.v:10]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPBlackWhi' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPBlackWhi.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPBlackWhi.v:28]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternDPBlackWhi' (90#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternDPBlackWhi.v:10]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternCrossHa0iy' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHa0iy.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_tpgPatternCrossHa0iy_rom' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHa0iy.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHa0iy.v:21]
INFO: [Synth 8-3876] $readmem data file './gener4_v_tpg_0_0_tpgPatternCrossHa0iy_rom.dat' is read successfully [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHa0iy.v:24]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternCrossHa0iy_rom' (93#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHa0iy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_tpgPatternCrossHa0iy' (94#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternCrossHa0iy.v:43]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_MultiPixStream2AXIvi' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_MultiPixStream2AXIvi.v:81]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_reg_unsigned_short_s' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_reg_unsigned_short_s.v:38]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_reg_unsigned_short_s' (98#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_reg_unsigned_short_s.v:10]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_MultiPixStream2AXIvi.v:325]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_MultiPixStream2AXIvi.v:351]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_MultiPixStream2AXIvi.v:377]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_MultiPixStream2AXIvi.v:439]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_MultiPixStream2AXIvi' (99#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_fifo_w8_d2_A' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'gener4_v_tpg_0_0_fifo_w8_d2_A_shiftReg' [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_fifo_w8_d2_A_shiftReg' (100#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0_fifo_w8_d2_A' (101#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6155] done synthesizing module 'gener4_v_tpg_0_0' (103#1) [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/synth/gener4_v_tpg_0_0.v:57]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternMask has unconnected port maskId[7]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternMask has unconnected port maskId[6]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternMask has unconnected port maskId[5]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternMask has unconnected port maskId[4]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternMask has unconnected port maskId[3]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternCrossHa0iy has unconnected port reset
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[15]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[14]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[13]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[12]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[11]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[10]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[9]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[8]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[15]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[14]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[13]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[12]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[11]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[10]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[9]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[8]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[15]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[14]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[13]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[12]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[11]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[10]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[9]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[8]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternBox has unconnected port color[0]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[15]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[14]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[13]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[12]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[11]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[10]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[9]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[8]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[7]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[6]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[5]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[4]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[3]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[2]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[1]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPRBS has unconnected port x[15]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPRBS has unconnected port x[14]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPRBS has unconnected port x[13]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPRBS has unconnected port x[12]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPRBS has unconnected port x[11]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPRBS has unconnected port x[10]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPRBS has unconnected port x[9]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPRBS has unconnected port x[8]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPRBS has unconnected port x[7]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPRBS has unconnected port x[6]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPRBS has unconnected port x[5]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPRBS has unconnected port x[4]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPRBS has unconnected port x[3]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPRBS has unconnected port x[2]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPRBS has unconnected port x[1]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPRBS has unconnected port color[0]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternCrossHaDeQ has unconnected port reset
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[15]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[14]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[13]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[12]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[11]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[10]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[9]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[8]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[7]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[6]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[5]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[4]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[3]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[2]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[1]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternCrossHaCeG has unconnected port reset
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[15]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[14]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[13]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[12]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[11]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[10]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[9]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[8]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[7]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[6]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[5]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[4]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[3]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[2]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[1]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidReZio has unconnected port reset
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[15]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[14]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[13]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[12]
WARNING: [Synth 8-3331] design gener4_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 511.824 ; gain = 200.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 511.824 ; gain = 200.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 511.824 ; gain = 200.871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/gener4_v_tpg_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/gener4_v_tpg_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/gener4_v_tpg_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/gener4_v_tpg_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.420 . Memory (MB): peak = 856.387 ; gain = 2.031
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:15 . Memory (MB): peak = 856.387 ; gain = 545.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:15 . Memory (MB): peak = 856.387 ; gain = 545.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:15 . Memory (MB): peak = 856.387 ; gain = 545.434
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'gener4_v_tpg_0_0_v_tpg_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'gener4_v_tpg_0_0_v_tpg_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbowvdy.v:41]
WARNING: [Synth 8-6014] Unused sequential element q1_reg was removed.  [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbowvdy.v:51]
WARNING: [Synth 8-6014] Unused sequential element q2_reg was removed.  [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternRainbowvdy.v:61]
INFO: [Synth 8-5546] ROM "tmp_fu_122_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp5_fu_449_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_65_fu_387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_63_fu_381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_57_fu_332_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_55_fu_310_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_32_fu_510_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_66_fu_393_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_106_fu_373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_102_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_100_fu_278_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_33_fu_357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_308_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_82_fu_301_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_225_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_fu_219_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternZonePlaLf8.v:33]
INFO: [Synth 8-5546] ROM "tmp_13_fu_248_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_149_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_92_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_91_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_154_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_62_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_140_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_126_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_fu_100_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_77_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_22_fu_102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_76_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_50_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_54_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_40_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_24_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_402_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_89_fu_110_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_404_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'gener4_v_tpg_0_0_v_tpg_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'gener4_v_tpg_0_0_v_tpg_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:23 . Memory (MB): peak = 856.387 ; gain = 545.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "icmp_fu_138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_122_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp5_fu_449_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_32_fu_510_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_63_fu_381_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_65_fu_387_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_66_fu_393_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_57_fu_332_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_55_fu_310_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_106_fu_373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_102_fu_318_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_100_fu_278_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_33_fu_357_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_308_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_225_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_fu_219_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_82_fu_301_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_307_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_int_s_fu_242/ap_return_reg' and it is trimmed from '31' to '16' bits. [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_reg_int_s.v:33]
INFO: [Synth 8-5546] ROM "tmp_13_fu_248_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_149_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg was removed.  [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_tpgPatternZonePlaLf8.v:33]
WARNING: [Synth 8-6014] Unused sequential element grp_reg_int_s_fu_242/ap_return_reg was removed.  [h:/FPGA/VGA/Gen4/Gen4.srcs/sources_1/bd/gener4/ip/gener4_v_tpg_0_0/hdl/verilog/gener4_v_tpg_0_0_reg_int_s.v:33]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_92_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_91_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_154_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_140_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_62_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_100_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_22_fu_102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_77_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_76_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_52_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_50_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_54_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_40_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "call_ret4_tpgPatternTemporalRa_fu_717/tmp_fu_24_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "call_ret15_tpgPRBS_fu_694/icmp_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "call_ret1_tpgPatternBox_fu_349/icmp_fu_402_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "call_ret1_tpgPatternBox_fu_349/tmp_s_fu_208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_tpgPatternCrossHair_fu_376/tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_tpgPatternCrossHair_fu_376/tmp_89_fu_110_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_676/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_685/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_649/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_658/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_667/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_637/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_516/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_625/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_707/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_614/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_694/ap_CS_fsm_reg[0]' (FDSE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_u353_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_v350_U/gener4_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/whiYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/whiYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/blkYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/blkYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_676/whiYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_676/whiYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_685/blkYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_685/blkYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_649/bluYuv_U/gener4_v_tpg_0_0_tpgPatternSolidBlXh4_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_649/bluYuv_U/gener4_v_tpg_0_0_tpgPatternSolidBlXh4_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_667/redYuv_U/gener4_v_tpg_0_0_tpgPatternSolidReZio_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_667/redYuv_U/gener4_v_tpg_0_0_tpgPatternSolidReZio_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_601_u_U/gener4_v_tpg_0_0_tpgPatternDPColorkbM_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_b_U/gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_g_U/gener4_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_g_U/gener4_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_709_u_U/gener4_v_tpg_0_0_tpgPatternDPColormb6_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_b_U/gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_u353_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_v350_U/gener4_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/whiYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/whiYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/blkYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/blkYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_516/tpgBarSelYuv_u352_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_516/tpgBarSelYuv_u352_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/tpgBarSelYuv_u351_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/tpgBarSelYuv_u351_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_676/whiYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_676/whiYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_685/blkYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_685/blkYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_649/bluYuv_U/gener4_v_tpg_0_0_tpgPatternSolidBlXh4_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_649/bluYuv_U/gener4_v_tpg_0_0_tpgPatternSolidBlXh4_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_658/grnYuv_U/gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_658/grnYuv_U/gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_667/redYuv_U/gener4_v_tpg_0_0_tpgPatternSolidReZio_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_667/redYuv_U/gener4_v_tpg_0_0_tpgPatternSolidReZio_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_g_U/gener4_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_g_U/gener4_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_u353_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_v350_U/gener4_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/whiYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/whiYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/blkYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/blkYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_516/tpgBarSelYuv_u352_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_516/tpgBarSelYuv_u352_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/tpgBarSelYuv_u351_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/tpgBarSelYuv_u351_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_676/whiYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_676/whiYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_685/blkYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_685/blkYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_649/bluYuv_U/gener4_v_tpg_0_0_tpgPatternSolidBlXh4_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_649/bluYuv_U/gener4_v_tpg_0_0_tpgPatternSolidBlXh4_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_658/grnYuv_U/gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_658/grnYuv_U/gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_667/redYuv_U/gener4_v_tpg_0_0_tpgPatternSolidReZio_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_667/redYuv_U/gener4_v_tpg_0_0_tpgPatternSolidReZio_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_g_U/gener4_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_b_U/gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_u353_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_v350_U/gener4_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/whiYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/whiYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/blkYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/blkYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_516/tpgBarSelYuv_u352_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_516/tpgBarSelYuv_u352_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/tpgBarSelYuv_u351_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/tpgBarSelYuv_u351_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_676/whiYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_676/whiYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_685/blkYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_685/blkYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_g_U/gener4_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_g_U/gener4_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_u353_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_v350_U/gener4_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/whiYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/whiYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/blkYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/blkYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_516/tpgBarSelYuv_u352_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_516/tpgBarSelYuv_u352_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/tpgBarSelYuv_u351_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/tpgBarSelYuv_u351_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_676/whiYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_676/whiYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_685/blkYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_685/blkYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_u353_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_v350_U/gener4_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/whiYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/whiYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/blkYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/blkYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_676/whiYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_676/whiYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_685/blkYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_685/blkYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_649/bluYuv_U/gener4_v_tpg_0_0_tpgPatternSolidBlXh4_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_649/bluYuv_U/gener4_v_tpg_0_0_tpgPatternSolidBlXh4_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_667/redYuv_U/gener4_v_tpg_0_0_tpgPatternSolidReZio_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_667/redYuv_U/gener4_v_tpg_0_0_tpgPatternSolidReZio_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_u353_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_v350_U/gener4_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternCrossHatch_fu_549/blkYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternSolidBlack_fu_685/blkYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternSolidGreen_fu_658/grnYuv_U/gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom_U/q0_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelRgb_g362_U/gener4_v_tpg_0_0_tpgPatternDPColordEe_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelRgb_b365_U/gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_u353_U/gener4_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_v350_U/gener4_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_516/tpgBarSelRgb_g361_U/gener4_v_tpg_0_0_tpgPatternDPColordEe_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_516/tpgBarSelYuv_y355_U/gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/tpgBarSelRgb_g360_U/gener4_v_tpg_0_0_tpgPatternDPColordEe_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/tpgBarSelYuv_y354_U/gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_g_U/gener4_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_VESA_4_U/gener4_v_tpg_0_0_tpgPatternDPColordEe_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_VESA_4_U/gener4_v_tpg_0_0_tpgPatternDPColordEe_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_601_y_U/gener4_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_y356_U/gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelRgb_b365_U/gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_r_U/gener4_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_601_y_U/gener4_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_y356_U/gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelRgb_b365_U/gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_r_U/gener4_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_601_y_U/gener4_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_709_y_U/gener4_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_601_y_U/gener4_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_y356_U/gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelRgb_b365_U/gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_601_y_U/gener4_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_b_U/gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_r_U/gener4_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_b_U/gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_y356_U/gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelRgb_b365_U/gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_601_y_U/gener4_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_b_U/gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_r_U/gener4_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_601_y_U/gener4_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_y356_U/gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelRgb_b365_U/gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_601_y_U/gener4_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_b_U/gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_y356_U/gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelRgb_b365_U/gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_601_y_U/gener4_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_b_U/gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_y356_U/gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelRgb_b365_U/gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_516/tpgBarSelYuv_y355_U/gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_516/tpgBarSelRgb_r358_U/gener4_v_tpg_0_0_tpgPatternDPColorcud_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/tpgBarSelYuv_y354_U/gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/tpgBarSelRgb_r357_U/gener4_v_tpg_0_0_tpgPatternDPColorcud_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_601_y_U/gener4_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_r_U/gener4_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelRgb_r359_U/gener4_v_tpg_0_0_tpgPatternDPColorcud_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelRgb_b365_U/gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_y356_U/gener4_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_483/tpgBarSelRgb_b365_U/gener4_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_601_y_U/gener4_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_709_y_U/gener4_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_r_U/gener4_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_VESA_5_U/gener4_v_tpg_0_0_tpgPatternDPColorcud_rom_U/q0_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_b_U/gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_v350_U/gener4_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_v350_U/gener4_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternCrossHatch_fu_549/ap_phi_reg_pp0_iter1_hHatch_3_reg_120_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/\grp_tpgPatternCrossHatch_fu_549/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgForeground_U0/\call_ret1_tpgPatternBox_fu_349/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgForeground_U0/\grp_tpgPatternCrossHair_fu_376/whiYuv_2_U/gener4_v_tpg_0_0_tpgPatternCrossHa0iy_rom_U/q0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2AXIvi_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_tpg_CTRL_s_axi_U/\rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (rdata_reg[31]) is unused and will be removed from module gener4_v_tpg_0_0_v_tpg_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/x_read_reg_625_pp0_iter1_reg_reg[15]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/x_read_reg_625_pp0_iter1_reg_reg[14]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/x_read_reg_625_pp0_iter1_reg_reg[13]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/x_read_reg_625_pp0_iter1_reg_reg[12]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/x_read_reg_625_pp0_iter1_reg_reg[11]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/x_read_reg_625_pp0_iter1_reg_reg[10]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/x_read_reg_625_pp0_iter1_reg_reg[9]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/x_read_reg_625_pp0_iter1_reg_reg[8]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/x_read_reg_625_pp0_iter1_reg_reg[7]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/x_read_reg_625_pp0_iter1_reg_reg[6]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/x_read_reg_625_pp0_iter1_reg_reg[5]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/x_read_reg_625_pp0_iter1_reg_reg[4]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/x_read_reg_625_pp0_iter1_reg_reg[3]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/x_read_reg_625_pp0_iter1_reg_reg[2]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternRainbow_fu_429/x_read_reg_625_pp0_iter1_reg_reg[1]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorSqu_fu_438/ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelRgb_CEA_b_U/gener4_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_483/ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_483/hBarSel_3_0_reg[2]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_483/hBarSel_3_0_reg[1]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_v350_U/gener4_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[7]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCheckerBoa_fu_483/tpgBarSelYuv_v350_U/gener4_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[6]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternTartanColo_fu_516/ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCrossHatch_fu_549/ap_phi_reg_pp0_iter1_hHatch_3_reg_120_reg[0]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCrossHatch_fu_549/blkYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCrossHatch_fu_549/whiYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[8]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternZonePlate_fu_570/ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternColorBars_fu_590/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret16_tpgPatternDPColorRam_fu_614/rampVal_2_reg[15]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret16_tpgPatternDPColorRam_fu_614/rampVal_2_reg[14]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret16_tpgPatternDPColorRam_fu_614/rampVal_2_reg[13]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret16_tpgPatternDPColorRam_fu_614/rampVal_2_reg[12]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret16_tpgPatternDPColorRam_fu_614/rampVal_2_reg[11]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret16_tpgPatternDPColorRam_fu_614/rampVal_2_reg[10]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret16_tpgPatternDPColorRam_fu_614/rampVal_2_reg[9]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret16_tpgPatternDPColorRam_fu_614/rampVal_2_reg[8]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternSolidBlue_fu_649/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternSolidGreen_fu_658/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternSolidGreen_fu_658/grnYuv_U/gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom_U/q0_reg[6]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternSolidRed_fu_667/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternSolidWhite_fu_676/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternSolidWhite_fu_676/whiYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[8]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternSolidBlack_fu_685/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternSolidBlack_fu_685/blkYuv_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCrossHatch_fu_549/ap_CS_fsm_reg[0]) is unused and will be removed from module gener4_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (call_ret1_tpgPatternBox_fu_349/ap_CS_fsm_reg[0]) is unused and will be removed from module gener4_v_tpg_0_0_tpgForeground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCrossHair_fu_376/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module gener4_v_tpg_0_0_tpgForeground.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module gener4_v_tpg_0_0_tpgForeground.
WARNING: [Synth 8-3332] Sequential element (grp_tpgPatternCrossHair_fu_376/whiYuv_2_U/gener4_v_tpg_0_0_tpgPatternCrossHa0iy_rom_U/q0_reg[3]) is unused and will be removed from module gener4_v_tpg_0_0_tpgForeground.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module gener4_v_tpg_0_0_MultiPixStream2AXIvi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:49 . Memory (MB): peak = 856.387 ; gain = 545.434
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom_Ui_2_0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom_Ui_2_1/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom_Ui_2_2/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/i_2_7/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/i_2_7/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:10 ; elapsed = 00:02:28 . Memory (MB): peak = 915.504 ; gain = 604.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:39 . Memory (MB): peak = 993.473 ; gain = 682.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/grp_tpgPatternCrossHatch_fu_549/blkYuv_1_U/gener4_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[7]) is unused and will be removed from module gener4_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/grp_tpgPatternCrossHair_fu_376_ap_start_reg_reg) is unused and will be removed from module gener4_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_2_U/gener4_v_tpg_0_0_tpgPatternCrossHa0iy_rom_U/q0_reg[7]) is unused and will be removed from module gener4_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_2_U/gener4_v_tpg_0_0_tpgPatternCrossHa0iy_rom_U/q0_reg[6]) is unused and will be removed from module gener4_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_2_U/gener4_v_tpg_0_0_tpgPatternCrossHa0iy_rom_U/q0_reg[5]) is unused and will be removed from module gener4_v_tpg_0_0_v_tpg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidGreen_fu_658/grnYuv_U/gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom_U/q0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidGreen_fu_658/grnYuv_U/gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom_U/q0_reg[7] )
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/grp_tpgPatternSolidGreen_fu_658/grnYuv_U/gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom_U/q0_reg[7]) is unused and will be removed from module gener4_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/grp_tpgPatternSolidGreen_fu_658/grnYuv_U/gener4_v_tpg_0_0_tpgPatternSolidGrYie_rom_U/q0_reg[0]) is unused and will be removed from module gener4_v_tpg_0_0_v_tpg.
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_1_U/gener4_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tpgSinTableArray_U/gener4_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:27 ; elapsed = 00:02:45 . Memory (MB): peak = 1020.445 ; gain = 709.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:30 ; elapsed = 00:02:48 . Memory (MB): peak = 1020.445 ; gain = 709.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:30 ; elapsed = 00:02:48 . Memory (MB): peak = 1020.445 ; gain = 709.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:31 ; elapsed = 00:02:49 . Memory (MB): peak = 1020.445 ; gain = 709.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:31 ; elapsed = 00:02:49 . Memory (MB): peak = 1020.445 ; gain = 709.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:31 ; elapsed = 00:02:49 . Memory (MB): peak = 1020.445 ; gain = 709.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:31 ; elapsed = 00:02:49 . Memory (MB): peak = 1020.445 ; gain = 709.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   198|
|2     |DSP48E1    |     4|
|3     |DSP48E1_1  |     4|
|4     |DSP48E1_4  |     2|
|5     |DSP48E1_5  |     1|
|6     |LUT1       |   133|
|7     |LUT2       |   261|
|8     |LUT3       |   525|
|9     |LUT4       |   353|
|10    |LUT5       |   363|
|11    |LUT6       |   682|
|12    |MUXF7      |    11|
|13    |MUXF8      |     1|
|14    |RAMB18E1   |     2|
|15    |RAMB18E1_1 |     1|
|16    |RAMB36E1   |     1|
|17    |SRL16E     |     3|
|18    |SRLC32E    |     3|
|19    |FDRE       |  1227|
|20    |FDSE       |    44|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:31 ; elapsed = 00:02:49 . Memory (MB): peak = 1020.445 ; gain = 709.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 226 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:02:23 . Memory (MB): peak = 1020.445 ; gain = 364.930
Synthesis Optimization Complete : Time (s): cpu = 00:02:32 ; elapsed = 00:02:50 . Memory (MB): peak = 1020.445 ; gain = 709.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 225 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
578 Infos, 227 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:03:00 . Memory (MB): peak = 1020.445 ; gain = 709.492
INFO: [Common 17-1381] The checkpoint 'H:/FPGA/VGA/Gen4/Gen4.runs/gener4_v_tpg_0_0_synth_1/gener4_v_tpg_0_0.dcp' has been generated.
