// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2022-2025, X-Ring technologies Inc., All rights reserved.
 */

#ifndef __NPU_MCU_ADDRESS_MAP_H__
#define __NPU_MCU_ADDRESS_MAP_H__



#define NPU_MCU_DDR_MAIN_NIC_S1		0xA0000000
#define NPU_MCU_DDR_MAIN_NIC_S0		0x60000000
#define NPU_MCU_NPU_S_IPCM		0x50627000
#define NPU_MCU_NPU_NS_IPCM		0x50626000
#define NPU_MCU_NPU_UART		0x50625000
#define NPU_MCU_NPU_WDT1		0x50624000
#define NPU_MCU_NPU_WDT0		0x50623000
#define NPU_MCU_NPU_TIMER0		0x50621000
#define NPU_MCU_NPU_MISC		0x50620000
#define NPU_MCU_NPU_CCD		0x50617000
#define NPU_MCU_NPU_SYS_CTRL		0x50612000
#define NPU_MCU_NPU_VMID10		0x50611000
#define NPU_MCU_NPU_VMID9		0x50610000
#define NPU_MCU_NPU_VMID8		0x5060F000
#define NPU_MCU_NPU_VMID7		0x5060E000
#define NPU_MCU_NPU_VMID6		0x5060D000
#define NPU_MCU_NPU_VMID5		0x5060C000
#define NPU_MCU_NPU_VMID4		0x5060B000
#define NPU_MCU_NPU_VMID3		0x5060A000
#define NPU_MCU_NPU_VMID2		0x50609000
#define NPU_MCU_NPU_VMID1		0x50608000
#define NPU_MCU_NPU_VMID0		0x50607000
#define NPU_MCU_NPU_M85_CTRL		0x50606000
#define NPU_MCU_NPU_CRG		0x50605000
#define NPU_MCU_NPU_BIST		0x50604000
#define NPU_MCU_NPU_SEC_REG		0x50603000
#define NPU_MCU_NPU_DMA		0x50602000
#define NPU_MCU_NPU_DMMU1		0x50601000
#define NPU_MCU_NPU_DMMU0		0x50600000
#define NPU_MCU_NPU_SMMU		0x50400000
#define NPU_MCU_NPU_VDSP_ITCM		0x50280000
#define NPU_MCU_NPU_VDSP_DTCM		0x50200000
#define NPU_MCU_NPU_XIODMA		0x50060000
#define NPU_MCU_NPU_VIP5		0x50050000
#define NPU_MCU_NPU_VIP4		0x50040000
#define NPU_MCU_NPU_VIP3		0x50030000
#define NPU_MCU_NPU_VIP2		0x50020000
#define NPU_MCU_NPU_VIP1		0x50010000
#define NPU_MCU_NPU_VIP0		0x50000000
#define NPU_MCU_NPU_CFG_SOC		0x40000000
#define NPU_MCU_NPU_OCM		0x30000000
#define NPU_MCU_NPU_M85_DTCM		0x20000000
#define NPU_MCU_NPU_M85_ITCM		0x00000000

#define NPU_MCU_DDR_MAIN_NIC_S1_SIZE		0x40000000
#define NPU_MCU_DDR_MAIN_NIC_S0_SIZE		0x40000000
#define NPU_MCU_NPU_S_IPCM_SIZE		0x00001000
#define NPU_MCU_NPU_NS_IPCM_SIZE		0x00001000
#define NPU_MCU_NPU_UART_SIZE		0x00001000
#define NPU_MCU_NPU_WDT1_SIZE		0x00001000
#define NPU_MCU_NPU_WDT0_SIZE		0x00001000
#define NPU_MCU_NPU_TIMER0_SIZE		0x00001000
#define NPU_MCU_NPU_MISC_SIZE		0x00001000
#define NPU_MCU_NPU_CCD_SIZE		0x00001000
#define NPU_MCU_NPU_SYS_CTRL_SIZE		0x00005000
#define NPU_MCU_NPU_VMID10_SIZE		0x00001000
#define NPU_MCU_NPU_VMID9_SIZE		0x00001000
#define NPU_MCU_NPU_VMID8_SIZE		0x00001000
#define NPU_MCU_NPU_VMID7_SIZE		0x00001000
#define NPU_MCU_NPU_VMID6_SIZE		0x00001000
#define NPU_MCU_NPU_VMID5_SIZE		0x00001000
#define NPU_MCU_NPU_VMID4_SIZE		0x00001000
#define NPU_MCU_NPU_VMID3_SIZE		0x00001000
#define NPU_MCU_NPU_VMID2_SIZE		0x00001000
#define NPU_MCU_NPU_VMID1_SIZE		0x00001000
#define NPU_MCU_NPU_VMID0_SIZE		0x00001000
#define NPU_MCU_NPU_M85_CTRL_SIZE		0x00001000
#define NPU_MCU_NPU_CRG_SIZE		0x00001000
#define NPU_MCU_NPU_BIST_SIZE		0x00001000
#define NPU_MCU_NPU_SEC_REG_SIZE		0x00001000
#define NPU_MCU_NPU_DMA_SIZE		0x00001000
#define NPU_MCU_NPU_DMMU1_SIZE		0x00001000
#define NPU_MCU_NPU_DMMU0_SIZE		0x00001000
#define NPU_MCU_NPU_SMMU_SIZE		0x00200000
#define NPU_MCU_NPU_VDSP_ITCM_SIZE		0x00010000
#define NPU_MCU_NPU_VDSP_DTCM_SIZE		0x00080000
#define NPU_MCU_NPU_XIODMA_SIZE		0x00010000
#define NPU_MCU_NPU_VIP5_SIZE		0x00010000
#define NPU_MCU_NPU_VIP4_SIZE		0x00010000
#define NPU_MCU_NPU_VIP3_SIZE		0x00010000
#define NPU_MCU_NPU_VIP2_SIZE		0x00010000
#define NPU_MCU_NPU_VIP1_SIZE		0x00010000
#define NPU_MCU_NPU_VIP0_SIZE		0x00010000
#define NPU_MCU_NPU_CFG_SOC_SIZE		0x10000000
#define NPU_MCU_NPU_OCM_SIZE		0x00440000
#define NPU_MCU_NPU_M85_DTCM_SIZE		0x00008000
#define NPU_MCU_NPU_M85_ITCM_SIZE		0x00008000



#endif
