Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Rinaldi-i3/lattice/FPGASDR_3 (searchpath added)
-p C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Rinaldi-i3/lattice/FPGASDR_3/impl1 (searchpath added)
-p C:/Users/Rinaldi-i3/lattice/FPGASDR_3 (searchpath added)
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/impl1/source/top.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/PWM.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/PLL.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/Multiplier.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/UartRX.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/TestUart.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/UartTX.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/AMDemodulator.v
NGD file = FPGASDR_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/impl1/source/top.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/pwm.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/pll.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/multiplier.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/uartrx.v. VERI-1482
WARNING - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/uartrx.v(31): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/uartrx.v(32): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/uartrx.v(33): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/uartrx.v(34): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/uartrx.v(35): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/testuart.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/uarttx.v. VERI-1482
WARNING - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/uarttx.v(25): parameter declaration becomes local in uart_tx with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/uarttx.v(26): parameter declaration becomes local in uart_tx with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/uarttx.v(27): parameter declaration becomes local in uart_tx with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/uarttx.v(28): parameter declaration becomes local in uart_tx with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/uarttx.v(29): parameter declaration becomes local in uart_tx with formal parameter declaration list. VERI-1199
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/amdemodulator.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/impl1/source/top.v(3): compiling module top. VERI-1018
INFO - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/amdemodulator.v(2): compiling module AMDemodulator. VERI-1018
INFO - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/multiplier.v(8): compiling module Multiplier. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): compiling module AND2. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(797): compiling module ND2. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(187): compiling module FD1P3DX. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(138): compiling module FADD2B. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(684): compiling module MULT2. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120): compiling module VHI. VERI-1018
WARNING - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/amdemodulator.v(39): Register NewSample_16_31 is stuck at One. VDB-5014
WARNING - synthesis: Net pwr has following drivers :
	 instance i2

	 instance NewSample_33



ERROR - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/amdemodulator.v(54): net pwr is constantly driven from multiple places at instance NewSample_33, on port q. VDB-1000
