// Seed: 992261358
module module_0 (
    input wire id_0,
    output wor id_1,
    output uwire id_2,
    input wand id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input tri id_7,
    input tri1 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input wor id_11,
    input supply1 id_12,
    input tri id_13,
    output wire id_14,
    input tri id_15,
    input tri id_16,
    input wor id_17,
    input wire id_18,
    input tri id_19,
    output wor id_20
    , id_23,
    input supply0 id_21
);
  wire  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
endmodule
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    output wire id_6
    , id_22,
    input wand id_7,
    input wand id_8,
    input wire id_9,
    output tri id_10,
    output tri id_11,
    output tri1 id_12,
    output wand id_13,
    input supply0 id_14,
    output logic module_1
    , id_23,
    output wire id_16,
    input tri id_17,
    output tri0 id_18,
    output wand id_19,
    output wand id_20
);
  always @(posedge id_2 or id_8 <= 1'b0) begin : LABEL_0
    if (id_3) id_15 <= 1;
  end
  module_0 modCall_1 (
      id_0,
      id_11,
      id_19,
      id_3,
      id_3,
      id_0,
      id_14,
      id_17,
      id_8,
      id_9,
      id_14,
      id_8,
      id_7,
      id_14,
      id_6,
      id_0,
      id_17,
      id_4,
      id_4,
      id_17,
      id_6,
      id_17
  );
  assign modCall_1.id_3 = 0;
endmodule
