
---------- Begin Simulation Statistics ----------
final_tick                                 8517013000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89034                       # Simulator instruction rate (inst/s)
host_mem_usage                                8516220                       # Number of bytes of host memory used
host_op_rate                                    89283                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.94                       # Real time elapsed on the host
host_tick_rate                             1725060318                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      439506                       # Number of instructions simulated
sim_ops                                        440785                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008517                       # Number of seconds simulated
sim_ticks                                  8517013000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.209857                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   12180                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                13209                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1222                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             13067                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             161                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              142                       # Number of indirect misses.
system.cpu.branchPred.lookups                   15342                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     280                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           62                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      439506                       # Number of instructions committed
system.cpu.committedOps                        440785                       # Number of ops (including micro ops) committed
system.cpu.cpi                              19.378605                       # CPI: cycles per instruction
system.cpu.discardedOps                          3263                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             216155                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            200555                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            29195                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7594449                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.051603                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                          8517013                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  178370     40.47%     40.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                  41238      9.36%     49.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.82% # Class of committed instruction
system.cpu.op_class_0::MemRead                 192367     43.64%     93.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 28810      6.54%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   440785                       # Class of committed instruction
system.cpu.tickCycles                          922564                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq              233888                       # Transaction distribution
system.membus.trans_dist::ReadResp             233905                       # Transaction distribution
system.membus.trans_dist::WriteReq              29233                       # Transaction distribution
system.membus.trans_dist::WriteResp             29231                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                30                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               30                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            18                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             18                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            18                       # Transaction distribution
system.membus.pkt_count_system.cpu.fetch1.icache_port::system.mem_ctrl.port        99579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.execute.dcache_port::system.mem_ctrl.port       426792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 526371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.fetch1.icache_port::system.mem_ctrl.port      3186496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.execute.dcache_port::system.mem_ctrl.port       810740                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3997236                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            263187                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  263187    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              263187                       # Request fanout histogram
system.membus.reqLayer0.occupancy           292438000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          446511750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          270311500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8517013000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst         3186496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          700003                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             3886499                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst      3186496                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total        3186496                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.cpu.data       110737                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           110737                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst            49789                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           184146                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               233935                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.cpu.data           29251                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               29251                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          374133044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           82188791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              456321835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     374133044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         374133044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.cpu.data          13001859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              13001859                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         374133044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          95190650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             469323694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples     49790.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    174542.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.016713558250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             9                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             9                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               479216                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 137                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       233936                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       29251                       # Number of write requests accepted
system.mem_ctrl.readBursts                     233936                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     29251                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                    9777                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                  29078                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              47055                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                146                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                362                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                501                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                404                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              22500                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9             151589                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               199                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                17                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                98                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                36                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 40                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 41                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 30                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                29                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 6                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.39                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.18                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     898858250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  1120795000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               5101839500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       4009.91                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 22759.91                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    208200                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      138                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  92.88                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 79.77                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                    131                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                  18814                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                 164841                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                    360                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  49790                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                    31                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                  3455                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                 25581                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                   184                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   157174                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    56654                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                    10331                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        15959                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     899.360612                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    816.598676                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    264.850637                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           330      2.07%      2.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          353      2.21%      4.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          472      2.96%      7.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         1091      6.84%     14.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          401      2.51%     16.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          159      1.00%     17.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          361      2.26%     19.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          271      1.70%     21.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        12521     78.46%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         15959                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            9                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean    24859.888889                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean    1698.923862                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev   68757.603788                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-8191             8     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::204800-212991            1     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              9                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            9                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.222222                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.210768                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.666667                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 8     88.89%     88.89% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 1     11.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              9                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                14346176                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                   625728                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     9344                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  3886563                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                110737                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                       1684.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          1.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     456.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      13.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         13.17                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     13.16                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     8517010000                       # Total gap between requests
system.mem_ctrl.avgGap                       32361.06                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst      3186560                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       662007                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.cpu.data          552                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 374140558.432868421078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 77727602.388302087784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.cpu.data 64811.454438310706                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst        49790                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       184146                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.cpu.data        29251                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst   1229256250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   3872583250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.cpu.data 140890268500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     24688.82                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     21029.96                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.cpu.data   4816596.65                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     92.87                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              88164720                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              46853070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           1245680100                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              553320                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      671801520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        3852588390                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy          26248320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          5931889440                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         696.475330                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE     28863000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    284180000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   8203970000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              25839660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              13711335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            354815160                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy              208800                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      671801520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        3631584570                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy         212356800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          4910317845                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         576.530510                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE    491639250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    284180000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7741193750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   8517013000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8517013000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8517013000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   8517013000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8517013000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8517013000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
