#! /usr/local/Cellar/icarus-verilog/0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa6bac2cf20 .scope module, "foo_pio" "foo_pio" 2 367;
 .timescale 0 0;
v0x7fa6bac45570_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x7fa6bac455f0_0 .net "d2l_bar_a_reg_0_re", 0 0, v0x7fa6bac43980_0; 1 drivers
v0x7fa6bac456b0_0 .net "d2l_bar_a_reg_0_w", 31 0, v0x7fa6bac43a00_0; 1 drivers
v0x7fa6bac459a0_0 .net "d2l_bar_a_reg_0_we", 0 0, v0x7fa6bac43af0_0; 1 drivers
v0x7fa6bac45a60_0 .net "d2l_bar_a_reg_1_re", 0 0, v0x7fa6bac43b70_0; 1 drivers
v0x7fa6bac45ae0_0 .net "d2l_bar_a_reg_1_w", 31 0, v0x7fa6bac43c70_0; 1 drivers
v0x7fa6bac45da0_0 .net "d2l_bar_a_reg_1_we", 0 0, v0x7fa6bac43cf0_0; 1 drivers
v0x7fa6bac45e60_0 .net "dec_leaf_accept", 0 0, L_0x7fa6bac47450; 1 drivers
v0x7fa6bac45ee0_0 .net "dec_leaf_ack", 0 0, v0x7fa6bac44210_0; 1 drivers
v0x7fa6bac45fb0_0 .net "dec_leaf_data_width", 2 0, C4<000>; 1 drivers
v0x7fa6bac46030_0 .net "dec_leaf_nack", 0 0, v0x7fa6bac44360_0; 1 drivers
v0x7fa6bac46110_0 .net "dec_leaf_rd_data", 31 0, v0x7fa6bac444c0_0; 1 drivers
v0x7fa6bac46190_0 .net "dec_leaf_reject", 0 0, L_0x7fa6bac475e0; 1 drivers
v0x7fa6bac46280_0 .net "dec_leaf_retry_atomic", 0 0, C4<0>; 1 drivers
v0x7fa6bac46300_0 .net "h2l_bar_a_reg_0_fld1_w", 9 0, C4<zzzzzzzzzz>; 0 drivers
v0x7fa6bac46400_0 .net "h2l_bar_a_reg_0_fld1_we", 0 0, C4<z>; 0 drivers
v0x7fa6bac46480_0 .net "h2l_bar_a_reg_1_fld1_w", 9 0, C4<zzzzzzzzzz>; 0 drivers
v0x7fa6bac46380_0 .net "h2l_bar_a_reg_1_fld1_we", 0 0, C4<z>; 0 drivers
v0x7fa6bac46590_0 .net "l2d_bar_a_reg_0_r", 31 0, v0x7fa6bac42760_0; 1 drivers
v0x7fa6bac46500_0 .net "l2d_bar_a_reg_1_r", 31 0, v0x7fa6bac427e0_0; 1 drivers
v0x7fa6bac466b0_0 .net "l2h_bar_a_reg_0_fld1_r", 9 0, v0x7fa6bac428d0_0; 1 drivers
v0x7fa6bac46610_0 .net "l2h_bar_a_reg_0_fld2_r", 0 0, v0x7fa6bac42950_0; 1 drivers
v0x7fa6bac467e0_0 .net "l2h_bar_a_reg_1_fld1_r", 9 0, v0x7fa6bac42a50_0; 1 drivers
v0x7fa6bac46730_0 .net "l2h_bar_a_reg_1_fld2_r", 0 0, v0x7fa6bac42ad0_0; 1 drivers
v0x7fa6bac46920_0 .net "leaf_dec_addr", 39 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x7fa6bac46860_0 .net "leaf_dec_block_sel", 0 0, C4<z>; 0 drivers
v0x7fa6bac46a70_0 .net "leaf_dec_cycle", 1 0, C4<zz>; 0 drivers
v0x7fa6bac469a0_0 .net "leaf_dec_valid", 0 0, C4<z>; 0 drivers
v0x7fa6bac46bd0_0 .net "leaf_dec_wr_data", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x7fa6bac46af0_0 .net "leaf_dec_wr_dvld", 0 0, C4<z>; 0 drivers
v0x7fa6bac46d40_0 .net "leaf_dec_wr_width", 2 0, C4<zzz>; 0 drivers
v0x7fa6bac46c50_0 .net "reset", 0 0, C4<z>; 0 drivers
S_0x7fa6bac43140 .scope module, "pio_decode" "foo_jrdl_decode" 2 434, 2 134, S_0x7fa6bac2cf20;
 .timescale 0 0;
L_0x7fa6bac46b70 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa6bac471a0 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x7fa6bac47290 .functor OR 1, C4<z>, v0x7fa6bac44c30_0, C4<0>, C4<0>;
L_0x7fa6bac47330 .functor OR 1, C4<z>, v0x7fa6bac449b0_0, C4<0>, C4<0>;
L_0x7fa6bac47450 .functor AND 1, C4<z>, L_0x7fa6bac471a0, C4<1>, C4<1>;
L_0x7fa6bac47530 .functor NOT 1, L_0x7fa6bac471a0, C4<0>, C4<0>, C4<0>;
L_0x7fa6bac475e0 .functor AND 1, C4<z>, L_0x7fa6bac47530, C4<1>, C4<1>;
L_0x7fa6bac476c0 .functor AND 1, L_0x7fa6bac471a0, L_0x7fa6bac47330, C4<1>, C4<1>;
L_0x7fa6bac47910 .functor AND 1, L_0x7fa6bac476c0, L_0x7fa6bac47840, C4<1>, C4<1>;
L_0x7fa6bac479f0 .functor AND 1, L_0x7fa6bac471a0, L_0x7fa6bac47290, C4<1>, C4<1>;
L_0x7fa6bac47b90 .functor XNOR 1, L_0x7fa6bac47b00, C4<0>, C4<0>, C4<0>;
L_0x7fa6bac47c90 .functor AND 1, L_0x7fa6bac479f0, L_0x7fa6bac47b90, C4<1>, C4<1>;
v0x7fa6bac432c0_0 .net *"_s20", 0 0, L_0x7fa6bac47530; 1 drivers
v0x7fa6bac43340_0 .net *"_s24", 0 0, L_0x7fa6bac476c0; 1 drivers
v0x7fa6bac433c0_0 .net *"_s26", 1 0, C4<10>; 1 drivers
v0x7fa6bac43440_0 .net *"_s28", 0 0, L_0x7fa6bac47840; 1 drivers
v0x7fa6bac434c0_0 .net *"_s32", 0 0, L_0x7fa6bac479f0; 1 drivers
v0x7fa6bac43580_0 .net *"_s35", 0 0, L_0x7fa6bac47b00; 1 drivers
v0x7fa6bac43610_0 .net *"_s36", 0 0, C4<0>; 1 drivers
v0x7fa6bac436d0_0 .net *"_s38", 0 0, L_0x7fa6bac47b90; 1 drivers
v0x7fa6bac43750_0 .net "block_sel", 0 0, L_0x7fa6bac471a0; 1 drivers
v0x7fa6bac43820_0 .net "block_sel_addr", 39 0, C4<0000000000000000000000000000000000000000>; 1 drivers
v0x7fa6bac438a0_0 .alias "clk", 0 0, v0x7fa6bac45570_0;
v0x7fa6bac43980_0 .var "d2l_bar_a_reg_0_re", 0 0;
v0x7fa6bac43a00_0 .var "d2l_bar_a_reg_0_w", 31 0;
v0x7fa6bac43af0_0 .var "d2l_bar_a_reg_0_we", 0 0;
v0x7fa6bac43b70_0 .var "d2l_bar_a_reg_1_re", 0 0;
v0x7fa6bac43c70_0 .var "d2l_bar_a_reg_1_w", 31 0;
v0x7fa6bac43cf0_0 .var "d2l_bar_a_reg_1_we", 0 0;
v0x7fa6bac43bf0_0 .alias "dec_leaf_accept", 0 0, v0x7fa6bac45e60_0;
v0x7fa6bac43e00_0 .alias "dec_leaf_ack", 0 0, v0x7fa6bac45ee0_0;
v0x7fa6bac43f20_0 .alias "dec_leaf_data_width", 2 0, v0x7fa6bac45fb0_0;
v0x7fa6bac43fa0_0 .alias "dec_leaf_nack", 0 0, v0x7fa6bac46030_0;
v0x7fa6bac43d70_0 .alias "dec_leaf_rd_data", 31 0, v0x7fa6bac46110_0;
v0x7fa6bac440d0_0 .alias "dec_leaf_reject", 0 0, v0x7fa6bac46190_0;
v0x7fa6bac43e80_0 .alias "dec_leaf_retry_atomic", 0 0, v0x7fa6bac46280_0;
v0x7fa6bac44210_0 .var "dec_pio_ack", 0 0;
v0x7fa6bac44020_0 .var "dec_pio_ack_next", 0 0;
v0x7fa6bac44360_0 .var "dec_pio_nack", 0 0;
v0x7fa6bac44150_0 .var "dec_pio_nack_next", 0 0;
v0x7fa6bac444c0_0 .var "dec_pio_read_data", 31 0;
v0x7fa6bac44290_0 .var "dec_pio_read_data_d1", 31 0;
v0x7fa6bac44630_0 .var "dec_pio_read_data_next", 31 0;
v0x7fa6bac443e0_0 .var "external_transaction_active", 0 0;
v0x7fa6bac447b0_0 .alias "l2d_bar_a_reg_0_r", 31 0, v0x7fa6bac46590_0;
v0x7fa6bac44540_0 .alias "l2d_bar_a_reg_1_r", 31 0, v0x7fa6bac46500_0;
v0x7fa6bac446b0_0 .alias "leaf_dec_addr", 39 0, v0x7fa6bac46920_0;
v0x7fa6bac44730_0 .alias "leaf_dec_block_sel", 0 0, v0x7fa6bac46860_0;
v0x7fa6bac44830_0 .alias "leaf_dec_cycle", 1 0, v0x7fa6bac46a70_0;
v0x7fa6bac448b0_0 .alias "leaf_dec_valid", 0 0, v0x7fa6bac469a0_0;
v0x7fa6bac44930_0 .net "leaf_dec_valid_active", 0 0, L_0x7fa6bac47330; 1 drivers
v0x7fa6bac449b0_0 .var "leaf_dec_valid_hld1", 0 0;
v0x7fa6bac44a30_0 .var "leaf_dec_valid_hld1_next", 0 0;
v0x7fa6bac44ab0_0 .alias "leaf_dec_wr_data", 31 0, v0x7fa6bac46bd0_0;
v0x7fa6bac44b30_0 .alias "leaf_dec_wr_dvld", 0 0, v0x7fa6bac46af0_0;
v0x7fa6bac44bb0_0 .net "leaf_dec_wr_dvld_active", 0 0, L_0x7fa6bac47290; 1 drivers
v0x7fa6bac44c30_0 .var "leaf_dec_wr_dvld_hld1", 0 0;
v0x7fa6bac44e20_0 .var "leaf_dec_wr_dvld_hld1_next", 0 0;
v0x7fa6bac44ea0_0 .alias "leaf_dec_wr_width", 2 0, v0x7fa6bac46d40_0;
v0x7fa6bac44cb0_0 .var "pio_activate_read", 0 0;
v0x7fa6bac44d30_0 .var "pio_activate_write", 0 0;
v0x7fa6bac44f30_0 .net "pio_dec_address", 0 0, L_0x7fa6bac47040; 1 drivers
v0x7fa6bac44fb0_0 .var "pio_dec_address_d1", 0 0;
v0x7fa6bac45030_0 .net "pio_dec_read", 0 0, L_0x7fa6bac47910; 1 drivers
v0x7fa6bac450b0_0 .net "pio_dec_write", 0 0, L_0x7fa6bac47c90; 1 drivers
v0x7fa6bac45130_0 .net "pio_dec_write_data", 31 0, L_0x7fa6bac46b70; 1 drivers
v0x7fa6bac451b0_0 .var "pio_dec_write_data_d1", 31 0;
v0x7fa6bac453f0_0 .var "pio_external_ack", 0 0;
v0x7fa6bac45470_0 .var "pio_external_ack_next", 0 0;
v0x7fa6bac454f0_0 .var "pio_external_nack", 0 0;
v0x7fa6bac45230_0 .var "pio_external_nack_next", 0 0;
v0x7fa6bac452b0_0 .var "pio_internal_ack", 0 0;
v0x7fa6bac45330_0 .var "pio_internal_nack", 0 0;
v0x7fa6bac45760_0 .var "pio_no_acks", 0 0;
v0x7fa6bac457e0_0 .var "pio_read_active", 0 0;
v0x7fa6bac45860_0 .var "pio_write_active", 0 0;
v0x7fa6bac458e0_0 .alias "reset", 0 0, v0x7fa6bac46c50_0;
E_0x7fa6bac42720/0 .event edge, v0x7fa6bac451b0_0, v0x7fa6bac44fb0_0, v0x7fa6bac45860_0, v0x7fa6bac44210_0;
E_0x7fa6bac42720/1 .event edge, v0x7fa6bac457e0_0, v0x7fa6bac42760_0, v0x7fa6bac427e0_0;
E_0x7fa6bac42720 .event/or E_0x7fa6bac42720/0, E_0x7fa6bac42720/1;
E_0x7fa6bac428a0/0 .event edge, v0x7fa6bac457e0_0, v0x7fa6bac45860_0, v0x7fa6bac452b0_0, v0x7fa6bac443e0_0;
E_0x7fa6bac428a0/1 .event edge, v0x7fa6bac45470_0, v0x7fa6bac45330_0, v0x7fa6bac45230_0, v0x7fa6bac44210_0;
E_0x7fa6bac428a0/2 .event edge, v0x7fa6bac44360_0, v0x7fa6bac453f0_0, v0x7fa6bac454f0_0, v0x7fa6bac450b0_0;
E_0x7fa6bac428a0/3 .event edge, v0x7fa6bac45030_0;
E_0x7fa6bac428a0 .event/or E_0x7fa6bac428a0/0, E_0x7fa6bac428a0/1, E_0x7fa6bac428a0/2, E_0x7fa6bac428a0/3;
E_0x7fa6bac43290/0 .event edge, v0x7fa6bac448b0_0, v0x7fa6bac449b0_0, v0x7fa6bac44020_0, v0x7fa6bac44150_0;
E_0x7fa6bac43290/1 .event edge, v0x7fa6bac44b30_0, v0x7fa6bac44c30_0;
E_0x7fa6bac43290 .event/or E_0x7fa6bac43290/0, E_0x7fa6bac43290/1;
E_0x7fa6bac42f60 .event edge, v0x7fa6bac44290_0;
L_0x7fa6bac47040 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 2, 1;
L_0x7fa6bac47840 .cmp/eq 2, C4<zz>, C4<10>;
L_0x7fa6bac47b00 .part C4<zz>, 1, 1;
S_0x7fa6bac28f70 .scope module, "pio_logic" "foo_jrdl_logic" 2 460, 2 10, S_0x7fa6bac2cf20;
 .timescale 0 0;
v0x7fa6bac06380_0 .alias "clk", 0 0, v0x7fa6bac45570_0;
v0x7fa6bac42100_0 .alias "d2l_bar_a_reg_0_re", 0 0, v0x7fa6bac455f0_0;
v0x7fa6bac42190_0 .alias "d2l_bar_a_reg_0_w", 31 0, v0x7fa6bac456b0_0;
v0x7fa6bac42210_0 .alias "d2l_bar_a_reg_0_we", 0 0, v0x7fa6bac459a0_0;
v0x7fa6bac422a0_0 .alias "d2l_bar_a_reg_1_re", 0 0, v0x7fa6bac45a60_0;
v0x7fa6bac42360_0 .alias "d2l_bar_a_reg_1_w", 31 0, v0x7fa6bac45ae0_0;
v0x7fa6bac423f0_0 .alias "d2l_bar_a_reg_1_we", 0 0, v0x7fa6bac45da0_0;
v0x7fa6bac424b0_0 .alias "h2l_bar_a_reg_0_fld1_w", 9 0, v0x7fa6bac46300_0;
v0x7fa6bac42530_0 .alias "h2l_bar_a_reg_0_fld1_we", 0 0, v0x7fa6bac46400_0;
v0x7fa6bac42600_0 .alias "h2l_bar_a_reg_1_fld1_w", 9 0, v0x7fa6bac46480_0;
v0x7fa6bac42680_0 .alias "h2l_bar_a_reg_1_fld1_we", 0 0, v0x7fa6bac46380_0;
v0x7fa6bac42760_0 .var "l2d_bar_a_reg_0_r", 31 0;
v0x7fa6bac427e0_0 .var "l2d_bar_a_reg_1_r", 31 0;
v0x7fa6bac428d0_0 .var "l2h_bar_a_reg_0_fld1_r", 9 0;
v0x7fa6bac42950_0 .var "l2h_bar_a_reg_0_fld2_r", 0 0;
v0x7fa6bac42a50_0 .var "l2h_bar_a_reg_1_fld1_r", 9 0;
v0x7fa6bac42ad0_0 .var "l2h_bar_a_reg_1_fld2_r", 0 0;
v0x7fa6bac429d0_0 .var "reg_bar_a_reg_0_fld1_next", 9 0;
v0x7fa6bac42be0_0 .var "reg_bar_a_reg_0_fld2_next", 0 0;
v0x7fa6bac42d00_0 .var "reg_bar_a_reg_1_fld1_next", 9 0;
v0x7fa6bac42d80_0 .var "reg_bar_a_reg_1_fld2_next", 0 0;
v0x7fa6bac42b50_0 .alias "reset", 0 0, v0x7fa6bac46c50_0;
v0x7fa6bac42eb0_0 .var "rg_bar_a_reg_0_fld1", 9 0;
v0x7fa6bac42c60_0 .var "rg_bar_a_reg_0_fld2", 0 0;
v0x7fa6bac42ff0_0 .var "rg_bar_a_reg_1_fld1", 9 0;
v0x7fa6bac42e00_0 .var "rg_bar_a_reg_1_fld2", 0 0;
E_0x7fa6bac1c4d0 .event edge, v0x7fa6bac42eb0_0, v0x7fa6bac42c60_0;
E_0x7fa6bac293c0 .event posedge, v0x7fa6bac06380_0;
E_0x7fa6bac1c9e0/0 .event edge, v0x7fa6bac42ff0_0, v0x7fa6bac42e00_0, v0x7fa6bac42680_0, v0x7fa6bac42600_0;
E_0x7fa6bac1c9e0/1 .event edge, v0x7fa6bac423f0_0, v0x7fa6bac42360_0;
E_0x7fa6bac1c9e0 .event/or E_0x7fa6bac1c9e0/0, E_0x7fa6bac1c9e0/1;
E_0x7fa6bac1c370/0 .event edge, v0x7fa6bac42eb0_0, v0x7fa6bac42c60_0, v0x7fa6bac42530_0, v0x7fa6bac424b0_0;
E_0x7fa6bac1c370/1 .event edge, v0x7fa6bac42210_0, v0x7fa6bac42190_0;
E_0x7fa6bac1c370 .event/or E_0x7fa6bac1c370/0, E_0x7fa6bac1c370/1;
E_0x7fa6bac1c710 .event edge, v0x7fa6bac42ff0_0, v0x7fa6bac42e00_0;
    .scope S_0x7fa6bac43140;
T_0 ;
    %wait E_0x7fa6bac42f60;
    %load/v 8, v0x7fa6bac44290_0, 32;
    %set/v v0x7fa6bac444c0_0, 8, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa6bac43140;
T_1 ;
    %wait E_0x7fa6bac293c0;
    %load/v 8, v0x7fa6bac458e0_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fa6bac44290_0, 1, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x7fa6bac44630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fa6bac44290_0, 1, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa6bac43140;
T_2 ;
    %wait E_0x7fa6bac293c0;
    %load/v 8, v0x7fa6bac458e0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac45860_0, 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac457e0_0, 1, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x7fa6bac45860_0, 1;
    %jmp/0  T_2.2, 8;
    %load/v 9, v0x7fa6bac45760_0, 1;
    %jmp/1  T_2.4, 8;
T_2.2 ; End of true expr.
    %load/v 10, v0x7fa6bac44d30_0, 1;
    %jmp/0  T_2.3, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_2.4;
T_2.3 ;
    %mov 9, 10, 1; Return false value
T_2.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac45860_0, 1, 9;
    %load/v 8, v0x7fa6bac457e0_0, 1;
    %jmp/0  T_2.5, 8;
    %load/v 9, v0x7fa6bac45760_0, 1;
    %jmp/1  T_2.7, 8;
T_2.5 ; End of true expr.
    %load/v 10, v0x7fa6bac44cb0_0, 1;
    %jmp/0  T_2.6, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_2.7;
T_2.6 ;
    %mov 9, 10, 1; Return false value
T_2.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac457e0_0, 1, 9;
    %load/v 8, v0x7fa6bac44f30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac44fb0_0, 1, 8;
    %load/v 8, v0x7fa6bac45130_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fa6bac451b0_0, 1, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa6bac43140;
T_3 ;
    %wait E_0x7fa6bac43290;
    %load/v 8, v0x7fa6bac448b0_0, 1;
    %load/v 9, v0x7fa6bac449b0_0, 1;
    %or 8, 9, 1;
    %set/v v0x7fa6bac44a30_0, 8, 1;
    %load/v 8, v0x7fa6bac44020_0, 1;
    %load/v 9, v0x7fa6bac44150_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v0x7fa6bac44a30_0, 0, 1;
T_3.0 ;
    %load/v 8, v0x7fa6bac44b30_0, 1;
    %load/v 9, v0x7fa6bac44c30_0, 1;
    %or 8, 9, 1;
    %set/v v0x7fa6bac44e20_0, 8, 1;
    %load/v 8, v0x7fa6bac44020_0, 1;
    %load/v 9, v0x7fa6bac44150_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x7fa6bac448b0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v0x7fa6bac44e20_0, 0, 1;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fa6bac43140;
T_4 ;
    %wait E_0x7fa6bac293c0;
    %load/v 8, v0x7fa6bac458e0_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac449b0_0, 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac44c30_0, 1, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x7fa6bac44a30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac449b0_0, 1, 8;
    %load/v 8, v0x7fa6bac44e20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac44c30_0, 1, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fa6bac43140;
T_5 ;
    %wait E_0x7fa6bac428a0;
    %load/v 8, v0x7fa6bac457e0_0, 1;
    %load/v 9, v0x7fa6bac45860_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x7fa6bac452b0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7fa6bac443e0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7fa6bac45330_0, 8, 1;
    %load/v 8, v0x7fa6bac452b0_0, 1;
    %load/v 9, v0x7fa6bac45470_0, 1;
    %load/v 10, v0x7fa6bac443e0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0x7fa6bac44020_0, 8, 1;
    %load/v 8, v0x7fa6bac45330_0, 1;
    %load/v 9, v0x7fa6bac45230_0, 1;
    %load/v 10, v0x7fa6bac443e0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0x7fa6bac44150_0, 8, 1;
    %load/v 8, v0x7fa6bac44210_0, 1;
    %load/v 9, v0x7fa6bac44360_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x7fa6bac453f0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x7fa6bac454f0_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %set/v v0x7fa6bac45760_0, 8, 1;
    %load/v 8, v0x7fa6bac450b0_0, 1;
    %load/v 9, v0x7fa6bac44210_0, 1;
    %load/v 10, v0x7fa6bac44360_0, 1;
    %or 9, 10, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7fa6bac44d30_0, 8, 1;
    %load/v 8, v0x7fa6bac45030_0, 1;
    %load/v 9, v0x7fa6bac44210_0, 1;
    %load/v 10, v0x7fa6bac44360_0, 1;
    %or 9, 10, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7fa6bac44cb0_0, 8, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fa6bac43140;
T_6 ;
    %wait E_0x7fa6bac293c0;
    %load/v 8, v0x7fa6bac458e0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac44210_0, 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac44360_0, 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac453f0_0, 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac454f0_0, 1, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x7fa6bac44210_0, 1;
    %jmp/0  T_6.2, 8;
    %mov 9, 0, 1;
    %jmp/1  T_6.4, 8;
T_6.2 ; End of true expr.
    %load/v 10, v0x7fa6bac44020_0, 1;
    %jmp/0  T_6.3, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_6.4;
T_6.3 ;
    %mov 9, 10, 1; Return false value
T_6.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac44210_0, 1, 9;
    %load/v 8, v0x7fa6bac44360_0, 1;
    %jmp/0  T_6.5, 8;
    %mov 9, 0, 1;
    %jmp/1  T_6.7, 8;
T_6.5 ; End of true expr.
    %load/v 10, v0x7fa6bac44150_0, 1;
    %jmp/0  T_6.6, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_6.7;
T_6.6 ;
    %mov 9, 10, 1; Return false value
T_6.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac44360_0, 1, 9;
    %load/v 8, v0x7fa6bac45470_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac453f0_0, 1, 8;
    %load/v 8, v0x7fa6bac45230_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac454f0_0, 1, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa6bac43140;
T_7 ;
    %wait E_0x7fa6bac42720;
    %set/v v0x7fa6bac452b0_0, 0, 1;
    %set/v v0x7fa6bac443e0_0, 0, 1;
    %set/v v0x7fa6bac45470_0, 0, 1;
    %set/v v0x7fa6bac45230_0, 0, 1;
    %set/v v0x7fa6bac44630_0, 0, 32;
    %load/v 8, v0x7fa6bac451b0_0, 32;
    %set/v v0x7fa6bac43a00_0, 8, 32;
    %set/v v0x7fa6bac43af0_0, 0, 1;
    %set/v v0x7fa6bac43980_0, 0, 1;
    %load/v 8, v0x7fa6bac451b0_0, 32;
    %set/v v0x7fa6bac43c70_0, 8, 32;
    %set/v v0x7fa6bac43cf0_0, 0, 1;
    %set/v v0x7fa6bac43b70_0, 0, 1;
    %load/v 8, v0x7fa6bac44fb0_0, 1;
    %cmp/z 8, 0, 1;
    %jmp/1 T_7.0, 4;
    %cmp/z 8, 1, 1;
    %jmp/1 T_7.1, 4;
    %jmp T_7.2;
T_7.0 ;
    %load/v 8, v0x7fa6bac45860_0, 1;
    %load/v 9, v0x7fa6bac44210_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7fa6bac43af0_0, 8, 1;
    %load/v 8, v0x7fa6bac457e0_0, 1;
    %load/v 9, v0x7fa6bac44210_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7fa6bac43980_0, 8, 1;
    %load/v 8, v0x7fa6bac457e0_0, 1;
    %load/v 9, v0x7fa6bac45860_0, 1;
    %or 8, 9, 1;
    %set/v v0x7fa6bac452b0_0, 8, 1;
    %load/v 8, v0x7fa6bac447b0_0, 32;
    %set/v v0x7fa6bac44630_0, 8, 32;
    %jmp T_7.2;
T_7.1 ;
    %load/v 8, v0x7fa6bac45860_0, 1;
    %load/v 9, v0x7fa6bac44210_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7fa6bac43cf0_0, 8, 1;
    %load/v 8, v0x7fa6bac457e0_0, 1;
    %load/v 9, v0x7fa6bac44210_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7fa6bac43b70_0, 8, 1;
    %load/v 8, v0x7fa6bac457e0_0, 1;
    %load/v 9, v0x7fa6bac45860_0, 1;
    %or 8, 9, 1;
    %set/v v0x7fa6bac452b0_0, 8, 1;
    %load/v 8, v0x7fa6bac44540_0, 32;
    %set/v v0x7fa6bac44630_0, 8, 32;
    %jmp T_7.2;
T_7.2 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa6bac28f70;
T_8 ;
    %wait E_0x7fa6bac1c710;
    %set/v v0x7fa6bac427e0_0, 0, 32;
    %load/v 8, v0x7fa6bac42ff0_0, 10;
    %ix/load 0, 0, 0;
    %set/x0 v0x7fa6bac427e0_0, 8, 10;
    %load/v 8, v0x7fa6bac42e00_0, 1;
    %ix/load 0, 15, 0;
    %set/x0 v0x7fa6bac427e0_0, 8, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fa6bac28f70;
T_9 ;
    %wait E_0x7fa6bac1c370;
    %load/v 8, v0x7fa6bac42eb0_0, 10;
    %set/v v0x7fa6bac429d0_0, 8, 10;
    %load/v 8, v0x7fa6bac42eb0_0, 10;
    %set/v v0x7fa6bac428d0_0, 8, 10;
    %load/v 8, v0x7fa6bac42c60_0, 1;
    %set/v v0x7fa6bac42be0_0, 8, 1;
    %load/v 8, v0x7fa6bac42c60_0, 1;
    %set/v v0x7fa6bac42950_0, 8, 1;
    %load/v 8, v0x7fa6bac42530_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x7fa6bac424b0_0, 10;
    %set/v v0x7fa6bac429d0_0, 8, 10;
T_9.0 ;
    %load/v 8, v0x7fa6bac42210_0, 1;
    %jmp/0xz  T_9.2, 8;
    %load/v 8, v0x7fa6bac42190_0, 10; Only need 10 of 32 bits
; Save base=8 wid=10 in lookaside.
    %set/v v0x7fa6bac429d0_0, 8, 10;
T_9.2 ;
    %load/v 8, v0x7fa6bac42210_0, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.6, 4;
    %load/x1p 8, v0x7fa6bac42190_0, 1;
    %jmp T_9.7;
T_9.6 ;
    %mov 8, 2, 1;
T_9.7 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x7fa6bac42be0_0, 8, 1;
T_9.4 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fa6bac28f70;
T_10 ;
    %wait E_0x7fa6bac293c0;
    %load/v 8, v0x7fa6bac42b50_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x7fa6bac42eb0_0, 1, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x7fa6bac429d0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x7fa6bac42eb0_0, 1, 8;
    %load/v 8, v0x7fa6bac42be0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac42c60_0, 1, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa6bac28f70;
T_11 ;
    %wait E_0x7fa6bac1c9e0;
    %load/v 8, v0x7fa6bac42ff0_0, 10;
    %set/v v0x7fa6bac42d00_0, 8, 10;
    %load/v 8, v0x7fa6bac42ff0_0, 10;
    %set/v v0x7fa6bac42a50_0, 8, 10;
    %load/v 8, v0x7fa6bac42e00_0, 1;
    %set/v v0x7fa6bac42d80_0, 8, 1;
    %load/v 8, v0x7fa6bac42e00_0, 1;
    %set/v v0x7fa6bac42ad0_0, 8, 1;
    %load/v 8, v0x7fa6bac42680_0, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0x7fa6bac42600_0, 10;
    %set/v v0x7fa6bac42d00_0, 8, 10;
T_11.0 ;
    %load/v 8, v0x7fa6bac423f0_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v0x7fa6bac42360_0, 10; Only need 10 of 32 bits
; Save base=8 wid=10 in lookaside.
    %set/v v0x7fa6bac42d00_0, 8, 10;
T_11.2 ;
    %load/v 8, v0x7fa6bac423f0_0, 1;
    %jmp/0xz  T_11.4, 8;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.6, 4;
    %load/x1p 8, v0x7fa6bac42360_0, 1;
    %jmp T_11.7;
T_11.6 ;
    %mov 8, 2, 1;
T_11.7 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x7fa6bac42d80_0, 8, 1;
T_11.4 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fa6bac28f70;
T_12 ;
    %wait E_0x7fa6bac293c0;
    %load/v 8, v0x7fa6bac42b50_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x7fa6bac42ff0_0, 1, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x7fa6bac42d00_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x7fa6bac42ff0_0, 1, 8;
    %load/v 8, v0x7fa6bac42d80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fa6bac42e00_0, 1, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fa6bac28f70;
T_13 ;
    %wait E_0x7fa6bac1c4d0;
    %set/v v0x7fa6bac42760_0, 0, 32;
    %load/v 8, v0x7fa6bac42eb0_0, 10;
    %ix/load 0, 0, 0;
    %set/x0 v0x7fa6bac42760_0, 8, 10;
    %load/v 8, v0x7fa6bac42c60_0, 1;
    %ix/load 0, 15, 0;
    %set/x0 v0x7fa6bac42760_0, 8, 1;
    %jmp T_13;
    .thread T_13, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "output.v";
