<h2 id="Ncore3.6DMI:2024w44:10/28/24-11/01/24-Highlights:">Highlights:</h2><ul><li><p>Internal release modeling done and regression for bringup at 96%. Pivoting to 3.7 feature verification.</p></li></ul><h2 id="Ncore3.6DMI:2024w44:10/28/24-11/01/24-Activities:">Activities:</h2><ul><li><p>3.7</p><ul><li><p>Error testing</p><ul><li><p>Enabled a configuration with SRAM, hit some maestro snags but was able to figure it out.</p></li><li><p>Working on test development this week.</p></li></ul></li><li><p>DV bug pending debug: <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15745" rel="nofollow">https://arterisip.atlassian.net/browse/CONC-15745</a> </p></li><li><p>VIP</p><ul><li><p>Need to enable VIP read data interleaving for DMI | TBD</p><ul><li><p>[CONC-15242] Explore-Data interleaving on synopsys vip - Jira</p></li></ul></li><li><p>Backpressure modeling | TBD</p><ul><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15743" rel="nofollow">https://arterisip.atlassian.net/browse/CONC-15743</a> </p></li><li><p>[CONC-13674] Improved delay control and delay modeling in smi_if and axi_if - Jira </p></li></ul></li></ul></li></ul></li><li><p>New Sequence:</p><ul><li><p>Finished coding internal release modeling and also modified RB request/release resource mechanism to be a lower order search method from what existed before, regressions are at 98% pausing development work to focus on 3.7 features this week</p><ul><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15583" rel="nofollow">https://arterisip.atlassian.net/browse/CONC-15583</a> DONE</p></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15670" rel="nofollow">https://arterisip.atlassian.net/browse/CONC-15670</a> DONE</p></li></ul></li></ul></li></ul><h2 id="Ncore3.6DMI:2024w44:10/28/24-11/01/24-Amee:">Amee: <a class="confluence-userlink user-mention" data-account-id="712020:8f1e1572-cdc5-4487-b043-1a0e740fd71a" href="https://arterisip.atlassian.net/wiki/people/712020:8f1e1572-cdc5-4487-b043-1a0e740fd71a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aatman Kansagra (Deactivated)</a></h2><ul><li><p>RAL updates</p><ul><li><p>Ensuring RAL block is being used in scoreboard instead of plus args from test and passing/setting values manually case by case for different registers. Effort is close to done and is being verified on config9 scratchpad.</p></li><li><p><a class="external-link" href="https://arterisip.atlassian.net/issues/CONC-12512" rel="nofollow">https://arterisip.atlassian.net/issues/CONC-12512</a> </p></li></ul></li></ul>