-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    JcoupLocal_0_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_0_0_ce0 : OUT STD_LOGIC;
    JcoupLocal_0_0_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_0_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_0_1_ce0 : OUT STD_LOGIC;
    JcoupLocal_0_1_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_0_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_0_2_ce0 : OUT STD_LOGIC;
    JcoupLocal_0_2_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_0_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_0_3_ce0 : OUT STD_LOGIC;
    JcoupLocal_0_3_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_0_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_0_4_ce0 : OUT STD_LOGIC;
    JcoupLocal_0_4_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_0_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_0_5_ce0 : OUT STD_LOGIC;
    JcoupLocal_0_5_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_0_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_0_6_ce0 : OUT STD_LOGIC;
    JcoupLocal_0_6_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_0_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_0_7_ce0 : OUT STD_LOGIC;
    JcoupLocal_0_7_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_0_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_0_8_ce0 : OUT STD_LOGIC;
    JcoupLocal_0_8_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_0_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_0_9_ce0 : OUT STD_LOGIC;
    JcoupLocal_0_9_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_0_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_0_10_ce0 : OUT STD_LOGIC;
    JcoupLocal_0_10_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_0_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_0_11_ce0 : OUT STD_LOGIC;
    JcoupLocal_0_11_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_0_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_0_12_ce0 : OUT STD_LOGIC;
    JcoupLocal_0_12_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_0_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_0_13_ce0 : OUT STD_LOGIC;
    JcoupLocal_0_13_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_0_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_0_14_ce0 : OUT STD_LOGIC;
    JcoupLocal_0_14_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_0_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_0_15_ce0 : OUT STD_LOGIC;
    JcoupLocal_0_15_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_1_0_ce0 : OUT STD_LOGIC;
    JcoupLocal_1_0_we0 : OUT STD_LOGIC;
    JcoupLocal_1_0_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_0_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_1_1_ce0 : OUT STD_LOGIC;
    JcoupLocal_1_1_we0 : OUT STD_LOGIC;
    JcoupLocal_1_1_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_1_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_1_2_ce0 : OUT STD_LOGIC;
    JcoupLocal_1_2_we0 : OUT STD_LOGIC;
    JcoupLocal_1_2_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_2_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_1_3_ce0 : OUT STD_LOGIC;
    JcoupLocal_1_3_we0 : OUT STD_LOGIC;
    JcoupLocal_1_3_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_3_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_1_4_ce0 : OUT STD_LOGIC;
    JcoupLocal_1_4_we0 : OUT STD_LOGIC;
    JcoupLocal_1_4_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_4_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_1_5_ce0 : OUT STD_LOGIC;
    JcoupLocal_1_5_we0 : OUT STD_LOGIC;
    JcoupLocal_1_5_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_5_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_1_6_ce0 : OUT STD_LOGIC;
    JcoupLocal_1_6_we0 : OUT STD_LOGIC;
    JcoupLocal_1_6_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_6_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_1_7_ce0 : OUT STD_LOGIC;
    JcoupLocal_1_7_we0 : OUT STD_LOGIC;
    JcoupLocal_1_7_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_7_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_1_8_ce0 : OUT STD_LOGIC;
    JcoupLocal_1_8_we0 : OUT STD_LOGIC;
    JcoupLocal_1_8_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_8_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_1_9_ce0 : OUT STD_LOGIC;
    JcoupLocal_1_9_we0 : OUT STD_LOGIC;
    JcoupLocal_1_9_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_9_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_1_10_ce0 : OUT STD_LOGIC;
    JcoupLocal_1_10_we0 : OUT STD_LOGIC;
    JcoupLocal_1_10_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_10_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_1_11_ce0 : OUT STD_LOGIC;
    JcoupLocal_1_11_we0 : OUT STD_LOGIC;
    JcoupLocal_1_11_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_11_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_1_12_ce0 : OUT STD_LOGIC;
    JcoupLocal_1_12_we0 : OUT STD_LOGIC;
    JcoupLocal_1_12_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_12_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_1_13_ce0 : OUT STD_LOGIC;
    JcoupLocal_1_13_we0 : OUT STD_LOGIC;
    JcoupLocal_1_13_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_13_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_1_14_ce0 : OUT STD_LOGIC;
    JcoupLocal_1_14_we0 : OUT STD_LOGIC;
    JcoupLocal_1_14_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_14_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_1_15_ce0 : OUT STD_LOGIC;
    JcoupLocal_1_15_we0 : OUT STD_LOGIC;
    JcoupLocal_1_15_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_1_15_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_2_0_ce0 : OUT STD_LOGIC;
    JcoupLocal_2_0_we0 : OUT STD_LOGIC;
    JcoupLocal_2_0_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_0_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_2_1_ce0 : OUT STD_LOGIC;
    JcoupLocal_2_1_we0 : OUT STD_LOGIC;
    JcoupLocal_2_1_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_1_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_2_2_ce0 : OUT STD_LOGIC;
    JcoupLocal_2_2_we0 : OUT STD_LOGIC;
    JcoupLocal_2_2_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_2_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_2_3_ce0 : OUT STD_LOGIC;
    JcoupLocal_2_3_we0 : OUT STD_LOGIC;
    JcoupLocal_2_3_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_3_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_2_4_ce0 : OUT STD_LOGIC;
    JcoupLocal_2_4_we0 : OUT STD_LOGIC;
    JcoupLocal_2_4_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_4_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_2_5_ce0 : OUT STD_LOGIC;
    JcoupLocal_2_5_we0 : OUT STD_LOGIC;
    JcoupLocal_2_5_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_5_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_2_6_ce0 : OUT STD_LOGIC;
    JcoupLocal_2_6_we0 : OUT STD_LOGIC;
    JcoupLocal_2_6_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_6_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_2_7_ce0 : OUT STD_LOGIC;
    JcoupLocal_2_7_we0 : OUT STD_LOGIC;
    JcoupLocal_2_7_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_7_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_2_8_ce0 : OUT STD_LOGIC;
    JcoupLocal_2_8_we0 : OUT STD_LOGIC;
    JcoupLocal_2_8_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_8_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_2_9_ce0 : OUT STD_LOGIC;
    JcoupLocal_2_9_we0 : OUT STD_LOGIC;
    JcoupLocal_2_9_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_9_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_2_10_ce0 : OUT STD_LOGIC;
    JcoupLocal_2_10_we0 : OUT STD_LOGIC;
    JcoupLocal_2_10_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_10_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_2_11_ce0 : OUT STD_LOGIC;
    JcoupLocal_2_11_we0 : OUT STD_LOGIC;
    JcoupLocal_2_11_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_11_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_2_12_ce0 : OUT STD_LOGIC;
    JcoupLocal_2_12_we0 : OUT STD_LOGIC;
    JcoupLocal_2_12_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_12_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_2_13_ce0 : OUT STD_LOGIC;
    JcoupLocal_2_13_we0 : OUT STD_LOGIC;
    JcoupLocal_2_13_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_13_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_2_14_ce0 : OUT STD_LOGIC;
    JcoupLocal_2_14_we0 : OUT STD_LOGIC;
    JcoupLocal_2_14_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_14_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_2_15_ce0 : OUT STD_LOGIC;
    JcoupLocal_2_15_we0 : OUT STD_LOGIC;
    JcoupLocal_2_15_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_2_15_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_3_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_3_0_ce0 : OUT STD_LOGIC;
    JcoupLocal_3_0_we0 : OUT STD_LOGIC;
    JcoupLocal_3_0_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_3_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_3_1_ce0 : OUT STD_LOGIC;
    JcoupLocal_3_1_we0 : OUT STD_LOGIC;
    JcoupLocal_3_1_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_3_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_3_2_ce0 : OUT STD_LOGIC;
    JcoupLocal_3_2_we0 : OUT STD_LOGIC;
    JcoupLocal_3_2_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_3_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_3_3_ce0 : OUT STD_LOGIC;
    JcoupLocal_3_3_we0 : OUT STD_LOGIC;
    JcoupLocal_3_3_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_3_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_3_4_ce0 : OUT STD_LOGIC;
    JcoupLocal_3_4_we0 : OUT STD_LOGIC;
    JcoupLocal_3_4_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_3_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_3_5_ce0 : OUT STD_LOGIC;
    JcoupLocal_3_5_we0 : OUT STD_LOGIC;
    JcoupLocal_3_5_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_3_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_3_6_ce0 : OUT STD_LOGIC;
    JcoupLocal_3_6_we0 : OUT STD_LOGIC;
    JcoupLocal_3_6_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_3_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_3_7_ce0 : OUT STD_LOGIC;
    JcoupLocal_3_7_we0 : OUT STD_LOGIC;
    JcoupLocal_3_7_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_3_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_3_8_ce0 : OUT STD_LOGIC;
    JcoupLocal_3_8_we0 : OUT STD_LOGIC;
    JcoupLocal_3_8_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_3_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_3_9_ce0 : OUT STD_LOGIC;
    JcoupLocal_3_9_we0 : OUT STD_LOGIC;
    JcoupLocal_3_9_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_3_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_3_10_ce0 : OUT STD_LOGIC;
    JcoupLocal_3_10_we0 : OUT STD_LOGIC;
    JcoupLocal_3_10_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_3_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_3_11_ce0 : OUT STD_LOGIC;
    JcoupLocal_3_11_we0 : OUT STD_LOGIC;
    JcoupLocal_3_11_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_3_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_3_12_ce0 : OUT STD_LOGIC;
    JcoupLocal_3_12_we0 : OUT STD_LOGIC;
    JcoupLocal_3_12_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_3_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_3_13_ce0 : OUT STD_LOGIC;
    JcoupLocal_3_13_we0 : OUT STD_LOGIC;
    JcoupLocal_3_13_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_3_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_3_14_ce0 : OUT STD_LOGIC;
    JcoupLocal_3_14_we0 : OUT STD_LOGIC;
    JcoupLocal_3_14_d0 : OUT STD_LOGIC_VECTOR (511 downto 0);
    JcoupLocal_3_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    JcoupLocal_3_15_ce0 : OUT STD_LOGIC;
    JcoupLocal_3_15_we0 : OUT STD_LOGIC;
    JcoupLocal_3_15_d0 : OUT STD_LOGIC_VECTOR (511 downto 0) );
end;


architecture behav of QuantumMonteCarloU50_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln292_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln296_fu_1048_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln296_reg_1261 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln296_reg_1261_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln296_reg_1261_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln296_1_fu_1062_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_1_reg_1266 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_1_reg_1266_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_1_reg_1266_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_fu_1087_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_reg_1398 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln296_reg_1398_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal packOfst_fu_192 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_packOfst_1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln292_fu_1042_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_1090_p18 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_1_fu_1144_p18 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_s_fu_1197_p18 : STD_LOGIC_VECTOR (511 downto 0);
    signal lshr_ln296_s_fu_1052_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1090_p17 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component QuantumMonteCarloU50_mux_1664_512_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (511 downto 0);
        din1 : IN STD_LOGIC_VECTOR (511 downto 0);
        din2 : IN STD_LOGIC_VECTOR (511 downto 0);
        din3 : IN STD_LOGIC_VECTOR (511 downto 0);
        din4 : IN STD_LOGIC_VECTOR (511 downto 0);
        din5 : IN STD_LOGIC_VECTOR (511 downto 0);
        din6 : IN STD_LOGIC_VECTOR (511 downto 0);
        din7 : IN STD_LOGIC_VECTOR (511 downto 0);
        din8 : IN STD_LOGIC_VECTOR (511 downto 0);
        din9 : IN STD_LOGIC_VECTOR (511 downto 0);
        din10 : IN STD_LOGIC_VECTOR (511 downto 0);
        din11 : IN STD_LOGIC_VECTOR (511 downto 0);
        din12 : IN STD_LOGIC_VECTOR (511 downto 0);
        din13 : IN STD_LOGIC_VECTOR (511 downto 0);
        din14 : IN STD_LOGIC_VECTOR (511 downto 0);
        din15 : IN STD_LOGIC_VECTOR (511 downto 0);
        din16 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout : OUT STD_LOGIC_VECTOR (511 downto 0) );
    end component;


    component QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_1664_512_1_1_U538 : component QuantumMonteCarloU50_mux_1664_512_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 512,
        din1_WIDTH => 512,
        din2_WIDTH => 512,
        din3_WIDTH => 512,
        din4_WIDTH => 512,
        din5_WIDTH => 512,
        din6_WIDTH => 512,
        din7_WIDTH => 512,
        din8_WIDTH => 512,
        din9_WIDTH => 512,
        din10_WIDTH => 512,
        din11_WIDTH => 512,
        din12_WIDTH => 512,
        din13_WIDTH => 512,
        din14_WIDTH => 512,
        din15_WIDTH => 512,
        din16_WIDTH => 64,
        dout_WIDTH => 512)
    port map (
        din0 => JcoupLocal_0_0_q0,
        din1 => JcoupLocal_0_1_q0,
        din2 => JcoupLocal_0_2_q0,
        din3 => JcoupLocal_0_3_q0,
        din4 => JcoupLocal_0_4_q0,
        din5 => JcoupLocal_0_5_q0,
        din6 => JcoupLocal_0_6_q0,
        din7 => JcoupLocal_0_7_q0,
        din8 => JcoupLocal_0_8_q0,
        din9 => JcoupLocal_0_9_q0,
        din10 => JcoupLocal_0_10_q0,
        din11 => JcoupLocal_0_11_q0,
        din12 => JcoupLocal_0_12_q0,
        din13 => JcoupLocal_0_13_q0,
        din14 => JcoupLocal_0_14_q0,
        din15 => JcoupLocal_0_15_q0,
        din16 => tmp_fu_1090_p17,
        dout => tmp_fu_1090_p18);

    mux_1664_512_1_1_U539 : component QuantumMonteCarloU50_mux_1664_512_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 512,
        din1_WIDTH => 512,
        din2_WIDTH => 512,
        din3_WIDTH => 512,
        din4_WIDTH => 512,
        din5_WIDTH => 512,
        din6_WIDTH => 512,
        din7_WIDTH => 512,
        din8_WIDTH => 512,
        din9_WIDTH => 512,
        din10_WIDTH => 512,
        din11_WIDTH => 512,
        din12_WIDTH => 512,
        din13_WIDTH => 512,
        din14_WIDTH => 512,
        din15_WIDTH => 512,
        din16_WIDTH => 64,
        dout_WIDTH => 512)
    port map (
        din0 => JcoupLocal_1_0_q0,
        din1 => JcoupLocal_1_1_q0,
        din2 => JcoupLocal_1_2_q0,
        din3 => JcoupLocal_1_3_q0,
        din4 => JcoupLocal_1_4_q0,
        din5 => JcoupLocal_1_5_q0,
        din6 => JcoupLocal_1_6_q0,
        din7 => JcoupLocal_1_7_q0,
        din8 => JcoupLocal_1_8_q0,
        din9 => JcoupLocal_1_9_q0,
        din10 => JcoupLocal_1_10_q0,
        din11 => JcoupLocal_1_11_q0,
        din12 => JcoupLocal_1_12_q0,
        din13 => JcoupLocal_1_13_q0,
        din14 => JcoupLocal_1_14_q0,
        din15 => JcoupLocal_1_15_q0,
        din16 => zext_ln296_reg_1398,
        dout => tmp_1_fu_1144_p18);

    mux_1664_512_1_1_U540 : component QuantumMonteCarloU50_mux_1664_512_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 512,
        din1_WIDTH => 512,
        din2_WIDTH => 512,
        din3_WIDTH => 512,
        din4_WIDTH => 512,
        din5_WIDTH => 512,
        din6_WIDTH => 512,
        din7_WIDTH => 512,
        din8_WIDTH => 512,
        din9_WIDTH => 512,
        din10_WIDTH => 512,
        din11_WIDTH => 512,
        din12_WIDTH => 512,
        din13_WIDTH => 512,
        din14_WIDTH => 512,
        din15_WIDTH => 512,
        din16_WIDTH => 64,
        dout_WIDTH => 512)
    port map (
        din0 => JcoupLocal_2_0_q0,
        din1 => JcoupLocal_2_1_q0,
        din2 => JcoupLocal_2_2_q0,
        din3 => JcoupLocal_2_3_q0,
        din4 => JcoupLocal_2_4_q0,
        din5 => JcoupLocal_2_5_q0,
        din6 => JcoupLocal_2_6_q0,
        din7 => JcoupLocal_2_7_q0,
        din8 => JcoupLocal_2_8_q0,
        din9 => JcoupLocal_2_9_q0,
        din10 => JcoupLocal_2_10_q0,
        din11 => JcoupLocal_2_11_q0,
        din12 => JcoupLocal_2_12_q0,
        din13 => JcoupLocal_2_13_q0,
        din14 => JcoupLocal_2_14_q0,
        din15 => JcoupLocal_2_15_q0,
        din16 => zext_ln296_reg_1398_pp0_iter2_reg,
        dout => tmp_s_fu_1197_p18);

    flow_control_loop_pipe_sequential_init_U : component QuantumMonteCarloU50_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    packOfst_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln292_fu_1036_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    packOfst_fu_192 <= add_ln292_fu_1042_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    packOfst_fu_192 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                trunc_ln296_reg_1261_pp0_iter1_reg <= trunc_ln296_reg_1261;
                    zext_ln296_1_reg_1266_pp0_iter1_reg(3 downto 0) <= zext_ln296_1_reg_1266(3 downto 0);
                    zext_ln296_reg_1398(3 downto 0) <= zext_ln296_fu_1087_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln292_fu_1036_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln296_reg_1261 <= trunc_ln296_fu_1048_p1;
                    zext_ln296_1_reg_1266(3 downto 0) <= zext_ln296_1_fu_1062_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                trunc_ln296_reg_1261_pp0_iter2_reg <= trunc_ln296_reg_1261_pp0_iter1_reg;
                    zext_ln296_1_reg_1266_pp0_iter2_reg(3 downto 0) <= zext_ln296_1_reg_1266_pp0_iter1_reg(3 downto 0);
                    zext_ln296_reg_1398_pp0_iter2_reg(3 downto 0) <= zext_ln296_reg_1398(3 downto 0);
            end if;
        end if;
    end process;
    zext_ln296_1_reg_1266(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln296_1_reg_1266_pp0_iter1_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln296_1_reg_1266_pp0_iter2_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln296_reg_1398(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln296_reg_1398_pp0_iter2_reg(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    JcoupLocal_0_0_address0 <= zext_ln296_1_fu_1062_p1(4 - 1 downto 0);

    JcoupLocal_0_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_0_0_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_0_10_address0 <= zext_ln296_1_fu_1062_p1(4 - 1 downto 0);

    JcoupLocal_0_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_0_10_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_0_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_0_11_address0 <= zext_ln296_1_fu_1062_p1(4 - 1 downto 0);

    JcoupLocal_0_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_0_11_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_0_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_0_12_address0 <= zext_ln296_1_fu_1062_p1(4 - 1 downto 0);

    JcoupLocal_0_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_0_12_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_0_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_0_13_address0 <= zext_ln296_1_fu_1062_p1(4 - 1 downto 0);

    JcoupLocal_0_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_0_13_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_0_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_0_14_address0 <= zext_ln296_1_fu_1062_p1(4 - 1 downto 0);

    JcoupLocal_0_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_0_14_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_0_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_0_15_address0 <= zext_ln296_1_fu_1062_p1(4 - 1 downto 0);

    JcoupLocal_0_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_0_15_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_0_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_0_1_address0 <= zext_ln296_1_fu_1062_p1(4 - 1 downto 0);

    JcoupLocal_0_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_0_1_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_0_2_address0 <= zext_ln296_1_fu_1062_p1(4 - 1 downto 0);

    JcoupLocal_0_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_0_2_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_0_3_address0 <= zext_ln296_1_fu_1062_p1(4 - 1 downto 0);

    JcoupLocal_0_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_0_3_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_0_4_address0 <= zext_ln296_1_fu_1062_p1(4 - 1 downto 0);

    JcoupLocal_0_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_0_4_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_0_5_address0 <= zext_ln296_1_fu_1062_p1(4 - 1 downto 0);

    JcoupLocal_0_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_0_5_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_0_6_address0 <= zext_ln296_1_fu_1062_p1(4 - 1 downto 0);

    JcoupLocal_0_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_0_6_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_0_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_0_7_address0 <= zext_ln296_1_fu_1062_p1(4 - 1 downto 0);

    JcoupLocal_0_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_0_7_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_0_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_0_8_address0 <= zext_ln296_1_fu_1062_p1(4 - 1 downto 0);

    JcoupLocal_0_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_0_8_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_0_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_0_9_address0 <= zext_ln296_1_fu_1062_p1(4 - 1 downto 0);

    JcoupLocal_0_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_0_9_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_0_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_0_address0 <= zext_ln296_1_reg_1266(4 - 1 downto 0);

    JcoupLocal_1_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_0_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_0_d0 <= tmp_fu_1090_p18;

    JcoupLocal_1_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261)
    begin
        if (((trunc_ln296_reg_1261 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_0_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_10_address0 <= zext_ln296_1_reg_1266(4 - 1 downto 0);

    JcoupLocal_1_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_10_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_10_d0 <= tmp_fu_1090_p18;

    JcoupLocal_1_10_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261)
    begin
        if (((trunc_ln296_reg_1261 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_10_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_11_address0 <= zext_ln296_1_reg_1266(4 - 1 downto 0);

    JcoupLocal_1_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_11_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_11_d0 <= tmp_fu_1090_p18;

    JcoupLocal_1_11_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261)
    begin
        if (((trunc_ln296_reg_1261 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_11_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_12_address0 <= zext_ln296_1_reg_1266(4 - 1 downto 0);

    JcoupLocal_1_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_12_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_12_d0 <= tmp_fu_1090_p18;

    JcoupLocal_1_12_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261)
    begin
        if (((trunc_ln296_reg_1261 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_12_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_13_address0 <= zext_ln296_1_reg_1266(4 - 1 downto 0);

    JcoupLocal_1_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_13_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_13_d0 <= tmp_fu_1090_p18;

    JcoupLocal_1_13_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261)
    begin
        if (((trunc_ln296_reg_1261 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_13_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_14_address0 <= zext_ln296_1_reg_1266(4 - 1 downto 0);

    JcoupLocal_1_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_14_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_14_d0 <= tmp_fu_1090_p18;

    JcoupLocal_1_14_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261)
    begin
        if (((trunc_ln296_reg_1261 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_14_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_15_address0 <= zext_ln296_1_reg_1266(4 - 1 downto 0);

    JcoupLocal_1_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_15_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_15_d0 <= tmp_fu_1090_p18;

    JcoupLocal_1_15_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261)
    begin
        if (((trunc_ln296_reg_1261 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_15_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_1_address0 <= zext_ln296_1_reg_1266(4 - 1 downto 0);

    JcoupLocal_1_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_1_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_1_d0 <= tmp_fu_1090_p18;

    JcoupLocal_1_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261)
    begin
        if (((trunc_ln296_reg_1261 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_1_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_2_address0 <= zext_ln296_1_reg_1266(4 - 1 downto 0);

    JcoupLocal_1_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_2_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_2_d0 <= tmp_fu_1090_p18;

    JcoupLocal_1_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261)
    begin
        if (((trunc_ln296_reg_1261 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_2_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_3_address0 <= zext_ln296_1_reg_1266(4 - 1 downto 0);

    JcoupLocal_1_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_3_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_3_d0 <= tmp_fu_1090_p18;

    JcoupLocal_1_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261)
    begin
        if (((trunc_ln296_reg_1261 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_3_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_4_address0 <= zext_ln296_1_reg_1266(4 - 1 downto 0);

    JcoupLocal_1_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_4_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_4_d0 <= tmp_fu_1090_p18;

    JcoupLocal_1_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261)
    begin
        if (((trunc_ln296_reg_1261 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_4_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_5_address0 <= zext_ln296_1_reg_1266(4 - 1 downto 0);

    JcoupLocal_1_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_5_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_5_d0 <= tmp_fu_1090_p18;

    JcoupLocal_1_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261)
    begin
        if (((trunc_ln296_reg_1261 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_5_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_6_address0 <= zext_ln296_1_reg_1266(4 - 1 downto 0);

    JcoupLocal_1_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_6_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_6_d0 <= tmp_fu_1090_p18;

    JcoupLocal_1_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261)
    begin
        if (((trunc_ln296_reg_1261 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_6_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_7_address0 <= zext_ln296_1_reg_1266(4 - 1 downto 0);

    JcoupLocal_1_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_7_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_7_d0 <= tmp_fu_1090_p18;

    JcoupLocal_1_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261)
    begin
        if (((trunc_ln296_reg_1261 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_7_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_8_address0 <= zext_ln296_1_reg_1266(4 - 1 downto 0);

    JcoupLocal_1_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_8_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_8_d0 <= tmp_fu_1090_p18;

    JcoupLocal_1_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261)
    begin
        if (((trunc_ln296_reg_1261 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_8_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_9_address0 <= zext_ln296_1_reg_1266(4 - 1 downto 0);

    JcoupLocal_1_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_9_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_1_9_d0 <= tmp_fu_1090_p18;

    JcoupLocal_1_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261)
    begin
        if (((trunc_ln296_reg_1261 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            JcoupLocal_1_9_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_1_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_0_address0 <= zext_ln296_1_reg_1266_pp0_iter1_reg(4 - 1 downto 0);

    JcoupLocal_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_0_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_0_d0 <= tmp_1_fu_1144_p18;

    JcoupLocal_2_0_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter1_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter1_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_0_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_10_address0 <= zext_ln296_1_reg_1266_pp0_iter1_reg(4 - 1 downto 0);

    JcoupLocal_2_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_10_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_10_d0 <= tmp_1_fu_1144_p18;

    JcoupLocal_2_10_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter1_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter1_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_10_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_11_address0 <= zext_ln296_1_reg_1266_pp0_iter1_reg(4 - 1 downto 0);

    JcoupLocal_2_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_11_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_11_d0 <= tmp_1_fu_1144_p18;

    JcoupLocal_2_11_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter1_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter1_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_11_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_12_address0 <= zext_ln296_1_reg_1266_pp0_iter1_reg(4 - 1 downto 0);

    JcoupLocal_2_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_12_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_12_d0 <= tmp_1_fu_1144_p18;

    JcoupLocal_2_12_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter1_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter1_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_12_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_13_address0 <= zext_ln296_1_reg_1266_pp0_iter1_reg(4 - 1 downto 0);

    JcoupLocal_2_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_13_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_13_d0 <= tmp_1_fu_1144_p18;

    JcoupLocal_2_13_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter1_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter1_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_13_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_14_address0 <= zext_ln296_1_reg_1266_pp0_iter1_reg(4 - 1 downto 0);

    JcoupLocal_2_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_14_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_14_d0 <= tmp_1_fu_1144_p18;

    JcoupLocal_2_14_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter1_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter1_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_14_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_15_address0 <= zext_ln296_1_reg_1266_pp0_iter1_reg(4 - 1 downto 0);

    JcoupLocal_2_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_15_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_15_d0 <= tmp_1_fu_1144_p18;

    JcoupLocal_2_15_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter1_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter1_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_15_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_1_address0 <= zext_ln296_1_reg_1266_pp0_iter1_reg(4 - 1 downto 0);

    JcoupLocal_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_1_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_1_d0 <= tmp_1_fu_1144_p18;

    JcoupLocal_2_1_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter1_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter1_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_1_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_2_address0 <= zext_ln296_1_reg_1266_pp0_iter1_reg(4 - 1 downto 0);

    JcoupLocal_2_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_2_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_2_d0 <= tmp_1_fu_1144_p18;

    JcoupLocal_2_2_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter1_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter1_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_2_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_3_address0 <= zext_ln296_1_reg_1266_pp0_iter1_reg(4 - 1 downto 0);

    JcoupLocal_2_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_3_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_3_d0 <= tmp_1_fu_1144_p18;

    JcoupLocal_2_3_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter1_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter1_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_3_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_4_address0 <= zext_ln296_1_reg_1266_pp0_iter1_reg(4 - 1 downto 0);

    JcoupLocal_2_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_4_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_4_d0 <= tmp_1_fu_1144_p18;

    JcoupLocal_2_4_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter1_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter1_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_4_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_5_address0 <= zext_ln296_1_reg_1266_pp0_iter1_reg(4 - 1 downto 0);

    JcoupLocal_2_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_5_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_5_d0 <= tmp_1_fu_1144_p18;

    JcoupLocal_2_5_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter1_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter1_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_5_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_6_address0 <= zext_ln296_1_reg_1266_pp0_iter1_reg(4 - 1 downto 0);

    JcoupLocal_2_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_6_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_6_d0 <= tmp_1_fu_1144_p18;

    JcoupLocal_2_6_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter1_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter1_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_6_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_7_address0 <= zext_ln296_1_reg_1266_pp0_iter1_reg(4 - 1 downto 0);

    JcoupLocal_2_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_7_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_7_d0 <= tmp_1_fu_1144_p18;

    JcoupLocal_2_7_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter1_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter1_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_7_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_8_address0 <= zext_ln296_1_reg_1266_pp0_iter1_reg(4 - 1 downto 0);

    JcoupLocal_2_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_8_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_8_d0 <= tmp_1_fu_1144_p18;

    JcoupLocal_2_8_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter1_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter1_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_8_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_9_address0 <= zext_ln296_1_reg_1266_pp0_iter1_reg(4 - 1 downto 0);

    JcoupLocal_2_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_9_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_2_9_d0 <= tmp_1_fu_1144_p18;

    JcoupLocal_2_9_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter1_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter1_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            JcoupLocal_2_9_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_2_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_0_address0 <= zext_ln296_1_reg_1266_pp0_iter2_reg(4 - 1 downto 0);

    JcoupLocal_3_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_0_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_0_d0 <= tmp_s_fu_1197_p18;

    JcoupLocal_3_0_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter2_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter2_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_0_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_10_address0 <= zext_ln296_1_reg_1266_pp0_iter2_reg(4 - 1 downto 0);

    JcoupLocal_3_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_10_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_10_d0 <= tmp_s_fu_1197_p18;

    JcoupLocal_3_10_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter2_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter2_reg = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_10_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_11_address0 <= zext_ln296_1_reg_1266_pp0_iter2_reg(4 - 1 downto 0);

    JcoupLocal_3_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_11_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_11_d0 <= tmp_s_fu_1197_p18;

    JcoupLocal_3_11_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter2_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter2_reg = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_11_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_12_address0 <= zext_ln296_1_reg_1266_pp0_iter2_reg(4 - 1 downto 0);

    JcoupLocal_3_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_12_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_12_d0 <= tmp_s_fu_1197_p18;

    JcoupLocal_3_12_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter2_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter2_reg = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_12_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_13_address0 <= zext_ln296_1_reg_1266_pp0_iter2_reg(4 - 1 downto 0);

    JcoupLocal_3_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_13_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_13_d0 <= tmp_s_fu_1197_p18;

    JcoupLocal_3_13_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter2_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter2_reg = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_13_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_14_address0 <= zext_ln296_1_reg_1266_pp0_iter2_reg(4 - 1 downto 0);

    JcoupLocal_3_14_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_14_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_14_d0 <= tmp_s_fu_1197_p18;

    JcoupLocal_3_14_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter2_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter2_reg = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_14_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_15_address0 <= zext_ln296_1_reg_1266_pp0_iter2_reg(4 - 1 downto 0);

    JcoupLocal_3_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_15_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_15_d0 <= tmp_s_fu_1197_p18;

    JcoupLocal_3_15_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter2_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter2_reg = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_15_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_1_address0 <= zext_ln296_1_reg_1266_pp0_iter2_reg(4 - 1 downto 0);

    JcoupLocal_3_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_1_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_1_d0 <= tmp_s_fu_1197_p18;

    JcoupLocal_3_1_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter2_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter2_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_1_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_2_address0 <= zext_ln296_1_reg_1266_pp0_iter2_reg(4 - 1 downto 0);

    JcoupLocal_3_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_2_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_2_d0 <= tmp_s_fu_1197_p18;

    JcoupLocal_3_2_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter2_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter2_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_2_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_3_address0 <= zext_ln296_1_reg_1266_pp0_iter2_reg(4 - 1 downto 0);

    JcoupLocal_3_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_3_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_3_d0 <= tmp_s_fu_1197_p18;

    JcoupLocal_3_3_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter2_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter2_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_3_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_4_address0 <= zext_ln296_1_reg_1266_pp0_iter2_reg(4 - 1 downto 0);

    JcoupLocal_3_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_4_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_4_d0 <= tmp_s_fu_1197_p18;

    JcoupLocal_3_4_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter2_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter2_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_4_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_5_address0 <= zext_ln296_1_reg_1266_pp0_iter2_reg(4 - 1 downto 0);

    JcoupLocal_3_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_5_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_5_d0 <= tmp_s_fu_1197_p18;

    JcoupLocal_3_5_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter2_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter2_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_5_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_6_address0 <= zext_ln296_1_reg_1266_pp0_iter2_reg(4 - 1 downto 0);

    JcoupLocal_3_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_6_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_6_d0 <= tmp_s_fu_1197_p18;

    JcoupLocal_3_6_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter2_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter2_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_6_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_7_address0 <= zext_ln296_1_reg_1266_pp0_iter2_reg(4 - 1 downto 0);

    JcoupLocal_3_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_7_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_7_d0 <= tmp_s_fu_1197_p18;

    JcoupLocal_3_7_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter2_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter2_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_7_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_8_address0 <= zext_ln296_1_reg_1266_pp0_iter2_reg(4 - 1 downto 0);

    JcoupLocal_3_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_8_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_8_d0 <= tmp_s_fu_1197_p18;

    JcoupLocal_3_8_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter2_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter2_reg = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_8_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_9_address0 <= zext_ln296_1_reg_1266_pp0_iter2_reg(4 - 1 downto 0);

    JcoupLocal_3_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_9_ce0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    JcoupLocal_3_9_d0 <= tmp_s_fu_1197_p18;

    JcoupLocal_3_9_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln296_reg_1261_pp0_iter2_reg)
    begin
        if (((trunc_ln296_reg_1261_pp0_iter2_reg = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            JcoupLocal_3_9_we0 <= ap_const_logic_1;
        else 
            JcoupLocal_3_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln292_fu_1042_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_packOfst_1) + unsigned(ap_const_lv9_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln292_fu_1036_p2)
    begin
        if (((icmp_ln292_fu_1036_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_packOfst_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, packOfst_fu_192, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_packOfst_1 <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_packOfst_1 <= packOfst_fu_192;
        end if; 
    end process;

    icmp_ln292_fu_1036_p2 <= "1" when (ap_sig_allocacmp_packOfst_1 = ap_const_lv9_100) else "0";
    lshr_ln296_s_fu_1052_p4 <= ap_sig_allocacmp_packOfst_1(7 downto 4);
    tmp_fu_1090_p17 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln296_reg_1261),64));
    trunc_ln296_fu_1048_p1 <= ap_sig_allocacmp_packOfst_1(4 - 1 downto 0);
    zext_ln296_1_fu_1062_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln296_s_fu_1052_p4),64));
    zext_ln296_fu_1087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln296_reg_1261),64));
end behav;
