2020.12.02.08:22:30 Info: Saving generation log to D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/audioblade_system_generation.rpt
2020.12.02.08:22:30 Info: Starting: <b>Create HDL design files for synthesis</b>
2020.12.02.08:22:30 Info: qsys-generate D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system.qsys --synthesis=VHDL --output-directory=D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\audioblade_system --family="Arria 10" --part=10AS066H2F34I1HG
2020.12.02.08:22:30 Info: Loading quartus/audioblade_system.qsys
2020.12.02.08:22:31 Info: Reading input file
2020.12.02.08:22:31 Info: Adding FE_AD4020_Left [FE_AD4020 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_AD4020_Left
2020.12.02.08:22:31 Info: Adding FE_AD4020_Right [FE_AD4020 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_AD4020_Right
2020.12.02.08:22:31 Info: Adding FE_AD5791_v1_Left [FE_AD5791_v1 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_AD5791_v1_Left
2020.12.02.08:22:31 Info: Adding FE_AD5791_v1_Right [FE_AD5791_v1 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_AD5791_v1_Right
2020.12.02.08:22:31 Info: Adding FE_AD7768_v1_0 [FE_AD7768_v1 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_AD7768_v1_0
2020.12.02.08:22:31 Info: Adding FE_FPGA_Microphone_Encoder_Decoder_0 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_0
2020.12.02.08:22:31 Info: Adding FE_FPGA_Microphone_Encoder_Decoder_1 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_1
2020.12.02.08:22:31 Info: Adding FE_FPGA_Microphone_Encoder_Decoder_10 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_10
2020.12.02.08:22:31 Info: Adding FE_FPGA_Microphone_Encoder_Decoder_11 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_11
2020.12.02.08:22:31 Info: Adding FE_FPGA_Microphone_Encoder_Decoder_12 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_12
2020.12.02.08:22:31 Info: Adding FE_FPGA_Microphone_Encoder_Decoder_13 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_13
2020.12.02.08:22:31 Info: Adding FE_FPGA_Microphone_Encoder_Decoder_14 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_14
2020.12.02.08:22:31 Info: Adding FE_FPGA_Microphone_Encoder_Decoder_15 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_15
2020.12.02.08:22:31 Info: Adding FE_FPGA_Microphone_Encoder_Decoder_2 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_2
2020.12.02.08:22:31 Info: Adding FE_FPGA_Microphone_Encoder_Decoder_3 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_3
2020.12.02.08:22:31 Info: Adding FE_FPGA_Microphone_Encoder_Decoder_4 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_4
2020.12.02.08:22:31 Info: Adding FE_FPGA_Microphone_Encoder_Decoder_5 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_5
2020.12.02.08:22:31 Info: Adding FE_FPGA_Microphone_Encoder_Decoder_6 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_6
2020.12.02.08:22:31 Info: Adding FE_FPGA_Microphone_Encoder_Decoder_7 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_7
2020.12.02.08:22:31 Info: Adding FE_FPGA_Microphone_Encoder_Decoder_8 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_8
2020.12.02.08:22:31 Info: Adding FE_FPGA_Microphone_Encoder_Decoder_9 [FE_FPGA_Microphone_Encoder_Decoder 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_FPGA_Microphone_Encoder_Decoder_9
2020.12.02.08:22:31 Info: Adding FE_Qsys_AD1939_Audio_Blade_v1_0 [FE_Qsys_AD1939_Audio_Blade_v1 1.0]
2020.12.02.08:22:31 Info: Parameterizing module FE_Qsys_AD1939_Audio_Blade_v1_0
2020.12.02.08:22:31 Info: Adding arria10_hps_0 [altera_arria10_hps 18.0]
2020.12.02.08:22:31 Info: Parameterizing module arria10_hps_0
2020.12.02.08:22:31 Info: Adding axi_clk_bridge [altera_clock_bridge 18.0]
2020.12.02.08:22:31 Info: Parameterizing module axi_clk_bridge
2020.12.02.08:22:31 Info: Adding clk_1 [clock_source 18.0]
2020.12.02.08:22:31 Info: Parameterizing module clk_1
2020.12.02.08:22:31 Info: Adding clk_AD1939_ABCLK [clock_source 18.0]
2020.12.02.08:22:31 Info: Parameterizing module clk_AD1939_ABCLK
2020.12.02.08:22:31 Info: Adding clk_AD1939_ALRCLK [clock_source 18.0]
2020.12.02.08:22:31 Info: Parameterizing module clk_AD1939_ALRCLK
2020.12.02.08:22:31 Info: Adding emif_0 [altera_emif 18.0]
2020.12.02.08:22:31 Info: Parameterizing module emif_0
2020.12.02.08:22:31 Info: Adding emif_a10_hps_0 [altera_emif_a10_hps 18.0]
2020.12.02.08:22:31 Info: Parameterizing module emif_a10_hps_0
2020.12.02.08:22:31 Info: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.0]
2020.12.02.08:22:31 Info: Parameterizing module mm_clock_crossing_bridge_0
2020.12.02.08:22:31 Info: Adding mux_ddr_0 [mux_ddr 1.0]
2020.12.02.08:22:31 Info: Parameterizing module mux_ddr_0
2020.12.02.08:22:31 Info: Adding pll_using_AD1939_MCLK [altera_iopll 18.0]
2020.12.02.08:22:31 Info: Parameterizing module pll_using_AD1939_MCLK
2020.12.02.08:22:31 Info: Adding som_config [altera_avalon_pio 18.0]
2020.12.02.08:22:31 Info: Parameterizing module som_config
2020.12.02.08:22:31 Info: Adding ur_ear_fpga_sim_0 [ur_ear_fpga_sim 1.0]
2020.12.02.08:22:31 Info: Parameterizing module ur_ear_fpga_sim_0
2020.12.02.08:22:31 Info: Building connections
2020.12.02.08:22:31 Info: Parameterizing connections
2020.12.02.08:22:31 Info: Validating
2020.12.02.08:22:37 Info: Done reading input file
2020.12.02.08:22:44 Info: audioblade_system.emif_0: Fast simulation model disabled due to additional core clocks.  High-fidelity simulation model will be used.
2020.12.02.08:22:44 Info: audioblade_system.emif_0.arch: Periodic OCT re-calibration is disabled because the interface uses calibrated IO standards for either Address, Command or Clock signals.
2020.12.02.08:22:44 Info: audioblade_system.emif_0.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
2020.12.02.08:22:44 Info: audioblade_system.emif_0.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component/SODIMM".
2020.12.02.08:22:44 Info: audioblade_system.emif_0.arch: Interface estimated to require 3 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
2020.12.02.08:22:44 Info: audioblade_system.emif_0.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1200.0
2020.12.02.08:22:44 Info: audioblade_system.emif_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
2020.12.02.08:22:44 Info: audioblade_system.emif_a10_hps_0: When ECC is enabled, a partial write using the DM pins triggers a read-modify-write operation.  Frequent partial writes can lead to poor efficiency.
2020.12.02.08:22:44 Info: audioblade_system.emif_a10_hps_0: Debug features for HPS are currently not supported.
2020.12.02.08:22:44 Info: audioblade_system.emif_a10_hps_0.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component/SODIMM".
2020.12.02.08:22:44 Info: audioblade_system.emif_a10_hps_0.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
2020.12.02.08:22:44 Info: audioblade_system.emif_a10_hps_0.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1200.0
2020.12.02.08:22:44 Info: audioblade_system.emif_a10_hps_0.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
2020.12.02.08:22:44 Warning: audioblade_system.pll_using_AD1939_MCLK: Able to implement PLL - Actual settings differ from Requested settings
2020.12.02.08:22:44 Info: audioblade_system.som_config: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2020.12.02.08:22:44 Info: audioblade_system.FE_AD4020_Left.Line_In/FE_AD5791_v1_Left.Line_Out: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
2020.12.02.08:22:44 Info: audioblade_system.FE_AD4020_Right.Line_In/FE_AD5791_v1_Right.Line_Out: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
2020.12.02.08:22:44 Info: audioblade_system.FE_Qsys_AD1939_Audio_Blade_v1_0.Line_In/ur_ear_fpga_sim_0.avalon_streaming_sink: The source channel signal is 2 bits, but the sink is 1 bits. Avalon-ST Adapter will be inserted.
2020.12.02.08:22:44 Info: audioblade_system.ur_ear_fpga_sim_0.avalon_streaming_source/FE_Qsys_AD1939_Audio_Blade_v1_0.Line_Out: The source channel signal is 1 bits, but the sink is 2 bits. Avalon-ST Adapter will be inserted.
2020.12.02.08:22:44 Info: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_1.mic_output/FE_Qsys_AD1939_Audio_Blade_v1_0.Headphone_Out: The source channel signal is 4 bits, but the sink is 2 bits. Avalon-ST Adapter will be inserted.
2020.12.02.08:22:44 Warning: audioblade_system.FE_AD7768_v1_0.data_out: <b>FE_AD7768_v1_0.data_out</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_0.bme_output: <b>FE_FPGA_Microphone_Encoder_Decoder_0.bme_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_0.mic_output: <b>FE_FPGA_Microphone_Encoder_Decoder_0.mic_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_0.cfg_input: <b>FE_FPGA_Microphone_Encoder_Decoder_0.cfg_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_0.rgb_input: <b>FE_FPGA_Microphone_Encoder_Decoder_0.rgb_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_1.bme_output: <b>FE_FPGA_Microphone_Encoder_Decoder_1.bme_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_1.cfg_input: <b>FE_FPGA_Microphone_Encoder_Decoder_1.cfg_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_1.rgb_input: <b>FE_FPGA_Microphone_Encoder_Decoder_1.rgb_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_10.bme_output: <b>FE_FPGA_Microphone_Encoder_Decoder_10.bme_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_10.mic_output: <b>FE_FPGA_Microphone_Encoder_Decoder_10.mic_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_10.cfg_input: <b>FE_FPGA_Microphone_Encoder_Decoder_10.cfg_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_10.rgb_input: <b>FE_FPGA_Microphone_Encoder_Decoder_10.rgb_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_11.bme_output: <b>FE_FPGA_Microphone_Encoder_Decoder_11.bme_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_11.mic_output: <b>FE_FPGA_Microphone_Encoder_Decoder_11.mic_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_11.cfg_input: <b>FE_FPGA_Microphone_Encoder_Decoder_11.cfg_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_11.rgb_input: <b>FE_FPGA_Microphone_Encoder_Decoder_11.rgb_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_12.bme_output: <b>FE_FPGA_Microphone_Encoder_Decoder_12.bme_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_12.mic_output: <b>FE_FPGA_Microphone_Encoder_Decoder_12.mic_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_12.cfg_input: <b>FE_FPGA_Microphone_Encoder_Decoder_12.cfg_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_12.rgb_input: <b>FE_FPGA_Microphone_Encoder_Decoder_12.rgb_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_13.bme_output: <b>FE_FPGA_Microphone_Encoder_Decoder_13.bme_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_13.mic_output: <b>FE_FPGA_Microphone_Encoder_Decoder_13.mic_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_13.cfg_input: <b>FE_FPGA_Microphone_Encoder_Decoder_13.cfg_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_13.rgb_input: <b>FE_FPGA_Microphone_Encoder_Decoder_13.rgb_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_14.bme_output: <b>FE_FPGA_Microphone_Encoder_Decoder_14.bme_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_14.mic_output: <b>FE_FPGA_Microphone_Encoder_Decoder_14.mic_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_14.cfg_input: <b>FE_FPGA_Microphone_Encoder_Decoder_14.cfg_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_14.rgb_input: <b>FE_FPGA_Microphone_Encoder_Decoder_14.rgb_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_15.bme_output: <b>FE_FPGA_Microphone_Encoder_Decoder_15.bme_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_15.mic_output: <b>FE_FPGA_Microphone_Encoder_Decoder_15.mic_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_15.cfg_input: <b>FE_FPGA_Microphone_Encoder_Decoder_15.cfg_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_15.rgb_input: <b>FE_FPGA_Microphone_Encoder_Decoder_15.rgb_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_2.bme_output: <b>FE_FPGA_Microphone_Encoder_Decoder_2.bme_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_2.mic_output: <b>FE_FPGA_Microphone_Encoder_Decoder_2.mic_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_2.cfg_input: <b>FE_FPGA_Microphone_Encoder_Decoder_2.cfg_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_2.rgb_input: <b>FE_FPGA_Microphone_Encoder_Decoder_2.rgb_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_3.bme_output: <b>FE_FPGA_Microphone_Encoder_Decoder_3.bme_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_3.mic_output: <b>FE_FPGA_Microphone_Encoder_Decoder_3.mic_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_3.cfg_input: <b>FE_FPGA_Microphone_Encoder_Decoder_3.cfg_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_3.rgb_input: <b>FE_FPGA_Microphone_Encoder_Decoder_3.rgb_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_4.bme_output: <b>FE_FPGA_Microphone_Encoder_Decoder_4.bme_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_4.mic_output: <b>FE_FPGA_Microphone_Encoder_Decoder_4.mic_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_4.cfg_input: <b>FE_FPGA_Microphone_Encoder_Decoder_4.cfg_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_4.rgb_input: <b>FE_FPGA_Microphone_Encoder_Decoder_4.rgb_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_5.bme_output: <b>FE_FPGA_Microphone_Encoder_Decoder_5.bme_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_5.mic_output: <b>FE_FPGA_Microphone_Encoder_Decoder_5.mic_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_5.cfg_input: <b>FE_FPGA_Microphone_Encoder_Decoder_5.cfg_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_5.rgb_input: <b>FE_FPGA_Microphone_Encoder_Decoder_5.rgb_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_6.bme_output: <b>FE_FPGA_Microphone_Encoder_Decoder_6.bme_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_6.mic_output: <b>FE_FPGA_Microphone_Encoder_Decoder_6.mic_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_6.cfg_input: <b>FE_FPGA_Microphone_Encoder_Decoder_6.cfg_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_6.rgb_input: <b>FE_FPGA_Microphone_Encoder_Decoder_6.rgb_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_7.bme_output: <b>FE_FPGA_Microphone_Encoder_Decoder_7.bme_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_7.mic_output: <b>FE_FPGA_Microphone_Encoder_Decoder_7.mic_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_7.cfg_input: <b>FE_FPGA_Microphone_Encoder_Decoder_7.cfg_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_7.rgb_input: <b>FE_FPGA_Microphone_Encoder_Decoder_7.rgb_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_8.bme_output: <b>FE_FPGA_Microphone_Encoder_Decoder_8.bme_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_8.mic_output: <b>FE_FPGA_Microphone_Encoder_Decoder_8.mic_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_8.cfg_input: <b>FE_FPGA_Microphone_Encoder_Decoder_8.cfg_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_8.rgb_input: <b>FE_FPGA_Microphone_Encoder_Decoder_8.rgb_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_9.bme_output: <b>FE_FPGA_Microphone_Encoder_Decoder_9.bme_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_9.mic_output: <b>FE_FPGA_Microphone_Encoder_Decoder_9.mic_output</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_9.cfg_input: <b>FE_FPGA_Microphone_Encoder_Decoder_9.cfg_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_FPGA_Microphone_Encoder_Decoder_9.rgb_input: <b>FE_FPGA_Microphone_Encoder_Decoder_9.rgb_input</b> must be connected to an Avalon-ST source
2020.12.02.08:22:44 Warning: audioblade_system.FE_Qsys_AD1939_Audio_Blade_v1_0.Microphone_In: <b>FE_Qsys_AD1939_Audio_Blade_v1_0.Microphone_In</b> must be connected to an Avalon-ST sink
2020.12.02.08:22:46 Info: audioblade_system: "Transforming system: audioblade_system"
2020.12.02.08:22:46 Info: audioblade_system: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: audioblade_system: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_AD4020_Left: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_AD4020_Left: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_AD4020_Right: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_AD4020_Right: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_AD5791_v1_Left: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_AD5791_v1_Left: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_AD5791_v1_Right: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_AD5791_v1_Right: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_AD7768_v1_0: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_AD7768_v1_0: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_0: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_0: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_1: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_1: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_10: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_10: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_11: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_11: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_12: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_12: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_13: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_13: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_14: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_14: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_15: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_15: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_2: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_2: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_3: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_3: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_4: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_4: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_5: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_5: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_6: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_6: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_7: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_7: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_8: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_8: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_9: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_FPGA_Microphone_Encoder_Decoder_9: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: FE_Qsys_AD1939_Audio_Blade_v1_0: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: FE_Qsys_AD1939_Audio_Blade_v1_0: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: arria10_hps_0: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: arria10_hps_0: Running transform <b>generation_view_transform</b> took 0.647s
2020.12.02.08:22:46 Info: axi_clk_bridge: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: axi_clk_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: emif_0: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: emif_0: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: emif_a10_hps_0: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: emif_a10_hps_0: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: mm_clock_crossing_bridge_0: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: mm_clock_crossing_bridge_0: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: mux_ddr_0: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: mux_ddr_0: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: pll_using_AD1939_MCLK: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: pll_using_AD1939_MCLK: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: som_config: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: som_config: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: ur_ear_fpga_sim_0: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: ur_ear_fpga_sim_0: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: fpga_interfaces: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: fpga_interfaces: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: hps_io: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: hps_io: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: arch: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: arch: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: cal_slave_component: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: cal_slave_component: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: arch: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: arch: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: border: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: border: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: clk_bridge: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: clk_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: rst_bridge: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: rst_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: ioaux_master_bridge: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: ioaux_master_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: ioaux_soft_ram: Running transform <b>generation_view_transform</b>
2020.12.02.08:22:46 Info: ioaux_soft_ram: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:22:46 Info: audioblade_system: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:47 Info: Interconnect is inserted between master mux_ddr_0.altera_axi_master and slave mm_clock_crossing_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
2020.12.02.08:22:47 Info: Interconnect is inserted between master mux_ddr_0.altera_axi_master and slave mm_clock_crossing_bridge_0.s0 because they have different clock source.
2020.12.02.08:22:47 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
2020.12.02.08:22:47 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
2020.12.02.08:22:47 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
2020.12.02.08:22:47 Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
2020.12.02.08:22:48 Info: Interconnect is inserted between master arria10_hps_0.h2f_axi_master and slave mux_ddr_0.altera_axi_slave because the master has awaddr signal 32 bit wide, but the slave is 29 bit wide.
2020.12.02.08:22:48 Info: Interconnect is inserted between master arria10_hps_0.h2f_axi_master and slave mux_ddr_0.altera_axi_slave because the master has wdata signal 128 bit wide, but the slave is 32 bit wide.
2020.12.02.08:22:48 Info: Interconnect is inserted between master arria10_hps_0.h2f_axi_master and slave mux_ddr_0.altera_axi_slave because the master has wstrb signal 16 bit wide, but the slave is 4 bit wide.
2020.12.02.08:22:48 Info: Interconnect is inserted between master arria10_hps_0.h2f_axi_master and slave mux_ddr_0.altera_axi_slave because the master has araddr signal 32 bit wide, but the slave is 29 bit wide.
2020.12.02.08:22:48 Info: Interconnect is inserted between master arria10_hps_0.h2f_axi_master and slave mux_ddr_0.altera_axi_slave because the master has rdata signal 128 bit wide, but the slave is 32 bit wide.
2020.12.02.08:22:48 Info: Interconnect is inserted between master arria10_hps_0.h2f_axi_master and slave mux_ddr_0.altera_axi_slave because they have different clock source.
2020.12.02.08:22:48 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
2020.12.02.08:22:48 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_001.sink0
2020.12.02.08:22:48 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
2020.12.02.08:22:48 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux_001.sink0
2020.12.02.08:22:49 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
2020.12.02.08:22:49 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
2020.12.02.08:22:49 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
2020.12.02.08:22:49 Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
2020.12.02.08:22:49 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave emif_0.ctrl_amm_0 because the master has address signal 32 bit wide, but the slave is 26 bit wide.
2020.12.02.08:22:49 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave emif_0.ctrl_amm_0 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
2020.12.02.08:22:50 Warning: arria10_hps_0.f2h_irq0: Cannot connect clock for <b>irq_mapper.sender</b>
2020.12.02.08:22:50 Warning: arria10_hps_0.f2h_irq0: Cannot connect reset for <b>irq_mapper.sender</b>
2020.12.02.08:22:50 Warning: arria10_hps_0.f2h_irq1: Cannot connect clock for <b>irq_mapper_001.sender</b>
2020.12.02.08:22:50 Warning: arria10_hps_0.f2h_irq1: Cannot connect reset for <b>irq_mapper_001.sender</b>
2020.12.02.08:22:50 Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
2020.12.02.08:22:50 Info: avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0
2020.12.02.08:22:50 Info: avalon_st_adapter_002: Inserting channel_adapter: channel_adapter_0
2020.12.02.08:22:51 Info: avalon_st_adapter_003: Inserting channel_adapter: channel_adapter_0
2020.12.02.08:22:51 Info: avalon_st_adapter_004: Inserting channel_adapter: channel_adapter_0
2020.12.02.08:22:51 Info: audioblade_system: Running transform <b>merlin_avalon_transform</b> took 4.673s
2020.12.02.08:22:51 Info: arria10_hps_0: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:51 Info: arria10_hps_0: Running transform <b>merlin_avalon_transform</b> took 0.014s
2020.12.02.08:22:51 Info: emif_0: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:51 Info: emif_0: Running transform <b>merlin_avalon_transform</b> took 0.264s
2020.12.02.08:22:51 Info: emif_a10_hps_0: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:51 Info: emif_a10_hps_0: Running transform <b>merlin_avalon_transform</b> took 0.013s
2020.12.02.08:22:51 Info: mm_interconnect_0: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:52 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2020.12.02.08:22:52 Info: mm_interconnect_0: Running transform <b>merlin_avalon_transform</b> took 0.535s
2020.12.02.08:22:52 Info: mm_interconnect_1: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:52 Info: mm_interconnect_1: Running transform <b>merlin_avalon_transform</b> took 0.012s
2020.12.02.08:22:52 Info: mm_interconnect_2: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:53 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2020.12.02.08:22:53 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2020.12.02.08:22:53 Info: mm_interconnect_2: Running transform <b>merlin_avalon_transform</b> took 1.015s
2020.12.02.08:22:53 Info: mm_interconnect_3: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:53 Info: mm_interconnect_3: Running transform <b>merlin_avalon_transform</b> took 0.261s
2020.12.02.08:22:53 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:53 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b> took 0.012s
2020.12.02.08:22:53 Info: avalon_st_adapter_001: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:53 Info: avalon_st_adapter_001: Running transform <b>merlin_avalon_transform</b> took 0.013s
2020.12.02.08:22:53 Info: avalon_st_adapter_002: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:53 Info: avalon_st_adapter_002: Running transform <b>merlin_avalon_transform</b> took 0.013s
2020.12.02.08:22:53 Info: avalon_st_adapter_003: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:53 Info: avalon_st_adapter_003: Running transform <b>merlin_avalon_transform</b> took 0.014s
2020.12.02.08:22:53 Info: avalon_st_adapter_004: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:53 Info: avalon_st_adapter_004: Running transform <b>merlin_avalon_transform</b> took 0.012s
2020.12.02.08:22:53 Info: hps_io: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:53 Info: hps_io: Running transform <b>merlin_avalon_transform</b> took 0.013s
2020.12.02.08:22:53 Info: cal_slave_component: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:53 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
2020.12.02.08:22:53 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
2020.12.02.08:22:53 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
2020.12.02.08:22:53 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has address signal 16 bit wide, but the slave is 12 bit wide.
2020.12.02.08:22:53 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
2020.12.02.08:22:54 Info: cal_slave_component: Running transform <b>merlin_avalon_transform</b> took 0.530s
2020.12.02.08:22:54 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:54 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b> took 0.014s
2020.12.02.08:22:54 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:54 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b> took 0.013s
2020.12.02.08:22:54 Info: avalon_st_adapter_001: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:54 Info: avalon_st_adapter_001: Running transform <b>merlin_avalon_transform</b> took 0.013s
2020.12.02.08:22:54 Info: mm_interconnect_0: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:22:54 Info: mm_interconnect_0: Running transform <b>merlin_avalon_transform</b> took 0.262s
2020.12.02.08:22:54 Info: audioblade_system: "Naming system components in system: audioblade_system"
2020.12.02.08:22:54 Info: audioblade_system: "Processing generation queue"
2020.12.02.08:22:54 Info: audioblade_system: "Generating: audioblade_system"
2020.12.02.08:22:54 Info: audioblade_system: "Generating: FE_AD4020_v1"
2020.12.02.08:22:54 Info: audioblade_system: "Generating: FE_AD5791_v1"
2020.12.02.08:22:54 Info: audioblade_system: "Generating: FE_AD7768_v1"
2020.12.02.08:22:54 Info: audioblade_system: "Generating: FE_FPGA_Microphone_Encoder_Decoder"
2020.12.02.08:22:54 Info: audioblade_system: "Generating: AD1939_hps_audio_blade"
2020.12.02.08:22:54 Info: audioblade_system: "Generating: audioblade_system_altera_arria10_hps_180_zmlrihi"
2020.12.02.08:22:54 Info: audioblade_system: "Generating: audioblade_system_altera_emif_180_hqphmvy"
2020.12.02.08:22:54 Info: audioblade_system: "Generating: audioblade_system_altera_emif_a10_hps_180_ejzkfmy"
2020.12.02.08:22:54 Info: audioblade_system: "Generating: altera_avalon_mm_clock_crossing_bridge"
2020.12.02.08:22:54 Info: audioblade_system: "Generating: mux_ddr"
2020.12.02.08:22:54 Info: audioblade_system: "Generating: audioblade_system_altera_iopll_180_bgd33sq"
2020.12.02.08:22:54 Info: audioblade_system: "Generating: audioblade_system_altera_avalon_pio_180_4xcd3ea"
2020.12.02.08:22:54 Info: som_config: Starting RTL generation for module 'audioblade_system_altera_avalon_pio_180_4xcd3ea'
2020.12.02.08:22:54 Info: som_config:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audioblade_system_altera_avalon_pio_180_4xcd3ea --dir=C:/Users/tyler/AppData/Local/Temp/alt8598_2848226275239561912.dir/0010_som_config_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/tyler/AppData/Local/Temp/alt8598_2848226275239561912.dir/0010_som_config_gen//audioblade_system_altera_avalon_pio_180_4xcd3ea_component_configuration.pl  --do_build_sim=0  ]
2020.12.02.08:22:55 Info: som_config: Done RTL generation for module 'audioblade_system_altera_avalon_pio_180_4xcd3ea'
2020.12.02.08:22:55 Info: audioblade_system: "Generating: ur_ear_fpga_sim_dataplane_avalon"
2020.12.02.08:22:55 Info: audioblade_system: "Generating: audioblade_system_altera_mm_interconnect_180_d4sniia"
2020.12.02.08:22:55 Info: audioblade_system: "Generating: audioblade_system_altera_mm_interconnect_180_2zdh4ci"
2020.12.02.08:22:55 Info: audioblade_system: "Generating: audioblade_system_altera_mm_interconnect_180_alyigqi"
2020.12.02.08:22:55 Info: audioblade_system: "Generating: audioblade_system_altera_mm_interconnect_180_nzcyb6q"
2020.12.02.08:22:55 Info: audioblade_system: "Generating: audioblade_system_altera_irq_mapper_180_vrecy4a"
2020.12.02.08:22:55 Info: audioblade_system: "Generating: audioblade_system_altera_avalon_st_adapter_180_bbxpcfy"
2020.12.02.08:22:55 Info: audioblade_system: "Generating: audioblade_system_altera_avalon_st_adapter_180_u2irali"
2020.12.02.08:22:55 Info: audioblade_system: "Generating: audioblade_system_altera_avalon_st_adapter_180_o2kdrqa"
2020.12.02.08:22:55 Info: audioblade_system: "Generating: audioblade_system_altera_avalon_st_adapter_180_cgdcaea"
2020.12.02.08:22:55 Info: audioblade_system: "Generating: altera_reset_controller"
2020.12.02.08:22:55 Info: audioblade_system: "Generating: audioblade_system_altera_arria10_interface_generator_140_hnufizi"
2020.12.02.08:22:56 Info: audioblade_system: "Generating: audioblade_system_altera_arria10_hps_io_180_of6hmti"
2020.12.02.08:22:56 Info: audioblade_system: "Generating: audioblade_system_altera_emif_arch_nf_180_6fyzjwi"
2020.12.02.08:22:57 Info: audioblade_system: "Generating: audioblade_system_altera_emif_cal_slave_nf_180_5pbk77i"
2020.12.02.08:22:57 Info: audioblade_system: "Generating: audioblade_system_altera_emif_arch_nf_180_es4upsa"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: altera_merlin_slave_translator"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: altera_merlin_axi_master_ni"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: altera_merlin_slave_agent"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: altera_avalon_sc_fifo"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_router_180_gil3sua"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_router_180_jxs3q3q"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: altera_merlin_burst_adapter"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_demultiplexer_180_reioipy"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_multiplexer_180_xdoo6gq"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_demultiplexer_180_ae2iwoi"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_multiplexer_180_2q47q3i"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: altera_merlin_width_adapter"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: altera_avalon_st_handshake_clock_crosser"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: audioblade_system_altera_avalon_st_adapter_180_v3lgypq"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: altera_merlin_axi_slave_ni"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_router_180_iv666ga"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_router_180_lxmadiq"
2020.12.02.08:22:58 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_router_180_dqbhvfa"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_router_180_goyglzq"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_demultiplexer_180_oh2yaqq"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_multiplexer_180_zd5hm5y"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_demultiplexer_180_x2ejjsa"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_multiplexer_180_ay6xe7y"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_router_180_az2o3ti"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_router_180_6yqffvy"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: altera_merlin_traffic_limiter"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_demultiplexer_180_yxpioly"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_multiplexer_180_aogbhry"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_demultiplexer_180_6w2neaq"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_demultiplexer_180_uoxykti"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_altera_merlin_multiplexer_180_n6zzczq"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_altera_avalon_st_adapter_180_caevfly"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: altera_merlin_master_translator"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_channel_adapter_180_agpsntq"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_channel_adapter_180_wixceeq"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_channel_adapter_180_br73nbi"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_channel_adapter_180_iipikvi"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_altera_arria10_interface_generator_140_62dhioi"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: altera_avalon_mm_bridge"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y"
2020.12.02.08:22:59 Info: ioaux_soft_ram: Starting RTL generation for module 'audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y'
2020.12.02.08:22:59 Info: ioaux_soft_ram:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y --dir=C:/Users/tyler/AppData/Local/Temp/alt8598_2848226275239561912.dir/0054_ioaux_soft_ram_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/tyler/AppData/Local/Temp/alt8598_2848226275239561912.dir/0054_ioaux_soft_ram_gen//audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y_component_configuration.pl  --do_build_sim=0  ]
2020.12.02.08:22:59 Info: ioaux_soft_ram: Done RTL generation for module 'audioblade_system_altera_avalon_onchip_memory2_180_m2wik5y'
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_altera_mm_interconnect_180_l5dmrei"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_error_adapter_180_jats3da"
2020.12.02.08:22:59 Info: audioblade_system: "Generating: audioblade_system_error_adapter_180_ww4pkiq"
2020.12.02.08:22:59 Info: audioblade_system: Done "<b>audioblade_system</b>" with 72 modules, 432 files
2020.12.02.08:22:59 Info: qsys-generate succeeded.
2020.12.02.08:22:59 Info: Finished: <b>Create HDL design files for synthesis</b>
