ModuleName LEA_EncDecEXAMPLE
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b1
LV: 127
RV: 0
Width: 128
Edges
Edge X1: 152 ,Y1: 208 ,X2: 256 ,Y2: 208
End
Branches
End
Wire Name: b3
LV: 191
RV: 0
Width: 192
Edges
Edge X1: 472 ,Y1: 208 ,X2: 616 ,Y2: 208
Edge X1: 472 ,Y1: 208 ,X2: 472 ,Y2: 256
Edge X1: 224 ,Y1: 256 ,X2: 472 ,Y2: 256
Edge X1: 224 ,Y1: 232 ,X2: 224 ,Y2: 256
Edge X1: 136 ,Y1: 232 ,X2: 224 ,Y2: 232
Edge X1: 224 ,Y1: 232 ,X2: 256 ,Y2: 232
End
Branches
End
Wire Name: b2
LV: 127
RV: 0
Width: 128
Edges
Edge X1: 424 ,Y1: 208 ,X2: 424 ,Y2: 240
Edge X1: 424 ,Y1: 240 ,X2: 528 ,Y2: 240
Edge X1: 528 ,Y1: 240 ,X2: 616 ,Y2: 240
Edge X1: 528 ,Y1: 136 ,X2: 528 ,Y2: 240
Edge X1: 616 ,Y1: 232 ,X2: 616 ,Y2: 240
End
Branches
End
Wire Name: b4
LV: 127
RV: 0
Width: 128
Edges
Edge X1: 792 ,Y1: 232 ,X2: 824 ,Y2: 232
End
Branches
End
End
Ports
Port Left: 136 Top: 232 ,Orientation: 0
Portname: KeyIn ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
191
,Width:
192
,RV:
0
Port Left: 152 Top: 208 ,Orientation: 0
Portname: TextIn ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
127
,Width:
128
,RV:
0
Port Left: 528 Top: 136 ,Orientation: 0
Portname: Encrypted ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
127
,Width:
128
,RV:
0
Port Left: 824 Top: 232 ,Orientation: 0
Portname: Decrypted ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
127
,Width:
128
,RV:
0
End
Symbols
Symbol Left: 280 Top: 192
Name: s0
LibraryName: (NoLibraryName)
IpName: LEA_Encrypt
SymbolParameters
End
Symbol Left: 640 Top: 200
Name: s1
LibraryName: (NoLibraryName)
IpName: LEA_Decrypt
SymbolParameters
End
End
Texts
End
Links
End
