{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685029046935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685029046935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 23:37:26 2023 " "Processing started: Thu May 25 23:37:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685029046935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029046935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Finger_Dance -c Finger_Dance " "Command: quartus_map --read_settings_files=on --write_settings_files=off Finger_Dance -c Finger_Dance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029046935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685029047216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685029047216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomdigitgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file randomdigitgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 RandomDigitGenerator " "Found entity 1: RandomDigitGenerator" {  } { { "RandomDigitGenerator.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/RandomDigitGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685029054509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054509 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand main.v(17) " "Verilog HDL Declaration warning at main.v(17): \"rand\" is SystemVerilog-2005 keyword" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/main.v" 17 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1685029054511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685029054511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054511 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Finger_Dance.v(17) " "Verilog HDL information at Finger_Dance.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1685029054511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finger_dance.v 1 1 " "Found 1 design units, including 1 entities, in source file finger_dance.v" { { "Info" "ISGN_ENTITY_NAME" "1 Finger_Dance " "Found entity 1: Finger_Dance" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685029054511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685029054511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685029054511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685029054543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomDigitGenerator RandomDigitGenerator:rand " "Elaborating entity \"RandomDigitGenerator\" for hierarchy \"RandomDigitGenerator:rand\"" {  } { { "main.v" "rand" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/main.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seed RandomDigitGenerator.v(14) " "Verilog HDL Always Construct warning at RandomDigitGenerator.v(14): inferring latch(es) for variable \"seed\", which holds its previous value in one or more paths through the always construct" {  } { { "RandomDigitGenerator.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/RandomDigitGenerator.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|RandomDigitGenerator:rand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seed\[0\] RandomDigitGenerator.v(14) " "Inferred latch for \"seed\[0\]\" at RandomDigitGenerator.v(14)" {  } { { "RandomDigitGenerator.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/RandomDigitGenerator.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|RandomDigitGenerator:rand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seed\[1\] RandomDigitGenerator.v(14) " "Inferred latch for \"seed\[1\]\" at RandomDigitGenerator.v(14)" {  } { { "RandomDigitGenerator.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/RandomDigitGenerator.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|RandomDigitGenerator:rand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seed\[2\] RandomDigitGenerator.v(14) " "Inferred latch for \"seed\[2\]\" at RandomDigitGenerator.v(14)" {  } { { "RandomDigitGenerator.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/RandomDigitGenerator.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|RandomDigitGenerator:rand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seed\[3\] RandomDigitGenerator.v(14) " "Inferred latch for \"seed\[3\]\" at RandomDigitGenerator.v(14)" {  } { { "RandomDigitGenerator.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/RandomDigitGenerator.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|RandomDigitGenerator:rand"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Finger_Dance Finger_Dance:dance " "Elaborating entity \"Finger_Dance\" for hierarchy \"Finger_Dance:dance\"" {  } { { "main.v" "dance" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Finger_Dance.v(22) " "Verilog HDL assignment warning at Finger_Dance.v(22): truncated value with size 32 to match size of target (9)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Finger_Dance.v(34) " "Verilog HDL assignment warning at Finger_Dance.v(34): truncated value with size 32 to match size of target (4)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Finger_Dance.v(44) " "Verilog HDL assignment warning at Finger_Dance.v(44): truncated value with size 32 to match size of target (4)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out Finger_Dance.v(58) " "Verilog HDL Always Construct warning at Finger_Dance.v(58): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "S Finger_Dance.v(59) " "Verilog HDL Always Construct warning at Finger_Dance.v(59): variable \"S\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "S Finger_Dance.v(80) " "Verilog HDL Always Construct warning at Finger_Dance.v(80): variable \"S\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "keyr Finger_Dance.v(54) " "Verilog HDL Always Construct warning at Finger_Dance.v(54): inferring latch(es) for variable \"keyr\", which holds its previous value in one or more paths through the always construct" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[0\] Finger_Dance.v(54) " "Inferred latch for \"keyr\[0\]\" at Finger_Dance.v(54)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[1\] Finger_Dance.v(54) " "Inferred latch for \"keyr\[1\]\" at Finger_Dance.v(54)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[2\] Finger_Dance.v(54) " "Inferred latch for \"keyr\[2\]\" at Finger_Dance.v(54)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[3\] Finger_Dance.v(54) " "Inferred latch for \"keyr\[3\]\" at Finger_Dance.v(54)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[4\] Finger_Dance.v(54) " "Inferred latch for \"keyr\[4\]\" at Finger_Dance.v(54)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[5\] Finger_Dance.v(54) " "Inferred latch for \"keyr\[5\]\" at Finger_Dance.v(54)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[6\] Finger_Dance.v(54) " "Inferred latch for \"keyr\[6\]\" at Finger_Dance.v(54)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[7\] Finger_Dance.v(54) " "Inferred latch for \"keyr\[7\]\" at Finger_Dance.v(54)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[8\] Finger_Dance.v(54) " "Inferred latch for \"keyr\[8\]\" at Finger_Dance.v(54)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[9\] Finger_Dance.v(54) " "Inferred latch for \"keyr\[9\]\" at Finger_Dance.v(54)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[10\] Finger_Dance.v(54) " "Inferred latch for \"keyr\[10\]\" at Finger_Dance.v(54)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[11\] Finger_Dance.v(54) " "Inferred latch for \"keyr\[11\]\" at Finger_Dance.v(54)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[12\] Finger_Dance.v(54) " "Inferred latch for \"keyr\[12\]\" at Finger_Dance.v(54)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[13\] Finger_Dance.v(54) " "Inferred latch for \"keyr\[13\]\" at Finger_Dance.v(54)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[14\] Finger_Dance.v(54) " "Inferred latch for \"keyr\[14\]\" at Finger_Dance.v(54)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[15\] Finger_Dance.v(54) " "Inferred latch for \"keyr\[15\]\" at Finger_Dance.v(54)" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054590 "|main|Finger_Dance:dance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:key_test " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:key_test\"" {  } { { "main.v" "key_test" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/main.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 keyboard.v(66) " "Verilog HDL assignment warning at keyboard.v(66): truncated value with size 32 to match size of target (2)" {  } { { "keyboard.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/keyboard.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|keyboard:key_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:d_out " "Elaborating entity \"decoder\" for hierarchy \"decoder:d_out\"" {  } { { "main.v" "d_out" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/main.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decoder.v(14) " "Verilog HDL assignment warning at decoder.v(14): truncated value with size 32 to match size of target (4)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decoder.v(21) " "Verilog HDL assignment warning at decoder.v(21): truncated value with size 32 to match size of target (4)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decoder.v(28) " "Verilog HDL assignment warning at decoder.v(28): truncated value with size 32 to match size of target (4)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decoder.v(35) " "Verilog HDL assignment warning at decoder.v(35): truncated value with size 32 to match size of target (4)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 decoder.v(13) " "Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bool decoder.v(13) " "Verilog HDL Always Construct warning at decoder.v(13): inferring latch(es) for variable \"bool\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(50) " "Verilog HDL Case Statement warning at decoder.v(50): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg decoder.v(50) " "Verilog HDL Always Construct warning at decoder.v(50): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[7\] decoder.v(50) " "Inferred latch for \"seg\[7\]\" at decoder.v(50)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] decoder.v(50) " "Inferred latch for \"seg\[6\]\" at decoder.v(50)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] decoder.v(50) " "Inferred latch for \"seg\[5\]\" at decoder.v(50)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] decoder.v(50) " "Inferred latch for \"seg\[4\]\" at decoder.v(50)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] decoder.v(50) " "Inferred latch for \"seg\[3\]\" at decoder.v(50)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] decoder.v(50) " "Inferred latch for \"seg\[2\]\" at decoder.v(50)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] decoder.v(50) " "Inferred latch for \"seg\[1\]\" at decoder.v(50)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] decoder.v(50) " "Inferred latch for \"seg\[0\]\" at decoder.v(50)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bool\[0\] decoder.v(20) " "Inferred latch for \"bool\[0\]\" at decoder.v(20)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bool\[1\] decoder.v(20) " "Inferred latch for \"bool\[1\]\" at decoder.v(20)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bool\[2\] decoder.v(20) " "Inferred latch for \"bool\[2\]\" at decoder.v(20)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bool\[3\] decoder.v(20) " "Inferred latch for \"bool\[3\]\" at decoder.v(20)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] decoder.v(20) " "Inferred latch for \"out2\[0\]\" at decoder.v(20)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] decoder.v(20) " "Inferred latch for \"out2\[1\]\" at decoder.v(20)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] decoder.v(20) " "Inferred latch for \"out2\[2\]\" at decoder.v(20)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] decoder.v(20) " "Inferred latch for \"out2\[3\]\" at decoder.v(20)" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029054606 "|main|decoder:d_out"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Finger_Dance:dance\|keyr\[4\] Finger_Dance:dance\|keyr\[3\] " "Duplicate LATCH primitive \"Finger_Dance:dance\|keyr\[4\]\" merged with LATCH primitive \"Finger_Dance:dance\|keyr\[3\]\"" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1685029055061 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Finger_Dance:dance\|keyr\[15\] Finger_Dance:dance\|keyr\[14\] " "Duplicate LATCH primitive \"Finger_Dance:dance\|keyr\[15\]\" merged with LATCH primitive \"Finger_Dance:dance\|keyr\[14\]\"" {  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1685029055061 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Finger_Dance:dance\|keyr\[0\] " "Latch Finger_Dance:dance\|keyr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard:key_test\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal keyboard:key_test\|out\[0\]" {  } { { "keyboard.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/keyboard.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Finger_Dance:dance\|keyr\[1\] " "Latch Finger_Dance:dance\|keyr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard:key_test\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal keyboard:key_test\|out\[0\]" {  } { { "keyboard.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/keyboard.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Finger_Dance:dance\|keyr\[2\] " "Latch Finger_Dance:dance\|keyr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard:key_test\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal keyboard:key_test\|out\[0\]" {  } { { "keyboard.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/keyboard.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Finger_Dance:dance\|keyr\[3\] " "Latch Finger_Dance:dance\|keyr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard:key_test\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal keyboard:key_test\|out\[0\]" {  } { { "keyboard.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/keyboard.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Finger_Dance:dance\|keyr\[5\] " "Latch Finger_Dance:dance\|keyr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard:key_test\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal keyboard:key_test\|out\[0\]" {  } { { "keyboard.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/keyboard.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Finger_Dance:dance\|keyr\[6\] " "Latch Finger_Dance:dance\|keyr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard:key_test\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal keyboard:key_test\|out\[0\]" {  } { { "keyboard.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/keyboard.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Finger_Dance:dance\|keyr\[7\] " "Latch Finger_Dance:dance\|keyr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard:key_test\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal keyboard:key_test\|out\[0\]" {  } { { "keyboard.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/keyboard.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Finger_Dance:dance\|keyr\[8\] " "Latch Finger_Dance:dance\|keyr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard:key_test\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal keyboard:key_test\|out\[0\]" {  } { { "keyboard.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/keyboard.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Finger_Dance:dance\|keyr\[9\] " "Latch Finger_Dance:dance\|keyr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard:key_test\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal keyboard:key_test\|out\[0\]" {  } { { "keyboard.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/keyboard.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Finger_Dance:dance\|keyr\[10\] " "Latch Finger_Dance:dance\|keyr\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard:key_test\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal keyboard:key_test\|out\[0\]" {  } { { "keyboard.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/keyboard.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Finger_Dance:dance\|keyr\[11\] " "Latch Finger_Dance:dance\|keyr\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard:key_test\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal keyboard:key_test\|out\[0\]" {  } { { "keyboard.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/keyboard.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Finger_Dance:dance\|keyr\[12\] " "Latch Finger_Dance:dance\|keyr\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard:key_test\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal keyboard:key_test\|out\[0\]" {  } { { "keyboard.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/keyboard.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Finger_Dance:dance\|keyr\[13\] " "Latch Finger_Dance:dance\|keyr\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard:key_test\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal keyboard:key_test\|out\[0\]" {  } { { "keyboard.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/keyboard.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Finger_Dance:dance\|keyr\[14\] " "Latch Finger_Dance:dance\|keyr\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keyboard:key_test\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal keyboard:key_test\|out\[0\]" {  } { { "keyboard.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/keyboard.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "Finger_Dance.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/Finger_Dance.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d_out\|seg\[6\] " "Latch decoder:d_out\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:d_out\|out2\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:d_out\|out2\[1\]" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d_out\|seg\[5\] " "Latch decoder:d_out\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:d_out\|out2\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:d_out\|out2\[1\]" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d_out\|seg\[4\] " "Latch decoder:d_out\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:d_out\|out2\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:d_out\|out2\[1\]" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d_out\|seg\[3\] " "Latch decoder:d_out\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:d_out\|out2\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:d_out\|out2\[1\]" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d_out\|seg\[2\] " "Latch decoder:d_out\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:d_out\|out2\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:d_out\|out2\[1\]" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d_out\|seg\[1\] " "Latch decoder:d_out\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:d_out\|out2\[2\] " "Ports D and ENA on the latch are fed by the same signal decoder:d_out\|out2\[2\]" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d_out\|seg\[0\] " "Latch decoder:d_out\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:d_out\|out2\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:d_out\|out2\[1\]" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d_out\|out2\[0\] " "Latch decoder:d_out\|out2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:d_out\|out2\[0\] " "Ports D and ENA on the latch are fed by the same signal decoder:d_out\|out2\[0\]" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d_out\|out2\[1\] " "Latch decoder:d_out\|out2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:d_out\|out2\[0\] " "Ports D and ENA on the latch are fed by the same signal decoder:d_out\|out2\[0\]" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d_out\|out2\[2\] " "Latch decoder:d_out\|out2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:d_out\|out2\[2\] " "Ports D and ENA on the latch are fed by the same signal decoder:d_out\|out2\[2\]" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:d_out\|out2\[3\] " "Latch decoder:d_out\|out2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:d_out\|out2\[3\] " "Ports D and ENA on the latch are fed by the same signal decoder:d_out\|out2\[3\]" {  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1685029055061 ""}  } { { "decoder.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/decoder.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RandomDigitGenerator.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/RandomDigitGenerator.v" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685029055061 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] GND " "Pin \"seg\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/fpga_project(vhdl)/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685029055108 "|main|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685029055108 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685029055187 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/fpga_project(vhdl)/output_files/Finger_Dance.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/fpga_project(vhdl)/output_files/Finger_Dance.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029055658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685029055767 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685029055767 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685029055846 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685029055846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Implemented 177 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685029055846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685029055846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685029055862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 23:37:35 2023 " "Processing ended: Thu May 25 23:37:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685029055862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685029055862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685029055862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685029055862 ""}
