// Seed: 1278682858
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  assign module_1.id_22 = 0;
  input wire id_2;
  inout wire id_1;
  wor id_8, id_9;
  parameter id_10 = 1;
  assign id_8 = -1;
  logic id_11;
  ;
  parameter id_12 = id_10;
  parameter id_13 = -1'b0 + -1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input wor id_2,
    output uwire id_3,
    output wire id_4,
    input tri1 id_5,
    input tri1 id_6,
    output uwire id_7,
    input wire id_8,
    output supply0 id_9,
    input supply1 id_10,
    input tri id_11,
    input tri id_12,
    input supply1 id_13,
    output logic id_14,
    input tri0 id_15,
    input wor id_16,
    output tri1 id_17,
    input tri id_18,
    output tri0 id_19,
    input supply0 id_20,
    input wand id_21,
    output uwire id_22
    , id_28,
    input tri1 id_23,
    input wire id_24,
    output supply1 id_25,
    output tri id_26
);
  assign id_25 = 1;
  supply0 id_29 = -1;
  wire id_30;
  logic id_31;
  initial begin : LABEL_0
    id_14 <= -1;
  end
  wire id_32;
  module_0 modCall_1 (
      id_28,
      id_32,
      id_28,
      id_29,
      id_32,
      id_30,
      id_28
  );
  logic id_33;
  ;
  wire id_34;
endmodule
