
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c880.ckt: 0.0s 0.0s
T'11110111100110101100000101100011110001110101111010010101001 0'
T'11100011101010111010101001010000011010000100001100011101000 1'
T'11100111100101111111111011010110010111000101010101111000101 1'
T'000110001011011111001101100010111111001110100011100001000010 1'
T'11111001010101001100100011100100110000101110010000010000010 1'
T'11000011100011110100111101110010000000001101010001100010110 1'
T'11111011011010000001010000001101100001000001110010001111000 1'
T'10010111101100100000100001000000101011100001001000011101110 1'
T'10111001001011000100010000011110010110111010110110111110011 1'
T'11111001101000110010011111010110000100100000000001001010111 1'
T'011110000100010110110110000001001111101110111110101101001001 1'
T'10111001110111001110000111110111111000011000110000010001110 1'
T'011001111100111000011101101110101010001010010110011101010001 1'
T'11011111110011001011000011111101100110111010110110010010001 1'
T'011010001001000110010101001000100001001101000011111101011111 1'
T'011110010000010010111000011001110010111110011010001110111010 1'
T'011111100100011001011011011001110010100110100100000101100001 1'
T'11010011110101110110011011101111000010100011001000111111001 1'
T'011111011010101100000101110010111000101101010111100101010000 1'
T'000011111011010110110111001010010001110111100000101001011101 1'
T'000011010011101110001111000110111010100111100111100011101011 1'
T'001011101011000100011101010011110011101110010001000101011100 1'
T'011110111011001100011010110000001011000101100010110101010110 1'
T'11011111101110000101010111101111000011101101101111000011101 0'
T'001110101110111111110101000101001011100010101110010101111101 1'
T'10111001001010111000001100101011011000111001111100101110111 1'
T'10001100110100011101110010110101010110100001001001111110010 1'
T'10101111110000010111011100001100100111010011110101001111101 0'
T'011011110101111011100000000010101100010010101000011011011110 1'
T'001001111100111101011010111100011100000110101110011000011001 1'
T'001111010111010001010000100101000011011111010010110010000010 0'
T'011010001100111010011000011010111001101101111100100101101110 1'
T'11110001011111000101101011010111001111010011101000100000101 1'
T'11011110011110101001101011001111000100010111101100100110000 1'
T'10111101110001110110111010011001001100100000011010011000000 1'
T'11010010110011111011011001010010111100001100100111111001001 1'
T'11001100000100011111000011100111111111011100010011110000000 1'
T'11101110110011011001011001100100100101010011110010111110000 1'
T'001110111111010111001100011010101011001100100011000111101100 1'
T'001101100001011010001100111000010010011101101000010101101000 1'
T'10000010001001001111000111100011100010101000000001001011000 1'
T'11100110101111000010101101100011011010101101100100100010010 1'
T'000001000111111111110010100111100110001100010011010000001101 1'
T'10011000011001111111001101101100110010100101110000100000110 0'
T'10000100101100110101010111100111101101011110000110011110100 1'
T'001010110010101101000011101000110101111010101101011000111000 1'
T'11011101001110110100011100100011100111100010101011001001011 0'
T'10111000001110110010000111000000000001100110101000000010101 0'
T'11101011101011000110011111000111110110100100101000100100011 0'
T'11001110010110101010000100010000000000000101111100001011011 1'
T'011011010111101110110111000101000000010100100110110001010001 1'
T'001111111110000111100001001000000001001101011001111100100001 1'
T'000000100011110000110100110011011100101001001000101101001100 1'
T'000010010010101010110110101010111100100000111111100101001010 1'
T'001110011011001001111110010001100011000110100101100011110010 1'
T'011111111011010010001100110000011010011101011110010010000110 1'
T'011010010011111010100110011101101100101001001011111100110110 1'
T'001100000110011010111111000011010111000001110101000101111110 1'
T'10111101111000110000000001011000011111110110001000101100000 1'
T'000110011011011111110001110000110000010101001110100110001010 1'
T'001011110011111011111110110001110101000100100111000010001110 1'
T'001110111011010111010100100100000110001111110110110010000100 1'
T'011111111011011100101001011100010001100111010010110010010010 1'
T'010101011110010110110101001111000000010110011101100011101010 1'
T'011110111111011111011100000100101010111110011100000101101010 1'
T'001111111010011101110001010100100010011111000011000010100100 1'
T'010010100011111010110011011010010011011001111000011100011010 1'
T'010010010011111110111010011011001101101111111100001100001110 1'
T'11001110110000000001111101100011110011111010101000010101100 1'
T'001001010111100110010001010011001111110110110101111100001110 1'
T'11010110101100110010100011100101010011001010100101000001100 0'
T'010000010010011100001101101100010101011101010111010000011110 1'
T'000100111100011000101111000111000111011101110110110100000100 1'
T'11101100011111011101111000010111010011001111001100000111110 0'
T'010110011101101011100011100100111000110111010110100100100100 1'
T'000010011111111011000011001011001111100001000011010100000110 0'
T'10101110110101001011111101110001111011101001011000100001110 1'
T'11101011011010000001001111010010000110100011101000000100100 1'
T'11111111110001111100110100111100010000010100001100011111100 1'
T'011010110011100010011100011001101000010000011110001010111110 1'
T'011111111011000111110111001011010001010101000110000011010110 1'
T'10100110110110000111100111001001111000010001010101000100100 1'
T'011110011011111111000011011110101011110010101001000111111101 1'
T'011100111110001011101100001101110101101010001011100101011000 1'
T'000101010111011011110001001000100110011100011101010111111110 1'
T'010110111111110110010111100011010001111101011100000101110010 1'
T'010111110111101111100001001100111100000000111101001010110000 1'
T'11111101110110111110010001001100001001100011111010001011001 1'
T'011101011110011111101000001000000100101001010111001110001110 1'
T'11011000101010111000000100010010001011111100111001110001110 0'
T'11001110111011111010101011000101001101111100100010110000100 1'
T'000111011101101101100000111010000010111001001010011011001110 1'
T'10111011111011111100111110001010110110011111110000011100010 0'
T'011110010111110101110101111101001110111111000011000010111100 1'
T'011110010110001111000010111100111111010000000111001010001001 1'

#FAULT COVERAGE RESULTS :
#number of test vectors = 45
#total number of gate faults (uncollapsed) = 2104
#total number of detected faults = 1001
#total gate fault coverage = 47.58%
#number of equivalent gate faults (collapsed) = 2002
#number of equivalent detected faults = 995
#equivalent gate fault coverage = 49.70%

#atpg: cputime for test pattern generation ../sample_circuits/c880.ckt: 2.5s 2.5s
