
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 10.42

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.64 source latency stage_rf_wr_data.internal_data[214]$_DFFE_PN_/CK ^
  -0.75 target latency stage_rf_wr_data.internal_data[342]$_DFFE_PN_/CK ^
   0.00 CRPR
--------------
  -0.11 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_rf_wr_en.internal_data[26]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    6.22    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input504/A (BUF_X8)
     1   45.15    0.01    0.03    3.03 v input504/Z (BUF_X8)
                                         net504 (net)
                  0.01    0.00    3.03 v _1498_/A (INV_X32)
    43  111.39    0.01    0.01    3.04 ^ _1498_/ZN (INV_X32)
                                         _0000_ (net)
                  0.02    0.01    3.05 ^ stage_rf_wr_en.internal_data[26]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.05   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   36.50    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ wire3/A (BUF_X8)
     1   46.13    0.01    0.02    0.03 ^ wire3/Z (BUF_X8)
                                         net2169 (net)
                  0.04    0.03    0.06 ^ wire2/A (BUF_X16)
     1   56.09    0.01    0.03    0.09 ^ wire2/Z (BUF_X16)
                                         net2168 (net)
                  0.06    0.05    0.13 ^ wire1/A (BUF_X16)
     1   45.16    0.01    0.03    0.16 ^ wire1/Z (BUF_X16)
                                         net2167 (net)
                  0.04    0.03    0.20 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   27.96    0.02    0.06    0.26 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.26 ^ clkbuf_1_1_0_clk/A (CLKBUF_X3)
     1   19.24    0.02    0.05    0.31 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk (net)
                  0.02    0.01    0.31 ^ clkbuf_1_1_1_clk/A (CLKBUF_X3)
     2   15.23    0.01    0.04    0.36 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
                                         clknet_1_1_1_clk (net)
                  0.01    0.00    0.36 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
     1   18.15    0.02    0.04    0.40 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.02    0.01    0.41 ^ clkbuf_2_3_1_clk/A (CLKBUF_X3)
     2   19.46    0.02    0.05    0.46 ^ clkbuf_2_3_1_clk/Z (CLKBUF_X3)
                                         clknet_2_3_1_clk (net)
                  0.02    0.00    0.46 ^ clkbuf_3_7_0_clk/A (CLKBUF_X3)
     1   23.25    0.02    0.05    0.51 ^ clkbuf_3_7_0_clk/Z (CLKBUF_X3)
                                         clknet_3_7_0_clk (net)
                  0.02    0.01    0.51 ^ clkbuf_3_7_1_clk/A (CLKBUF_X3)
     2   24.84    0.02    0.05    0.56 ^ clkbuf_3_7_1_clk/Z (CLKBUF_X3)
                                         clknet_3_7_1_clk (net)
                  0.02    0.01    0.57 ^ clkbuf_4_14_0_clk/A (CLKBUF_X3)
     9   73.36    0.03    0.05    0.63 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
                                         clknet_4_14_0_clk (net)
                  0.09    0.07    0.69 ^ clkbuf_leaf_70_clk/A (CLKBUF_X3)
     9   11.64    0.02    0.06    0.75 ^ clkbuf_leaf_70_clk/Z (CLKBUF_X3)
                                         clknet_leaf_70_clk (net)
                  0.02    0.00    0.75 ^ stage_rf_wr_en.internal_data[26]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00    0.75   clock reconvergence pessimism
                          0.21    0.96   library removal time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -3.05   data arrival time
-----------------------------------------------------------------------------
                                  2.10   slack (MET)


Startpoint: stage_rf_wr_data.internal_data[217]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_rf_wr_data.internal_data[345]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   36.50    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ wire3/A (BUF_X8)
     1   46.13    0.01    0.02    0.03 ^ wire3/Z (BUF_X8)
                                         net2169 (net)
                  0.04    0.03    0.06 ^ wire2/A (BUF_X16)
     1   56.09    0.01    0.03    0.09 ^ wire2/Z (BUF_X16)
                                         net2168 (net)
                  0.06    0.05    0.13 ^ wire1/A (BUF_X16)
     1   45.16    0.01    0.03    0.16 ^ wire1/Z (BUF_X16)
                                         net2167 (net)
                  0.04    0.03    0.20 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   27.96    0.02    0.06    0.26 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.26 ^ clkbuf_1_1_0_clk/A (CLKBUF_X3)
     1   19.24    0.02    0.05    0.31 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk (net)
                  0.02    0.01    0.31 ^ clkbuf_1_1_1_clk/A (CLKBUF_X3)
     2   15.23    0.01    0.04    0.36 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
                                         clknet_1_1_1_clk (net)
                  0.01    0.00    0.36 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
     1   19.68    0.02    0.04    0.40 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.02    0.01    0.41 ^ clkbuf_2_2_1_clk/A (CLKBUF_X3)
     2   19.72    0.02    0.05    0.46 ^ clkbuf_2_2_1_clk/Z (CLKBUF_X3)
                                         clknet_2_2_1_clk (net)
                  0.02    0.00    0.46 ^ clkbuf_3_5_0_clk/A (CLKBUF_X3)
     1   23.37    0.02    0.05    0.51 ^ clkbuf_3_5_0_clk/Z (CLKBUF_X3)
                                         clknet_3_5_0_clk (net)
                  0.02    0.01    0.52 ^ clkbuf_3_5_1_clk/A (CLKBUF_X3)
     2   18.47    0.02    0.05    0.56 ^ clkbuf_3_5_1_clk/Z (CLKBUF_X3)
                                         clknet_3_5_1_clk (net)
                  0.02    0.00    0.57 ^ clkbuf_4_11_0_clk/A (CLKBUF_X3)
     4   33.89    0.02    0.05    0.62 ^ clkbuf_4_11_0_clk/Z (CLKBUF_X3)
                                         clknet_4_11_0_clk (net)
                  0.03    0.01    0.63 ^ clkbuf_leaf_65_clk/A (CLKBUF_X3)
     8   10.48    0.01    0.04    0.68 ^ clkbuf_leaf_65_clk/Z (CLKBUF_X3)
                                         clknet_leaf_65_clk (net)
                  0.01    0.00    0.68 ^ stage_rf_wr_data.internal_data[217]$_DFFE_PN_/CK (DFF_X1)
     3    6.16    0.02    0.10    0.78 ^ stage_rf_wr_data.internal_data[217]$_DFFE_PN_/Q (DFF_X1)
                                         net989 (net)
                  0.02    0.00    0.78 ^ _2264_/A (MUX2_X1)
     1    1.29    0.01    0.04    0.81 ^ _2264_/Z (MUX2_X1)
                                         _0620_ (net)
                  0.01    0.00    0.81 ^ stage_rf_wr_data.internal_data[345]$_DFFE_PN_/D (DFF_X1)
                                  0.81   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   36.50    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ wire3/A (BUF_X8)
     1   46.13    0.01    0.02    0.03 ^ wire3/Z (BUF_X8)
                                         net2169 (net)
                  0.04    0.03    0.06 ^ wire2/A (BUF_X16)
     1   56.09    0.01    0.03    0.09 ^ wire2/Z (BUF_X16)
                                         net2168 (net)
                  0.06    0.05    0.13 ^ wire1/A (BUF_X16)
     1   45.16    0.01    0.03    0.16 ^ wire1/Z (BUF_X16)
                                         net2167 (net)
                  0.04    0.03    0.20 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   27.96    0.02    0.06    0.26 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.26 ^ clkbuf_1_1_0_clk/A (CLKBUF_X3)
     1   19.24    0.02    0.05    0.31 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
                                         clknet_1_1_0_clk (net)
                  0.02    0.01    0.31 ^ clkbuf_1_1_1_clk/A (CLKBUF_X3)
     2   15.23    0.01    0.04    0.36 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
                                         clknet_1_1_1_clk (net)
                  0.01    0.00    0.36 ^ clkbuf_2_3_0_clk/A (CLKBUF_X3)
     1   18.15    0.02    0.04    0.40 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
                                         clknet_2_3_0_clk (net)
                  0.02    0.01    0.41 ^ clkbuf_2_3_1_clk/A (CLKBUF_X3)
     2   19.46    0.02    0.05    0.46 ^ clkbuf_2_3_1_clk/Z (CLKBUF_X3)
                                         clknet_2_3_1_clk (net)
                  0.02    0.00    0.46 ^ clkbuf_3_7_0_clk/A (CLKBUF_X3)
     1   23.25    0.02    0.05    0.51 ^ clkbuf_3_7_0_clk/Z (CLKBUF_X3)
                                         clknet_3_7_0_clk (net)
                  0.02    0.01    0.51 ^ clkbuf_3_7_1_clk/A (CLKBUF_X3)
     2   24.84    0.02    0.05    0.56 ^ clkbuf_3_7_1_clk/Z (CLKBUF_X3)
                                         clknet_3_7_1_clk (net)
                  0.02    0.01    0.57 ^ clkbuf_4_14_0_clk/A (CLKBUF_X3)
     9   73.36    0.03    0.05    0.63 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
                                         clknet_4_14_0_clk (net)
                  0.09    0.06    0.69 ^ clkbuf_leaf_68_clk/A (CLKBUF_X3)
     9   11.31    0.02    0.06    0.75 ^ clkbuf_leaf_68_clk/Z (CLKBUF_X3)
                                         clknet_leaf_68_clk (net)
                  0.02    0.00    0.75 ^ stage_rf_wr_data.internal_data[345]$_DFFE_PN_/CK (DFF_X1)
                          0.00    0.75   clock reconvergence pessimism
                          0.01    0.76   library hold time
                                  0.76   data required time
-----------------------------------------------------------------------------
                                  0.76   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_mask.internal_data[30]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    6.22    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input504/A (BUF_X8)
     1   45.15    0.01    0.03    3.03 v input504/Z (BUF_X8)
                                         net504 (net)
                  0.01    0.00    3.03 v _1498_/A (INV_X32)
    43  111.39    0.01    0.01    3.04 ^ _1498_/ZN (INV_X32)
                                         _0000_ (net)
                  0.01    0.00    3.04 ^ max_length1636/A (BUF_X16)
     1   54.42    0.01    0.02    3.06 ^ max_length1636/Z (BUF_X16)
                                         net1636 (net)
                  0.07    0.05    3.12 ^ wire1635/A (BUF_X16)
     1   64.78    0.01    0.03    3.15 ^ wire1635/Z (BUF_X16)
                                         net1635 (net)
                  0.08    0.07    3.21 ^ wire1634/A (BUF_X32)
     1   67.18    0.01    0.03    3.24 ^ wire1634/Z (BUF_X32)
                                         net1634 (net)
                  0.09    0.07    3.31 ^ wire1633/A (BUF_X32)
     1   68.25    0.01    0.03    3.34 ^ wire1633/Z (BUF_X32)
                                         net1633 (net)
                  0.09    0.07    3.41 ^ wire1632/A (BUF_X32)
     1   67.54    0.01    0.03    3.44 ^ wire1632/Z (BUF_X32)
                                         net1632 (net)
                  0.09    0.07    3.51 ^ wire1631/A (BUF_X32)
    25   89.61    0.01    0.03    3.54 ^ wire1631/Z (BUF_X32)
                                         net1631 (net)
                  0.13    0.10    3.65 ^ stage_mask.internal_data[30]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.65   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock source latency
     1   36.50    0.00    0.00   15.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01   15.01 ^ wire3/A (BUF_X8)
     1   46.13    0.01    0.02   15.03 ^ wire3/Z (BUF_X8)
                                         net2169 (net)
                  0.04    0.03   15.06 ^ wire2/A (BUF_X16)
     1   56.09    0.01    0.03   15.09 ^ wire2/Z (BUF_X16)
                                         net2168 (net)
                  0.06    0.05   15.13 ^ wire1/A (BUF_X16)
     1   45.16    0.01    0.03   15.16 ^ wire1/Z (BUF_X16)
                                         net2167 (net)
                  0.04    0.03   15.20 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   27.96    0.02    0.06   15.26 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00   15.26 ^ clkbuf_1_0_0_clk/A (CLKBUF_X3)
     1   20.59    0.02    0.05   15.31 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk (net)
                  0.02    0.00   15.31 ^ clkbuf_1_0_1_clk/A (CLKBUF_X3)
     2   19.70    0.02    0.05   15.36 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
                                         clknet_1_0_1_clk (net)
                  0.02    0.00   15.36 ^ clkbuf_2_1_0_clk/A (CLKBUF_X3)
     1   16.60    0.02    0.04   15.41 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X3)
                                         clknet_2_1_0_clk (net)
                  0.02    0.01   15.41 ^ clkbuf_2_1_1_clk/A (CLKBUF_X3)
     2   19.27    0.02    0.04   15.46 ^ clkbuf_2_1_1_clk/Z (CLKBUF_X3)
                                         clknet_2_1_1_clk (net)
                  0.02    0.00   15.46 ^ clkbuf_3_3_0_clk/A (CLKBUF_X3)
     1   18.29    0.02    0.04   15.51 ^ clkbuf_3_3_0_clk/Z (CLKBUF_X3)
                                         clknet_3_3_0_clk (net)
                  0.02    0.01   15.51 ^ clkbuf_3_3_1_clk/A (CLKBUF_X3)
     2   20.34    0.02    0.04   15.56 ^ clkbuf_3_3_1_clk/Z (CLKBUF_X3)
                                         clknet_3_3_1_clk (net)
                  0.02    0.01   15.56 ^ clkbuf_4_7_0_clk/A (CLKBUF_X3)
    10   56.56    0.03    0.06   15.62 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk (net)
                  0.06    0.04   15.66 ^ clkbuf_leaf_80_clk/A (CLKBUF_X3)
     9   11.05    0.01    0.05   15.72 ^ clkbuf_leaf_80_clk/Z (CLKBUF_X3)
                                         clknet_leaf_80_clk (net)
                  0.01    0.00   15.72 ^ stage_mask.internal_data[30]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00   15.72   clock reconvergence pessimism
                          0.04   15.75   library recovery time
                                 15.75   data required time
-----------------------------------------------------------------------------
                                 15.75   data required time
                                 -3.65   data arrival time
-----------------------------------------------------------------------------
                                 12.11   slack (MET)


Startpoint: stage_rf_wr_data.internal_data[254]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: rf_wr_data_mem[126] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   36.50    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ wire3/A (BUF_X8)
     1   46.13    0.01    0.02    0.03 ^ wire3/Z (BUF_X8)
                                         net2169 (net)
                  0.04    0.03    0.06 ^ wire2/A (BUF_X16)
     1   56.09    0.01    0.03    0.09 ^ wire2/Z (BUF_X16)
                                         net2168 (net)
                  0.06    0.05    0.13 ^ wire1/A (BUF_X16)
     1   45.16    0.01    0.03    0.16 ^ wire1/Z (BUF_X16)
                                         net2167 (net)
                  0.04    0.03    0.20 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   27.96    0.02    0.06    0.26 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.26 ^ clkbuf_1_0_0_clk/A (CLKBUF_X3)
     1   20.59    0.02    0.05    0.31 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk (net)
                  0.02    0.00    0.31 ^ clkbuf_1_0_1_clk/A (CLKBUF_X3)
     2   19.70    0.02    0.05    0.36 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
                                         clknet_1_0_1_clk (net)
                  0.02    0.00    0.36 ^ clkbuf_2_1_0_clk/A (CLKBUF_X3)
     1   16.60    0.02    0.04    0.41 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X3)
                                         clknet_2_1_0_clk (net)
                  0.02    0.01    0.41 ^ clkbuf_2_1_1_clk/A (CLKBUF_X3)
     2   19.27    0.02    0.04    0.46 ^ clkbuf_2_1_1_clk/Z (CLKBUF_X3)
                                         clknet_2_1_1_clk (net)
                  0.02    0.00    0.46 ^ clkbuf_3_2_0_clk/A (CLKBUF_X3)
     1   19.85    0.02    0.04    0.51 ^ clkbuf_3_2_0_clk/Z (CLKBUF_X3)
                                         clknet_3_2_0_clk (net)
                  0.02    0.01    0.52 ^ clkbuf_3_2_1_clk/A (CLKBUF_X3)
     2   21.92    0.02    0.04    0.56 ^ clkbuf_3_2_1_clk/Z (CLKBUF_X3)
                                         clknet_3_2_1_clk (net)
                  0.02    0.01    0.57 ^ clkbuf_4_5_0_clk/A (CLKBUF_X3)
     9   83.35    0.05    0.08    0.65 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk (net)
                  0.08    0.05    0.69 ^ clkbuf_leaf_77_clk/A (CLKBUF_X3)
     8   10.88    0.01    0.06    0.75 ^ clkbuf_leaf_77_clk/Z (CLKBUF_X3)
                                         clknet_leaf_77_clk (net)
                  0.01    0.00    0.75 ^ stage_rf_wr_data.internal_data[254]$_DFFE_PN_/CK (DFF_X2)
     3   49.18    0.02    0.11    0.86 v stage_rf_wr_data.internal_data[254]$_DFFE_PN_/Q (DFF_X2)
                                         net903 (net)
                  0.05    0.04    0.90 v wire1254/A (BUF_X8)
     1   38.87    0.01    0.04    0.94 v wire1254/Z (BUF_X8)
                                         net1254 (net)
                  0.04    0.03    0.97 v wire1253/A (BUF_X16)
     1   78.54    0.01    0.04    1.01 v wire1253/Z (BUF_X16)
                                         net1253 (net)
                  0.10    0.09    1.09 v wire1252/A (BUF_X32)
     1   65.47    0.01    0.05    1.15 v wire1252/Z (BUF_X32)
                                         net1252 (net)
                  0.09    0.07    1.22 v wire1251/A (BUF_X32)
     1   64.78    0.01    0.05    1.27 v wire1251/Z (BUF_X32)
                                         net1251 (net)
                  0.09    0.07    1.34 v wire1250/A (BUF_X32)
     1   64.50    0.01    0.05    1.39 v wire1250/Z (BUF_X32)
                                         net1250 (net)
                  0.09    0.07    1.46 v wire1249/A (BUF_X32)
     1   43.53    0.01    0.05    1.51 v wire1249/Z (BUF_X32)
                                         net1249 (net)
                  0.04    0.04    1.54 v output903/A (BUF_X1)
     1    0.63    0.01    0.04    1.58 v output903/Z (BUF_X1)
                                         rf_wr_data_mem[126] (net)
                  0.01    0.00    1.58 v rf_wr_data_mem[126] (out)
                                  1.58   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (propagated)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_mask.internal_data[30]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          3.00    3.00 v input external delay
     1    6.22    0.00    0.00    3.00 v rst (in)
                                         rst (net)
                  0.00    0.00    3.00 v input504/A (BUF_X8)
     1   45.15    0.01    0.03    3.03 v input504/Z (BUF_X8)
                                         net504 (net)
                  0.01    0.00    3.03 v _1498_/A (INV_X32)
    43  111.39    0.01    0.01    3.04 ^ _1498_/ZN (INV_X32)
                                         _0000_ (net)
                  0.01    0.00    3.04 ^ max_length1636/A (BUF_X16)
     1   54.42    0.01    0.02    3.06 ^ max_length1636/Z (BUF_X16)
                                         net1636 (net)
                  0.07    0.05    3.12 ^ wire1635/A (BUF_X16)
     1   64.78    0.01    0.03    3.15 ^ wire1635/Z (BUF_X16)
                                         net1635 (net)
                  0.08    0.07    3.21 ^ wire1634/A (BUF_X32)
     1   67.18    0.01    0.03    3.24 ^ wire1634/Z (BUF_X32)
                                         net1634 (net)
                  0.09    0.07    3.31 ^ wire1633/A (BUF_X32)
     1   68.25    0.01    0.03    3.34 ^ wire1633/Z (BUF_X32)
                                         net1633 (net)
                  0.09    0.07    3.41 ^ wire1632/A (BUF_X32)
     1   67.54    0.01    0.03    3.44 ^ wire1632/Z (BUF_X32)
                                         net1632 (net)
                  0.09    0.07    3.51 ^ wire1631/A (BUF_X32)
    25   89.61    0.01    0.03    3.54 ^ wire1631/Z (BUF_X32)
                                         net1631 (net)
                  0.13    0.10    3.65 ^ stage_mask.internal_data[30]$_DFFE_PP0P_/RN (DFFR_X1)
                                  3.65   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock source latency
     1   36.50    0.00    0.00   15.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01   15.01 ^ wire3/A (BUF_X8)
     1   46.13    0.01    0.02   15.03 ^ wire3/Z (BUF_X8)
                                         net2169 (net)
                  0.04    0.03   15.06 ^ wire2/A (BUF_X16)
     1   56.09    0.01    0.03   15.09 ^ wire2/Z (BUF_X16)
                                         net2168 (net)
                  0.06    0.05   15.13 ^ wire1/A (BUF_X16)
     1   45.16    0.01    0.03   15.16 ^ wire1/Z (BUF_X16)
                                         net2167 (net)
                  0.04    0.03   15.20 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   27.96    0.02    0.06   15.26 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00   15.26 ^ clkbuf_1_0_0_clk/A (CLKBUF_X3)
     1   20.59    0.02    0.05   15.31 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk (net)
                  0.02    0.00   15.31 ^ clkbuf_1_0_1_clk/A (CLKBUF_X3)
     2   19.70    0.02    0.05   15.36 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
                                         clknet_1_0_1_clk (net)
                  0.02    0.00   15.36 ^ clkbuf_2_1_0_clk/A (CLKBUF_X3)
     1   16.60    0.02    0.04   15.41 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X3)
                                         clknet_2_1_0_clk (net)
                  0.02    0.01   15.41 ^ clkbuf_2_1_1_clk/A (CLKBUF_X3)
     2   19.27    0.02    0.04   15.46 ^ clkbuf_2_1_1_clk/Z (CLKBUF_X3)
                                         clknet_2_1_1_clk (net)
                  0.02    0.00   15.46 ^ clkbuf_3_3_0_clk/A (CLKBUF_X3)
     1   18.29    0.02    0.04   15.51 ^ clkbuf_3_3_0_clk/Z (CLKBUF_X3)
                                         clknet_3_3_0_clk (net)
                  0.02    0.01   15.51 ^ clkbuf_3_3_1_clk/A (CLKBUF_X3)
     2   20.34    0.02    0.04   15.56 ^ clkbuf_3_3_1_clk/Z (CLKBUF_X3)
                                         clknet_3_3_1_clk (net)
                  0.02    0.01   15.56 ^ clkbuf_4_7_0_clk/A (CLKBUF_X3)
    10   56.56    0.03    0.06   15.62 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk (net)
                  0.06    0.04   15.66 ^ clkbuf_leaf_80_clk/A (CLKBUF_X3)
     9   11.05    0.01    0.05   15.72 ^ clkbuf_leaf_80_clk/Z (CLKBUF_X3)
                                         clknet_leaf_80_clk (net)
                  0.01    0.00   15.72 ^ stage_mask.internal_data[30]$_DFFE_PP0P_/CK (DFFR_X1)
                          0.00   15.72   clock reconvergence pessimism
                          0.04   15.75   library recovery time
                                 15.75   data required time
-----------------------------------------------------------------------------
                                 15.75   data required time
                                 -3.65   data arrival time
-----------------------------------------------------------------------------
                                 12.11   slack (MET)


Startpoint: stage_rf_wr_data.internal_data[254]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: rf_wr_data_mem[126] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   36.50    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ wire3/A (BUF_X8)
     1   46.13    0.01    0.02    0.03 ^ wire3/Z (BUF_X8)
                                         net2169 (net)
                  0.04    0.03    0.06 ^ wire2/A (BUF_X16)
     1   56.09    0.01    0.03    0.09 ^ wire2/Z (BUF_X16)
                                         net2168 (net)
                  0.06    0.05    0.13 ^ wire1/A (BUF_X16)
     1   45.16    0.01    0.03    0.16 ^ wire1/Z (BUF_X16)
                                         net2167 (net)
                  0.04    0.03    0.20 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2   27.96    0.02    0.06    0.26 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.26 ^ clkbuf_1_0_0_clk/A (CLKBUF_X3)
     1   20.59    0.02    0.05    0.31 ^ clkbuf_1_0_0_clk/Z (CLKBUF_X3)
                                         clknet_1_0_0_clk (net)
                  0.02    0.00    0.31 ^ clkbuf_1_0_1_clk/A (CLKBUF_X3)
     2   19.70    0.02    0.05    0.36 ^ clkbuf_1_0_1_clk/Z (CLKBUF_X3)
                                         clknet_1_0_1_clk (net)
                  0.02    0.00    0.36 ^ clkbuf_2_1_0_clk/A (CLKBUF_X3)
     1   16.60    0.02    0.04    0.41 ^ clkbuf_2_1_0_clk/Z (CLKBUF_X3)
                                         clknet_2_1_0_clk (net)
                  0.02    0.01    0.41 ^ clkbuf_2_1_1_clk/A (CLKBUF_X3)
     2   19.27    0.02    0.04    0.46 ^ clkbuf_2_1_1_clk/Z (CLKBUF_X3)
                                         clknet_2_1_1_clk (net)
                  0.02    0.00    0.46 ^ clkbuf_3_2_0_clk/A (CLKBUF_X3)
     1   19.85    0.02    0.04    0.51 ^ clkbuf_3_2_0_clk/Z (CLKBUF_X3)
                                         clknet_3_2_0_clk (net)
                  0.02    0.01    0.52 ^ clkbuf_3_2_1_clk/A (CLKBUF_X3)
     2   21.92    0.02    0.04    0.56 ^ clkbuf_3_2_1_clk/Z (CLKBUF_X3)
                                         clknet_3_2_1_clk (net)
                  0.02    0.01    0.57 ^ clkbuf_4_5_0_clk/A (CLKBUF_X3)
     9   83.35    0.05    0.08    0.65 ^ clkbuf_4_5_0_clk/Z (CLKBUF_X3)
                                         clknet_4_5_0_clk (net)
                  0.08    0.05    0.69 ^ clkbuf_leaf_77_clk/A (CLKBUF_X3)
     8   10.88    0.01    0.06    0.75 ^ clkbuf_leaf_77_clk/Z (CLKBUF_X3)
                                         clknet_leaf_77_clk (net)
                  0.01    0.00    0.75 ^ stage_rf_wr_data.internal_data[254]$_DFFE_PN_/CK (DFF_X2)
     3   49.18    0.02    0.11    0.86 v stage_rf_wr_data.internal_data[254]$_DFFE_PN_/Q (DFF_X2)
                                         net903 (net)
                  0.05    0.04    0.90 v wire1254/A (BUF_X8)
     1   38.87    0.01    0.04    0.94 v wire1254/Z (BUF_X8)
                                         net1254 (net)
                  0.04    0.03    0.97 v wire1253/A (BUF_X16)
     1   78.54    0.01    0.04    1.01 v wire1253/Z (BUF_X16)
                                         net1253 (net)
                  0.10    0.09    1.09 v wire1252/A (BUF_X32)
     1   65.47    0.01    0.05    1.15 v wire1252/Z (BUF_X32)
                                         net1252 (net)
                  0.09    0.07    1.22 v wire1251/A (BUF_X32)
     1   64.78    0.01    0.05    1.27 v wire1251/Z (BUF_X32)
                                         net1251 (net)
                  0.09    0.07    1.34 v wire1250/A (BUF_X32)
     1   64.50    0.01    0.05    1.39 v wire1250/Z (BUF_X32)
                                         net1250 (net)
                  0.09    0.07    1.46 v wire1249/A (BUF_X32)
     1   43.53    0.01    0.05    1.51 v wire1249/Z (BUF_X32)
                                         net1249 (net)
                  0.04    0.04    1.54 v output903/A (BUF_X1)
     1    0.63    0.01    0.04    1.58 v output903/Z (BUF_X1)
                                         rf_wr_data_mem[126] (net)
                  0.01    0.00    1.58 v rf_wr_data_mem[126] (out)
                                  1.58   data arrival time

                         15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (propagated)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.1428035944700241

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7193

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
45.478763580322266

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
60.65370559692383

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7498

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: stage_rf_wr_data.internal_data[234]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_rf_wr_data.internal_data[362]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ wire3/Z (BUF_X8)
   0.05    0.09 ^ wire2/Z (BUF_X16)
   0.08    0.16 ^ wire1/Z (BUF_X16)
   0.10    0.26 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.31 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.05    0.36 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
   0.04    0.40 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.06    0.46 ^ clkbuf_2_3_1_clk/Z (CLKBUF_X3)
   0.05    0.51 ^ clkbuf_3_6_0_clk/Z (CLKBUF_X3)
   0.06    0.56 ^ clkbuf_3_6_1_clk/Z (CLKBUF_X3)
   0.08    0.65 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
   0.12    0.77 ^ clkbuf_leaf_29_clk/Z (CLKBUF_X3)
   0.00    0.77 ^ stage_rf_wr_data.internal_data[234]$_DFFE_PN_/CK (DFF_X2)
   0.11    0.87 v stage_rf_wr_data.internal_data[234]$_DFFE_PN_/Q (DFF_X2)
   0.06    0.93 v wire1261/Z (BUF_X8)
   0.05    0.98 v wire1260/Z (BUF_X16)
   0.12    1.10 v _2283_/Z (MUX2_X1)
   0.00    1.10 v stage_rf_wr_data.internal_data[362]$_DFFE_PN_/D (DFF_X1)
           1.10   data arrival time

  15.00   15.00   clock clk (rise edge)
   0.00   15.00   clock source latency
   0.00   15.00 ^ clk (in)
   0.03   15.03 ^ wire3/Z (BUF_X8)
   0.05   15.09 ^ wire2/Z (BUF_X16)
   0.08   15.16 ^ wire1/Z (BUF_X16)
   0.10   15.26 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05   15.31 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.05   15.36 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
   0.04   15.40 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.06   15.46 ^ clkbuf_2_3_1_clk/Z (CLKBUF_X3)
   0.05   15.51 ^ clkbuf_3_7_0_clk/Z (CLKBUF_X3)
   0.06   15.56 ^ clkbuf_3_7_1_clk/Z (CLKBUF_X3)
   0.06   15.63 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
   0.13   15.75 ^ clkbuf_leaf_44_clk/Z (CLKBUF_X3)
   0.00   15.75 ^ stage_rf_wr_data.internal_data[362]$_DFFE_PN_/CK (DFF_X1)
   0.00   15.75   clock reconvergence pessimism
  -0.04   15.71   library setup time
          15.71   data required time
---------------------------------------------------------
          15.71   data required time
          -1.10   data arrival time
---------------------------------------------------------
          14.61   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_rf_wr_data.internal_data[217]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_rf_wr_data.internal_data[345]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ wire3/Z (BUF_X8)
   0.05    0.09 ^ wire2/Z (BUF_X16)
   0.08    0.16 ^ wire1/Z (BUF_X16)
   0.10    0.26 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.31 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.05    0.36 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
   0.05    0.40 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
   0.05    0.46 ^ clkbuf_2_2_1_clk/Z (CLKBUF_X3)
   0.05    0.51 ^ clkbuf_3_5_0_clk/Z (CLKBUF_X3)
   0.05    0.56 ^ clkbuf_3_5_1_clk/Z (CLKBUF_X3)
   0.06    0.62 ^ clkbuf_4_11_0_clk/Z (CLKBUF_X3)
   0.06    0.68 ^ clkbuf_leaf_65_clk/Z (CLKBUF_X3)
   0.00    0.68 ^ stage_rf_wr_data.internal_data[217]$_DFFE_PN_/CK (DFF_X1)
   0.10    0.78 ^ stage_rf_wr_data.internal_data[217]$_DFFE_PN_/Q (DFF_X1)
   0.04    0.81 ^ _2264_/Z (MUX2_X1)
   0.00    0.81 ^ stage_rf_wr_data.internal_data[345]$_DFFE_PN_/D (DFF_X1)
           0.81   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ wire3/Z (BUF_X8)
   0.05    0.09 ^ wire2/Z (BUF_X16)
   0.08    0.16 ^ wire1/Z (BUF_X16)
   0.10    0.26 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.31 ^ clkbuf_1_1_0_clk/Z (CLKBUF_X3)
   0.05    0.36 ^ clkbuf_1_1_1_clk/Z (CLKBUF_X3)
   0.04    0.40 ^ clkbuf_2_3_0_clk/Z (CLKBUF_X3)
   0.06    0.46 ^ clkbuf_2_3_1_clk/Z (CLKBUF_X3)
   0.05    0.51 ^ clkbuf_3_7_0_clk/Z (CLKBUF_X3)
   0.06    0.56 ^ clkbuf_3_7_1_clk/Z (CLKBUF_X3)
   0.06    0.63 ^ clkbuf_4_14_0_clk/Z (CLKBUF_X3)
   0.12    0.75 ^ clkbuf_leaf_68_clk/Z (CLKBUF_X3)
   0.00    0.75 ^ stage_rf_wr_data.internal_data[345]$_DFFE_PN_/CK (DFF_X1)
   0.00    0.75   clock reconvergence pessimism
   0.01    0.76   library hold time
           0.76   data required time
---------------------------------------------------------
           0.76   data required time
          -0.81   data arrival time
---------------------------------------------------------
           0.05   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.7164

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.7515

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.5831

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
10.4169

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
658.006443

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.84e-04   9.50e-05   6.33e-05   4.42e-04  19.4%
Combinational          5.71e-04   3.83e-04   4.73e-04   1.43e-03  62.7%
Clock                  1.61e-04   2.37e-04   8.09e-06   4.06e-04  17.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.02e-03   7.15e-04   5.44e-04   2.28e-03 100.0%
                          44.7%      31.4%      23.9%
