{
   "ActiveEmotionalView":"Default View",
   "Default View_Layers":"/digital_clock/min_low_counter_THRESH0:true|/digital_clock/min_high_counter_Q:true|/digital_clock/hour_low_counter_THRESH0:true|/axi_timer_0_interrupt:true|/CLK_25MHZ_1:true|/S01_ARESETN_1:true|/digital_clock/sec_counter_THRESH0:true|/digital_clock/sec_counter_ind_Q:true|/zynq_ultra_ps_e_0_pl_resetn0:true|/digital_clock/hour_high_counter_Q:true|/digital_clock/min_counter_THRESH0:true|/digital_clock/hour_low_counter_Q:true|/zynq_ultra_ps_e_0_pl_clk0:true|/zynq_ultra_ps_e_0_pl_clk1:true|/digital_clock/min_low_counter_Q:true|/digital_clock/cycle_counter_THRESH0:true|/zynq_ultra_ps_e_0_dp_audio_ref_clk:true|/proc_sys_reset_0_peripheral_aresetn:true|/rst_ps8_0_300M_peripheral_aresetn:true|/rst_ps8_0_100M_peripheral_aresetn:true|/axi_cdma_0_cdma_introut:true|/axi_cdma_3_cdma_introut:true|/axi_cdma_2_cdma_introut:true|/zynq_ultra_ps_e_0_dp_audio_ref_clk1:true|/axi_cdma_1_cdma_introut:true|",
   "Default View_ScaleFactor":"1.46033",
   "Default View_TopLeft":"-190,1",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/digital_clock/min_low_counter_THRESH0:false|/digital_clock/min_high_counter_Q:false|/digital_clock/hour_low_counter_THRESH0:false|/axi_timer_0_interrupt:false|/CLK_25MHZ_1:false|/S01_ARESETN_1:false|/digital_clock/sec_counter_THRESH0:false|/digital_clock/sec_counter_ind_Q:false|/zynq_ultra_ps_e_0_pl_resetn0:false|/digital_clock/hour_high_counter_Q:false|/digital_clock/min_counter_THRESH0:false|/digital_clock/hour_low_counter_Q:false|/zynq_ultra_ps_e_0_pl_clk0:false|/zynq_ultra_ps_e_0_pl_clk1:false|/digital_clock/min_low_counter_Q:false|/digital_clock/cycle_counter_THRESH0:false|/zynq_ultra_ps_e_0_dp_audio_ref_clk:false|/proc_sys_reset_0_peripheral_aresetn:false|/rst_ps8_0_300M_peripheral_aresetn:false|/rst_ps8_0_100M_peripheral_aresetn:false|/axi_cdma_3_cdma_introut:false|/zynq_ultra_ps_e_0_dp_audio_ref_clk1:false|/axi_cdma_0_cdma_introut:false|/axi_cdma_2_cdma_introut:false|/axi_cdma_1_cdma_introut:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 310 -y 190 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -x 2070 -y 40 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -x 1800 -y 50 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1480 -y 70 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 740 -y 170 -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 3 -x 1100 -y 300 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -x 1800 -y 600 -defaultsOSRD
preplace inst smartconnect_1 -pg 1 -lvl 2 -x 740 -y 670 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 6 -x 2070 -y 170 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 5 -x 1800 -y 160 -defaultsOSRD
preplace inst axi_bram_ctrl_3 -pg 1 -lvl 5 -x 1800 -y 720 -defaultsOSRD
preplace inst axi_cdma_1 -pg 1 -lvl 3 -x 1100 -y 730 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 6 -x 2070 -y 300 -defaultsOSRD
preplace inst blk_mem_gen_3 -pg 1 -lvl 6 -x 2070 -y 420 -defaultsOSRD
preplace inst axi_bram_ctrl_4 -pg 1 -lvl 5 -x 1800 -y 270 -defaultsOSRD
preplace inst axi_bram_ctrl_5 -pg 1 -lvl 5 -x 1800 -y 840 -defaultsOSRD
preplace inst axi_bram_ctrl_6 -pg 1 -lvl 5 -x 1800 -y 380 -defaultsOSRD
preplace inst axi_bram_ctrl_7 -pg 1 -lvl 5 -x 1800 -y 960 -defaultsOSRD
preplace inst axi_cdma_2 -pg 1 -lvl 3 -x 1100 -y 930 -defaultsOSRD
preplace inst axi_cdma_3 -pg 1 -lvl 3 -x 1100 -y 1070 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 3 -x 1100 -y 1340 -defaultsOSRD
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 900J 460n 1310J 500n 1750 610n 2090
preplace netloc rst_ps8_0_100M_peripheral_aresetn 1 2 3 1320 10n 1670 620n 2110
preplace netloc zynq_ultra_ps_e_0_dp_audio_ref_clk 1 0 5 0 60n 650 80n 950 230n 1300 340n 1590
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 4 630 270n 940J 270n 1310 350n 1620
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 1 N 210n
preplace netloc zynq_ultra_ps_e_0_dp_audio_ref_clk1 1 0 2 10 70n 630
preplace netloc xlconcat_0_dout 1 1 1 190 170n
preplace netloc axi_cdma_0_cdma_introut 1 0 5 -50 260n NJ 260n NJ 260n NJ 260n 1630
preplace netloc axi_cdma_1_cdma_introut 1 0 5 -40 590n NJ 590n 910J 540n NJ 540n 1630
preplace netloc axi_cdma_2_cdma_introut 1 0 5 -30 600n NJ 600n 940J 550n NJ 550n 1650
preplace netloc axi_cdma_3_cdma_introut 1 0 5 -20 610n NJ 610n 950J 560n NJ 560n 1630
preplace netloc axi_timer_0_interrupt 1 0 4 -10 50n NJ 50n 970J 240n 1230
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 1920 30n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 1930 50n
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 5 1 N 160
preplace netloc axi_bram_ctrl_3_BRAM_PORTA 1 5 1 1950 180n
preplace netloc axi_bram_ctrl_4_BRAM_PORTA 1 5 1 1960 270n
preplace netloc axi_bram_ctrl_5_BRAM_PORTA 1 5 1 1960 310n
preplace netloc axi_bram_ctrl_6_BRAM_PORTA 1 5 1 1940 380n
preplace netloc axi_bram_ctrl_7_BRAM_PORTA 1 5 1 1970 430n
preplace netloc axi_cdma_0_M_AXI 1 3 1 N 0
preplace netloc axi_cdma_0_M_AXI_SG 1 3 1 1250 20n
preplace netloc axi_cdma_1_M_AXI 1 3 1 1260 40n
preplace netloc axi_cdma_1_M_AXI_SG 1 3 1 1270 60n
preplace netloc axi_cdma_2_M_AXI 1 3 1 1280 80n
preplace netloc axi_cdma_2_M_AXI_SG 1 3 1 1290 100n
preplace netloc axi_cdma_3_M_AXI 1 3 1 1300 120n
preplace netloc axi_cdma_3_M_AXI_SG 1 3 1 1310 140n
preplace netloc axi_interconnect_0_M02_AXI 1 4 1 1630 70n
preplace netloc axi_interconnect_0_M03_AXI 1 4 1 1620 90n
preplace netloc axi_interconnect_0_M04_AXI 1 4 1 1610 110n
preplace netloc smartconnect_0_M00_AXI 1 2 1 950 140n
preplace netloc smartconnect_0_M01_AXI 1 2 1 940 160n
preplace netloc smartconnect_0_M02_AXI 1 2 1 930 180n
preplace netloc smartconnect_0_M03_AXI 1 2 1 920 200n
preplace netloc smartconnect_1_M00_AXI 1 2 3 910J 1210 1320J 600 NJ
preplace netloc smartconnect_1_M01_AXI 1 2 3 900J 1230 1330J 650 1630
preplace netloc smartconnect_1_M02_AXI 1 2 3 890J 1250 1340J 670 1620
preplace netloc smartconnect_1_M03_AXI 1 2 3 880J 1270 1350J 690 1610
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 NJ 170
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 1 1 610J 190n
preplace netloc smartconnect_1_M04_AXI 1 2 1 870 710n
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 N 50
preplace netloc axi_interconnect_0_M00_AXI 1 0 5 -10 -60 N -60 N -60 N -60 1630
levelinfo -pg 1 -30 310 740 1100 1480 1800 2070 2180
pagesize -pg 1 -db -bbox -sgen -30 -200 2180 1770
",
   "Interfaces View_ScaleFactor":"0.793197",
   "Interfaces View_TopLeft":"-702,-71",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/rst_ps8_0_100M_peripheral_aresetn:true|/zynq_ultra_ps_e_0_dp_audio_ref_clk:true|/zynq_ultra_ps_e_0_pl_resetn0:true|/zynq_ultra_ps_e_0_pl_clk0:true|/proc_sys_reset_0_peripheral_aresetn:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 300 -y 70 -swap {80 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 125 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 0 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 40 126 127 128 129 135 132 133 137 134 131 130 136} -defaultsOSRD -pinDir M_AXI_HPM0_FPD right -pinY M_AXI_HPM0_FPD 740R -pinDir M_AXI_HPM1_FPD right -pinY M_AXI_HPM1_FPD 1260R -pinDir S_AXI_HP0_FPD right -pinY S_AXI_HP0_FPD 0R -pinDir S_AXIS_AUDIO left -pinY S_AXIS_AUDIO 0L -pinDir M_AXIS_MIXED_AUDIO right -pinY M_AXIS_MIXED_AUDIO 20R -pinDir maxihpm0_fpd_aclk right -pinY maxihpm0_fpd_aclk 1380R -pinDir maxihpm1_fpd_aclk right -pinY maxihpm1_fpd_aclk 1320R -pinDir saxihp0_fpd_aclk right -pinY saxihp0_fpd_aclk 1340R -pinDir dp_audio_ref_clk right -pinY dp_audio_ref_clk 1420R -pinDir dp_s_axis_audio_clk right -pinY dp_s_axis_audio_clk 1360R -pinDir pl_resetn0 right -pinY pl_resetn0 1300R -pinDir pl_clk0 right -pinY pl_clk0 1280R -pinDir pl_clk1 right -pinY pl_clk1 1400R
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 850 -y 1150 -swap {4 3 0 1 2 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 80L -pinDir ext_reset_in left -pinY ext_reset_in 60L -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -x 2120 -y 990 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTB left -pinY BRAM_PORTB 40L -pinDir rsta_busy right -pinY rsta_busy 0R -pinDir rstb_busy right -pinY rstb_busy 20R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -x 1830 -y 950 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1540 -y 70 -swap {70 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 0 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 478 472 479 473 464 484 480 474 481 475 465 485 482 476 483 477 466 486 467 487 468 488 469 489 470 490 471 491} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 260L -pinDir M00_AXI right -pinY M00_AXI 880R -pinDir M01_AXI left -pinY M01_AXI 0L -pinDir S01_AXI left -pinY S01_AXI 300L -pinDir M02_AXI right -pinY M02_AXI 1020R -pinDir S02_AXI left -pinY S02_AXI 420L -pinDir S03_AXI left -pinY S03_AXI 440L -pinDir M03_AXI right -pinY M03_AXI 1160R -pinDir M04_AXI right -pinY M04_AXI 1300R -pinDir S04_AXI left -pinY S04_AXI 600L -pinDir S05_AXI left -pinY S05_AXI 620L -pinDir S06_AXI left -pinY S06_AXI 780L -pinDir S07_AXI left -pinY S07_AXI 800L -pinDir ACLK left -pinY ACLK 1100L -pinDir ARESETN left -pinY ARESETN 980L -pinDir S00_ACLK left -pinY S00_ACLK 1120L -pinDir S00_ARESETN left -pinY S00_ARESETN 1000L -pinDir M00_ACLK left -pinY M00_ACLK 820L -pinDir M00_ARESETN left -pinY M00_ARESETN 1220L -pinDir M01_ACLK left -pinY M01_ACLK 1140L -pinDir M01_ARESETN left -pinY M01_ARESETN 1020L -pinDir S01_ACLK left -pinY S01_ACLK 1160L -pinDir S01_ARESETN left -pinY S01_ARESETN 1040L -pinDir M02_ACLK left -pinY M02_ACLK 840L -pinDir M02_ARESETN left -pinY M02_ARESETN 1240L -pinDir S02_ACLK left -pinY S02_ACLK 1180L -pinDir S02_ARESETN left -pinY S02_ARESETN 1060L -pinDir S03_ACLK left -pinY S03_ACLK 1200L -pinDir S03_ARESETN left -pinY S03_ARESETN 1080L -pinDir M03_ACLK left -pinY M03_ACLK 860L -pinDir M03_ARESETN left -pinY M03_ARESETN 1260L -pinDir M04_ACLK left -pinY M04_ACLK 880L -pinDir M04_ARESETN left -pinY M04_ARESETN 1280L -pinDir S04_ACLK left -pinY S04_ACLK 900L -pinDir S04_ARESETN left -pinY S04_ARESETN 1300L -pinDir S05_ACLK left -pinY S05_ACLK 920L -pinDir S05_ARESETN left -pinY S05_ARESETN 1320L -pinDir S06_ACLK left -pinY S06_ACLK 940L -pinDir S06_ARESETN left -pinY S06_ARESETN 1340L -pinDir S07_ACLK left -pinY S07_ACLK 960L -pinDir S07_ARESETN left -pinY S07_ARESETN 1360L
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 850 -y 290 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 121 120} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 480L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 160R -pinDir M02_AXI right -pinY M02_AXI 340R -pinDir M03_AXI right -pinY M03_AXI 520R -pinDir aclk left -pinY aclk 520L -pinDir aresetn left -pinY aresetn 500L
preplace inst axi_cdma_0 -pg 1 -lvl 3 -x 1210 -y 330 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir S_AXI_LITE left -pinY S_AXI_LITE 0L -pinDir M_AXI_SG right -pinY M_AXI_SG 40R -pinDir m_axi_aclk left -pinY m_axi_aclk 20L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 40L -pinDir s_axi_lite_aresetn left -pinY s_axi_lite_aresetn 60L -pinDir cdma_introut right -pinY cdma_introut 60R
preplace inst rst_ps8_0_300M -pg 1 -lvl 2 -x 850 -y 970 -swap {3 4 0 1 2 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 60L -pinDir ext_reset_in left -pinY ext_reset_in 80L -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -x 1830 -y 1510 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst smartconnect_1 -pg 1 -lvl 2 -x 850 -y 1330 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 180R -pinDir M01_AXI right -pinY M01_AXI 320R -pinDir M02_AXI right -pinY M02_AXI 460R -pinDir M03_AXI right -pinY M03_AXI 600R -pinDir aclk left -pinY aclk 140L -pinDir aresetn left -pinY aresetn 160L
preplace inst blk_mem_gen_1 -pg 1 -lvl 6 -x 2120 -y 1130 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTB left -pinY BRAM_PORTB 40L -pinDir rsta_busy right -pinY rsta_busy 0R -pinDir rstb_busy right -pinY rstb_busy 20R
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 5 -x 1830 -y 1090 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_bram_ctrl_3 -pg 1 -lvl 5 -x 1830 -y 1650 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_cdma_1 -pg 1 -lvl 3 -x 1210 -y 490 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir S_AXI_LITE left -pinY S_AXI_LITE 0L -pinDir M_AXI_SG right -pinY M_AXI_SG 20R -pinDir m_axi_aclk left -pinY m_axi_aclk 20L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 40L -pinDir s_axi_lite_aresetn left -pinY s_axi_lite_aresetn 60L -pinDir cdma_introut right -pinY cdma_introut 40R
preplace inst rst_ps8_0_100M -pg 1 -lvl 1 -x 300 -y 1740 -swap {5 1 2 3 4 7 6 8 9 0} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 40R -pinDir ext_reset_in right -pinY ext_reset_in 20R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 80R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 100R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 120R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 0R
preplace inst blk_mem_gen_2 -pg 1 -lvl 6 -x 2120 -y 1270 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTB left -pinY BRAM_PORTB 40L -pinDir rsta_busy right -pinY rsta_busy 0R -pinDir rstb_busy right -pinY rstb_busy 20R
preplace inst blk_mem_gen_3 -pg 1 -lvl 6 -x 2120 -y 1410 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTB left -pinY BRAM_PORTB 520L -pinDir rsta_busy right -pinY rsta_busy 0R -pinDir rstb_busy right -pinY rstb_busy 20R
preplace inst axi_bram_ctrl_4 -pg 1 -lvl 5 -x 1830 -y 1230 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_bram_ctrl_5 -pg 1 -lvl 5 -x 1830 -y 1790 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_bram_ctrl_6 -pg 1 -lvl 5 -x 1830 -y 1370 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_bram_ctrl_7 -pg 1 -lvl 5 -x 1830 -y 1930 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_cdma_2 -pg 1 -lvl 3 -x 1210 -y 670 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 79 77 78 80} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir S_AXI_LITE left -pinY S_AXI_LITE 0L -pinDir M_AXI_SG right -pinY M_AXI_SG 20R -pinDir m_axi_aclk left -pinY m_axi_aclk 60L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 20L -pinDir s_axi_lite_aresetn left -pinY s_axi_lite_aresetn 40L -pinDir cdma_introut right -pinY cdma_introut 40R
preplace inst axi_cdma_3 -pg 1 -lvl 3 -x 1210 -y 850 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 79 77 78 80} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir S_AXI_LITE left -pinY S_AXI_LITE 0L -pinDir M_AXI_SG right -pinY M_AXI_SG 20R -pinDir m_axi_aclk left -pinY m_axi_aclk 60L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 20L -pinDir s_axi_lite_aresetn left -pinY s_axi_lite_aresetn 40L -pinDir cdma_introut right -pinY cdma_introut 40R
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 3 NJ 1230 1340 1490 1700
preplace netloc rst_ps8_0_100M_peripheral_aresetn 1 1 4 640 890 1040 790 1380 1550 1680
preplace netloc zynq_ultra_ps_e_0_dp_audio_ref_clk 1 1 4 620 230 1060 970 1360 1530 1700
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 4 660 910 1080J 610 1400 10 1680
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 1 680 1050n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 N 990
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 1960 1030n
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 5 1 N 1130
preplace netloc axi_bram_ctrl_3_BRAM_PORTA 1 5 1 1980 1170n
preplace netloc axi_bram_ctrl_4_BRAM_PORTA 1 5 1 N 1270
preplace netloc axi_bram_ctrl_5_BRAM_PORTA 1 5 1 2000 1310n
preplace netloc axi_bram_ctrl_6_BRAM_PORTA 1 5 1 N 1410
preplace netloc axi_bram_ctrl_7_BRAM_PORTA 1 5 1 N 1930
preplace netloc axi_cdma_0_M_AXI 1 3 1 N 330
preplace netloc axi_cdma_0_M_AXI_SG 1 3 1 N 370
preplace netloc axi_cdma_1_M_AXI 1 3 1 N 490
preplace netloc axi_cdma_1_M_AXI_SG 1 3 1 N 510
preplace netloc axi_cdma_2_M_AXI 1 3 1 N 670
preplace netloc axi_cdma_2_M_AXI_SG 1 3 1 N 690
preplace netloc axi_cdma_3_M_AXI 1 3 1 N 850
preplace netloc axi_cdma_3_M_AXI_SG 1 3 1 N 870
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 NJ 950
preplace netloc axi_interconnect_0_M01_AXI 1 1 3 NJ 70 NJ 70 NJ
preplace netloc axi_interconnect_0_M02_AXI 1 4 1 N 1090
preplace netloc axi_interconnect_0_M03_AXI 1 4 1 N 1230
preplace netloc axi_interconnect_0_M04_AXI 1 4 1 N 1370
preplace netloc smartconnect_0_M00_AXI 1 2 1 1080 290n
preplace netloc smartconnect_0_M01_AXI 1 2 1 1080 450n
preplace netloc smartconnect_0_M02_AXI 1 2 1 1020 630n
preplace netloc smartconnect_0_M03_AXI 1 2 1 1020 810n
preplace netloc smartconnect_1_M00_AXI 1 2 3 NJ 1510 NJ 1510 NJ
preplace netloc smartconnect_1_M01_AXI 1 2 3 NJ 1650 NJ 1650 N
preplace netloc smartconnect_1_M02_AXI 1 2 3 NJ 1790 NJ 1790 N
preplace netloc smartconnect_1_M03_AXI 1 2 3 NJ 1930 NJ 1930 N
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 600J 770n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 1 1 NJ 1330
levelinfo -pg 1 0 300 850 1210 1540 1830 2120 2240
pagesize -pg 1 -db -bbox -sgen 0 0 2240 2030
",
   "No Loops_ScaleFactor":"0.94335",
   "No Loops_TopLeft":"-752,1",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port gpio_io_o -pg 1 -lvl 6 -x 1860 -y 830 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 1 -x 100 -y 850 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 4 -x 1390 -y 1020 -defaultsOSRD
preplace inst blk_mem_gen_4 -pg 1 -lvl 5 -x 1680 -y 80 -defaultsOSRD
preplace inst blk_mem_gen_5 -pg 1 -lvl 5 -x 1680 -y 220 -defaultsOSRD
preplace inst blk_mem_gen_6 -pg 1 -lvl 5 -x 1680 -y 360 -defaultsOSRD
preplace inst blk_mem_gen_7 -pg 1 -lvl 5 -x 1680 -y 480 -defaultsOSRD
preplace inst axi_bram_ctrl_8 -pg 1 -lvl 4 -x 1390 -y 540 -defaultsOSRD
preplace inst axi_bram_ctrl_9 -pg 1 -lvl 4 -x 1390 -y 80 -defaultsOSRD
preplace inst axi_bram_ctrl_10 -pg 1 -lvl 4 -x 1390 -y 360 -defaultsOSRD
preplace inst axi_bram_ctrl_11 -pg 1 -lvl 4 -x 1390 -y 220 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 1390 -y 830 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 520 -y 1020 -defaultsOSRD
preplace inst rst_ps8_0_250M -pg 1 -lvl 3 -x 1040 -y 1110 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 3 -x 1040 -y 710 -defaultsOSRD
preplace inst smartconnect_2 -pg 1 -lvl 3 -x 1040 -y 400 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 2 -x 520 -y 760 -defaultsOSRD
preplace netloc axi_timer_0_interrupt 1 1 4 200 1120 870J 1010 1210J 1130 1520
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 1 840 420n
preplace netloc rst_ps8_0_100M_peripheral_aresetn 1 3 1 1230 100n
preplace netloc xlconcat_0_dout 1 1 1 190 840n
preplace netloc zynq_ultra_ps_e_0_dp_audio_ref_clk 1 1 3 210 900 860 490 1240
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 2 210 910 820
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 2 210 1130 830
preplace netloc axi_bram_ctrl_10_BRAM_PORTA 1 4 1 N 350
preplace netloc axi_bram_ctrl_10_BRAM_PORTB 1 4 1 N 370
preplace netloc axi_bram_ctrl_11_BRAM_PORTA 1 4 1 N 210
preplace netloc axi_bram_ctrl_11_BRAM_PORTB 1 4 1 N 230
preplace netloc axi_bram_ctrl_8_BRAM_PORTA 1 4 1 1520 470n
preplace netloc axi_bram_ctrl_8_BRAM_PORTB 1 4 1 1530 490n
preplace netloc axi_bram_ctrl_9_BRAM_PORTA 1 4 1 N 70
preplace netloc axi_bram_ctrl_9_BRAM_PORTB 1 4 1 N 90
preplace netloc axi_gpio_0_GPIO 1 4 2 NJ 830 NJ
preplace netloc smartconnect_2_M00_AXI 1 3 1 1210 60n
preplace netloc smartconnect_2_M01_AXI 1 3 1 1220 200n
preplace netloc smartconnect_2_M02_AXI 1 3 1 1250 340n
preplace netloc smartconnect_2_M03_AXI 1 3 1 1250 430n
preplace netloc smartconnect_0_M00_AXI 1 3 1 1220 700n
preplace netloc smartconnect_0_M01_AXI 1 3 1 1210 720n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 2 1 820 380n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 2 1 850 690n
levelinfo -pg 1 0 100 520 1040 1390 1680 1860
pagesize -pg 1 -db -bbox -sgen 0 0 1970 1310
"
}
{
   "da_axi4_cnt":"22",
   "da_board_cnt":"13",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"72",
   "da_zynq_ultra_ps_e_cnt":"1"
}
