#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec  3 19:53:17 2019
# Process ID: 13028
# Current directory: C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.runs/synth_1
# Command line: vivado.exe -log MazeTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MazeTop.tcl
# Log file: C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.runs/synth_1/MazeTop.vds
# Journal file: C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MazeTop.tcl -notrace
Command: synth_design -top MazeTop -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15084 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 334.609 ; gain = 100.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MazeTop' [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/MazeTop.sv:22]
INFO: [Synth 8-6157] synthesizing module 'Maze1Drawer' [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/Maze1Drawer.sv:28]
WARNING: [Synth 8-87] always_comb on 'WE_reg' did not result in combinational logic [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/Maze1Drawer.sv:73]
WARNING: [Synth 8-87] always_comb on 'pixel_reg[WA]' did not result in combinational logic [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/Maze1Drawer.sv:74]
WARNING: [Synth 8-87] always_comb on 'pixel_reg[Colour]' did not result in combinational logic [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/Maze1Drawer.sv:74]
INFO: [Synth 8-6155] done synthesizing module 'Maze1Drawer' (1#1) [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/Maze1Drawer.sv:28]
INFO: [Synth 8-6157] synthesizing module 'vga_fb_driver_80x60' [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/vga_fb__driver_80x60.sv:22]
INFO: [Synth 8-6157] synthesizing module 'vga_driver_80x60' [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/vga_driver_80x60.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'vga_driver_80x60' (2#1) [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/vga_driver_80x60.sv:44]
INFO: [Synth 8-6157] synthesizing module 'ram8k_8_80x60' [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/ram8k_8_80x60.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'ram8k_8_80x60' (3#1) [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/ram8k_8_80x60.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'vga_fb_driver_80x60' (4#1) [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/vga_fb__driver_80x60.sv:22]
WARNING: [Synth 8-350] instance 'vga_out' of module 'vga_fb_driver_80x60' requires 10 connections, but only 9 given [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/MazeTop.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'MazeTop' (5#1) [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/MazeTop.sv:22]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[12]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[11]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[10]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[9]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[8]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[7]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[6]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[5]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[4]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[3]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[2]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[1]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[0]
WARNING: [Synth 8-3331] design MazeTop has unconnected port r
WARNING: [Synth 8-3331] design MazeTop has unconnected port g
WARNING: [Synth 8-3331] design MazeTop has unconnected port b
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 389.992 ; gain = 155.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 389.992 ; gain = 155.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 389.992 ; gain = 155.391
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/constrs_1/new/basys_3.xdc]
Finished Parsing XDC File [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/constrs_1/new/basys_3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/constrs_1/new/basys_3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MazeTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MazeTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 719.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 719.105 ; gain = 484.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 719.105 ; gain = 484.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 719.105 ; gain = 484.504
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'pixel_reg[WA]' [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/Maze1Drawer.sv:74]
WARNING: [Synth 8-327] inferring latch for variable 'pixel_reg[Colour]' [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/Maze1Drawer.sv:74]
WARNING: [Synth 8-327] inferring latch for variable 'WE_reg' [C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.srcs/sources_1/new/Maze1Drawer.sv:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 719.105 ; gain = 484.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MazeTop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Maze1Drawer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
Module vga_driver_80x60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module vga_fb_driver_80x60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[12]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[11]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[10]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[9]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[8]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[7]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[6]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[5]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[4]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[3]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[2]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[1]
WARNING: [Synth 8-3331] design MazeTop has unconnected port WA[0]
WARNING: [Synth 8-3331] design MazeTop has unconnected port r
WARNING: [Synth 8-3331] design MazeTop has unconnected port g
WARNING: [Synth 8-3331] design MazeTop has unconnected port b
INFO: [Synth 8-3886] merging instance 'maze1Drawer/pixel_reg[Colour][2]' (LD) to 'maze1Drawer/pixel_reg[Colour][4]'
INFO: [Synth 8-3886] merging instance 'maze1Drawer/pixel_reg[Colour][1]' (LD) to 'maze1Drawer/pixel_reg[Colour][0]'
INFO: [Synth 8-3886] merging instance 'maze1Drawer/pixel_reg[Colour][5]' (LD) to 'maze1Drawer/pixel_reg[Colour][6]'
INFO: [Synth 8-3886] merging instance 'maze1Drawer/pixel_reg[Colour][4]' (LD) to 'maze1Drawer/pixel_reg[Colour][3]'
INFO: [Synth 8-3886] merging instance 'maze1Drawer/pixel_reg[Colour][6]' (LD) to 'maze1Drawer/pixel_reg[Colour][7]'
INFO: [Synth 8-3886] merging instance 'maze1Drawer/pixel_reg[WA][5]' (LD) to 'maze1Drawer/pixel_reg[WA][3]'
INFO: [Synth 8-3886] merging instance 'maze1Drawer/pixel_reg[WA][4]' (LD) to 'maze1Drawer/pixel_reg[WA][3]'
INFO: [Synth 8-3886] merging instance 'maze1Drawer/pixel_reg[WA][3]' (LD) to 'maze1Drawer/pixel_reg[WA][6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\maze1Drawer/WE_reg )
INFO: [Synth 8-3886] merging instance 'maze1Drawer/pixel_reg[WA][12]' (LD) to 'maze1Drawer/pixel_reg[WA][6]'
INFO: [Synth 8-3886] merging instance 'maze1Drawer/pixel_reg[WA][11]' (LD) to 'maze1Drawer/pixel_reg[WA][6]'
INFO: [Synth 8-3886] merging instance 'maze1Drawer/pixel_reg[WA][10]' (LD) to 'maze1Drawer/pixel_reg[WA][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\maze1Drawer/pixel_reg[WA][6] )
WARNING: [Synth 8-3332] Sequential element (maze1Drawer/pixel_reg[WA][6]) is unused and will be removed from module MazeTop.
WARNING: [Synth 8-3332] Sequential element (maze1Drawer/WE_reg) is unused and will be removed from module MazeTop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 719.105 ; gain = 484.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------------+-----------+----------------------+--------------------------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives                     | 
+------------+----------------------------------+-----------+----------------------+--------------------------------+
|MazeTop     | vga_out/framebuffer/r_memory_reg | Implied   | 8 K x 8              | RAM64X1D x 240  RAM64M x 240   | 
+------------+----------------------------------+-----------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 721.008 ; gain = 486.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 722.461 ; gain = 487.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+----------------------------------+-----------+----------------------+--------------------------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives                     | 
+------------+----------------------------------+-----------+----------------------+--------------------------------+
|MazeTop     | vga_out/framebuffer/r_memory_reg | Implied   | 8 K x 8              | RAM64X1D x 240  RAM64M x 240   | 
+------------+----------------------------------+-----------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 744.445 ; gain = 509.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 744.445 ; gain = 509.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 744.445 ; gain = 509.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 744.445 ; gain = 509.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 744.445 ; gain = 509.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 744.445 ; gain = 509.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 744.445 ; gain = 509.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |LUT1     |     5|
|3     |LUT2     |     4|
|4     |LUT3     |    14|
|5     |LUT4     |    16|
|6     |LUT5     |    30|
|7     |LUT6     |   294|
|8     |MUXF7    |   120|
|9     |RAM64M   |   240|
|10    |RAM64X1D |   240|
|11    |FDRE     |    47|
|12    |LD       |    27|
|13    |IBUF     |     1|
|14    |OBUF     |    10|
+------+---------+------+

Report Instance Areas: 
+------+----------------+--------------------+------+
|      |Instance        |Module              |Cells |
+------+----------------+--------------------+------+
|1     |top             |                    |  1051|
|2     |  maze1Drawer   |Maze1Drawer         |    77|
|3     |  vga_out       |vga_fb_driver_80x60 |   958|
|4     |    framebuffer |ram8k_8_80x60       |   880|
|5     |    vga_out     |vga_driver_80x60    |    76|
+------+----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 744.445 ; gain = 509.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 744.445 ; gain = 180.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 744.445 ; gain = 509.844
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 628 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 27 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 507 instances were transformed.
  LD => LDCE (inverted pins: G): 27 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 240 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 240 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 746.391 ; gain = 524.609
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Diego Andrade/Desktop/CPE133MazeGame/AMAZEingGame.runs/synth_1/MazeTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MazeTop_utilization_synth.rpt -pb MazeTop_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 746.391 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 19:53:58 2019...
