Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: connect4_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "connect4_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "connect4_top"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : connect4_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4\FSM.v" into library work
Parsing module <FSM>.
Analyzing Verilog file "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4\connect4_top.v" into library work
Parsing verilog file "ColumnSelector.v" included at line 2.
Parsing module <ColumnSelector>.
Parsing verilog file "ColumnCalculator.v" included at line 3.
Parsing module <ColumnCalculator>.
Parsing verilog file "ButtonPressDetector.v" included at line 4.
Parsing module <ButtonPressDetector>.
Parsing verilog file "DetectWinner.v" included at line 5.
Parsing module <DetectWinner>.
Parsing module <connect4_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <connect4_top>.

Elaborating module <ButtonPressDetector>.

Elaborating module <ColumnCalculator>.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 38: Signal <selected_column> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 40: Signal <counter_0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 42: Signal <counter_0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 43: Signal <counter_0> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 49: Signal <counter_1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 51: Signal <counter_1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 52: Signal <counter_1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 57: Signal <counter_2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 59: Signal <counter_2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 60: Signal <counter_2> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 64: Signal <counter_3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 66: Signal <counter_3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "ColumnCalculator.v" Line 67: Signal <counter_3> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <ColumnSelector>.

Elaborating module <FSM>.
WARNING:HDLCompiler:1127 - "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4\connect4_top.v" Line 149: Assignment to out_game_status ignored, since the identifier is never used

Elaborating module <DetectWinner>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <connect4_top>.
    Related source file is "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4\connect4_top.v".
        column = 3'b001
        statep = 2'b01
INFO:Xst:3210 - "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4\connect4_top.v" line 144: Output port <out_game_status> of the instance <fsm> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <connect4_top> synthesized.

Synthesizing Unit <ButtonPressDetector>.
    Related source file is "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4/ButtonPressDetector.v".
    Found 1-bit register for signal <clk_out>.
    Found 26-bit register for signal <count>.
    Found 26-bit adder for signal <count[25]_GND_2_o_add_2_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <ButtonPressDetector> synthesized.

Synthesizing Unit <ColumnCalculator>.
    Related source file is "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4/ColumnCalculator.v".
    Found 3-bit adder for signal <selected_column[3]_counter_0[2]_select_26_OUT> created at line 43.
    Found 5-bit adder for signal <counter_1[2]_GND_3_o_add_6_OUT> created at line 51.
    Found 3-bit adder for signal <selected_column[3]_counter_1[2]_select_27_OUT> created at line 52.
    Found 5-bit adder for signal <counter_2[2]_GND_3_o_add_11_OUT> created at line 59.
    Found 3-bit adder for signal <selected_column[3]_counter_2[2]_select_28_OUT> created at line 60.
    Found 5-bit adder for signal <counter_3[2]_GND_3_o_add_16_OUT> created at line 66.
    Found 3-bit adder for signal <selected_column[3]_counter_3[2]_select_29_OUT> created at line 67.
WARNING:Xst:737 - Found 1-bit latch for signal <column_position<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <column_position<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <column_position<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <column_position<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_0<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_0<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_0<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_3<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_3<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter_3<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <column_position<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  17 Latch(s).
	inferred   4 Multiplexer(s).
Unit <ColumnCalculator> synthesized.

Synthesizing Unit <ColumnSelector>.
    Related source file is "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4/ColumnSelector.v".
        GAME_INIT = 2'b00
        P1_TURN = 2'b01
        P2_TURN = 2'b10
        END_GAME = 2'b11
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_players_cells<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_player>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_gameboard<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator lessequal for signal <n0002> created at line 43
    Summary:
	inferred  33 Latch(s).
	inferred   1 Comparator(s).
	inferred  51 Multiplexer(s).
Unit <ColumnSelector> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4\FSM.v".
        GAME_INIT = 2'b00
        P1_TURN = 2'b01
        P2_TURN = 2'b10
        END_GAME = 2'b11
        NEXT_TURN = 2'b00
        PLAYER_WIN = 2'b01
        TIE_GAME = 2'b10
        STILL_PLAYING = 2'b00
        P1_WINS = 2'b01
        P2_WINS = 2'b10
        TIE = 2'b11
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <current_state[1]_out_game_status[1]_wide_mux_12_OUT<1>> created at line 28.
    Found 1-bit 3-to-1 multiplexer for signal <current_state[1]_out_game_status[1]_wide_mux_12_OUT<0>> created at line 28.
WARNING:Xst:737 - Found 1-bit latch for signal <out_game_status<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <out_game_status<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Latch(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

Synthesizing Unit <DetectWinner>.
    Related source file is "C:\Users\cmcsc\Desktop\Segundo Semestre Virtual\Switching 2\Project\repo\INEL5206-Connect4\Connect4/DetectWinner.v".
        still_playing = 2'b00
        p1_wins = 2'b01
        p2_wins = 2'b10
        tie = 2'b11
    Found 2-bit register for signal <game_status>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <DetectWinner> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 26-bit adder                                          : 1
 3-bit adder                                           : 4
 5-bit adder                                           : 3
# Registers                                            : 3
 1-bit register                                        : 1
 2-bit register                                        : 1
 26-bit register                                       : 1
# Latches                                              : 52
 1-bit latch                                           : 52
# Comparators                                          : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 67
 1-bit 2-to-1 multiplexer                              : 55
 1-bit 3-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 10
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ButtonPressDetector>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ButtonPressDetector> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 4
 5-bit adder                                           : 3
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 67
 1-bit 2-to-1 multiplexer                              : 55
 1-bit 3-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 10
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fsm/FSM_0> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------

Optimizing unit <connect4_top> ...

Optimizing unit <FSM> ...

Optimizing unit <DetectWinner> ...

Optimizing unit <ColumnCalculator> ...

Optimizing unit <ColumnSelector> ...
WARNING:Xst:2677 - Node <fsm/out_game_status_1> of sequential type is unconnected in block <connect4_top>.
WARNING:Xst:2677 - Node <fsm/out_game_status_0> of sequential type is unconnected in block <connect4_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block connect4_top, actual ratio is 2.
Latch columnSelector/out_gameboard_15 has been replicated 1 time(s) to handle iob=true attribute.
Latch columnSelector/out_gameboard_14 has been replicated 1 time(s) to handle iob=true attribute.
Latch columnSelector/out_gameboard_13 has been replicated 1 time(s) to handle iob=true attribute.
Latch columnSelector/out_gameboard_12 has been replicated 1 time(s) to handle iob=true attribute.
Latch columnSelector/out_gameboard_11 has been replicated 1 time(s) to handle iob=true attribute.
Latch columnSelector/out_gameboard_10 has been replicated 1 time(s) to handle iob=true attribute.
Latch columnSelector/out_gameboard_9 has been replicated 1 time(s) to handle iob=true attribute.
Latch columnSelector/out_gameboard_8 has been replicated 1 time(s) to handle iob=true attribute.
Latch columnSelector/out_gameboard_7 has been replicated 2 time(s) to handle iob=true attribute.
Latch columnSelector/out_gameboard_6 has been replicated 2 time(s) to handle iob=true attribute.
Latch columnSelector/out_gameboard_5 has been replicated 2 time(s) to handle iob=true attribute.
Latch columnSelector/out_gameboard_4 has been replicated 2 time(s) to handle iob=true attribute.
Latch columnSelector/out_gameboard_3 has been replicated 2 time(s) to handle iob=true attribute.
Latch columnSelector/out_gameboard_2 has been replicated 2 time(s) to handle iob=true attribute.
Latch columnSelector/out_gameboard_1 has been replicated 2 time(s) to handle iob=true attribute.
Latch columnSelector/out_gameboard_0 has been replicated 2 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : connect4_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 203
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 25
#      LUT2                        : 36
#      LUT3                        : 9
#      LUT4                        : 22
#      LUT5                        : 13
#      LUT6                        : 37
#      MUXCY                       : 25
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 105
#      FD                          : 27
#      FDC                         : 2
#      FDS                         : 2
#      LD                          : 57
#      LDE                         : 12
#      LDP                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 6
#      OBUF                        : 24

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              81  out of  11440     0%  
 Number of Slice LUTs:                  148  out of   5720     2%  
    Number used as Logic:               148  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    158
   Number with an unused Flip Flop:      77  out of    158    48%  
   Number with an unused LUT:            10  out of    158     6%  
   Number of fully used LUT-FF pairs:    71  out of    158    44%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    200    15%  
    IOB Flip Flops/Latches:              24

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-------+
Clock Signal                                                                                                           | Clock buffer(FF name)                       | Load  |
-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-------+
clk                                                                                                                    | BUFGP                                       | 31    |
BPD/clk_out                                                                                                            | NONE(columnCounter/counter_3_2)             | 12    |
columnCounter/selected_column[3]_counter_0[2]_Select_35_o(columnCounter/selected_column[3]_counter_0[2]_Select_35_o3:O)| NONE(*)(columnCounter/column_position_4)    | 5     |
columnSelector/state[1]_PWR_38_o_Mux_96_o(columnSelector/Mmux_state[1]_PWR_38_o_Mux_96_o11:O)                          | NONE(*)(columnSelector/out_players_cells_0) | 4     |
columnSelector/state[1]_PWR_37_o_Mux_95_o(columnSelector/Mmux_state[1]_PWR_37_o_Mux_95_o11:O)                          | NONE(*)(columnSelector/out_gameboard_1)     | 4     |
columnSelector/state[1]_PWR_36_o_Mux_94_o(columnSelector/Mmux_state[1]_PWR_36_o_Mux_94_o11:O)                          | NONE(*)(columnSelector/out_players_cells_2) | 4     |
columnSelector/state[1]_PWR_35_o_Mux_93_o(columnSelector/Mmux_state[1]_PWR_35_o_Mux_93_o11:O)                          | NONE(*)(columnSelector/out_players_cells_3) | 4     |
columnSelector/state[1]_PWR_34_o_Mux_92_o(columnSelector/Mmux_state[1]_PWR_34_o_Mux_92_o11:O)                          | NONE(*)(columnSelector/out_players_cells_4) | 4     |
columnSelector/state[1]_PWR_33_o_Mux_91_o(columnSelector/Mmux_state[1]_PWR_33_o_Mux_91_o11:O)                          | NONE(*)(columnSelector/out_players_cells_5) | 4     |
columnSelector/state[1]_PWR_32_o_Mux_90_o(columnSelector/Mmux_state[1]_PWR_32_o_Mux_90_o11:O)                          | NONE(*)(columnSelector/out_gameboard_6)     | 4     |
columnSelector/state[1]_PWR_31_o_Mux_89_o(columnSelector/Mmux_state[1]_PWR_31_o_Mux_89_o11:O)                          | NONE(*)(columnSelector/out_players_cells_7) | 4     |
columnSelector/state[1]_PWR_30_o_Mux_88_o(columnSelector/Mmux_state[1]_PWR_30_o_Mux_88_o11:O)                          | NONE(*)(columnSelector/out_players_cells_8) | 3     |
columnSelector/state[1]_PWR_29_o_Mux_87_o(columnSelector/Mmux_state[1]_PWR_29_o_Mux_87_o11:O)                          | NONE(*)(columnSelector/out_gameboard_9)     | 3     |
columnSelector/state[1]_PWR_28_o_Mux_86_o(columnSelector/Mmux_state[1]_PWR_28_o_Mux_86_o11:O)                          | NONE(*)(columnSelector/out_players_cells_10)| 3     |
columnSelector/state[1]_PWR_27_o_Mux_85_o(columnSelector/Mmux_state[1]_PWR_27_o_Mux_85_o11:O)                          | NONE(*)(columnSelector/out_players_cells_11)| 3     |
columnSelector/state[1]_PWR_26_o_Mux_84_o(columnSelector/Mmux_state[1]_PWR_26_o_Mux_84_o11:O)                          | NONE(*)(columnSelector/out_players_cells_12)| 3     |
columnSelector/state[1]_PWR_25_o_Mux_83_o(columnSelector/Mmux_state[1]_PWR_25_o_Mux_83_o11:O)                          | NONE(*)(columnSelector/out_players_cells_13)| 3     |
columnSelector/state[1]_PWR_24_o_Mux_82_o(columnSelector/Mmux_state[1]_PWR_24_o_Mux_82_o11:O)                          | NONE(*)(columnSelector/out_gameboard_14)    | 3     |
columnSelector/state[1]_PWR_23_o_Mux_81_o(columnSelector/Mmux_state[1]_PWR_23_o_Mux_81_o11:O)                          | NONE(*)(columnSelector/out_gameboard_15)    | 3     |
columnSelector/state[1]_PWR_55_o_Mux_113_o(columnSelector/Mmux_state[1]_PWR_55_o_Mux_113_o11:O)                        | NONE(*)(columnSelector/next_player)         | 1     |
-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-------+
(*) These 18 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.998ns (Maximum Frequency: 250.150MHz)
   Minimum input arrival time before clock: 3.705ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.998ns (frequency: 250.150MHz)
  Total number of paths / destination ports: 1062 / 29
-------------------------------------------------------------------------
Delay:               3.998ns (Levels of Logic = 3)
  Source:            BPD/count_20 (FF)
  Destination:       BPD/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: BPD/count_20 to BPD/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  BPD/count_20 (BPD/count_20)
     LUT6:I0->O            3   0.203   0.898  BPD/GND_2_o_GND_2_o_equal_4_o<25>1 (BPD/GND_2_o_GND_2_o_equal_4_o<25>)
     LUT6:I2->O           14   0.203   0.958  BPD/Mcount_count_val261 (BPD/Mcount_count_val)
     LUT2:I1->O            1   0.205   0.000  BPD/count_0_rstpot (BPD/count_0_rstpot)
     FD:D                      0.102          BPD/count_0
    ----------------------------------------
    Total                      3.998ns (1.160ns logic, 2.838ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BPD/clk_out'
  Clock period: 3.377ns (frequency: 296.143MHz)
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Delay:               3.377ns (Levels of Logic = 2)
  Source:            columnCounter/counter_3_2 (LATCH)
  Destination:       columnCounter/counter_3_2 (LATCH)
  Source Clock:      BPD/clk_out falling
  Destination Clock: BPD/clk_out falling

  Data Path: columnCounter/counter_3_2 to columnCounter/counter_3_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.498   0.879  columnCounter/counter_3_2 (columnCounter/counter_3_2)
     LUT3:I0->O            2   0.205   0.617  columnCounter/n0012<2>1 (columnCounter/n0012)
     LUT5:I4->O            3   0.205   0.650  columnCounter/Mmux__n009711 (columnCounter/_n0097)
     LDE:GE                    0.322          columnCounter/counter_3_1
    ----------------------------------------
    Total                      3.377ns (1.230ns logic, 2.147ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              3.705ns (Levels of Logic = 3)
  Source:            BTN_EAST (PAD)
  Destination:       BPD/count_0 (FF)
  Destination Clock: clk rising

  Data Path: BTN_EAST to BPD/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   1.015  BTN_EAST_IBUF (BTN_EAST_IBUF)
     LUT6:I0->O           14   0.203   0.958  BPD/Mcount_count_val261 (BPD/Mcount_count_val)
     LUT2:I1->O            1   0.205   0.000  BPD/count_0_rstpot (BPD/count_0_rstpot)
     FD:D                      0.102          BPD/count_0
    ----------------------------------------
    Total                      3.705ns (1.732ns logic, 1.973ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BPD/clk_out'
  Total number of paths / destination ports: 48 / 12
-------------------------------------------------------------------------
Offset:              3.699ns (Levels of Logic = 2)
  Source:            Switch_3 (PAD)
  Destination:       columnCounter/counter_0_2 (LATCH)
  Destination Clock: BPD/clk_out falling

  Data Path: Switch_3 to columnCounter/counter_0_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.302  Switch_3_IBUF (Switch_3_IBUF)
     LUT5:I0->O            3   0.203   0.650  columnCounter/Mmux__n009811 (columnCounter/_n0098)
     LDE:GE                    0.322          columnCounter/counter_0_0
    ----------------------------------------
    Total                      3.699ns (1.747ns logic, 1.952ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'columnCounter/selected_column[3]_counter_0[2]_Select_35_o'
  Total number of paths / destination ports: 31 / 5
-------------------------------------------------------------------------
Offset:              3.646ns (Levels of Logic = 3)
  Source:            Switch_0 (PAD)
  Destination:       columnCounter/column_position_4 (LATCH)
  Destination Clock: columnCounter/selected_column[3]_counter_0[2]_Select_35_o falling

  Data Path: Switch_0 to columnCounter/column_position_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   1.297  Switch_0_IBUF (Switch_0_IBUF)
     LUT6:I0->O            1   0.203   0.684  columnCounter/selected_column[3]_column_position[4]_select_25_OUT<3>1 (columnCounter/selected_column[3]_column_position[4]_select_25_OUT<3>1)
     LUT2:I0->O            1   0.203   0.000  columnCounter/selected_column[3]_column_position[4]_select_25_OUT<3>3 (columnCounter/selected_column[3]_column_position[4]_select_25_OUT<3>)
     LDP:D                     0.037          columnCounter/column_position_3
    ----------------------------------------
    Total                      3.646ns (1.665ns logic, 1.981ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'columnSelector/state[1]_PWR_23_o_Mux_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            columnSelector/out_gameboard_15_1 (LATCH)
  Destination:       gameboard_out<15> (PAD)
  Source Clock:      columnSelector/state[1]_PWR_23_o_Mux_81_o falling

  Data Path: columnSelector/out_gameboard_15_1 to gameboard_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  columnSelector/out_gameboard_15_1 (columnSelector/out_gameboard_15_1)
     OBUF:I->O                 2.571          gameboard_out_15_OBUF (gameboard_out<15>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'columnSelector/state[1]_PWR_24_o_Mux_82_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            columnSelector/out_gameboard_14_1 (LATCH)
  Destination:       gameboard_out<14> (PAD)
  Source Clock:      columnSelector/state[1]_PWR_24_o_Mux_82_o falling

  Data Path: columnSelector/out_gameboard_14_1 to gameboard_out<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  columnSelector/out_gameboard_14_1 (columnSelector/out_gameboard_14_1)
     OBUF:I->O                 2.571          gameboard_out_14_OBUF (gameboard_out<14>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'columnSelector/state[1]_PWR_25_o_Mux_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            columnSelector/out_gameboard_13_1 (LATCH)
  Destination:       gameboard_out<13> (PAD)
  Source Clock:      columnSelector/state[1]_PWR_25_o_Mux_83_o falling

  Data Path: columnSelector/out_gameboard_13_1 to gameboard_out<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  columnSelector/out_gameboard_13_1 (columnSelector/out_gameboard_13_1)
     OBUF:I->O                 2.571          gameboard_out_13_OBUF (gameboard_out<13>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'columnSelector/state[1]_PWR_26_o_Mux_84_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            columnSelector/out_gameboard_12_1 (LATCH)
  Destination:       gameboard_out<12> (PAD)
  Source Clock:      columnSelector/state[1]_PWR_26_o_Mux_84_o falling

  Data Path: columnSelector/out_gameboard_12_1 to gameboard_out<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  columnSelector/out_gameboard_12_1 (columnSelector/out_gameboard_12_1)
     OBUF:I->O                 2.571          gameboard_out_12_OBUF (gameboard_out<12>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'columnSelector/state[1]_PWR_27_o_Mux_85_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            columnSelector/out_gameboard_11_1 (LATCH)
  Destination:       gameboard_out<11> (PAD)
  Source Clock:      columnSelector/state[1]_PWR_27_o_Mux_85_o falling

  Data Path: columnSelector/out_gameboard_11_1 to gameboard_out<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  columnSelector/out_gameboard_11_1 (columnSelector/out_gameboard_11_1)
     OBUF:I->O                 2.571          gameboard_out_11_OBUF (gameboard_out<11>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'columnSelector/state[1]_PWR_28_o_Mux_86_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            columnSelector/out_gameboard_10_1 (LATCH)
  Destination:       gameboard_out<10> (PAD)
  Source Clock:      columnSelector/state[1]_PWR_28_o_Mux_86_o falling

  Data Path: columnSelector/out_gameboard_10_1 to gameboard_out<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  columnSelector/out_gameboard_10_1 (columnSelector/out_gameboard_10_1)
     OBUF:I->O                 2.571          gameboard_out_10_OBUF (gameboard_out<10>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'columnSelector/state[1]_PWR_29_o_Mux_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            columnSelector/out_gameboard_9_1 (LATCH)
  Destination:       gameboard_out<9> (PAD)
  Source Clock:      columnSelector/state[1]_PWR_29_o_Mux_87_o falling

  Data Path: columnSelector/out_gameboard_9_1 to gameboard_out<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  columnSelector/out_gameboard_9_1 (columnSelector/out_gameboard_9_1)
     OBUF:I->O                 2.571          gameboard_out_9_OBUF (gameboard_out<9>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'columnSelector/state[1]_PWR_30_o_Mux_88_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            columnSelector/out_gameboard_8_1 (LATCH)
  Destination:       gameboard_out<8> (PAD)
  Source Clock:      columnSelector/state[1]_PWR_30_o_Mux_88_o falling

  Data Path: columnSelector/out_gameboard_8_1 to gameboard_out<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  columnSelector/out_gameboard_8_1 (columnSelector/out_gameboard_8_1)
     OBUF:I->O                 2.571          gameboard_out_8_OBUF (gameboard_out<8>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'columnSelector/state[1]_PWR_31_o_Mux_89_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            columnSelector/out_gameboard_7_1 (LATCH)
  Destination:       gameboard_out<7> (PAD)
  Source Clock:      columnSelector/state[1]_PWR_31_o_Mux_89_o falling

  Data Path: columnSelector/out_gameboard_7_1 to gameboard_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  columnSelector/out_gameboard_7_1 (columnSelector/out_gameboard_7_1)
     OBUF:I->O                 2.571          gameboard_out_7_OBUF (gameboard_out<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'columnSelector/state[1]_PWR_32_o_Mux_90_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            columnSelector/out_gameboard_6_1 (LATCH)
  Destination:       gameboard_out<6> (PAD)
  Source Clock:      columnSelector/state[1]_PWR_32_o_Mux_90_o falling

  Data Path: columnSelector/out_gameboard_6_1 to gameboard_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  columnSelector/out_gameboard_6_1 (columnSelector/out_gameboard_6_1)
     OBUF:I->O                 2.571          gameboard_out_6_OBUF (gameboard_out<6>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'columnSelector/state[1]_PWR_33_o_Mux_91_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            columnSelector/out_gameboard_5_1 (LATCH)
  Destination:       gameboard_out<5> (PAD)
  Source Clock:      columnSelector/state[1]_PWR_33_o_Mux_91_o falling

  Data Path: columnSelector/out_gameboard_5_1 to gameboard_out<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  columnSelector/out_gameboard_5_1 (columnSelector/out_gameboard_5_1)
     OBUF:I->O                 2.571          gameboard_out_5_OBUF (gameboard_out<5>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'columnSelector/state[1]_PWR_34_o_Mux_92_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            columnSelector/out_gameboard_4_1 (LATCH)
  Destination:       gameboard_out<4> (PAD)
  Source Clock:      columnSelector/state[1]_PWR_34_o_Mux_92_o falling

  Data Path: columnSelector/out_gameboard_4_1 to gameboard_out<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  columnSelector/out_gameboard_4_1 (columnSelector/out_gameboard_4_1)
     OBUF:I->O                 2.571          gameboard_out_4_OBUF (gameboard_out<4>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'columnSelector/state[1]_PWR_35_o_Mux_93_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            columnSelector/out_gameboard_3_1 (LATCH)
  Destination:       gameboard_out<3> (PAD)
  Source Clock:      columnSelector/state[1]_PWR_35_o_Mux_93_o falling

  Data Path: columnSelector/out_gameboard_3_1 to gameboard_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  columnSelector/out_gameboard_3_1 (columnSelector/out_gameboard_3_1)
     OBUF:I->O                 2.571          gameboard_out_3_OBUF (gameboard_out<3>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'columnSelector/state[1]_PWR_36_o_Mux_94_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            columnSelector/out_gameboard_2_1 (LATCH)
  Destination:       gameboard_out<2> (PAD)
  Source Clock:      columnSelector/state[1]_PWR_36_o_Mux_94_o falling

  Data Path: columnSelector/out_gameboard_2_1 to gameboard_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  columnSelector/out_gameboard_2_1 (columnSelector/out_gameboard_2_1)
     OBUF:I->O                 2.571          gameboard_out_2_OBUF (gameboard_out<2>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'columnSelector/state[1]_PWR_37_o_Mux_95_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            columnSelector/out_gameboard_1_1 (LATCH)
  Destination:       gameboard_out<1> (PAD)
  Source Clock:      columnSelector/state[1]_PWR_37_o_Mux_95_o falling

  Data Path: columnSelector/out_gameboard_1_1 to gameboard_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  columnSelector/out_gameboard_1_1 (columnSelector/out_gameboard_1_1)
     OBUF:I->O                 2.571          gameboard_out_1_OBUF (gameboard_out<1>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'columnSelector/state[1]_PWR_38_o_Mux_96_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            columnSelector/out_gameboard_0_1 (LATCH)
  Destination:       gameboard_out<0> (PAD)
  Source Clock:      columnSelector/state[1]_PWR_38_o_Mux_96_o falling

  Data Path: columnSelector/out_gameboard_0_1 to gameboard_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  columnSelector/out_gameboard_0_1 (columnSelector/out_gameboard_0_1)
     OBUF:I->O                 2.571          gameboard_out_0_OBUF (gameboard_out<0>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock BPD/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BPD/clk_out    |         |         |    3.377|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
clk                                       |    3.998|         |         |         |
columnSelector/state[1]_PWR_23_o_Mux_81_o |         |   10.063|         |         |
columnSelector/state[1]_PWR_24_o_Mux_82_o |         |    9.160|         |         |
columnSelector/state[1]_PWR_25_o_Mux_83_o |         |    9.257|         |         |
columnSelector/state[1]_PWR_26_o_Mux_84_o |         |   10.175|         |         |
columnSelector/state[1]_PWR_27_o_Mux_85_o |         |   10.131|         |         |
columnSelector/state[1]_PWR_28_o_Mux_86_o |         |   10.014|         |         |
columnSelector/state[1]_PWR_29_o_Mux_87_o |         |   10.000|         |         |
columnSelector/state[1]_PWR_30_o_Mux_88_o |         |    8.240|         |         |
columnSelector/state[1]_PWR_31_o_Mux_89_o |         |   10.114|         |         |
columnSelector/state[1]_PWR_32_o_Mux_90_o |         |   10.126|         |         |
columnSelector/state[1]_PWR_33_o_Mux_91_o |         |    9.888|         |         |
columnSelector/state[1]_PWR_34_o_Mux_92_o |         |    8.223|         |         |
columnSelector/state[1]_PWR_35_o_Mux_93_o |         |   10.020|         |         |
columnSelector/state[1]_PWR_36_o_Mux_94_o |         |    9.110|         |         |
columnSelector/state[1]_PWR_37_o_Mux_95_o |         |    9.207|         |         |
columnSelector/state[1]_PWR_38_o_Mux_96_o |         |    9.786|         |         |
columnSelector/state[1]_PWR_55_o_Mux_113_o|         |    1.650|         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnCounter/selected_column[3]_counter_0[2]_Select_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BPD/clk_out    |         |         |    2.550|         |
clk            |         |         |    2.754|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_23_o_Mux_81_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_24_o_Mux_82_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_25_o_Mux_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_26_o_Mux_84_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_27_o_Mux_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_28_o_Mux_86_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_29_o_Mux_87_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_30_o_Mux_88_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_31_o_Mux_89_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_32_o_Mux_90_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_33_o_Mux_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_34_o_Mux_92_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_35_o_Mux_93_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_36_o_Mux_94_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_37_o_Mux_95_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_38_o_Mux_96_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock columnSelector/state[1]_PWR_55_o_Mux_113_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.506|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.47 secs
 
--> 

Total memory usage is 4486236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   69 (   0 filtered)
Number of infos    :    2 (   0 filtered)

