INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/jizu/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/jizu/CPU/CPU.srcs/sources_1/new/ALUCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/jizu/CPU/CPU.srcs/sources_1/new/CPUadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCadd
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/jizu/CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/jizu/CPU/CPU.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/jizu/CPU/CPU.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/jizu/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/jizu/CPU/CPU.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/jizu/CPU/CPU.srcs/sources_1/new/SigExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SigExt
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/jizu/CPU/CPU.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX5
INFO: [VRFC 10-311] analyzing module MUX32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/jizu/CPU/CPU.srcs/sources_1/new/singlecycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/jizu/CPU/CPU.srcs/sim_1/new/cputest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cputest
