{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 30 16:38:03 2022 " "Info: Processing started: Fri Sep 30 16:38:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoSD2 -c projetoSD2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoSD2 -c projetoSD2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" calculadora.v(77) " "Error (10170): Verilog HDL syntax error at calculadora.v(77) near text \"end\";  expecting \"endcase\"" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 77 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endcase\" calculadora.v(83) " "Error (10170): Verilog HDL syntax error at calculadora.v(83) near text \"if\";  expecting \"endcase\"" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 83 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  calculadora.v(86) " "Error (10170): Verilog HDL syntax error at calculadora.v(86) near text \"end\"; \"end\" without \"begin\" " {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 86 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  calculadora.v(90) " "Error (10170): Verilog HDL syntax error at calculadora.v(90) near text \"end\"; \"end\" without \"begin\" " {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 90 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  calculadora.v(91) " "Error (10170): Verilog HDL syntax error at calculadora.v(91) near text \"end\"; \"end\" without \"begin\" " {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 91 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  calculadora.v(93) " "Error (10170): Verilog HDL syntax error at calculadora.v(93) near text \"end\"; \"end\" without \"begin\" " {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 93 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calculadora.v(18) " "Warning (10268): Verilog HDL information at calculadora.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "calculadora calculadora.v(1) " "Error (10112): Ignored design unit \"calculadora\" at calculadora.v(1) due to previous errors" {  } { { "calculadora.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/calculadora.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file calculadora.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "decode.v(8) " "Warning (10263): Verilog HDL Event Control warning at decode.v(8): event expression contains \"\|\" or \"\|\|\"" {  } { { "decode.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/decode.v" 8 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Info: Found entity 1: decode" {  } { { "decode.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "decodeSinal.v(5) " "Warning (10263): Verilog HDL Event Control warning at decodeSinal.v(5): event expression contains \"\|\" or \"\|\|\"" {  } { { "decodeSinal.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/decodeSinal.v" 5 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodesinal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decodesinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeSinal " "Info: Found entity 1: decodeSinal" {  } { { "decodeSinal.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/decodeSinal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "D:/Users/crc/Desktop/projetoSD2/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/crc/Desktop/projetoSD2/projetoSD2.map.smsg " "Info: Generated suppressed messages file D:/Users/crc/Desktop/projetoSD2/projetoSD2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 7 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Error: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 30 16:38:04 2022 " "Error: Processing ended: Fri Sep 30 16:38:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 2 s " "Error: Quartus II Full Compilation was unsuccessful. 9 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
