TermCode            | Size    | Uri
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotl_g#rotl_g[16u](v128x16u,8u)-imm13
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotl_g#rotl_g[16u](v128x16u,8u)-imm5
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotl_g#rotl_g[16u](v128x16u,8u)-imm9
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotl_g#rotl_g[16u](v256x16u,8u)-imm13
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotl_g#rotl_g[16u](v256x16u,8u)-imm5
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotl_g#rotl_g[16u](v256x16u,8u)-imm9
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotl_g#rotl_g[32u](v128x32u,8u)-imm13
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotl_g#rotl_g[32u](v128x32u,8u)-imm5
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotl_g#rotl_g[32u](v128x32u,8u)-imm9
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotl_g#rotl_g[32u](v256x32u,8u)-imm13
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotl_g#rotl_g[32u](v256x32u,8u)-imm5
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotl_g#rotl_g[32u](v256x32u,8u)-imm9
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotl_g#rotl_g[64u](v128x64u,8u)-imm13
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotl_g#rotl_g[64u](v128x64u,8u)-imm5
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotl_g#rotl_g[64u](v128x64u,8u)-imm9
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotl_g#rotl_g[64u](v256x64u,8u)-imm13
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotl_g#rotl_g[64u](v256x64u,8u)-imm5
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotl_g#rotl_g[64u](v256x64u,8u)-imm9
CTC_RET_INTR        | 87      | asm://logix/vector.ops_imm?rotl_g#rotl_g[8u](v128x8u,8u)-imm13
CTC_RET_INTR        | 91      | asm://logix/vector.ops_imm?rotl_g#rotl_g[8u](v128x8u,8u)-imm5
CTC_RET_INTR        | 87      | asm://logix/vector.ops_imm?rotl_g#rotl_g[8u](v128x8u,8u)-imm9
CTC_RET_INTR        | 90      | asm://logix/vector.ops_imm?rotl_g#rotl_g[8u](v256x8u,8u)-imm13
CTC_RET_INTR        | 94      | asm://logix/vector.ops_imm?rotl_g#rotl_g[8u](v256x8u,8u)-imm5
CTC_RET_INTR        | 90      | asm://logix/vector.ops_imm?rotl_g#rotl_g[8u](v256x8u,8u)-imm9
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotr_g#rotr_g[16u](v128x16u,8u)-imm13
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotr_g#rotr_g[16u](v128x16u,8u)-imm5
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotr_g#rotr_g[16u](v128x16u,8u)-imm9
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotr_g#rotr_g[16u](v256x16u,8u)-imm13
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotr_g#rotr_g[16u](v256x16u,8u)-imm5
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotr_g#rotr_g[16u](v256x16u,8u)-imm9
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotr_g#rotr_g[32u](v128x32u,8u)-imm13
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotr_g#rotr_g[32u](v128x32u,8u)-imm5
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotr_g#rotr_g[32u](v128x32u,8u)-imm9
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotr_g#rotr_g[32u](v256x32u,8u)-imm13
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotr_g#rotr_g[32u](v256x32u,8u)-imm5
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotr_g#rotr_g[32u](v256x32u,8u)-imm9
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotr_g#rotr_g[64u](v128x64u,8u)-imm13
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotr_g#rotr_g[64u](v128x64u,8u)-imm5
CTC_RET_INTR        | 37      | asm://logix/vector.ops_imm?rotr_g#rotr_g[64u](v128x64u,8u)-imm9
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotr_g#rotr_g[64u](v256x64u,8u)-imm13
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotr_g#rotr_g[64u](v256x64u,8u)-imm5
CTC_RET_INTR        | 40      | asm://logix/vector.ops_imm?rotr_g#rotr_g[64u](v256x64u,8u)-imm9
CTC_RET_INTR        | 87      | asm://logix/vector.ops_imm?rotr_g#rotr_g[8u](v128x8u,8u)-imm13
CTC_RET_INTR        | 91      | asm://logix/vector.ops_imm?rotr_g#rotr_g[8u](v128x8u,8u)-imm5
CTC_RET_INTR        | 87      | asm://logix/vector.ops_imm?rotr_g#rotr_g[8u](v128x8u,8u)-imm9
CTC_RET_INTR        | 90      | asm://logix/vector.ops_imm?rotr_g#rotr_g[8u](v256x8u,8u)-imm13
CTC_RET_INTR        | 94      | asm://logix/vector.ops_imm?rotr_g#rotr_g[8u](v256x8u,8u)-imm5
CTC_RET_INTR        | 90      | asm://logix/vector.ops_imm?rotr_g#rotr_g[8u](v256x8u,8u)-imm9
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?sll_g#sll_g[16u](v128x16u,8u)-imm13
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?sll_g#sll_g[16u](v128x16u,8u)-imm5
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?sll_g#sll_g[16u](v128x16u,8u)-imm9
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?sll_g#sll_g[16u](v256x16u,8u)-imm13
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?sll_g#sll_g[16u](v256x16u,8u)-imm5
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?sll_g#sll_g[16u](v256x16u,8u)-imm9
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?sll_g#sll_g[32u](v128x32u,8u)-imm13
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?sll_g#sll_g[32u](v128x32u,8u)-imm5
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?sll_g#sll_g[32u](v128x32u,8u)-imm9
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?sll_g#sll_g[32u](v256x32u,8u)-imm13
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?sll_g#sll_g[32u](v256x32u,8u)-imm5
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?sll_g#sll_g[32u](v256x32u,8u)-imm9
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?sll_g#sll_g[64u](v128x64u,8u)-imm13
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?sll_g#sll_g[64u](v128x64u,8u)-imm5
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?sll_g#sll_g[64u](v128x64u,8u)-imm9
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?sll_g#sll_g[64u](v256x64u,8u)-imm13
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?sll_g#sll_g[64u](v256x64u,8u)-imm5
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?sll_g#sll_g[64u](v256x64u,8u)-imm9
CTC_RET_INTR        | 47      | asm://logix/vector.ops_imm?sll_g#sll_g[8u](v128x8u,8u)-imm13
CTC_RET_INTR        | 49      | asm://logix/vector.ops_imm?sll_g#sll_g[8u](v128x8u,8u)-imm5
CTC_RET_INTR        | 47      | asm://logix/vector.ops_imm?sll_g#sll_g[8u](v128x8u,8u)-imm9
CTC_RET_INTR        | 50      | asm://logix/vector.ops_imm?sll_g#sll_g[8u](v256x8u,8u)-imm13
CTC_RET_INTR        | 52      | asm://logix/vector.ops_imm?sll_g#sll_g[8u](v256x8u,8u)-imm5
CTC_RET_INTR        | 50      | asm://logix/vector.ops_imm?sll_g#sll_g[8u](v256x8u,8u)-imm9
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?srl_g#srl_g[16u](v128x16u,8u)-imm13
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?srl_g#srl_g[16u](v128x16u,8u)-imm5
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?srl_g#srl_g[16u](v128x16u,8u)-imm9
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?srl_g#srl_g[16u](v256x16u,8u)-imm13
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?srl_g#srl_g[16u](v256x16u,8u)-imm5
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?srl_g#srl_g[16u](v256x16u,8u)-imm9
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?srl_g#srl_g[32u](v128x32u,8u)-imm13
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?srl_g#srl_g[32u](v128x32u,8u)-imm5
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?srl_g#srl_g[32u](v128x32u,8u)-imm9
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?srl_g#srl_g[32u](v256x32u,8u)-imm13
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?srl_g#srl_g[32u](v256x32u,8u)-imm5
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?srl_g#srl_g[32u](v256x32u,8u)-imm9
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?srl_g#srl_g[64u](v128x64u,8u)-imm13
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?srl_g#srl_g[64u](v128x64u,8u)-imm5
CTC_RET_INTR        | 20      | asm://logix/vector.ops_imm?srl_g#srl_g[64u](v128x64u,8u)-imm9
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?srl_g#srl_g[64u](v256x64u,8u)-imm13
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?srl_g#srl_g[64u](v256x64u,8u)-imm5
CTC_RET_INTR        | 23      | asm://logix/vector.ops_imm?srl_g#srl_g[64u](v256x64u,8u)-imm9
CTC_RET_INTR        | 47      | asm://logix/vector.ops_imm?srl_g#srl_g[8u](v128x8u,8u)-imm13
CTC_RET_INTR        | 49      | asm://logix/vector.ops_imm?srl_g#srl_g[8u](v128x8u,8u)-imm5
CTC_RET_INTR        | 47      | asm://logix/vector.ops_imm?srl_g#srl_g[8u](v128x8u,8u)-imm9
CTC_RET_INTR        | 50      | asm://logix/vector.ops_imm?srl_g#srl_g[8u](v256x8u,8u)-imm13
CTC_RET_INTR        | 52      | asm://logix/vector.ops_imm?srl_g#srl_g[8u](v256x8u,8u)-imm5
CTC_RET_INTR        | 50      | asm://logix/vector.ops_imm?srl_g#srl_g[8u](v256x8u,8u)-imm9
