# //  ModelSim SE-64 10.5b May 20 2016Linux 3.10.0-1127.19.1.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim register_8bit_tb_behaviour_syn_cfg -lib work -L TSMCLib -sdfmax /test=VHDL/register_8bit_SYN.sdf -sdfnoerror "+sdf_verbose" -sdfreport=sdfrep -do "/data/public/common/software/opprog/do_files/init_simulator.do" 
# Start time: 14:25:12 on Nov 24,2020
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading verilog.vl_types(body)
# Loading work.register_8bit_tb_behaviour_syn_cfg#1
# Loading work.register_8bit_tb(behaviour)#1
# Loading work.register_8bit_synthesised_cfg#1
# Loading work.register_8bit(synthesised)#1
# Loading TSMCLib.DFQD1BWP7T(fast)
# Loading TSMCLib.AO22D0BWP7T(fast)
# Loading TSMCLib.NR2D0BWP7T(fast)
# Loading TSMCLib.BUFTD4BWP7T(fast)
# Loading TSMCLib.INVD0BWP7T(fast)
# Loading instances from VHDL/register_8bit_SYN.sdf
#
# ******************************* SDF Annotator ********************************
#
# Reading maximum timing from compiled SDF file "VHDL/register_8bit_SYN.sdf".
#
# Summary of constructs read: 
#
#           IOPATH =        155
#             PORT =         67
#        SETUPHOLD =         16
#
# ******************************************************************************
#
# ******************************* SDF Annotator ********************************
#
# Applying SDF file "VHDL/register_8bit_SYN.sdf" to instance "register_8bit_tb.test".
#
# Mapped 0 SDF constructs to 0 VITAL generic names.
#
# ******************************************************************************
#
# ******************************* SDF Annotator ********************************
#
# Applying SDF file "VHDL/register_8bit_SYN.sdf" to instance "register_8bit_tb.test".
#
# Summary of Verilog design objects annotated: 
#
#     Module path delays =        251
#     Timing checks      =         32
#     Scalar MIPDs       =         16
#
# ******************************************************************************
#
# ******************************* SDF Annotator ********************************
#
# Total VITAL generics annotated in the design: 0
#
# ******************************************************************************
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /register_8bit_tb File: VHDL/register_8bit_tb-behaviour.vhd
# do /data/public/common/software/opprog/do_files/init_simulator.do
run 250 ns
# End time: 14:26:17 on Nov 24,2020, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
