0.6
2019.2
Nov  6 2019
21:57:16
D:/lany_workspace/Git/vga_con/Vivado_VGA_Controller/Vivado_VGA_Controller.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/lany_workspace/Git/vga_con/Vivado_VGA_Controller/Vivado_VGA_Controller.srcs/sim_1/new/testbenches.v,1724119184,verilog,,,,tb_TOP_VGA_BRAM_test;tb_pixel_coord_tracker,,,,,,,,
D:/lany_workspace/Git/vga_con/Vivado_VGA_Controller/Vivado_VGA_Controller.srcs/sources_1/ip/BRAM_4bit_512x240/sim/BRAM_4bit_512x240.v,1724117492,verilog,,D:/lany_workspace/Git/vga_con/Vivado_VGA_Controller/Vivado_VGA_Controller.srcs/sources_1/new/controllers.v,,BRAM_4bit_512x240,,,,,,,,
D:/lany_workspace/Git/vga_con/Vivado_VGA_Controller/Vivado_VGA_Controller.srcs/sources_1/new/controllers.v,1724117975,verilog,,D:/lany_workspace/Git/vga_con/Vivado_VGA_Controller/Vivado_VGA_Controller.srcs/sources_1/new/geneator_modules.v,,BRAM_320x240_controller;VGA_controller,,,,,,,,
D:/lany_workspace/Git/vga_con/Vivado_VGA_Controller/Vivado_VGA_Controller.srcs/sources_1/new/geneator_modules.v,1724118666,verilog,,D:/lany_workspace/Git/vga_con/Vivado_VGA_Controller/Vivado_VGA_Controller.srcs/sim_1/new/testbenches.v,,edge_detector_n;h_sync_generator;pixel_clock_generator;pixel_coordinate_tracker;v_sync_generator,,,,,,,,
D:/lany_workspace/Git/vga_con/Vivado_VGA_Controller/Vivado_VGA_Controller.srcs/sources_1/new/test_TOP_modules.v,1724067811,verilog,,D:/lany_workspace/Git/vga_con/Vivado_VGA_Controller/Vivado_VGA_Controller.srcs/sim_1/new/testbenches.v,,BRAM_test_generator;TOP_VGA_BRAM_test,,,,,,,,
