(pcb C:\Users\cdcar\Desktop\kicad\6502helper\6502helper.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.10)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  193040 -116840  63500 -116840  63500 -25400  193040 -25400
            193040 -116840)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place U7 114300 -106680 front 90 (PN W65C22SxP))
    )
    (component "Socket:DIP_Socket-28_W11.9_W12.7_W15.24_W17.78_W18.5_3M_228-1277-00-0602J"
      (place U3 156160 -41400 front 0 (PN 28C256))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R4 85090 -97790 front 0 (PN 3.3))
      (place R3 85090 -102870 front 0 (PN 3.3))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x20_P2.54mm_Vertical
      (place J5 115570 -111760 front 90 (PN IO3))
    )
    (component Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (place C4 78740 -111760 front 0 (PN CP1))
    )
    (component "Oscillator:Oscillator_DIP-14"
      (place X1 185420 -111760 front 90 (PN 1MHz))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket::1"
      (place U6 87830 -36320 front 0 (PN W65C22SxP))
      (place U1 112310 -36320 front 0 (PN W65C02SxP))
    )
    (component "Package_DIP:DIP-28_W7.62mm_Socket"
      (place U5 135520 -37590 front 0 (PN CY7C199))
    )
    (component "Package_TO_SOT_THT:TO-92"
      (place U4 106680 -91440 front 0 (PN DS1813))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U2 177800 -40640 front 0 (PN 74HC00))
    )
    (component Button_Switch_THT:SW_PUSH_6mm_H9.5mm
      (place SW1 76200 -87630 front 0 (PN SW_Push))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (place R2 85090 -107950 front 0 (PN 3.3))
      (place R1 85090 -113030 front 0 (PN 3.3))
    )
    (component Connector_PinHeader_2.00mm:PinHeader_1x06_P2.00mm_Horizontal
      (place J4 102870 -102870 front 0 (PN "Control Bus Port"))
    )
    (component "TerminalBlock:TerminalBlock_bornier-2_P5.08mm"
      (place J3 69850 -106680 front 90 (PN Screw_Terminal_01x02))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_2x07_P2.54mm_Vertical
      (place J2 71120 -41910 front 0 (PN "IO Port 1"))
      (place J1 71120 -66040 front 0 (PN "IO Port 2"))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C10 181610 -33020 front 0 (PN .01uF))
      (place C9 135890 -33020 front 0 (PN .01uF))
      (place C8 74930 -62230 front 0 (PN .01uF))
      (place C7 68580 -34290 front 0 (PN .01uF))
      (place C6 113070 -31750 front 0 (PN .01uF))
      (place C5 88900 -30480 front 0 (PN .01uF))
      (place C3 179070 -62230 front 0 (PN 0.1uF))
      (place C2 170220 -110490 front 0 (PN 0.1uF))
      (place C1 68580 -88900 front 0 (PN 0.1uF))
    )
  )
  (library
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Socket:DIP_Socket-28_W11.9_W12.7_W15.24_W17.78_W18.5_3M_228-1277-00-0602J"
      (outline (path signal 120  -650 6350  -730.113 5715.84  -965.418 5121.53  -1341.13 4604.4
            -1833.64 4196.96  -2412.01 3924.81  -3039.88 3805.03  -3677.82 3845.17
            -4285.74 4042.69  -4825.43 4385.19  -5262.99 4851.15  -5570.93 5411.28
            -5729.89 6030.4  -5729.89 6669.6  -5570.93 7288.72  -5262.99 7848.85
            -4825.43 8314.81  -4285.74 8657.31  -3677.82 8854.83  -3039.88 8894.97
            -2412.01 8775.19  -1833.64 8503.04  -1341.13 8095.6  -965.418 7578.47
            -730.113 6984.16  -650 6350))
      (outline (path signal 120  -2300 6350  -2377.81 5983.94  -2597.78 5681.17  -2921.89 5494.05
            -3294.08 5454.93  -3650 5570.58  -3928.11 5820.99  -4080.33 6162.88
            -4080.33 6537.12  -3928.11 6879.01  -3650 7129.42  -3294.08 7245.07
            -2921.89 7205.95  -2597.78 7018.83  -2377.81 6716.06  -2300 6350))
      (outline (path signal 50  -5500 23360  100 23360))
      (outline (path signal 50  100 23360  100 11060))
      (outline (path signal 50  100 11060  19570 11060))
      (outline (path signal 50  19570 11060  19570 -40340))
      (outline (path signal 50  19570 -40340  -4330 -40340))
      (outline (path signal 50  -4330 -40340  -4330 3400))
      (outline (path signal 50  -4330 3400  -5500 3400))
      (outline (path signal 50  -5500 3400  -5500 23360))
      (outline (path signal 100  -5000 21460  -3700 22860))
      (outline (path signal 100  -3700 22860  -1700 22860))
      (outline (path signal 100  -1700 22860  -400 21460))
      (outline (path signal 100  -400 21460  -5000 21460))
      (outline (path signal 100  -5000 21460  -5000 17860))
      (outline (path signal 100  -5000 17860  -400 17860))
      (outline (path signal 100  -400 17860  -400 21460))
      (outline (path signal 100  -5000 17860  -3500 15860))
      (outline (path signal 100  -400 17860  -1900 15860))
      (outline (path signal 100  -3500 9750  -3500 15860))
      (outline (path signal 100  -3500 15860  -1900 15860))
      (outline (path signal 100  -1900 15860  -1900 10560))
      (outline (path signal 100  19070 -39840  -3830 -39840))
      (outline (path signal 100  -3830 -39840  -3830 9400))
      (outline (path signal 100  -3830 9400  -2850 10560))
      (outline (path signal 100  -2850 10560  19070 10560))
      (outline (path signal 100  19070 10560  19070 -39840))
      (outline (path signal 120  -3930 3900  -3930 -39940))
      (outline (path signal 120  -3930 -39940  19170 -39940))
      (outline (path signal 120  19170 -39940  19170 10660))
      (outline (path signal 120  19170 10660  -3930 10660))
      (outline (path signal 120  -3930 10660  -3930 8800))
      (outline (path signal 120  -1650 10660  -1650 8400))
      (outline (path signal 120  -4950 -1270  -4950 1270))
      (pin Oval[A]Pad_2000x1440_um 15 15240 -33020)
      (pin Oval[A]Pad_2000x1440_um 14 0 -33020)
      (pin Oval[A]Pad_2000x1440_um 16 15240 -30480)
      (pin Oval[A]Pad_2000x1440_um 13 0 -30480)
      (pin Oval[A]Pad_2000x1440_um 17 15240 -27940)
      (pin Oval[A]Pad_2000x1440_um 12 0 -27940)
      (pin Oval[A]Pad_2000x1440_um 18 15240 -25400)
      (pin Oval[A]Pad_2000x1440_um 11 0 -25400)
      (pin Oval[A]Pad_2000x1440_um 19 15240 -22860)
      (pin Oval[A]Pad_2000x1440_um 10 0 -22860)
      (pin Oval[A]Pad_2000x1440_um 20 15240 -20320)
      (pin Oval[A]Pad_2000x1440_um 9 0 -20320)
      (pin Oval[A]Pad_2000x1440_um 21 15240 -17780)
      (pin Oval[A]Pad_2000x1440_um 8 0 -17780)
      (pin Oval[A]Pad_2000x1440_um 22 15240 -15240)
      (pin Oval[A]Pad_2000x1440_um 7 0 -15240)
      (pin Oval[A]Pad_2000x1440_um 23 15240 -12700)
      (pin Oval[A]Pad_2000x1440_um 6 0 -12700)
      (pin Oval[A]Pad_2000x1440_um 24 15240 -10160)
      (pin Oval[A]Pad_2000x1440_um 5 0 -10160)
      (pin Oval[A]Pad_2000x1440_um 25 15240 -7620)
      (pin Oval[A]Pad_2000x1440_um 4 0 -7620)
      (pin Oval[A]Pad_2000x1440_um 26 15240 -5080)
      (pin Oval[A]Pad_2000x1440_um 3 0 -5080)
      (pin Oval[A]Pad_2000x1440_um 27 15240 -2540)
      (pin Oval[A]Pad_2000x1440_um 2 0 -2540)
      (pin Oval[A]Pad_2000x1440_um 28 15240 0)
      (pin Rect[A]Pad_2000x1440_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x20_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -49530))
      (outline (path signal 100  1270 -49530  -1270 -49530))
      (outline (path signal 100  -1270 -49530  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -49590  1330 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  1330 -1270  1330 -49590))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  -1800 -50050  1800 -50050))
      (outline (path signal 50  1800 -50050  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (outline (path signal 100  4400 0  4321.02 -700.941  4088.05 -1366.73  3712.77 -1963.99
            3213.99 -2462.77  2616.73 -2838.05  1950.94 -3071.02  1250 -3150
            549.059 -3071.02  -116.734 -2838.05  -713.993 -2462.77  -1212.77 -1963.99
            -1588.05 -1366.73  -1821.02 -700.941  -1900 0  -1821.02 700.941
            -1588.05 1366.73  -1212.77 1963.99  -713.993 2462.77  -116.734 2838.05
            549.059 3071.02  1250 3150  1950.94 3071.02  2616.73 2838.05
            3213.99 2462.77  3712.77 1963.99  4088.05 1366.73  4321.02 700.941
            4400 0))
      (outline (path signal 120  4520 0  4438.01 -727.643  4196.17 -1418.8  3806.59 -2038.81
            3288.81 -2556.59  2668.8 -2946.17  1977.64 -3188.01  1250 -3270
            522.357 -3188.01  -168.8 -2946.17  -788.812 -2556.59  -1306.59 -2038.81
            -1696.17 -1418.8  -1938.01 -727.643  -2020 0  -1938.01 727.643
            -1696.17 1418.8  -1306.59 2038.81  -788.812 2556.59  -168.8 2946.17
            522.357 3188.01  1250 3270  1977.64 3188.01  2668.8 2946.17
            3288.81 2556.59  3806.59 2038.81  4196.17 1418.8  4438.01 727.643
            4520 0))
      (outline (path signal 50  4650 0  4570.51 -730.899  4335.76 -1427.62  3956.72 -2057.59
            3451.11 -2591.35  2842.59 -3003.94  2159.6 -3276.07  1434.07 -3395.01
            699.941 -3355.21  -8.47 -3158.52  -658.036 -2814.14  -1218.38 -2338.18
            -1663.31 -1752.88  -1972.02 -1085.62  -2130.07 -367.605  -2130.07 367.605
            -1972.02 1085.62  -1663.31 1752.88  -1218.38 2338.18  -658.036 2814.14
            -8.47 3158.52  699.941 3355.21  1434.07 3395.01  2159.6 3276.07
            2842.59 3003.94  3451.11 2591.35  3956.72 2057.59  4335.76 1427.62
            4570.51 730.899  4650 0))
      (outline (path signal 100  -1443.97 1373.5  -813.972 1373.5))
      (outline (path signal 100  -1128.97 1688.5  -1128.97 1058.5))
      (outline (path signal 120  1250 3230  1250 -3230))
      (outline (path signal 120  1290 3230  1290 -3230))
      (outline (path signal 120  1330 3230  1330 -3230))
      (outline (path signal 120  1370 3228  1370 -3228))
      (outline (path signal 120  1410 3227  1410 -3227))
      (outline (path signal 120  1450 3224  1450 -3224))
      (outline (path signal 120  1490 3222  1490 1040))
      (outline (path signal 120  1490 -1040  1490 -3222))
      (outline (path signal 120  1530 3218  1530 1040))
      (outline (path signal 120  1530 -1040  1530 -3218))
      (outline (path signal 120  1570 3215  1570 1040))
      (outline (path signal 120  1570 -1040  1570 -3215))
      (outline (path signal 120  1610 3211  1610 1040))
      (outline (path signal 120  1610 -1040  1610 -3211))
      (outline (path signal 120  1650 3206  1650 1040))
      (outline (path signal 120  1650 -1040  1650 -3206))
      (outline (path signal 120  1690 3201  1690 1040))
      (outline (path signal 120  1690 -1040  1690 -3201))
      (outline (path signal 120  1730 3195  1730 1040))
      (outline (path signal 120  1730 -1040  1730 -3195))
      (outline (path signal 120  1770 3189  1770 1040))
      (outline (path signal 120  1770 -1040  1770 -3189))
      (outline (path signal 120  1810 3182  1810 1040))
      (outline (path signal 120  1810 -1040  1810 -3182))
      (outline (path signal 120  1850 3175  1850 1040))
      (outline (path signal 120  1850 -1040  1850 -3175))
      (outline (path signal 120  1890 3167  1890 1040))
      (outline (path signal 120  1890 -1040  1890 -3167))
      (outline (path signal 120  1930 3159  1930 1040))
      (outline (path signal 120  1930 -1040  1930 -3159))
      (outline (path signal 120  1971 3150  1971 1040))
      (outline (path signal 120  1971 -1040  1971 -3150))
      (outline (path signal 120  2011 3141  2011 1040))
      (outline (path signal 120  2011 -1040  2011 -3141))
      (outline (path signal 120  2051 3131  2051 1040))
      (outline (path signal 120  2051 -1040  2051 -3131))
      (outline (path signal 120  2091 3121  2091 1040))
      (outline (path signal 120  2091 -1040  2091 -3121))
      (outline (path signal 120  2131 3110  2131 1040))
      (outline (path signal 120  2131 -1040  2131 -3110))
      (outline (path signal 120  2171 3098  2171 1040))
      (outline (path signal 120  2171 -1040  2171 -3098))
      (outline (path signal 120  2211 3086  2211 1040))
      (outline (path signal 120  2211 -1040  2211 -3086))
      (outline (path signal 120  2251 3074  2251 1040))
      (outline (path signal 120  2251 -1040  2251 -3074))
      (outline (path signal 120  2291 3061  2291 1040))
      (outline (path signal 120  2291 -1040  2291 -3061))
      (outline (path signal 120  2331 3047  2331 1040))
      (outline (path signal 120  2331 -1040  2331 -3047))
      (outline (path signal 120  2371 3033  2371 1040))
      (outline (path signal 120  2371 -1040  2371 -3033))
      (outline (path signal 120  2411 3018  2411 1040))
      (outline (path signal 120  2411 -1040  2411 -3018))
      (outline (path signal 120  2451 3002  2451 1040))
      (outline (path signal 120  2451 -1040  2451 -3002))
      (outline (path signal 120  2491 2986  2491 1040))
      (outline (path signal 120  2491 -1040  2491 -2986))
      (outline (path signal 120  2531 2970  2531 1040))
      (outline (path signal 120  2531 -1040  2531 -2970))
      (outline (path signal 120  2571 2952  2571 1040))
      (outline (path signal 120  2571 -1040  2571 -2952))
      (outline (path signal 120  2611 2934  2611 1040))
      (outline (path signal 120  2611 -1040  2611 -2934))
      (outline (path signal 120  2651 2916  2651 1040))
      (outline (path signal 120  2651 -1040  2651 -2916))
      (outline (path signal 120  2691 2896  2691 1040))
      (outline (path signal 120  2691 -1040  2691 -2896))
      (outline (path signal 120  2731 2876  2731 1040))
      (outline (path signal 120  2731 -1040  2731 -2876))
      (outline (path signal 120  2771 2856  2771 1040))
      (outline (path signal 120  2771 -1040  2771 -2856))
      (outline (path signal 120  2811 2834  2811 1040))
      (outline (path signal 120  2811 -1040  2811 -2834))
      (outline (path signal 120  2851 2812  2851 1040))
      (outline (path signal 120  2851 -1040  2851 -2812))
      (outline (path signal 120  2891 2790  2891 1040))
      (outline (path signal 120  2891 -1040  2891 -2790))
      (outline (path signal 120  2931 2766  2931 1040))
      (outline (path signal 120  2931 -1040  2931 -2766))
      (outline (path signal 120  2971 2742  2971 1040))
      (outline (path signal 120  2971 -1040  2971 -2742))
      (outline (path signal 120  3011 2716  3011 1040))
      (outline (path signal 120  3011 -1040  3011 -2716))
      (outline (path signal 120  3051 2690  3051 1040))
      (outline (path signal 120  3051 -1040  3051 -2690))
      (outline (path signal 120  3091 2664  3091 1040))
      (outline (path signal 120  3091 -1040  3091 -2664))
      (outline (path signal 120  3131 2636  3131 1040))
      (outline (path signal 120  3131 -1040  3131 -2636))
      (outline (path signal 120  3171 2607  3171 1040))
      (outline (path signal 120  3171 -1040  3171 -2607))
      (outline (path signal 120  3211 2578  3211 1040))
      (outline (path signal 120  3211 -1040  3211 -2578))
      (outline (path signal 120  3251 2548  3251 1040))
      (outline (path signal 120  3251 -1040  3251 -2548))
      (outline (path signal 120  3291 2516  3291 1040))
      (outline (path signal 120  3291 -1040  3291 -2516))
      (outline (path signal 120  3331 2484  3331 1040))
      (outline (path signal 120  3331 -1040  3331 -2484))
      (outline (path signal 120  3371 2450  3371 1040))
      (outline (path signal 120  3371 -1040  3371 -2450))
      (outline (path signal 120  3411 2416  3411 1040))
      (outline (path signal 120  3411 -1040  3411 -2416))
      (outline (path signal 120  3451 2380  3451 1040))
      (outline (path signal 120  3451 -1040  3451 -2380))
      (outline (path signal 120  3491 2343  3491 1040))
      (outline (path signal 120  3491 -1040  3491 -2343))
      (outline (path signal 120  3531 2305  3531 1040))
      (outline (path signal 120  3531 -1040  3531 -2305))
      (outline (path signal 120  3571 2265  3571 -2265))
      (outline (path signal 120  3611 2224  3611 -2224))
      (outline (path signal 120  3651 2182  3651 -2182))
      (outline (path signal 120  3691 2137  3691 -2137))
      (outline (path signal 120  3731 2092  3731 -2092))
      (outline (path signal 120  3771 2044  3771 -2044))
      (outline (path signal 120  3811 1995  3811 -1995))
      (outline (path signal 120  3851 1944  3851 -1944))
      (outline (path signal 120  3891 1890  3891 -1890))
      (outline (path signal 120  3931 1834  3931 -1834))
      (outline (path signal 120  3971 1776  3971 -1776))
      (outline (path signal 120  4011 1714  4011 -1714))
      (outline (path signal 120  4051 1650  4051 -1650))
      (outline (path signal 120  4091 1581  4091 -1581))
      (outline (path signal 120  4131 1509  4131 -1509))
      (outline (path signal 120  4171 1432  4171 -1432))
      (outline (path signal 120  4211 1350  4211 -1350))
      (outline (path signal 120  4251 1262  4251 -1262))
      (outline (path signal 120  4291 1165  4291 -1165))
      (outline (path signal 120  4331 1059  4331 -1059))
      (outline (path signal 120  4371 940  4371 -940))
      (outline (path signal 120  4411 802  4411 -802))
      (outline (path signal 120  4451 633  4451 -633))
      (outline (path signal 120  4491 402  4491 -402))
      (outline (path signal 120  -2250.24 1839  -1620.24 1839))
      (outline (path signal 120  -1935.24 2154  -1935.24 1524))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Oscillator:Oscillator_DIP-14"
      (outline (path signal 100  -2730 -2540  -2730 9510))
      (outline (path signal 100  -2080 10160  17320 10160))
      (outline (path signal 100  17970 9510  17970 -1890))
      (outline (path signal 100  -2730 -2540  17320 -2540))
      (outline (path signal 120  -2830 -2640  17320 -2640))
      (outline (path signal 120  18070 -1890  18070 9510))
      (outline (path signal 120  17320 10260  -2080 10260))
      (outline (path signal 120  -2830 9510  -2830 -2640))
      (outline (path signal 100  -1730 -1540  16620 -1540))
      (outline (path signal 100  -1730 -1540  -1730 8810))
      (outline (path signal 100  -1380 9160  16620 9160))
      (outline (path signal 100  16970 -1190  16970 8810))
      (outline (path signal 50  -2980 -2790  18220 -2790))
      (outline (path signal 50  -2980 10410  -2980 -2790))
      (outline (path signal 50  18220 10410  -2980 10410))
      (outline (path signal 50  18220 -2790  18220 10410))
      (pin Round[A]Pad_1600_um 7 15240 0)
      (pin Round[A]Pad_1600_um 8 15240 7620)
      (pin Round[A]Pad_1600_um 14 0 7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket::1"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-28_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -34650  9150 1600))
      (outline (path signal 50  -1550 -34650  9150 -34650))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -34410  8950 1390))
      (outline (path signal 120  -1330 -34410  8950 -34410))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -34350  6460 1330))
      (outline (path signal 120  1160 -34350  6460 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -34350  8890 1330))
      (outline (path signal 100  -1270 -34350  8890 -34350))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -34290  635 270))
      (outline (path signal 100  6985 -34290  635 -34290))
      (outline (path signal 100  6985 1270  6985 -34290))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 28 7620 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92"
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 3 2540 0)
      (pin Round[A]Pad_1300_um 2 1270 1270)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Button_Switch_THT:SW_PUSH_6mm_H9.5mm
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  3250 750  6250 750))
      (pin Round[A]Pad_2000_um (rotate 90) 1 6500 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 0 -4500)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.00mm:PinHeader_1x06_P2.00mm_Horizontal
      (outline (path signal 50  7700 1500  -1500 1500))
      (outline (path signal 50  7700 -11500  7700 1500))
      (outline (path signal 50  -1500 -11500  7700 -11500))
      (outline (path signal 50  -1500 1500  -1500 -11500))
      (outline (path signal 120  -1000 1000  0 1000))
      (outline (path signal 120  -1000 0  -1000 1000))
      (outline (path signal 120  882.114 -10310  1440 -10310))
      (outline (path signal 120  882.114 -9690  1440 -9690))
      (outline (path signal 120  7260 -10310  3060 -10310))
      (outline (path signal 120  7260 -9690  7260 -10310))
      (outline (path signal 120  3060 -9690  7260 -9690))
      (outline (path signal 120  1440 -9000  3060 -9000))
      (outline (path signal 120  882.114 -8310  1440 -8310))
      (outline (path signal 120  882.114 -7690  1440 -7690))
      (outline (path signal 120  7260 -8310  3060 -8310))
      (outline (path signal 120  7260 -7690  7260 -8310))
      (outline (path signal 120  3060 -7690  7260 -7690))
      (outline (path signal 120  1440 -7000  3060 -7000))
      (outline (path signal 120  882.114 -6310  1440 -6310))
      (outline (path signal 120  882.114 -5690  1440 -5690))
      (outline (path signal 120  7260 -6310  3060 -6310))
      (outline (path signal 120  7260 -5690  7260 -6310))
      (outline (path signal 120  3060 -5690  7260 -5690))
      (outline (path signal 120  1440 -5000  3060 -5000))
      (outline (path signal 120  882.114 -4310  1440 -4310))
      (outline (path signal 120  882.114 -3690  1440 -3690))
      (outline (path signal 120  7260 -4310  3060 -4310))
      (outline (path signal 120  7260 -3690  7260 -4310))
      (outline (path signal 120  3060 -3690  7260 -3690))
      (outline (path signal 120  1440 -3000  3060 -3000))
      (outline (path signal 120  882.114 -2310  1440 -2310))
      (outline (path signal 120  882.114 -1690  1440 -1690))
      (outline (path signal 120  7260 -2310  3060 -2310))
      (outline (path signal 120  7260 -1690  7260 -2310))
      (outline (path signal 120  3060 -1690  7260 -1690))
      (outline (path signal 120  1440 -1000  3060 -1000))
      (outline (path signal 120  935 -310  1440 -310))
      (outline (path signal 120  935 310  1440 310))
      (outline (path signal 120  3060 -230  7260 -230))
      (outline (path signal 120  3060 -110  7260 -110))
      (outline (path signal 120  3060 10  7260 10))
      (outline (path signal 120  3060 130  7260 130))
      (outline (path signal 120  3060 250  7260 250))
      (outline (path signal 120  7260 -310  3060 -310))
      (outline (path signal 120  7260 310  7260 -310))
      (outline (path signal 120  3060 310  7260 310))
      (outline (path signal 120  3060 1060  1440 1060))
      (outline (path signal 120  3060 -11060  3060 1060))
      (outline (path signal 120  1440 -11060  3060 -11060))
      (outline (path signal 120  1440 1060  1440 -11060))
      (outline (path signal 100  3000 -10250  7200 -10250))
      (outline (path signal 100  7200 -9750  7200 -10250))
      (outline (path signal 100  3000 -9750  7200 -9750))
      (outline (path signal 100  -250 -10250  1500 -10250))
      (outline (path signal 100  -250 -9750  -250 -10250))
      (outline (path signal 100  -250 -9750  1500 -9750))
      (outline (path signal 100  3000 -8250  7200 -8250))
      (outline (path signal 100  7200 -7750  7200 -8250))
      (outline (path signal 100  3000 -7750  7200 -7750))
      (outline (path signal 100  -250 -8250  1500 -8250))
      (outline (path signal 100  -250 -7750  -250 -8250))
      (outline (path signal 100  -250 -7750  1500 -7750))
      (outline (path signal 100  3000 -6250  7200 -6250))
      (outline (path signal 100  7200 -5750  7200 -6250))
      (outline (path signal 100  3000 -5750  7200 -5750))
      (outline (path signal 100  -250 -6250  1500 -6250))
      (outline (path signal 100  -250 -5750  -250 -6250))
      (outline (path signal 100  -250 -5750  1500 -5750))
      (outline (path signal 100  3000 -4250  7200 -4250))
      (outline (path signal 100  7200 -3750  7200 -4250))
      (outline (path signal 100  3000 -3750  7200 -3750))
      (outline (path signal 100  -250 -4250  1500 -4250))
      (outline (path signal 100  -250 -3750  -250 -4250))
      (outline (path signal 100  -250 -3750  1500 -3750))
      (outline (path signal 100  3000 -2250  7200 -2250))
      (outline (path signal 100  7200 -1750  7200 -2250))
      (outline (path signal 100  3000 -1750  7200 -1750))
      (outline (path signal 100  -250 -2250  1500 -2250))
      (outline (path signal 100  -250 -1750  -250 -2250))
      (outline (path signal 100  -250 -1750  1500 -1750))
      (outline (path signal 100  3000 -250  7200 -250))
      (outline (path signal 100  7200 250  7200 -250))
      (outline (path signal 100  3000 250  7200 250))
      (outline (path signal 100  -250 -250  1500 -250))
      (outline (path signal 100  -250 250  -250 -250))
      (outline (path signal 100  -250 250  1500 250))
      (outline (path signal 100  1500 625  1875 1000))
      (outline (path signal 100  1500 -11000  1500 625))
      (outline (path signal 100  3000 -11000  1500 -11000))
      (outline (path signal 100  3000 1000  3000 -11000))
      (outline (path signal 100  1875 1000  3000 1000))
      (pin Oval[A]Pad_1350x1350_um 6 0 -10000)
      (pin Oval[A]Pad_1350x1350_um 5 0 -8000)
      (pin Oval[A]Pad_1350x1350_um 4 0 -6000)
      (pin Oval[A]Pad_1350x1350_um 3 0 -4000)
      (pin Oval[A]Pad_1350x1350_um 2 0 -2000)
      (pin Rect[A]Pad_1350x1350_um 1 0 0)
    )
    (image "TerminalBlock:TerminalBlock_bornier-2_P5.08mm"
      (outline (path signal 50  7790 -4000  -2710 -4000))
      (outline (path signal 50  7790 -4000  7790 4000))
      (outline (path signal 50  -2710 4000  -2710 -4000))
      (outline (path signal 50  -2710 4000  7790 4000))
      (outline (path signal 120  -2540 -3810  7620 -3810))
      (outline (path signal 120  -2540 3810  -2540 -3810))
      (outline (path signal 120  7620 3810  -2540 3810))
      (outline (path signal 120  7620 -3810  7620 3810))
      (outline (path signal 120  7620 -2540  -2540 -2540))
      (outline (path signal 100  7540 3750  -2460 3750))
      (outline (path signal 100  7540 -3750  7540 3750))
      (outline (path signal 100  -2460 -3750  7540 -3750))
      (outline (path signal 100  -2460 3750  -2460 -3750))
      (outline (path signal 100  -2410 -2550  7490 -2550))
      (pin Round[A]Pad_3000_um 2 5080 0)
      (pin Rect[A]Pad_3000x3000_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_2x07_P2.54mm_Vertical
      (outline (path signal 50  -4340 -17000  -4340 1800))
      (outline (path signal 50  1760 -17000  -4340 -17000))
      (outline (path signal 50  1760 1800  1760 -17000))
      (outline (path signal 50  -4340 1800  1760 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -16570))
      (outline (path signal 120  -3870 -16570  1330 -16570))
      (outline (path signal 120  -3870 1330  -3870 -16570))
      (outline (path signal 120  -3870 1330  -1270 1330))
      (outline (path signal 100  -3810 -16510  -3810 1270))
      (outline (path signal 100  1270 -16510  -3810 -16510))
      (outline (path signal 100  1270 270  1270 -16510))
      (outline (path signal 100  270 1270  1270 270))
      (outline (path signal 100  -3810 1270  270 1270))
      (pin Oval[A]Pad_1700x1700_um 14 -2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 -2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 -2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 -2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 -2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 50  4000 0  3920.09 -658.118  3685 -1277.99  3308.41 -1823.59
            2812.18 -2263.21  2225.16 -2571.3  1581.48 -2729.95  918.524 -2729.95
            274.837 -2571.3  -312.178 -2263.21  -808.405 -1823.59  -1185 -1277.99
            -1420.09 -658.118  -1500 0  -1420.09 658.118  -1185 1277.99
            -808.405 1823.59  -312.178 2263.21  274.837 2571.3  918.524 2729.95
            1581.48 2729.95  2225.16 2571.3  2812.18 2263.21  3308.41 1823.59
            3685 1277.99  3920.09 658.118  4000 0))
      (outline (path signal 120  3870 0  3787.69 -651.568  3545.92 -1262.19  3159.9 -1793.51
            2653.87 -2212.14  2059.62 -2491.77  1414.51 -2614.83  759.061 -2573.59
            134.458 -2370.65  -420.051 -2018.74  -869.625 -1540  -1186.01 -964.486
            -1349.34 -328.373  -1349.34 328.373  -1186.01 964.486  -869.625 1540
            -420.051 2018.74  134.458 2370.65  759.061 2573.59  1414.51 2614.83
            2059.62 2491.77  2653.87 2212.14  3159.9 1793.51  3545.92 1262.19
            3787.69 651.568  3870 0))
      (outline (path signal 100  3750 0  3671.46 -621.725  3440.77 -1204.38  3072.42 -1711.37
            2589.57 -2110.82  2022.54 -2377.64  1406.98 -2495.07  781.547 -2455.72
            185.552 -2262.07  -343.56 -1926.28  -772.542 -1469.46  -1074.44 -920.311
            -1230.29 -313.333  -1230.29 313.333  -1074.44 920.311  -772.542 1469.46
            -343.56 1926.28  185.552 2262.07  781.547 2455.72  1406.98 2495.07
            2022.54 2377.64  2589.57 2110.82  3072.42 1711.37  3440.77 1204.38
            3671.46 621.725  3750 0))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Oval[A]Pad_1350x1350_um
      (shape (path F.Cu 1350  0 0  0 0))
      (shape (path B.Cu 1350  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x1440_um
      (shape (path F.Cu 1440  -280 0  280 0))
      (shape (path B.Cu 1440  -280 0  280 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x1440_um
      (shape (rect F.Cu -1000 -720 1000 720))
      (shape (rect B.Cu -1000 -720 1000 720))
      (attach off)
    )
    (padstack Rect[A]Pad_3000x3000_um
      (shape (rect F.Cu -1500 -1500 1500 1500))
      (shape (rect B.Cu -1500 -1500 1500 1500))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1350x1350_um
      (shape (rect F.Cu -675 -675 675 675))
      (shape (rect B.Cu -675 -675 675 675))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins U7-1 U3-14 U3-22 C4-2 X1-7 U6-1 U5-14 U4-3 U2-7 U1-21 SW1-2 SW1-2@1 J3-2
        J2-13 J2-2 J1-14 J1-2 C10-2 C9-2 C8-2 C7-2 C6-2 C5-2 C3-2 C2-2 C1-2)
    )
    (net +5V
      (pins U7-20 U3-27 U3-28 R4-1 R3-1 C4-1 X1-14 U6-20 U5-28 U4-2 U2-14 U1-38 U1-8
        R2-2 R1-2 J3-1 J2-14 J2-1 J1-13 J1-1 C10-1 C9-1 C8-1 C7-1 C6-1 C5-1 C3-1 C2-1
        C1-1)
    )
    (net IO19
      (pins U6-19 J1-12)
    )
    (net IO18
      (pins U6-18 J1-11)
    )
    (net IO17
      (pins U6-17 J1-10)
    )
    (net IO16
      (pins U6-16 J1-9)
    )
    (net IO15
      (pins U6-15 J1-8)
    )
    (net IO14
      (pins U6-14 J1-7)
    )
    (net IO13
      (pins U6-13 J1-6)
    )
    (net IO12
      (pins U6-12 J1-5)
    )
    (net IO11
      (pins U6-11 J1-4)
    )
    (net IO10
      (pins U6-10 J1-3)
    )
    (net IO9
      (pins U6-39 J2-12)
    )
    (net IO8
      (pins U6-40 J2-11)
    )
    (net IO7
      (pins U6-9 J2-10)
    )
    (net IO6
      (pins U6-8 J2-9)
    )
    (net IO5
      (pins U6-7 J2-8)
    )
    (net IO4
      (pins U6-6 J2-7)
    )
    (net IO3
      (pins U6-5 J2-6)
    )
    (net IO2
      (pins U6-4 J2-5)
    )
    (net IO1
      (pins U6-3 J2-4)
    )
    (net IO0
      (pins U6-2 J2-3)
    )
    (net ~RESET~
      (pins U7-34 U6-34 U4-1 U1-40 SW1-1 SW1-1@1 J4-6)
    )
    (net ~NMI~
      (pins U7-21 R3-2 U1-6 J4-5)
    )
    (net ~IRQ~
      (pins R4-2 U6-21 U1-4 J4-4)
    )
    (net Sync
      (pins U1-7 J4-3)
    )
    (net R~W~
      (pins U7-22 U6-22 U5-27 U1-34 J4-2)
    )
    (net CLK
      (pins U7-25 X1-8 U6-25 U2-5 U1-37 J4-1)
    )
    (net "Net-(R1-Pad1)"
      (pins U1-2 R1-1)
    )
    (net "Net-(R2-Pad1)"
      (pins U1-36 R2-1)
    )
    (net /A11
      (pins U3-23 U5-7 U1-20)
    )
    (net /A10
      (pins U3-21 U5-6 U1-19)
    )
    (net /A9
      (pins U3-24 U5-5 U1-18)
    )
    (net /A8
      (pins U3-25 U5-4 U1-17)
    )
    (net /A7
      (pins U3-3 U5-3 U1-16)
    )
    (net /A6
      (pins U3-4 U5-2 U1-15)
    )
    (net /A5
      (pins U3-5 U5-1 U1-14)
    )
    (net /D0
      (pins U7-33 U3-11 U6-33 U5-11 U1-33)
    )
    (net /A4
      (pins U3-6 U5-26 U1-13)
    )
    (net /D1
      (pins U7-32 U3-12 U6-32 U5-12 U1-32)
    )
    (net /A3
      (pins U7-35 U3-7 U6-35 U5-25 U1-12)
    )
    (net /D2
      (pins U7-31 U3-13 U6-31 U5-13 U1-31)
    )
    (net /A2
      (pins U7-36 U3-8 U6-36 U5-24 U1-11)
    )
    (net /D3
      (pins U7-30 U3-15 U6-30 U5-15 U1-30)
    )
    (net /A1
      (pins U7-37 U3-9 U6-37 U5-23 U1-10)
    )
    (net /D4
      (pins U7-29 U3-16 U6-29 U5-16 U1-29)
    )
    (net /A0
      (pins U7-38 U3-10 U6-38 U5-21 U1-9)
    )
    (net /D5
      (pins U7-28 U3-17 U6-28 U5-17 U1-28)
    )
    (net /D6
      (pins U7-27 U3-18 U6-27 U5-18 U1-27)
    )
    (net /D7
      (pins U7-26 U3-19 U6-26 U5-19 U1-26)
    )
    (net /A15
      (pins U2-2 U2-1 U1-25)
    )
    (net /A14
      (pins U3-1 U5-10 U5-22 U2-10 U1-24)
    )
    (net /A13
      (pins U3-26 U6-23 U5-9 U1-23)
    )
    (net /A12
      (pins U7-23 U3-2 U5-8 U1-22)
    )
    (net /~RAMSEL~
      (pins U5-20 U2-6)
    )
    (net /~ROMSEL~
      (pins U3-20 U2-4 U2-3 U2-9)
    )
    (net /~IOSEL~
      (pins U7-24 U6-24 U2-8)
    )
    (net IO39
      (pins U7-19 J5-20)
    )
    (net IO38
      (pins U7-18 J5-19)
    )
    (net IO37
      (pins U7-17 J5-18)
    )
    (net IO36
      (pins U7-16 J5-17)
    )
    (net IO35
      (pins U7-15 J5-16)
    )
    (net IO34
      (pins U7-14 J5-15)
    )
    (net IO33
      (pins U7-13 J5-14)
    )
    (net IO32
      (pins U7-12 J5-13)
    )
    (net IO31
      (pins U7-11 J5-12)
    )
    (net IO30
      (pins U7-10 J5-11)
    )
    (net IO29
      (pins U7-39 J5-10)
    )
    (net IO28
      (pins U7-40 J5-9)
    )
    (net IO27
      (pins U7-9 J5-8)
    )
    (net IO26
      (pins U7-8 J5-7)
    )
    (net IO25
      (pins U7-7 J5-6)
    )
    (net IO24
      (pins U7-6 J5-5)
    )
    (net IO23
      (pins U7-5 J5-4)
    )
    (net IO22
      (pins U7-4 J5-3)
    )
    (net IO21
      (pins U7-3 J5-2)
    )
    (net IO20
      (pins U7-2 J5-1)
    )
    (class kicad_default "" +5V /A0 /A1 /A10 /A11 /A12 /A13 /A14 /A15 /A2
      /A3 /A4 /A5 /A6 /A7 /A8 /A9 /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /~IOSEL~
      /~RAMSEL~ /~ROMSEL~ CLK GND IO0 IO1 IO10 IO11 IO12 IO13 IO14 IO15 IO16
      IO17 IO18 IO19 IO2 IO20 IO21 IO22 IO23 IO24 IO25 IO26 IO27 IO28 IO29
      IO3 IO30 IO31 IO32 IO33 IO34 IO35 IO36 IO37 IO38 IO39 IO4 IO5 IO6 IO7
      IO8 IO9 "Net-(R1-Pad1)" "Net-(R2-Pad1)" "Net-(U1-Pad1)" "Net-(U1-Pad3)"
      "Net-(U1-Pad35)" "Net-(U1-Pad39)" "Net-(U1-Pad5)" "Net-(U2-Pad11)" "Net-(U2-Pad12)"
      "Net-(U2-Pad13)" R~W~ Sync ~IRQ~ ~NMI~ ~RESET~
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
