Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 26 17:01:48 2023
| Host         : AHWV-AC3E-UTFSM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_16bits_timing_summary_routed.rpt -pb pwm_16bits_timing_summary_routed.pb -rpx pwm_16bits_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_16bits
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    53          
TIMING-18  Warning           Missing input or output delay  60          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (53)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (138)
5. checking no_input_delay (80)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (53)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: DTCLK/div_clk_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: PWMCLK/div_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (138)
--------------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (80)
-------------------------------
 There are 80 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.679        0.000                      0                   12        0.205        0.000                      0                   12        9.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                17.679        0.000                      0                   12        0.205        0.000                      0                   12        9.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       17.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.679ns  (required time - arrival time)
  Source:                 PWMCLK/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.694ns (30.337%)  route 1.594ns (69.663%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 23.836 - 20.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.380     4.298    PWMCLK/CLK
    SLICE_X52Y53         FDCE                                         r  PWMCLK/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDCE (Prop_fdce_C_Q)         0.379     4.677 r  PWMCLK/counter_reg[2]/Q
                         net (fo=4, routed)           0.676     5.354    PWMCLK/counter[2]
    SLICE_X52Y53         LUT6 (Prop_lut6_I4_O)        0.105     5.459 r  PWMCLK/counter[4]_i_3/O
                         net (fo=1, routed)           0.218     5.677    PWMCLK/counter[4]_i_3_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I3_O)        0.105     5.782 r  PWMCLK/counter[4]_i_2/O
                         net (fo=6, routed)           0.699     6.481    PWMCLK/counter[4]_i_2_n_0
    SLICE_X52Y52         LUT2 (Prop_lut2_I0_O)        0.105     6.586 r  PWMCLK/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.586    PWMCLK/counter[0]_i_1_n_0
    SLICE_X52Y52         FDCE                                         r  PWMCLK/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.227    23.836    PWMCLK/CLK
    SLICE_X52Y52         FDCE                                         r  PWMCLK/counter_reg[0]/C
                         clock pessimism              0.435    24.270    
                         clock uncertainty           -0.035    24.235    
    SLICE_X52Y52         FDCE (Setup_fdce_C_D)        0.030    24.265    PWMCLK/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         24.265    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                 17.679    

Slack (MET) :             17.704ns  (required time - arrival time)
  Source:                 PWMCLK/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.708ns (30.760%)  route 1.594ns (69.240%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 23.836 - 20.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.380     4.298    PWMCLK/CLK
    SLICE_X52Y53         FDCE                                         r  PWMCLK/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDCE (Prop_fdce_C_Q)         0.379     4.677 r  PWMCLK/counter_reg[2]/Q
                         net (fo=4, routed)           0.676     5.354    PWMCLK/counter[2]
    SLICE_X52Y53         LUT6 (Prop_lut6_I4_O)        0.105     5.459 r  PWMCLK/counter[4]_i_3/O
                         net (fo=1, routed)           0.218     5.677    PWMCLK/counter[4]_i_3_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I3_O)        0.105     5.782 r  PWMCLK/counter[4]_i_2/O
                         net (fo=6, routed)           0.699     6.481    PWMCLK/counter[4]_i_2_n_0
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.119     6.600 r  PWMCLK/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.600    PWMCLK/counter[1]_i_1_n_0
    SLICE_X52Y52         FDCE                                         r  PWMCLK/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.227    23.836    PWMCLK/CLK
    SLICE_X52Y52         FDCE                                         r  PWMCLK/counter_reg[1]/C
                         clock pessimism              0.435    24.270    
                         clock uncertainty           -0.035    24.235    
    SLICE_X52Y52         FDCE (Setup_fdce_C_D)        0.069    24.304    PWMCLK/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.304    
                         arrival time                          -6.600    
  -------------------------------------------------------------------
                         slack                                 17.704    

Slack (MET) :             17.711ns  (required time - arrival time)
  Source:                 DTCLK/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTCLK/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.840ns (36.124%)  route 1.485ns (63.876%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 24.011 - 20.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.559     4.477    DTCLK/div_clk_reg_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.398     4.875 r  DTCLK/counter_reg[1]/Q
                         net (fo=5, routed)           0.558     5.433    DTCLK/counter_reg_n_0_[1]
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.232     5.665 r  DTCLK/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.204     5.870    DTCLK/counter[4]_i_3__0_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I3_O)        0.105     5.975 r  DTCLK/counter[4]_i_2__0/O
                         net (fo=6, routed)           0.723     6.698    DTCLK/counter[4]_i_2__0_n_0
    SLICE_X112Y75        LUT2 (Prop_lut2_I0_O)        0.105     6.803 r  DTCLK/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.803    DTCLK/counter[0]_i_1__0_n_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.402    24.011    DTCLK/div_clk_reg_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[0]/C
                         clock pessimism              0.467    24.477    
                         clock uncertainty           -0.035    24.442    
    SLICE_X112Y75        FDCE (Setup_fdce_C_D)        0.072    24.514    DTCLK/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         24.514    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                 17.711    

Slack (MET) :             17.732ns  (required time - arrival time)
  Source:                 DTCLK/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTCLK/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.853ns (36.479%)  route 1.485ns (63.521%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 24.011 - 20.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.559     4.477    DTCLK/div_clk_reg_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.398     4.875 r  DTCLK/counter_reg[1]/Q
                         net (fo=5, routed)           0.558     5.433    DTCLK/counter_reg_n_0_[1]
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.232     5.665 r  DTCLK/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.204     5.870    DTCLK/counter[4]_i_3__0_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I3_O)        0.105     5.975 r  DTCLK/counter[4]_i_2__0/O
                         net (fo=6, routed)           0.723     6.698    DTCLK/counter[4]_i_2__0_n_0
    SLICE_X112Y75        LUT3 (Prop_lut3_I0_O)        0.118     6.816 r  DTCLK/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.816    DTCLK/counter[1]_i_1__0_n_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.402    24.011    DTCLK/div_clk_reg_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[1]/C
                         clock pessimism              0.467    24.477    
                         clock uncertainty           -0.035    24.442    
    SLICE_X112Y75        FDCE (Setup_fdce_C_D)        0.106    24.548    DTCLK/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.548    
                         arrival time                          -6.816    
  -------------------------------------------------------------------
                         slack                                 17.732    

Slack (MET) :             17.786ns  (required time - arrival time)
  Source:                 DTCLK/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTCLK/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.840ns (38.442%)  route 1.345ns (61.558%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 24.011 - 20.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.559     4.477    DTCLK/div_clk_reg_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.398     4.875 r  DTCLK/counter_reg[1]/Q
                         net (fo=5, routed)           0.558     5.433    DTCLK/counter_reg_n_0_[1]
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.232     5.665 r  DTCLK/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.204     5.870    DTCLK/counter[4]_i_3__0_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I3_O)        0.105     5.975 r  DTCLK/counter[4]_i_2__0/O
                         net (fo=6, routed)           0.583     6.558    DTCLK/counter[4]_i_2__0_n_0
    SLICE_X113Y75        LUT4 (Prop_lut4_I0_O)        0.105     6.663 r  DTCLK/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.663    DTCLK/counter[2]_i_1__0_n_0
    SLICE_X113Y75        FDCE                                         r  DTCLK/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.402    24.011    DTCLK/div_clk_reg_0
    SLICE_X113Y75        FDCE                                         r  DTCLK/counter_reg[2]/C
                         clock pessimism              0.443    24.453    
                         clock uncertainty           -0.035    24.418    
    SLICE_X113Y75        FDCE (Setup_fdce_C_D)        0.030    24.448    DTCLK/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.448    
                         arrival time                          -6.663    
  -------------------------------------------------------------------
                         slack                                 17.786    

Slack (MET) :             17.806ns  (required time - arrival time)
  Source:                 DTCLK/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTCLK/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.859ns (38.972%)  route 1.345ns (61.028%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 24.011 - 20.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.559     4.477    DTCLK/div_clk_reg_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.398     4.875 r  DTCLK/counter_reg[1]/Q
                         net (fo=5, routed)           0.558     5.433    DTCLK/counter_reg_n_0_[1]
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.232     5.665 r  DTCLK/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.204     5.870    DTCLK/counter[4]_i_3__0_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I3_O)        0.105     5.975 r  DTCLK/counter[4]_i_2__0/O
                         net (fo=6, routed)           0.583     6.558    DTCLK/counter[4]_i_2__0_n_0
    SLICE_X113Y75        LUT5 (Prop_lut5_I0_O)        0.124     6.682 r  DTCLK/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.682    DTCLK/counter[3]_i_1__0_n_0
    SLICE_X113Y75        FDCE                                         r  DTCLK/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.402    24.011    DTCLK/div_clk_reg_0
    SLICE_X113Y75        FDCE                                         r  DTCLK/counter_reg[3]/C
                         clock pessimism              0.443    24.453    
                         clock uncertainty           -0.035    24.418    
    SLICE_X113Y75        FDCE (Setup_fdce_C_D)        0.069    24.487    DTCLK/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         24.487    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                 17.806    

Slack (MET) :             17.826ns  (required time - arrival time)
  Source:                 DTCLK/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTCLK/div_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.840ns (37.928%)  route 1.375ns (62.072%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 24.011 - 20.000 ) 
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.559     4.477    DTCLK/div_clk_reg_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.398     4.875 r  DTCLK/counter_reg[1]/Q
                         net (fo=5, routed)           0.558     5.433    DTCLK/counter_reg_n_0_[1]
    SLICE_X113Y75        LUT6 (Prop_lut6_I4_O)        0.232     5.665 r  DTCLK/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.204     5.870    DTCLK/counter[4]_i_3__0_n_0
    SLICE_X113Y75        LUT6 (Prop_lut6_I3_O)        0.105     5.975 r  DTCLK/counter[4]_i_2__0/O
                         net (fo=6, routed)           0.612     6.587    DTCLK/counter[4]_i_2__0_n_0
    SLICE_X112Y75        LUT3 (Prop_lut3_I0_O)        0.105     6.692 r  DTCLK/div_clk_i_1__0/O
                         net (fo=1, routed)           0.000     6.692    DTCLK/div_clk_i_1__0_n_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.402    24.011    DTCLK/div_clk_reg_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/div_clk_reg/C
                         clock pessimism              0.467    24.477    
                         clock uncertainty           -0.035    24.442    
    SLICE_X112Y75        FDCE (Setup_fdce_C_D)        0.076    24.518    DTCLK/div_clk_reg
  -------------------------------------------------------------------
                         required time                         24.518    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                 17.826    

Slack (MET) :             18.003ns  (required time - arrival time)
  Source:                 PWMCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.694ns (35.339%)  route 1.270ns (64.661%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 23.836 - 20.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.380     4.298    PWMCLK/CLK
    SLICE_X52Y52         FDCE                                         r  PWMCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDCE (Prop_fdce_C_Q)         0.379     4.677 r  PWMCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.694     5.372    PWMCLK/counter[0]
    SLICE_X52Y53         LUT6 (Prop_lut6_I1_O)        0.105     5.477 r  PWMCLK/counter[4]_i_3/O
                         net (fo=1, routed)           0.218     5.695    PWMCLK/counter[4]_i_3_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I3_O)        0.105     5.800 r  PWMCLK/counter[4]_i_2/O
                         net (fo=6, routed)           0.357     6.157    PWMCLK/counter[4]_i_2_n_0
    SLICE_X52Y53         LUT4 (Prop_lut4_I0_O)        0.105     6.262 r  PWMCLK/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.262    PWMCLK/counter[2]_i_1_n_0
    SLICE_X52Y53         FDCE                                         r  PWMCLK/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.227    23.836    PWMCLK/CLK
    SLICE_X52Y53         FDCE                                         r  PWMCLK/counter_reg[2]/C
                         clock pessimism              0.435    24.270    
                         clock uncertainty           -0.035    24.235    
    SLICE_X52Y53         FDCE (Setup_fdce_C_D)        0.030    24.265    PWMCLK/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.265    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                 18.003    

Slack (MET) :             18.039ns  (required time - arrival time)
  Source:                 PWMCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.697ns (35.438%)  route 1.270ns (64.562%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 23.836 - 20.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.380     4.298    PWMCLK/CLK
    SLICE_X52Y52         FDCE                                         r  PWMCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDCE (Prop_fdce_C_Q)         0.379     4.677 r  PWMCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.694     5.372    PWMCLK/counter[0]
    SLICE_X52Y53         LUT6 (Prop_lut6_I1_O)        0.105     5.477 r  PWMCLK/counter[4]_i_3/O
                         net (fo=1, routed)           0.218     5.695    PWMCLK/counter[4]_i_3_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I3_O)        0.105     5.800 r  PWMCLK/counter[4]_i_2/O
                         net (fo=6, routed)           0.357     6.157    PWMCLK/counter[4]_i_2_n_0
    SLICE_X52Y53         LUT5 (Prop_lut5_I0_O)        0.108     6.265 r  PWMCLK/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.265    PWMCLK/counter[3]_i_1_n_0
    SLICE_X52Y53         FDCE                                         r  PWMCLK/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.227    23.836    PWMCLK/CLK
    SLICE_X52Y53         FDCE                                         r  PWMCLK/counter_reg[3]/C
                         clock pessimism              0.435    24.270    
                         clock uncertainty           -0.035    24.235    
    SLICE_X52Y53         FDCE (Setup_fdce_C_D)        0.069    24.304    PWMCLK/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         24.304    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                 18.039    

Slack (MET) :             18.131ns  (required time - arrival time)
  Source:                 PWMCLK/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/div_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.694ns (37.757%)  route 1.144ns (62.243%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.836ns = ( 23.836 - 20.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.380     4.298    PWMCLK/CLK
    SLICE_X52Y53         FDCE                                         r  PWMCLK/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDCE (Prop_fdce_C_Q)         0.379     4.677 r  PWMCLK/counter_reg[2]/Q
                         net (fo=4, routed)           0.676     5.354    PWMCLK/counter[2]
    SLICE_X52Y53         LUT6 (Prop_lut6_I4_O)        0.105     5.459 r  PWMCLK/counter[4]_i_3/O
                         net (fo=1, routed)           0.218     5.677    PWMCLK/counter[4]_i_3_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I3_O)        0.105     5.782 r  PWMCLK/counter[4]_i_2/O
                         net (fo=6, routed)           0.250     6.032    PWMCLK/counter[4]_i_2_n_0
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.105     6.137 r  PWMCLK/div_clk_i_1/O
                         net (fo=1, routed)           0.000     6.137    PWMCLK/div_clk_i_1_n_0
    SLICE_X52Y52         FDCE                                         r  PWMCLK/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U7                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    20.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673    22.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    22.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.227    23.836    PWMCLK/CLK
    SLICE_X52Y52         FDCE                                         r  PWMCLK/div_clk_reg/C
                         clock pessimism              0.435    24.270    
                         clock uncertainty           -0.035    24.235    
    SLICE_X52Y52         FDCE (Setup_fdce_C_D)        0.032    24.267    PWMCLK/div_clk_reg
  -------------------------------------------------------------------
                         required time                         24.267    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 18.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 DTCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTCLK/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.212ns (65.274%)  route 0.113ns (34.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.625     1.600    DTCLK/div_clk_reg_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.164     1.764 r  DTCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.113     1.877    DTCLK/counter_reg_n_0_[0]
    SLICE_X113Y75        LUT5 (Prop_lut5_I2_O)        0.048     1.925 r  DTCLK/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.925    DTCLK/counter[3]_i_1__0_n_0
    SLICE_X113Y75        FDCE                                         r  DTCLK/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.894     2.118    DTCLK/div_clk_reg_0
    SLICE_X113Y75        FDCE                                         r  DTCLK/counter_reg[3]/C
                         clock pessimism             -0.505     1.613    
    SLICE_X113Y75        FDCE (Hold_fdce_C_D)         0.107     1.720    DTCLK/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 DTCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTCLK/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.950%)  route 0.113ns (35.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.625     1.600    DTCLK/div_clk_reg_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.164     1.764 r  DTCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.113     1.877    DTCLK/counter_reg_n_0_[0]
    SLICE_X113Y75        LUT4 (Prop_lut4_I1_O)        0.045     1.922 r  DTCLK/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.922    DTCLK/counter[2]_i_1__0_n_0
    SLICE_X113Y75        FDCE                                         r  DTCLK/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.894     2.118    DTCLK/div_clk_reg_0
    SLICE_X113Y75        FDCE                                         r  DTCLK/counter_reg[2]/C
                         clock pessimism             -0.505     1.613    
    SLICE_X113Y75        FDCE (Hold_fdce_C_D)         0.091     1.704    DTCLK/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 DTCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTCLK/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.749%)  route 0.114ns (35.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.625     1.600    DTCLK/div_clk_reg_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.164     1.764 r  DTCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.114     1.878    DTCLK/counter_reg_n_0_[0]
    SLICE_X113Y75        LUT6 (Prop_lut6_I2_O)        0.045     1.923 r  DTCLK/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.923    DTCLK/counter[4]_i_1__0_n_0
    SLICE_X113Y75        FDCE                                         r  DTCLK/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.894     2.118    DTCLK/div_clk_reg_0
    SLICE_X113Y75        FDCE                                         r  DTCLK/counter_reg[4]/C
                         clock pessimism             -0.505     1.613    
    SLICE_X113Y75        FDCE (Hold_fdce_C_D)         0.092     1.705    DTCLK/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 PWMCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.737%)  route 0.178ns (49.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.555     1.530    PWMCLK/CLK
    SLICE_X52Y52         FDCE                                         r  PWMCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  PWMCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.178     1.849    PWMCLK/counter[0]
    SLICE_X52Y52         LUT3 (Prop_lut3_I2_O)        0.042     1.891 r  PWMCLK/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.891    PWMCLK/counter[1]_i_1_n_0
    SLICE_X52Y52         FDCE                                         r  PWMCLK/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.823     2.047    PWMCLK/CLK
    SLICE_X52Y52         FDCE                                         r  PWMCLK/counter_reg[1]/C
                         clock pessimism             -0.517     1.530    
    SLICE_X52Y52         FDCE (Hold_fdce_C_D)         0.107     1.637    PWMCLK/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 PWMCLK/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.554     1.529    PWMCLK/CLK
    SLICE_X52Y53         FDCE                                         r  PWMCLK/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDCE (Prop_fdce_C_Q)         0.141     1.670 r  PWMCLK/counter_reg[2]/Q
                         net (fo=4, routed)           0.172     1.843    PWMCLK/counter[2]
    SLICE_X52Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.888 r  PWMCLK/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.888    PWMCLK/counter[4]_i_1_n_0
    SLICE_X52Y53         FDCE                                         r  PWMCLK/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.822     2.046    PWMCLK/CLK
    SLICE_X52Y53         FDCE                                         r  PWMCLK/counter_reg[4]/C
                         clock pessimism             -0.517     1.529    
    SLICE_X52Y53         FDCE (Hold_fdce_C_D)         0.092     1.621    PWMCLK/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 DTCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTCLK/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.207ns (51.648%)  route 0.194ns (48.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.625     1.600    DTCLK/div_clk_reg_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.164     1.764 r  DTCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.194     1.958    DTCLK/counter_reg_n_0_[0]
    SLICE_X112Y75        LUT3 (Prop_lut3_I2_O)        0.043     2.001 r  DTCLK/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.001    DTCLK/counter[1]_i_1__0_n_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.894     2.118    DTCLK/div_clk_reg_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[1]/C
                         clock pessimism             -0.518     1.600    
    SLICE_X112Y75        FDCE (Hold_fdce_C_D)         0.131     1.731    DTCLK/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 PWMCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.555     1.530    PWMCLK/CLK
    SLICE_X52Y52         FDCE                                         r  PWMCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDCE (Prop_fdce_C_Q)         0.141     1.671 f  PWMCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.178     1.849    PWMCLK/counter[0]
    SLICE_X52Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.894 r  PWMCLK/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.894    PWMCLK/counter[0]_i_1_n_0
    SLICE_X52Y52         FDCE                                         r  PWMCLK/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.823     2.047    PWMCLK/CLK
    SLICE_X52Y52         FDCE                                         r  PWMCLK/counter_reg[0]/C
                         clock pessimism             -0.517     1.530    
    SLICE_X52Y52         FDCE (Hold_fdce_C_D)         0.091     1.621    PWMCLK/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 DTCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DTCLK/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.888%)  route 0.194ns (48.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.625     1.600    DTCLK/div_clk_reg_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.164     1.764 f  DTCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.194     1.958    DTCLK/counter_reg_n_0_[0]
    SLICE_X112Y75        LUT2 (Prop_lut2_I1_O)        0.045     2.003 r  DTCLK/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.003    DTCLK/counter[0]_i_1__0_n_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.894     2.118    DTCLK/div_clk_reg_0
    SLICE_X112Y75        FDCE                                         r  DTCLK/counter_reg[0]/C
                         clock pessimism             -0.518     1.600    
    SLICE_X112Y75        FDCE (Hold_fdce_C_D)         0.120     1.720    DTCLK/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 PWMCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.183ns (42.509%)  route 0.248ns (57.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.555     1.530    PWMCLK/CLK
    SLICE_X52Y52         FDCE                                         r  PWMCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  PWMCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.248     1.919    PWMCLK/counter[0]
    SLICE_X52Y53         LUT5 (Prop_lut5_I2_O)        0.042     1.961 r  PWMCLK/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.961    PWMCLK/counter[3]_i_1_n_0
    SLICE_X52Y53         FDCE                                         r  PWMCLK/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.822     2.046    PWMCLK/CLK
    SLICE_X52Y53         FDCE                                         r  PWMCLK/counter_reg[3]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X52Y53         FDCE (Hold_fdce_C_D)         0.107     1.652    PWMCLK/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 PWMCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMCLK/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.906%)  route 0.248ns (57.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.555     1.530    PWMCLK/CLK
    SLICE_X52Y52         FDCE                                         r  PWMCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDCE (Prop_fdce_C_Q)         0.141     1.671 r  PWMCLK/counter_reg[0]/Q
                         net (fo=6, routed)           0.248     1.919    PWMCLK/counter[0]
    SLICE_X52Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.964 r  PWMCLK/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.964    PWMCLK/counter[2]_i_1_n_0
    SLICE_X52Y53         FDCE                                         r  PWMCLK/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.822     2.046    PWMCLK/CLK
    SLICE_X52Y53         FDCE                                         r  PWMCLK/counter_reg[2]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X52Y53         FDCE (Hold_fdce_C_D)         0.091     1.636    PWMCLK/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y75  DTCLK/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y75  DTCLK/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y75  DTCLK/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y75  DTCLK/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y75  DTCLK/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y75  DTCLK/div_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y52   PWMCLK/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y52   PWMCLK/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X52Y53   PWMCLK/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y75  DTCLK/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y75  DTCLK/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y75  DTCLK/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y75  DTCLK/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y75  DTCLK/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y75  DTCLK/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y75  DTCLK/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y75  DTCLK/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y75  DTCLK/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y75  DTCLK/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y75  DTCLK/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y75  DTCLK/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y75  DTCLK/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y75  DTCLK/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y75  DTCLK/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y75  DTCLK/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y75  DTCLK/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y75  DTCLK/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y75  DTCLK/counter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y75  DTCLK/counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dtime_A[2]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.148ns  (logic 1.901ns (20.775%)  route 7.248ns (79.225%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  dtime_A[2] (IN)
                         net (fo=0)                   0.000     0.000    dtime_A[2]
    Y6                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  dtime_A_IBUF[2]_inst/O
                         net (fo=2, routed)           4.943     5.859    DT1/dtime_A_IBUF[2]
    SLICE_X106Y63        LUT4 (Prop_lut4_I3_O)        0.105     5.964 r  DT1/pwmaux_A3_carry_i_7/O
                         net (fo=1, routed)           0.000     5.964    DT1/pwmaux_A3_carry_i_7_n_0
    SLICE_X106Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.421 r  DT1/pwmaux_A3_carry/CO[3]
                         net (fo=6, routed)           1.026     7.447    DT1/pwmaux_A3
    SLICE_X108Y71        LUT4 (Prop_lut4_I0_O)        0.126     7.573 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           1.278     8.851    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X106Y65        LUT5 (Prop_lut5_I0_O)        0.297     9.148 r  DT1/dtcounter_A[3]_i_1/O
                         net (fo=1, routed)           0.000     9.148    DT1/p_2_in[3]
    SLICE_X106Y65        FDCE                                         r  DT1/dtcounter_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtime_A[2]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.134ns  (logic 1.887ns (20.654%)  route 7.248ns (79.346%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  dtime_A[2] (IN)
                         net (fo=0)                   0.000     0.000    dtime_A[2]
    Y6                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  dtime_A_IBUF[2]_inst/O
                         net (fo=2, routed)           4.943     5.859    DT1/dtime_A_IBUF[2]
    SLICE_X106Y63        LUT4 (Prop_lut4_I3_O)        0.105     5.964 r  DT1/pwmaux_A3_carry_i_7/O
                         net (fo=1, routed)           0.000     5.964    DT1/pwmaux_A3_carry_i_7_n_0
    SLICE_X106Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.421 r  DT1/pwmaux_A3_carry/CO[3]
                         net (fo=6, routed)           1.026     7.447    DT1/pwmaux_A3
    SLICE_X108Y71        LUT4 (Prop_lut4_I0_O)        0.126     7.573 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           1.278     8.851    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X106Y65        LUT4 (Prop_lut4_I0_O)        0.283     9.134 r  DT1/dtcounter_A[2]_i_1/O
                         net (fo=1, routed)           0.000     9.134    DT1/p_2_in[2]
    SLICE_X106Y65        FDCE                                         r  DT1/dtcounter_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtime_A[2]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.126ns  (logic 1.887ns (20.671%)  route 7.240ns (79.329%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  dtime_A[2] (IN)
                         net (fo=0)                   0.000     0.000    dtime_A[2]
    Y6                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  dtime_A_IBUF[2]_inst/O
                         net (fo=2, routed)           4.943     5.859    DT1/dtime_A_IBUF[2]
    SLICE_X106Y63        LUT4 (Prop_lut4_I3_O)        0.105     5.964 r  DT1/pwmaux_A3_carry_i_7/O
                         net (fo=1, routed)           0.000     5.964    DT1/pwmaux_A3_carry_i_7_n_0
    SLICE_X106Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.421 r  DT1/pwmaux_A3_carry/CO[3]
                         net (fo=6, routed)           1.026     7.447    DT1/pwmaux_A3
    SLICE_X108Y71        LUT4 (Prop_lut4_I0_O)        0.126     7.573 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           1.270     8.843    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.283     9.126 r  DT1/dtcounter_A[4]_i_1/O
                         net (fo=1, routed)           0.000     9.126    DT1/p_2_in[4]
    SLICE_X106Y65        FDCE                                         r  DT1/dtcounter_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtime_A[2]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.694ns  (logic 1.907ns (21.930%)  route 6.787ns (78.070%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  dtime_A[2] (IN)
                         net (fo=0)                   0.000     0.000    dtime_A[2]
    Y6                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  dtime_A_IBUF[2]_inst/O
                         net (fo=2, routed)           4.943     5.859    DT1/dtime_A_IBUF[2]
    SLICE_X106Y63        LUT4 (Prop_lut4_I3_O)        0.105     5.964 r  DT1/pwmaux_A3_carry_i_7/O
                         net (fo=1, routed)           0.000     5.964    DT1/pwmaux_A3_carry_i_7_n_0
    SLICE_X106Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.421 r  DT1/pwmaux_A3_carry/CO[3]
                         net (fo=6, routed)           1.026     7.447    DT1/pwmaux_A3
    SLICE_X108Y71        LUT4 (Prop_lut4_I0_O)        0.126     7.573 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           0.817     8.391    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X106Y64        LUT4 (Prop_lut4_I0_O)        0.303     8.694 r  DT1/dtcounter_A[7]_i_2/O
                         net (fo=1, routed)           0.000     8.694    DT1/p_2_in[7]
    SLICE_X106Y64        FDCE                                         r  DT1/dtcounter_A_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtime_A[2]
                            (input port)
  Destination:            DT1/pwmaux_A_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.839ns  (logic 1.583ns (20.189%)  route 6.256ns (79.811%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  dtime_A[2] (IN)
                         net (fo=0)                   0.000     0.000    dtime_A[2]
    Y6                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  dtime_A_IBUF[2]_inst/O
                         net (fo=2, routed)           4.943     5.859    DT1/dtime_A_IBUF[2]
    SLICE_X106Y63        LUT4 (Prop_lut4_I3_O)        0.105     5.964 r  DT1/pwmaux_A3_carry_i_7/O
                         net (fo=1, routed)           0.000     5.964    DT1/pwmaux_A3_carry_i_7_n_0
    SLICE_X106Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.421 f  DT1/pwmaux_A3_carry/CO[3]
                         net (fo=6, routed)           1.026     7.447    DT1/pwmaux_A3
    SLICE_X108Y71        LUT4 (Prop_lut4_I3_O)        0.105     7.552 r  DT1/pwmaux_A_i_1/O
                         net (fo=1, routed)           0.286     7.839    DT1/pwmaux_A3_out
    SLICE_X108Y71        FDCE                                         r  DT1/pwmaux_A_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtime_A[2]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.304ns  (logic 1.604ns (21.953%)  route 5.701ns (78.047%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  dtime_A[2] (IN)
                         net (fo=0)                   0.000     0.000    dtime_A[2]
    Y6                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  dtime_A_IBUF[2]_inst/O
                         net (fo=2, routed)           4.943     5.859    DT1/dtime_A_IBUF[2]
    SLICE_X106Y63        LUT4 (Prop_lut4_I3_O)        0.105     5.964 r  DT1/pwmaux_A3_carry_i_7/O
                         net (fo=1, routed)           0.000     5.964    DT1/pwmaux_A3_carry_i_7_n_0
    SLICE_X106Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.421 r  DT1/pwmaux_A3_carry/CO[3]
                         net (fo=6, routed)           0.757     7.178    DT1/pwmaux_A3
    SLICE_X106Y64        LUT3 (Prop_lut3_I0_O)        0.126     7.304 r  DT1/dtcounter_A[5]_i_1/O
                         net (fo=1, routed)           0.000     7.304    DT1/p_2_in[5]
    SLICE_X106Y64        FDCE                                         r  DT1/dtcounter_A_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtime_A[2]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.283ns  (logic 1.583ns (21.728%)  route 5.701ns (78.272%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  dtime_A[2] (IN)
                         net (fo=0)                   0.000     0.000    dtime_A[2]
    Y6                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  dtime_A_IBUF[2]_inst/O
                         net (fo=2, routed)           4.943     5.859    DT1/dtime_A_IBUF[2]
    SLICE_X106Y63        LUT4 (Prop_lut4_I3_O)        0.105     5.964 r  DT1/pwmaux_A3_carry_i_7/O
                         net (fo=1, routed)           0.000     5.964    DT1/pwmaux_A3_carry_i_7_n_0
    SLICE_X106Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.421 r  DT1/pwmaux_A3_carry/CO[3]
                         net (fo=6, routed)           0.757     7.178    DT1/pwmaux_A3
    SLICE_X106Y64        LUT3 (Prop_lut3_I0_O)        0.105     7.283 r  DT1/dtcounter_A[1]_i_1/O
                         net (fo=1, routed)           0.000     7.283    DT1/p_2_in[1]
    SLICE_X106Y64        FDCE                                         r  DT1/dtcounter_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtime_A[2]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.276ns  (logic 1.583ns (21.751%)  route 5.693ns (78.249%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  dtime_A[2] (IN)
                         net (fo=0)                   0.000     0.000    dtime_A[2]
    Y6                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  dtime_A_IBUF[2]_inst/O
                         net (fo=2, routed)           4.943     5.859    DT1/dtime_A_IBUF[2]
    SLICE_X106Y63        LUT4 (Prop_lut4_I3_O)        0.105     5.964 r  DT1/pwmaux_A3_carry_i_7/O
                         net (fo=1, routed)           0.000     5.964    DT1/pwmaux_A3_carry_i_7_n_0
    SLICE_X106Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.421 r  DT1/pwmaux_A3_carry/CO[3]
                         net (fo=6, routed)           0.750     7.171    DT1/pwmaux_A3
    SLICE_X106Y64        LUT3 (Prop_lut3_I0_O)        0.105     7.276 r  DT1/dtcounter_A[6]_i_1/O
                         net (fo=1, routed)           0.000     7.276    DT1/p_2_in[6]
    SLICE_X106Y64        FDCE                                         r  DT1/dtcounter_A_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtime_A[2]
                            (input port)
  Destination:            DT1/dtcounter_A_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.273ns  (logic 1.583ns (21.761%)  route 5.690ns (78.239%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  dtime_A[2] (IN)
                         net (fo=0)                   0.000     0.000    dtime_A[2]
    Y6                   IBUF (Prop_ibuf_I_O)         0.916     0.916 r  dtime_A_IBUF[2]_inst/O
                         net (fo=2, routed)           4.943     5.859    DT1/dtime_A_IBUF[2]
    SLICE_X106Y63        LUT4 (Prop_lut4_I3_O)        0.105     5.964 r  DT1/pwmaux_A3_carry_i_7/O
                         net (fo=1, routed)           0.000     5.964    DT1/pwmaux_A3_carry_i_7_n_0
    SLICE_X106Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.421 r  DT1/pwmaux_A3_carry/CO[3]
                         net (fo=6, routed)           0.747     7.168    DT1/pwmaux_A3
    SLICE_X107Y64        LUT2 (Prop_lut2_I0_O)        0.105     7.273 r  DT1/dtcounter_A[0]_i_1/O
                         net (fo=1, routed)           0.000     7.273    DT1/p_2_in[0]
    SLICE_X107Y64        FDCE                                         r  DT1/dtcounter_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 logic_B
                            (input port)
  Destination:            pwmout_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.129ns  (logic 3.474ns (56.682%)  route 2.655ns (43.318%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  logic_B (IN)
                         net (fo=0)                   0.000     0.000    logic_B
    U12                  IBUF (Prop_ibuf_I_O)         0.988     0.988 r  logic_B_IBUF_inst/O
                         net (fo=1, routed)           1.124     2.111    DT1/logic_B_IBUF
    SLICE_X113Y94        LUT3 (Prop_lut3_I0_O)        0.105     2.216 r  DT1/pwmout_B_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.531     3.747    pwmout_B_OBUF
    R19                  OBUF (Prop_obuf_I_O)         2.381     6.129 r  pwmout_B_OBUF_inst/O
                         net (fo=0)                   0.000     6.129    pwmout_B
    R19                                                               r  pwmout_B (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DT1/dtcounter_B_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DT1/dtcounter_B_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.499%)  route 0.107ns (36.501%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE                         0.000     0.000 r  DT1/dtcounter_B_reg[0]/C
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DT1/dtcounter_B_reg[0]/Q
                         net (fo=9, routed)           0.107     0.248    DT1/dtcounter_B[0]
    SLICE_X111Y76        LUT4 (Prop_lut4_I1_O)        0.045     0.293 r  DT1/dtcounter_B[2]_i_1/O
                         net (fo=1, routed)           0.000     0.293    DT1/dtcounter_B[2]_i_1_n_0
    SLICE_X111Y76        FDCE                                         r  DT1/dtcounter_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DT1/dtcounter_B_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DT1/dtcounter_B_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.189ns (63.869%)  route 0.107ns (36.131%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE                         0.000     0.000 r  DT1/dtcounter_B_reg[0]/C
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DT1/dtcounter_B_reg[0]/Q
                         net (fo=9, routed)           0.107     0.248    DT1/dtcounter_B[0]
    SLICE_X111Y76        LUT5 (Prop_lut5_I2_O)        0.048     0.296 r  DT1/dtcounter_B[3]_i_1/O
                         net (fo=1, routed)           0.000     0.296    DT1/dtcounter_B[3]_i_1_n_0
    SLICE_X111Y76        FDCE                                         r  DT1/dtcounter_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DT1/dtcounter_A_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DT1/dtcounter_A_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.227ns (72.484%)  route 0.086ns (27.516%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDCE                         0.000     0.000 r  DT1/dtcounter_A_reg[3]/C
    SLICE_X106Y65        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  DT1/dtcounter_A_reg[3]/Q
                         net (fo=6, routed)           0.086     0.214    DT1/dtcounter_A[3]
    SLICE_X106Y65        LUT6 (Prop_lut6_I4_O)        0.099     0.313 r  DT1/dtcounter_A[4]_i_1/O
                         net (fo=1, routed)           0.000     0.313    DT1/p_2_in[4]
    SLICE_X106Y65        FDCE                                         r  DT1/dtcounter_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DT1/dtcounter_B_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DT1/dtcounter_B_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.143%)  route 0.128ns (40.857%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDCE                         0.000     0.000 r  DT1/dtcounter_B_reg[2]/C
    SLICE_X111Y76        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DT1/dtcounter_B_reg[2]/Q
                         net (fo=7, routed)           0.128     0.269    DT1/dtcounter_B[2]
    SLICE_X112Y76        LUT6 (Prop_lut6_I1_O)        0.045     0.314 r  DT1/dtcounter_B[4]_i_1/O
                         net (fo=1, routed)           0.000     0.314    DT1/dtcounter_B[4]_i_1_n_0
    SLICE_X112Y76        FDCE                                         r  DT1/dtcounter_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DT1/dtcounter_A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DT1/dtcounter_A_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.864%)  route 0.147ns (44.136%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDCE                         0.000     0.000 r  DT1/dtcounter_A_reg[0]/C
    SLICE_X107Y64        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DT1/dtcounter_A_reg[0]/Q
                         net (fo=9, routed)           0.147     0.288    DT1/dtcounter_A[0]
    SLICE_X106Y64        LUT3 (Prop_lut3_I2_O)        0.045     0.333 r  DT1/dtcounter_A[1]_i_1/O
                         net (fo=1, routed)           0.000     0.333    DT1/p_2_in[1]
    SLICE_X106Y64        FDCE                                         r  DT1/dtcounter_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/state_carrier_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/state_carrier_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.707%)  route 0.160ns (46.293%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y68        FDCE                         0.000     0.000 r  CARR1/state_carrier_reg/C
    SLICE_X110Y68        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/state_carrier_reg/Q
                         net (fo=18, routed)          0.160     0.301    CARR1/state_carrier_reg_n_0
    SLICE_X110Y68        LUT5 (Prop_lut5_I4_O)        0.045     0.346 r  CARR1/state_carrier_i_1/O
                         net (fo=1, routed)           0.000     0.346    CARR1/state_carrier_i_1_n_0
    SLICE_X110Y68        FDCE                                         r  CARR1/state_carrier_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            CARR1/mask_event_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.857%)  route 0.166ns (47.143%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X109Y71        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.166     0.307    CARR1/mask_event
    SLICE_X109Y71        LUT3 (Prop_lut3_I2_O)        0.045     0.352 r  CARR1/mask_event_i_1/O
                         net (fo=1, routed)           0.000     0.352    CARR1/mask_event_i_1_n_0
    SLICE_X109Y71        FDCE                                         r  CARR1/mask_event_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DT1/dtcounter_B_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DT1/dtcounter_B_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.209ns (58.539%)  route 0.148ns (41.461%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE                         0.000     0.000 r  DT1/dtcounter_B_reg[7]/C
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DT1/dtcounter_B_reg[7]/Q
                         net (fo=3, routed)           0.148     0.312    DT1/dtcounter_B[7]
    SLICE_X112Y76        LUT4 (Prop_lut4_I3_O)        0.045     0.357 r  DT1/dtcounter_B[7]_i_2/O
                         net (fo=1, routed)           0.000     0.357    DT1/dtcounter_B[7]_i_2_n_0
    SLICE_X112Y76        FDCE                                         r  DT1/dtcounter_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DT1/dtcounter_B_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DT1/dtcounter_B_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.183ns (49.309%)  route 0.188ns (50.691%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE                         0.000     0.000 r  DT1/dtcounter_B_reg[0]/C
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DT1/dtcounter_B_reg[0]/Q
                         net (fo=9, routed)           0.188     0.329    DT1/dtcounter_B[0]
    SLICE_X110Y76        LUT5 (Prop_lut5_I4_O)        0.042     0.371 r  DT1/dtcounter_B[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    DT1/dtcounter_B[1]_i_1_n_0
    SLICE_X110Y76        FDCE                                         r  DT1/dtcounter_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DT1/dtcounter_B_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DT1/dtcounter_B_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.716%)  route 0.188ns (50.284%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDCE                         0.000     0.000 r  DT1/dtcounter_B_reg[0]/C
    SLICE_X110Y76        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  DT1/dtcounter_B_reg[0]/Q
                         net (fo=9, routed)           0.188     0.329    DT1/dtcounter_B[0]
    SLICE_X110Y76        LUT4 (Prop_lut4_I3_O)        0.045     0.374 r  DT1/dtcounter_B[0]_i_1/O
                         net (fo=1, routed)           0.000     0.374    DT1/dtcounter_B[0]_i_1_n_0
    SLICE_X110Y76        FDCE                                         r  DT1/dtcounter_B_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 REG_PERIOD/reg_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/mask_event_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.077ns  (logic 2.290ns (45.108%)  route 2.787ns (54.892%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.566     4.484    REG_PERIOD/CLK
    SLICE_X113Y69        FDCE                                         r  REG_PERIOD/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        FDCE (Prop_fdce_C_Q)         0.379     4.863 f  REG_PERIOD/reg_out_reg[4]/Q
                         net (fo=6, routed)           1.176     6.040    REG_PERIOD/Q[4]
    SLICE_X113Y63        LUT1 (Prop_lut1_I0_O)        0.105     6.145 r  REG_PERIOD/mask_event2_carry_i_16/O
                         net (fo=1, routed)           0.000     6.145    REG_PERIOD/mask_event2_carry_i_16_n_0
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.477 r  REG_PERIOD/mask_event2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.477    REG_PERIOD/mask_event2_carry_i_7_n_0
    SLICE_X113Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.575 r  REG_PERIOD/mask_event2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.575    REG_PERIOD/mask_event2_carry_i_6_n_0
    SLICE_X113Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.673 r  REG_PERIOD/mask_event2_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.673    REG_PERIOD/mask_event2_carry_i_5_n_0
    SLICE_X113Y66        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.938 r  REG_PERIOD/mask_event2_carry__0_i_3/O[1]
                         net (fo=1, routed)           0.639     7.576    CARR1/mask_event2_carry__0_0[12]
    SLICE_X112Y65        LUT6 (Prop_lut6_I0_O)        0.250     7.826 r  CARR1/mask_event2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.826    CARR1/mask_event2_carry__0_i_2_n_0
    SLICE_X112Y65        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.381     8.207 r  CARR1/mask_event2_carry__0/CO[1]
                         net (fo=1, routed)           0.360     8.567    CARR1/mask_event28_in
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.277     8.844 r  CARR1/mask_event_i_2/O
                         net (fo=1, routed)           0.612     9.456    CARR1/mask_event_i_2_n_0
    SLICE_X109Y71        LUT3 (Prop_lut3_I0_O)        0.105     9.561 r  CARR1/mask_event_i_1/O
                         net (fo=1, routed)           0.000     9.561    CARR1/mask_event_i_1_n_0
    SLICE_X109Y71        FDCE                                         r  CARR1/mask_event_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_PERIOD/reg_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/state_carrier_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.051ns  (logic 2.118ns (41.932%)  route 2.933ns (58.068%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.566     4.484    REG_PERIOD/CLK
    SLICE_X112Y69        FDCE                                         r  REG_PERIOD/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y69        FDCE (Prop_fdce_C_Q)         0.433     4.917 f  REG_PERIOD/reg_out_reg[3]/Q
                         net (fo=6, routed)           1.149     6.067    REG_PERIOD/Q[3]
    SLICE_X111Y62        LUT1 (Prop_lut1_I0_O)        0.105     6.172 r  REG_PERIOD/state_carrier1__6_carry_i_2/O
                         net (fo=1, routed)           0.000     6.172    CARR1/mask_event2_carry_i_4_0[2]
    SLICE_X111Y62        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.504 r  CARR1/state_carrier1__6_carry/CO[3]
                         net (fo=1, routed)           0.000     6.504    CARR1/state_carrier1__6_carry_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.602 r  CARR1/state_carrier1__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.602    CARR1/state_carrier1__6_carry__0_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.862 r  CARR1/state_carrier1__6_carry__1/O[3]
                         net (fo=2, routed)           1.071     7.933    CARR1/state_carrier1[12]
    SLICE_X111Y67        LUT4 (Prop_lut4_I2_O)        0.257     8.190 r  CARR1/state_carrier0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.190    CARR1/state_carrier0_carry__0_i_6_n_0
    SLICE_X111Y67        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     8.522 r  CARR1/state_carrier0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.522    CARR1/state_carrier0_carry__0_n_0
    SLICE_X111Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.620 r  CARR1/state_carrier0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.620    CARR1/state_carrier0_carry__1_n_0
    SLICE_X111Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.718 r  CARR1/state_carrier0_carry__2/CO[3]
                         net (fo=1, routed)           0.713     9.431    CARR1/state_carrier0_carry__2_n_0
    SLICE_X110Y68        LUT5 (Prop_lut5_I1_O)        0.105     9.536 r  CARR1/state_carrier_i_1/O
                         net (fo=1, routed)           0.000     9.536    CARR1/state_carrier_i_1_n_0
    SLICE_X110Y68        FDCE                                         r  CARR1/state_carrier_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_COMPARE/reg_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_A_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.747ns  (logic 1.213ns (25.551%)  route 3.534ns (74.449%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.574     4.492    REG_COMPARE/CLK
    SLICE_X111Y61        FDCE                                         r  REG_COMPARE/reg_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.379     4.871 r  REG_COMPARE/reg_out_reg[13]/Q
                         net (fo=2, routed)           1.036     5.908    REG_COMPARE/Q[13]
    SLICE_X112Y63        LUT4 (Prop_lut4_I0_O)        0.105     6.013 r  REG_COMPARE/pwm1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.013    COMP1/pwmaux_B_reg_0[2]
    SLICE_X112Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.329 f  COMP1/pwm1_carry__0/CO[3]
                         net (fo=10, routed)          1.220     7.549    DT1/CO[0]
    SLICE_X108Y71        LUT4 (Prop_lut4_I3_O)        0.116     7.665 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           1.278     8.943    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X106Y65        LUT5 (Prop_lut5_I0_O)        0.297     9.240 r  DT1/dtcounter_A[3]_i_1/O
                         net (fo=1, routed)           0.000     9.240    DT1/p_2_in[3]
    SLICE_X106Y65        FDCE                                         r  DT1/dtcounter_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_COMPARE/reg_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_A_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.733ns  (logic 1.199ns (25.331%)  route 3.534ns (74.669%))
  Logic Levels:           4  (CARRY4=1 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.574     4.492    REG_COMPARE/CLK
    SLICE_X111Y61        FDCE                                         r  REG_COMPARE/reg_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.379     4.871 r  REG_COMPARE/reg_out_reg[13]/Q
                         net (fo=2, routed)           1.036     5.908    REG_COMPARE/Q[13]
    SLICE_X112Y63        LUT4 (Prop_lut4_I0_O)        0.105     6.013 r  REG_COMPARE/pwm1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.013    COMP1/pwmaux_B_reg_0[2]
    SLICE_X112Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.329 f  COMP1/pwm1_carry__0/CO[3]
                         net (fo=10, routed)          1.220     7.549    DT1/CO[0]
    SLICE_X108Y71        LUT4 (Prop_lut4_I3_O)        0.116     7.665 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           1.278     8.943    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X106Y65        LUT4 (Prop_lut4_I0_O)        0.283     9.226 r  DT1/dtcounter_A[2]_i_1/O
                         net (fo=1, routed)           0.000     9.226    DT1/p_2_in[2]
    SLICE_X106Y65        FDCE                                         r  DT1/dtcounter_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_COMPARE/reg_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DT1/dtcounter_A_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.726ns  (logic 1.199ns (25.373%)  route 3.527ns (74.627%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.574     4.492    REG_COMPARE/CLK
    SLICE_X111Y61        FDCE                                         r  REG_COMPARE/reg_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.379     4.871 r  REG_COMPARE/reg_out_reg[13]/Q
                         net (fo=2, routed)           1.036     5.908    REG_COMPARE/Q[13]
    SLICE_X112Y63        LUT4 (Prop_lut4_I0_O)        0.105     6.013 r  REG_COMPARE/pwm1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.013    COMP1/pwmaux_B_reg_0[2]
    SLICE_X112Y63        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.329 f  COMP1/pwm1_carry__0/CO[3]
                         net (fo=10, routed)          1.220     7.549    DT1/CO[0]
    SLICE_X108Y71        LUT4 (Prop_lut4_I3_O)        0.116     7.665 r  DT1/dtcounter_A[7]_i_3/O
                         net (fo=4, routed)           1.270     8.935    DT1/dtcounter_A[7]_i_3_n_0
    SLICE_X106Y65        LUT6 (Prop_lut6_I0_O)        0.283     9.218 r  DT1/dtcounter_A[4]_i_1/O
                         net (fo=1, routed)           0.000     9.218    DT1/p_2_in[4]
    SLICE_X106Y65        FDCE                                         r  DT1/dtcounter_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.599ns  (logic 1.348ns (29.310%)  route 3.251ns (70.690%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.574     4.492    REG_CARR/CLK
    SLICE_X110Y61        FDCE                                         r  REG_CARR/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.379     4.871 r  REG_CARR/reg_out_reg[4]/Q
                         net (fo=3, routed)           1.498     6.370    REG_CARR/Q[4]
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.105     6.475 r  REG_CARR/state_carrier1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.475    CARR1/S[1]
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.932 r  CARR1/state_carrier1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.932    CARR1/state_carrier1_carry_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     7.064 f  CARR1/state_carrier1_carry__0/CO[1]
                         net (fo=19, routed)          0.732     7.796    CARR1/state_carrier1_carry__0_n_2
    SLICE_X108Y67        LUT4 (Prop_lut4_I0_O)        0.275     8.071 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          1.021     9.092    CARR1/carrier[15]_i_1_n_0
    SLICE_X112Y66        FDCE                                         r  CARR1/carrier_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.380ns  (logic 1.348ns (30.773%)  route 3.032ns (69.227%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.574     4.492    REG_CARR/CLK
    SLICE_X110Y61        FDCE                                         r  REG_CARR/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.379     4.871 r  REG_CARR/reg_out_reg[4]/Q
                         net (fo=3, routed)           1.498     6.370    REG_CARR/Q[4]
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.105     6.475 r  REG_CARR/state_carrier1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.475    CARR1/S[1]
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.932 r  CARR1/state_carrier1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.932    CARR1/state_carrier1_carry_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     7.064 f  CARR1/state_carrier1_carry__0/CO[1]
                         net (fo=19, routed)          0.732     7.796    CARR1/state_carrier1_carry__0_n_2
    SLICE_X108Y67        LUT4 (Prop_lut4_I0_O)        0.275     8.071 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          0.802     8.873    CARR1/carrier[15]_i_1_n_0
    SLICE_X110Y67        FDCE                                         r  CARR1/carrier_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.380ns  (logic 1.348ns (30.773%)  route 3.032ns (69.227%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.574     4.492    REG_CARR/CLK
    SLICE_X110Y61        FDCE                                         r  REG_CARR/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.379     4.871 r  REG_CARR/reg_out_reg[4]/Q
                         net (fo=3, routed)           1.498     6.370    REG_CARR/Q[4]
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.105     6.475 r  REG_CARR/state_carrier1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.475    CARR1/S[1]
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.932 r  CARR1/state_carrier1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.932    CARR1/state_carrier1_carry_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     7.064 f  CARR1/state_carrier1_carry__0/CO[1]
                         net (fo=19, routed)          0.732     7.796    CARR1/state_carrier1_carry__0_n_2
    SLICE_X108Y67        LUT4 (Prop_lut4_I0_O)        0.275     8.071 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          0.802     8.873    CARR1/carrier[15]_i_1_n_0
    SLICE_X110Y67        FDCE                                         r  CARR1/carrier_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.354ns  (logic 1.348ns (30.962%)  route 3.006ns (69.038%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.574     4.492    REG_CARR/CLK
    SLICE_X110Y61        FDCE                                         r  REG_CARR/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.379     4.871 r  REG_CARR/reg_out_reg[4]/Q
                         net (fo=3, routed)           1.498     6.370    REG_CARR/Q[4]
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.105     6.475 r  REG_CARR/state_carrier1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.475    CARR1/S[1]
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.932 r  CARR1/state_carrier1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.932    CARR1/state_carrier1_carry_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     7.064 f  CARR1/state_carrier1_carry__0/CO[1]
                         net (fo=19, routed)          0.732     7.796    CARR1/state_carrier1_carry__0_n_2
    SLICE_X108Y67        LUT4 (Prop_lut4_I0_O)        0.275     8.071 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          0.776     8.846    CARR1/carrier[15]_i_1_n_0
    SLICE_X108Y66        FDCE                                         r  CARR1/carrier_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.354ns  (logic 1.348ns (30.962%)  route 3.006ns (69.038%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.574     4.492    REG_CARR/CLK
    SLICE_X110Y61        FDCE                                         r  REG_CARR/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.379     4.871 r  REG_CARR/reg_out_reg[4]/Q
                         net (fo=3, routed)           1.498     6.370    REG_CARR/Q[4]
    SLICE_X107Y67        LUT6 (Prop_lut6_I0_O)        0.105     6.475 r  REG_CARR/state_carrier1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.475    CARR1/S[1]
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.932 r  CARR1/state_carrier1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.932    CARR1/state_carrier1_carry_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     7.064 f  CARR1/state_carrier1_carry__0/CO[1]
                         net (fo=19, routed)          0.732     7.796    CARR1/state_carrier1_carry__0_n_2
    SLICE_X108Y67        LUT4 (Prop_lut4_I0_O)        0.275     8.071 r  CARR1/carrier[15]_i_1/O
                         net (fo=16, routed)          0.776     8.846    CARR1/carrier[15]_i_1_n_0
    SLICE_X108Y66        FDCE                                         r  CARR1/carrier_reg[7]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.186ns (73.186%)  route 0.068ns (26.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.635     1.610    REG_CARR/CLK
    SLICE_X111Y62        FDCE                                         r  REG_CARR/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDCE (Prop_fdce_C_Q)         0.141     1.751 r  REG_CARR/reg_out_reg[2]/Q
                         net (fo=3, routed)           0.068     1.819    CARR1/init_carr_buff_reg[15]_1[2]
    SLICE_X110Y62        LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  CARR1/carrier[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    CARR1/p_1_in[2]
    SLICE_X110Y62        FDCE                                         r  CARR1/carrier_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.645%)  route 0.137ns (49.355%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.633     1.608    REG_CARR/CLK
    SLICE_X111Y66        FDCE                                         r  REG_CARR/reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.141     1.749 r  REG_CARR/reg_out_reg[9]/Q
                         net (fo=3, routed)           0.137     1.887    CARR1/init_carr_buff_reg[15]_1[9]
    SLICE_X107Y66        FDRE                                         r  CARR1/init_carr_buff_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.266%)  route 0.157ns (45.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.633     1.608    REG_CARR/CLK
    SLICE_X111Y66        FDCE                                         r  REG_CARR/reg_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.141     1.749 r  REG_CARR/reg_out_reg[11]/Q
                         net (fo=3, routed)           0.157     1.906    CARR1/init_carr_buff_reg[15]_1[11]
    SLICE_X108Y67        LUT6 (Prop_lut6_I5_O)        0.045     1.951 r  CARR1/carrier[11]_i_1/O
                         net (fo=1, routed)           0.000     1.951    CARR1/p_1_in[11]
    SLICE_X108Y67        FDCE                                         r  CARR1/carrier_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.141ns (38.758%)  route 0.223ns (61.242%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.633     1.608    REG_CARR/CLK
    SLICE_X113Y66        FDCE                                         r  REG_CARR/reg_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDCE (Prop_fdce_C_Q)         0.141     1.749 r  REG_CARR/reg_out_reg[8]/Q
                         net (fo=3, routed)           0.223     1.972    CARR1/init_carr_buff_reg[15]_1[8]
    SLICE_X106Y67        FDRE                                         r  CARR1/init_carr_buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.141ns (36.960%)  route 0.240ns (63.040%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.635     1.610    REG_CARR/CLK
    SLICE_X111Y62        FDCE                                         r  REG_CARR/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDCE (Prop_fdce_C_Q)         0.141     1.751 r  REG_CARR/reg_out_reg[2]/Q
                         net (fo=3, routed)           0.240     1.992    CARR1/init_carr_buff_reg[15]_1[2]
    SLICE_X107Y66        FDRE                                         r  CARR1/init_carr_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/init_carr_buff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.141ns (36.921%)  route 0.241ns (63.079%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.635     1.610    REG_CARR/CLK
    SLICE_X111Y62        FDCE                                         r  REG_CARR/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDCE (Prop_fdce_C_Q)         0.141     1.751 r  REG_CARR/reg_out_reg[1]/Q
                         net (fo=3, routed)           0.241     1.992    CARR1/init_carr_buff_reg[15]_1[1]
    SLICE_X106Y67        FDRE                                         r  CARR1/init_carr_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.889%)  route 0.202ns (52.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.633     1.608    REG_CARR/CLK
    SLICE_X111Y66        FDCE                                         r  REG_CARR/reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDCE (Prop_fdce_C_Q)         0.141     1.749 r  REG_CARR/reg_out_reg[9]/Q
                         net (fo=3, routed)           0.202     1.952    CARR1/init_carr_buff_reg[15]_1[9]
    SLICE_X110Y67        LUT6 (Prop_lut6_I5_O)        0.045     1.997 r  CARR1/carrier[9]_i_1/O
                         net (fo=1, routed)           0.000     1.997    CARR1/p_1_in[9]
    SLICE_X110Y67        FDCE                                         r  CARR1/carrier_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.255%)  route 0.216ns (53.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.633     1.608    REG_CARR/CLK
    SLICE_X113Y66        FDCE                                         r  REG_CARR/reg_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDCE (Prop_fdce_C_Q)         0.141     1.749 r  REG_CARR/reg_out_reg[13]/Q
                         net (fo=3, routed)           0.216     1.965    CARR1/init_carr_buff_reg[15]_1[13]
    SLICE_X108Y68        LUT6 (Prop_lut6_I5_O)        0.045     2.010 r  CARR1/carrier[13]_i_1/O
                         net (fo=1, routed)           0.000     2.010    CARR1/p_1_in[13]
    SLICE_X108Y68        FDCE                                         r  CARR1/carrier_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.794%)  route 0.220ns (54.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.636     1.611    REG_CARR/CLK
    SLICE_X111Y61        FDCE                                         r  REG_CARR/reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.141     1.752 r  REG_CARR/reg_out_reg[6]/Q
                         net (fo=3, routed)           0.220     1.972    CARR1/init_carr_buff_reg[15]_1[6]
    SLICE_X107Y65        LUT6 (Prop_lut6_I5_O)        0.045     2.017 r  CARR1/carrier[6]_i_1/O
                         net (fo=1, routed)           0.000     2.017    CARR1/p_1_in[6]
    SLICE_X107Y65        FDCE                                         r  CARR1/carrier_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 REG_CARR/reg_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CARR1/carrier_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.209ns (50.955%)  route 0.201ns (49.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.635     1.610    REG_CARR/CLK
    SLICE_X112Y62        FDCE                                         r  REG_CARR/reg_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.164     1.774 r  REG_CARR/reg_out_reg[10]/Q
                         net (fo=3, routed)           0.201     1.975    CARR1/init_carr_buff_reg[15]_1[10]
    SLICE_X112Y67        LUT6 (Prop_lut6_I5_O)        0.045     2.020 r  CARR1/carrier[10]_i_1/O
                         net (fo=1, routed)           0.000     2.020    CARR1/p_1_in[10]
    SLICE_X112Y67        FDCE                                         r  CARR1/carrier_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 compare[1]
                            (input port)
  Destination:            REG_COMPARE/reg_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.912ns  (logic 0.883ns (14.927%)  route 5.030ns (85.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  compare[1] (IN)
                         net (fo=0)                   0.000     0.000    compare[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.883     0.883 r  compare_IBUF[1]_inst/O
                         net (fo=1, routed)           5.030     5.912    REG_COMPARE/D[1]
    SLICE_X110Y61        FDCE                                         r  REG_COMPARE/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.414     4.023    REG_COMPARE/CLK
    SLICE_X110Y61        FDCE                                         r  REG_COMPARE/reg_out_reg[1]/C

Slack:                    inf
  Source:                 compare[5]
                            (input port)
  Destination:            REG_COMPARE/reg_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.851ns  (logic 0.964ns (16.478%)  route 4.887ns (83.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  compare[5] (IN)
                         net (fo=0)                   0.000     0.000    compare[5]
    Y12                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  compare_IBUF[5]_inst/O
                         net (fo=1, routed)           4.887     5.851    REG_COMPARE/D[5]
    SLICE_X110Y61        FDCE                                         r  REG_COMPARE/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.414     4.023    REG_COMPARE/CLK
    SLICE_X110Y61        FDCE                                         r  REG_COMPARE/reg_out_reg[5]/C

Slack:                    inf
  Source:                 compare[4]
                            (input port)
  Destination:            REG_COMPARE/reg_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.840ns  (logic 0.965ns (16.531%)  route 4.875ns (83.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y13                                               0.000     0.000 r  compare[4] (IN)
                         net (fo=0)                   0.000     0.000    compare[4]
    Y13                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  compare_IBUF[4]_inst/O
                         net (fo=1, routed)           4.875     5.840    REG_COMPARE/D[4]
    SLICE_X108Y62        FDCE                                         r  REG_COMPARE/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.412     4.021    REG_COMPARE/CLK
    SLICE_X108Y62        FDCE                                         r  REG_COMPARE/reg_out_reg[4]/C

Slack:                    inf
  Source:                 compare[0]
                            (input port)
  Destination:            REG_COMPARE/reg_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.824ns  (logic 0.888ns (15.243%)  route 4.936ns (84.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  compare[0] (IN)
                         net (fo=0)                   0.000     0.000    compare[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.888     0.888 r  compare_IBUF[0]_inst/O
                         net (fo=1, routed)           4.936     5.824    REG_COMPARE/D[0]
    SLICE_X110Y61        FDCE                                         r  REG_COMPARE/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.414     4.023    REG_COMPARE/CLK
    SLICE_X110Y61        FDCE                                         r  REG_COMPARE/reg_out_reg[0]/C

Slack:                    inf
  Source:                 compare[7]
                            (input port)
  Destination:            REG_COMPARE/reg_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.774ns  (logic 0.932ns (16.151%)  route 4.841ns (83.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  compare[7] (IN)
                         net (fo=0)                   0.000     0.000    compare[7]
    T5                   IBUF (Prop_ibuf_I_O)         0.932     0.932 r  compare_IBUF[7]_inst/O
                         net (fo=1, routed)           4.841     5.774    REG_COMPARE/D[7]
    SLICE_X111Y61        FDCE                                         r  REG_COMPARE/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.414     4.023    REG_COMPARE/CLK
    SLICE_X111Y61        FDCE                                         r  REG_COMPARE/reg_out_reg[7]/C

Slack:                    inf
  Source:                 compare[6]
                            (input port)
  Destination:            REG_COMPARE/reg_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.720ns  (logic 0.875ns (15.292%)  route 4.845ns (84.708%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  compare[6] (IN)
                         net (fo=0)                   0.000     0.000    compare[6]
    U5                   IBUF (Prop_ibuf_I_O)         0.875     0.875 r  compare_IBUF[6]_inst/O
                         net (fo=1, routed)           4.845     5.720    REG_COMPARE/D[6]
    SLICE_X110Y61        FDCE                                         r  REG_COMPARE/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.414     4.023    REG_COMPARE/CLK
    SLICE_X110Y61        FDCE                                         r  REG_COMPARE/reg_out_reg[6]/C

Slack:                    inf
  Source:                 compare[2]
                            (input port)
  Destination:            REG_COMPARE/reg_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.714ns  (logic 0.922ns (16.132%)  route 4.792ns (83.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  compare[2] (IN)
                         net (fo=0)                   0.000     0.000    compare[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.922     0.922 r  compare_IBUF[2]_inst/O
                         net (fo=1, routed)           4.792     5.714    REG_COMPARE/D[2]
    SLICE_X108Y62        FDCE                                         r  REG_COMPARE/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.412     4.021    REG_COMPARE/CLK
    SLICE_X108Y62        FDCE                                         r  REG_COMPARE/reg_out_reg[2]/C

Slack:                    inf
  Source:                 pwm_onoff
                            (input port)
  Destination:            REG_CARR/reg_out_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.709ns  (logic 1.086ns (19.029%)  route 4.623ns (80.971%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  pwm_onoff (IN)
                         net (fo=0)                   0.000     0.000    pwm_onoff
    T12                  IBUF (Prop_ibuf_I_O)         0.981     0.981 f  pwm_onoff_IBUF_inst/O
                         net (fo=38, routed)          2.674     3.656    CARR1/pwm_onoff_IBUF
    SLICE_X108Y71        LUT2 (Prop_lut2_I1_O)        0.105     3.761 r  CARR1/reg_out[15]_i_1/O
                         net (fo=48, routed)          1.948     5.709    REG_CARR/E[0]
    SLICE_X110Y61        FDCE                                         r  REG_CARR/reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.414     4.023    REG_CARR/CLK
    SLICE_X110Y61        FDCE                                         r  REG_CARR/reg_out_reg[4]/C

Slack:                    inf
  Source:                 pwm_onoff
                            (input port)
  Destination:            REG_CARR/reg_out_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.709ns  (logic 1.086ns (19.029%)  route 4.623ns (80.971%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  pwm_onoff (IN)
                         net (fo=0)                   0.000     0.000    pwm_onoff
    T12                  IBUF (Prop_ibuf_I_O)         0.981     0.981 f  pwm_onoff_IBUF_inst/O
                         net (fo=38, routed)          2.674     3.656    CARR1/pwm_onoff_IBUF
    SLICE_X108Y71        LUT2 (Prop_lut2_I1_O)        0.105     3.761 r  CARR1/reg_out[15]_i_1/O
                         net (fo=48, routed)          1.948     5.709    REG_CARR/E[0]
    SLICE_X110Y61        FDCE                                         r  REG_CARR/reg_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.414     4.023    REG_CARR/CLK
    SLICE_X110Y61        FDCE                                         r  REG_CARR/reg_out_reg[5]/C

Slack:                    inf
  Source:                 pwm_onoff
                            (input port)
  Destination:            REG_CARR/reg_out_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.709ns  (logic 1.086ns (19.029%)  route 4.623ns (80.971%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  pwm_onoff (IN)
                         net (fo=0)                   0.000     0.000    pwm_onoff
    T12                  IBUF (Prop_ibuf_I_O)         0.981     0.981 f  pwm_onoff_IBUF_inst/O
                         net (fo=38, routed)          2.674     3.656    CARR1/pwm_onoff_IBUF
    SLICE_X108Y71        LUT2 (Prop_lut2_I1_O)        0.105     3.761 r  CARR1/reg_out[15]_i_1/O
                         net (fo=48, routed)          1.948     5.709    REG_CARR/E[0]
    SLICE_X111Y61        FDCE                                         r  REG_CARR/reg_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     0.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     2.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.414     4.023    REG_CARR/CLK
    SLICE_X111Y61        FDCE                                         r  REG_CARR/reg_out_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_PERIOD/reg_out_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.115%)  route 0.315ns (62.885%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X109Y71        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.097     0.238    CARR1/mask_event
    SLICE_X108Y71        LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  CARR1/reg_out[15]_i_1/O
                         net (fo=48, routed)          0.218     0.501    REG_PERIOD/E[0]
    SLICE_X112Y69        FDCE                                         r  REG_PERIOD/reg_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.900     2.124    REG_PERIOD/CLK
    SLICE_X112Y69        FDCE                                         r  REG_PERIOD/reg_out_reg[10]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_PERIOD/reg_out_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.115%)  route 0.315ns (62.885%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X109Y71        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.097     0.238    CARR1/mask_event
    SLICE_X108Y71        LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  CARR1/reg_out[15]_i_1/O
                         net (fo=48, routed)          0.218     0.501    REG_PERIOD/E[0]
    SLICE_X112Y69        FDCE                                         r  REG_PERIOD/reg_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.900     2.124    REG_PERIOD/CLK
    SLICE_X112Y69        FDCE                                         r  REG_PERIOD/reg_out_reg[12]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_PERIOD/reg_out_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.115%)  route 0.315ns (62.885%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X109Y71        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.097     0.238    CARR1/mask_event
    SLICE_X108Y71        LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  CARR1/reg_out[15]_i_1/O
                         net (fo=48, routed)          0.218     0.501    REG_PERIOD/E[0]
    SLICE_X112Y69        FDCE                                         r  REG_PERIOD/reg_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.900     2.124    REG_PERIOD/CLK
    SLICE_X112Y69        FDCE                                         r  REG_PERIOD/reg_out_reg[14]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_PERIOD/reg_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.115%)  route 0.315ns (62.885%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X109Y71        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.097     0.238    CARR1/mask_event
    SLICE_X108Y71        LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  CARR1/reg_out[15]_i_1/O
                         net (fo=48, routed)          0.218     0.501    REG_PERIOD/E[0]
    SLICE_X112Y69        FDCE                                         r  REG_PERIOD/reg_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.900     2.124    REG_PERIOD/CLK
    SLICE_X112Y69        FDCE                                         r  REG_PERIOD/reg_out_reg[3]/C

Slack:                    inf
  Source:                 period[4]
                            (input port)
  Destination:            REG_PERIOD/reg_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.198ns (37.841%)  route 0.326ns (62.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  period[4] (IN)
                         net (fo=0)                   0.000     0.000    period[4]
    T20                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  period_IBUF[4]_inst/O
                         net (fo=1, routed)           0.326     0.524    REG_PERIOD/D[4]
    SLICE_X113Y69        FDCE                                         r  REG_PERIOD/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.900     2.124    REG_PERIOD/CLK
    SLICE_X113Y69        FDCE                                         r  REG_PERIOD/reg_out_reg[4]/C

Slack:                    inf
  Source:                 period[6]
                            (input port)
  Destination:            REG_PERIOD/reg_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.169ns (31.684%)  route 0.364ns (68.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  period[6] (IN)
                         net (fo=0)                   0.000     0.000    period[6]
    N20                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  period_IBUF[6]_inst/O
                         net (fo=1, routed)           0.364     0.532    REG_PERIOD/D[6]
    SLICE_X113Y68        FDCE                                         r  REG_PERIOD/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.901     2.125    REG_PERIOD/CLK
    SLICE_X113Y68        FDCE                                         r  REG_PERIOD/reg_out_reg[6]/C

Slack:                    inf
  Source:                 init_carr[11]
                            (input port)
  Destination:            REG_CARR/reg_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.187ns (34.792%)  route 0.351ns (65.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  init_carr[11] (IN)
                         net (fo=0)                   0.000     0.000    init_carr[11]
    R17                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  init_carr_IBUF[11]_inst/O
                         net (fo=1, routed)           0.351     0.538    REG_CARR/D[11]
    SLICE_X111Y66        FDCE                                         r  REG_CARR/reg_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.903     2.127    REG_CARR/CLK
    SLICE_X111Y66        FDCE                                         r  REG_CARR/reg_out_reg[11]/C

Slack:                    inf
  Source:                 period[8]
                            (input port)
  Destination:            REG_PERIOD/reg_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.175ns (32.398%)  route 0.366ns (67.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  period[8] (IN)
                         net (fo=0)                   0.000     0.000    period[8]
    N18                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  period_IBUF[8]_inst/O
                         net (fo=1, routed)           0.366     0.541    REG_PERIOD/D[8]
    SLICE_X113Y69        FDCE                                         r  REG_PERIOD/reg_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.900     2.124    REG_PERIOD/CLK
    SLICE_X113Y69        FDCE                                         r  REG_PERIOD/reg_out_reg[8]/C

Slack:                    inf
  Source:                 init_carr[10]
                            (input port)
  Destination:            REG_CARR/reg_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.196ns (35.988%)  route 0.348ns (64.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  init_carr[10] (IN)
                         net (fo=0)                   0.000     0.000    init_carr[10]
    T17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  init_carr_IBUF[10]_inst/O
                         net (fo=1, routed)           0.348     0.544    REG_CARR/D[10]
    SLICE_X112Y62        FDCE                                         r  REG_CARR/reg_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.906     2.130    REG_CARR/CLK
    SLICE_X112Y62        FDCE                                         r  REG_CARR/reg_out_reg[10]/C

Slack:                    inf
  Source:                 CARR1/mask_event_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            REG_PERIOD/reg_out_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.226%)  route 0.374ns (66.774%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDCE                         0.000     0.000 r  CARR1/mask_event_reg/C
    SLICE_X109Y71        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CARR1/mask_event_reg/Q
                         net (fo=2, routed)           0.097     0.238    CARR1/mask_event
    SLICE_X108Y71        LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  CARR1/reg_out[15]_i_1/O
                         net (fo=48, routed)          0.277     0.560    REG_PERIOD/E[0]
    SLICE_X113Y69        FDCE                                         r  REG_PERIOD/reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.900     2.124    REG_PERIOD/CLK
    SLICE_X113Y69        FDCE                                         r  REG_PERIOD/reg_out_reg[4]/C





