15:26:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\temp_xsdb_launch_script.tcl
15:26:49 INFO  : Registering command handlers for Vitis TCF services
15:26:49 INFO  : Platform repository initialization has completed.
15:26:52 INFO  : XSCT server has started successfully.
15:26:52 INFO  : Successfully done setting XSCT server connection channel  
15:26:53 INFO  : plnx-install-location is set to ''
15:26:53 INFO  : Successfully done setting workspace for the tool. 
15:26:53 INFO  : Successfully done query RDI_DATADIR 
15:27:36 INFO  : Result from executing command 'getProjects': ADC_platform_mk4
15:27:36 INFO  : Result from executing command 'getPlatforms': 
15:29:23 INFO  : Result from executing command 'getProjects': ADC_platform_mk4
15:29:23 INFO  : Result from executing command 'getPlatforms': ADC_platform_mk4|C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/ADC_platform_mk4.xpfm
15:29:23 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
15:30:00 INFO  : Bit file 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit' is generated.
15:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
15:30:11 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
15:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:29 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
15:30:33 INFO  : 'jtag frequency' command is executed.
15:30:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
15:30:39 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
15:30:39 INFO  : Context for processor 'microblaze_0' is selected.
15:30:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
15:30:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:30:43 INFO  : Context for processor 'microblaze_0' is selected.
15:30:43 INFO  : System reset is completed.
15:30:46 INFO  : 'after 3000' command is executed.
15:30:52 INFO  : Context for processor 'microblaze_0' is selected.
15:31:11 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
15:31:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

15:31:24 INFO  : Context for processor 'microblaze_0' is selected.
15:31:33 INFO  : 'con' command is executed.
15:31:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:31:33 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
15:42:14 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
15:42:58 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
15:43:16 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
15:43:29 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
15:43:40 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
15:45:25 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
15:47:06 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
15:56:49 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
15:56:54 INFO  : Disconnected from the channel tcfchan#2.
15:56:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:56 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
15:57:00 INFO  : 'jtag frequency' command is executed.
15:57:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
15:57:10 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
15:57:14 INFO  : Context for processor 'microblaze_0' is selected.
15:57:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
15:57:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:57:19 INFO  : Context for processor 'microblaze_0' is selected.
15:57:19 INFO  : System reset is completed.
15:57:22 INFO  : 'after 3000' command is executed.
15:57:28 INFO  : Context for processor 'microblaze_0' is selected.
15:57:51 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
15:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

15:57:59 INFO  : Context for processor 'microblaze_0' is selected.
15:58:08 INFO  : 'con' command is executed.
15:58:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

15:58:08 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
15:59:29 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
15:59:34 INFO  : Disconnected from the channel tcfchan#3.
15:59:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:35 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
15:59:40 INFO  : 'jtag frequency' command is executed.
15:59:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
15:59:45 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
15:59:45 INFO  : Context for processor 'microblaze_0' is selected.
15:59:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
15:59:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
15:59:50 INFO  : Context for processor 'microblaze_0' is selected.
15:59:50 INFO  : System reset is completed.
15:59:53 INFO  : 'after 3000' command is executed.
15:59:59 INFO  : Context for processor 'microblaze_0' is selected.
16:00:17 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
16:00:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

16:00:26 INFO  : Context for processor 'microblaze_0' is selected.
16:00:35 INFO  : 'con' command is executed.
16:00:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:00:35 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
16:03:46 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:03:50 INFO  : Disconnected from the channel tcfchan#4.
16:03:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:54 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
16:03:58 INFO  : 'jtag frequency' command is executed.
16:04:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
16:04:03 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
16:04:08 INFO  : Context for processor 'microblaze_0' is selected.
16:04:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
16:04:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:04:13 INFO  : Context for processor 'microblaze_0' is selected.
16:04:13 INFO  : System reset is completed.
16:04:16 INFO  : 'after 3000' command is executed.
16:04:22 INFO  : Context for processor 'microblaze_0' is selected.
16:04:40 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
16:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

16:04:49 INFO  : Context for processor 'microblaze_0' is selected.
16:04:58 INFO  : 'con' command is executed.
16:04:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:04:58 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
16:06:35 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:06:40 INFO  : Disconnected from the channel tcfchan#5.
16:06:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:42 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
16:06:46 INFO  : 'jtag frequency' command is executed.
16:06:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
16:06:56 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
16:07:00 INFO  : Context for processor 'microblaze_0' is selected.
16:07:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
16:07:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:07:05 INFO  : Context for processor 'microblaze_0' is selected.
16:07:05 INFO  : System reset is completed.
16:07:08 INFO  : 'after 3000' command is executed.
16:07:14 INFO  : Context for processor 'microblaze_0' is selected.
16:07:37 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
16:07:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

16:07:46 INFO  : Context for processor 'microblaze_0' is selected.
16:07:55 INFO  : 'con' command is executed.
16:07:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:07:55 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
16:11:05 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:11:21 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:11:42 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:12:08 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:12:35 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:12:58 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:13:02 INFO  : Disconnected from the channel tcfchan#6.
16:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:03 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
16:13:07 INFO  : 'jtag frequency' command is executed.
16:13:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
16:13:17 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
16:13:21 INFO  : Context for processor 'microblaze_0' is selected.
16:13:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
16:13:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:13:21 INFO  : Context for processor 'microblaze_0' is selected.
16:13:26 INFO  : System reset is completed.
16:13:29 INFO  : 'after 3000' command is executed.
16:13:35 INFO  : Context for processor 'microblaze_0' is selected.
16:13:53 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
16:13:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

16:14:02 INFO  : Context for processor 'microblaze_0' is selected.
16:14:11 INFO  : 'con' command is executed.
16:14:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:14:11 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
16:16:54 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:16:58 INFO  : Disconnected from the channel tcfchan#7.
16:17:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:03 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
16:17:07 INFO  : 'jtag frequency' command is executed.
16:17:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
16:17:17 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
16:17:22 INFO  : Context for processor 'microblaze_0' is selected.
16:17:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
16:17:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:17:26 INFO  : Context for processor 'microblaze_0' is selected.
16:17:26 INFO  : System reset is completed.
16:17:29 INFO  : 'after 3000' command is executed.
16:17:35 INFO  : Context for processor 'microblaze_0' is selected.
16:17:49 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
16:17:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

16:17:58 INFO  : Context for processor 'microblaze_0' is selected.
16:18:07 INFO  : 'con' command is executed.
16:18:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:18:07 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
16:20:58 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:21:17 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:21:38 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:21:43 INFO  : Disconnected from the channel tcfchan#8.
16:21:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:44 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
16:21:49 INFO  : 'jtag frequency' command is executed.
16:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
16:21:58 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
16:22:03 INFO  : Context for processor 'microblaze_0' is selected.
16:22:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
16:22:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:22:07 INFO  : Context for processor 'microblaze_0' is selected.
16:22:07 INFO  : System reset is completed.
16:22:11 INFO  : 'after 3000' command is executed.
16:22:12 INFO  : Context for processor 'microblaze_0' is selected.
16:22:26 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
16:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

16:22:35 INFO  : Context for processor 'microblaze_0' is selected.
16:22:44 INFO  : 'con' command is executed.
16:22:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:22:44 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
16:23:45 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:23:53 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:23:58 INFO  : Disconnected from the channel tcfchan#9.
16:24:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:01 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
16:24:05 INFO  : 'jtag frequency' command is executed.
16:24:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
16:24:15 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
16:24:19 INFO  : Context for processor 'microblaze_0' is selected.
16:24:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
16:24:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:24:24 INFO  : Context for processor 'microblaze_0' is selected.
16:24:24 INFO  : System reset is completed.
16:24:27 INFO  : 'after 3000' command is executed.
16:24:28 INFO  : Context for processor 'microblaze_0' is selected.
16:24:51 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
16:24:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

16:25:00 INFO  : Context for processor 'microblaze_0' is selected.
16:25:09 INFO  : 'con' command is executed.
16:25:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:25:09 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
16:30:26 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:32:42 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:32:46 INFO  : Disconnected from the channel tcfchan#10.
16:32:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:47 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
16:32:51 INFO  : 'jtag frequency' command is executed.
16:32:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
16:33:01 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
16:33:05 INFO  : Context for processor 'microblaze_0' is selected.
16:33:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
16:33:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:33:10 INFO  : Context for processor 'microblaze_0' is selected.
16:33:10 INFO  : System reset is completed.
16:33:13 INFO  : 'after 3000' command is executed.
16:33:19 INFO  : Context for processor 'microblaze_0' is selected.
16:33:37 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
16:33:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

16:33:46 INFO  : Context for processor 'microblaze_0' is selected.
16:33:55 INFO  : 'con' command is executed.
16:33:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:33:55 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
16:50:03 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:50:20 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:50:29 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:50:43 INFO  : Disconnected from the channel tcfchan#11.
16:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:46 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
16:50:50 INFO  : 'jtag frequency' command is executed.
16:50:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
16:51:00 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
16:51:04 INFO  : Context for processor 'microblaze_0' is selected.
16:51:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
16:51:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:51:09 INFO  : Context for processor 'microblaze_0' is selected.
16:51:09 INFO  : System reset is completed.
16:51:12 INFO  : 'after 3000' command is executed.
16:51:18 INFO  : Context for processor 'microblaze_0' is selected.
16:51:37 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
16:51:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

16:51:45 INFO  : Context for processor 'microblaze_0' is selected.
16:51:54 INFO  : 'con' command is executed.
16:51:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:51:54 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
16:52:57 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:53:04 INFO  : Disconnected from the channel tcfchan#12.
16:53:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:07 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
16:53:11 INFO  : 'jtag frequency' command is executed.
16:53:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
16:53:16 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
16:53:16 INFO  : Context for processor 'microblaze_0' is selected.
16:53:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
16:53:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:53:21 INFO  : Context for processor 'microblaze_0' is selected.
16:53:25 INFO  : System reset is completed.
16:53:28 INFO  : 'after 3000' command is executed.
16:53:34 INFO  : Context for processor 'microblaze_0' is selected.
16:53:53 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
16:53:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

16:54:01 INFO  : Context for processor 'microblaze_0' is selected.
16:54:10 INFO  : 'con' command is executed.
16:54:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:54:10 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
16:55:17 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:55:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:21 INFO  : Disconnected from the channel tcfchan#13.
16:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:55:21 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
16:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:46 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
16:55:50 INFO  : 'jtag frequency' command is executed.
16:55:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
16:56:00 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
16:56:04 INFO  : Context for processor 'microblaze_0' is selected.
16:56:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
16:56:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:56:09 INFO  : Context for processor 'microblaze_0' is selected.
16:56:09 INFO  : System reset is completed.
16:56:12 INFO  : 'after 3000' command is executed.
16:56:18 INFO  : Context for processor 'microblaze_0' is selected.
16:56:36 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
16:56:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

16:56:45 INFO  : Context for processor 'microblaze_0' is selected.
16:56:54 INFO  : 'con' command is executed.
16:56:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:56:54 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
16:57:43 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:58:11 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
16:58:16 INFO  : Disconnected from the channel tcfchan#14.
16:58:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:20 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
16:58:24 INFO  : 'jtag frequency' command is executed.
16:58:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
16:58:34 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
16:58:38 INFO  : Context for processor 'microblaze_0' is selected.
16:58:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
16:58:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
16:58:43 INFO  : Context for processor 'microblaze_0' is selected.
16:58:43 INFO  : System reset is completed.
16:58:46 INFO  : 'after 3000' command is executed.
16:58:52 INFO  : Context for processor 'microblaze_0' is selected.
16:59:11 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
16:59:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

16:59:19 INFO  : Context for processor 'microblaze_0' is selected.
16:59:28 INFO  : 'con' command is executed.
16:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

16:59:28 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
18:46:34 INFO  : Disconnected from the channel tcfchan#15.
17:11:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\temp_xsdb_launch_script.tcl
17:12:00 INFO  : Platform repository initialization has completed.
17:12:01 INFO  : Registering command handlers for Vitis TCF services
17:12:02 INFO  : XSCT server has started successfully.
17:12:05 INFO  : Successfully done setting XSCT server connection channel  
17:12:05 INFO  : plnx-install-location is set to ''
17:12:05 INFO  : Successfully done query RDI_DATADIR 
17:12:05 INFO  : Successfully done setting workspace for the tool. 
17:12:38 INFO  : Bit file 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit' is generated.
17:12:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
17:12:51 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
17:13:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:19 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
17:13:23 INFO  : 'jtag frequency' command is executed.
17:13:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
17:13:28 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
17:13:28 INFO  : Context for processor 'microblaze_0' is selected.
17:13:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
17:13:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:13:33 INFO  : Context for processor 'microblaze_0' is selected.
17:13:37 INFO  : System reset is completed.
17:13:40 INFO  : 'after 3000' command is executed.
17:13:46 INFO  : Context for processor 'microblaze_0' is selected.
17:13:51 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
17:13:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

17:14:00 INFO  : Context for processor 'microblaze_0' is selected.
17:14:04 INFO  : 'con' command is executed.
17:14:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:14:04 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
17:18:03 INFO  : Bit file 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit' is generated.
17:18:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
17:18:10 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
17:18:19 INFO  : Disconnected from the channel tcfchan#1.
17:18:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:19 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
17:18:23 INFO  : 'jtag frequency' command is executed.
17:18:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
17:18:29 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
17:18:29 INFO  : Context for processor 'microblaze_0' is selected.
17:18:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
17:18:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:18:33 INFO  : Context for processor 'microblaze_0' is selected.
17:18:38 INFO  : System reset is completed.
17:18:41 INFO  : 'after 3000' command is executed.
17:18:47 INFO  : Context for processor 'microblaze_0' is selected.
17:18:51 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
17:18:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

17:19:00 INFO  : Context for processor 'microblaze_0' is selected.
17:19:05 INFO  : 'con' command is executed.
17:19:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:19:05 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
17:33:25 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
17:33:30 INFO  : Disconnected from the channel tcfchan#2.
17:33:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:34 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
17:33:39 INFO  : 'jtag frequency' command is executed.
17:33:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
17:33:44 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
17:33:44 INFO  : Context for processor 'microblaze_0' is selected.
17:33:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
17:33:49 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:33:49 INFO  : Context for processor 'microblaze_0' is selected.
17:33:53 INFO  : System reset is completed.
17:33:56 INFO  : 'after 3000' command is executed.
17:34:02 INFO  : Context for processor 'microblaze_0' is selected.
17:34:07 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
17:34:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

17:34:16 INFO  : Context for processor 'microblaze_0' is selected.
17:34:25 INFO  : 'con' command is executed.
17:34:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:34:25 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
17:38:40 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
17:40:54 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
17:41:26 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
17:41:34 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
17:41:48 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
17:41:52 INFO  : Disconnected from the channel tcfchan#3.
17:41:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:53 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
17:41:58 INFO  : 'jtag frequency' command is executed.
17:42:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
17:42:03 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
17:42:03 INFO  : Context for processor 'microblaze_0' is selected.
17:42:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
17:42:07 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:42:07 INFO  : Context for processor 'microblaze_0' is selected.
17:42:07 INFO  : System reset is completed.
17:42:10 INFO  : 'after 3000' command is executed.
17:42:16 INFO  : Context for processor 'microblaze_0' is selected.
17:42:21 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
17:42:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

17:42:30 INFO  : Context for processor 'microblaze_0' is selected.
17:42:34 INFO  : 'con' command is executed.
17:42:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

17:42:34 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
17:42:58 INFO  : Disconnected from the channel tcfchan#4.
13:21:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\temp_xsdb_launch_script.tcl
13:21:47 INFO  : Platform repository initialization has completed.
13:21:48 INFO  : Registering command handlers for Vitis TCF services
13:21:48 INFO  : XSCT server has started successfully.
13:21:51 INFO  : plnx-install-location is set to ''
13:21:51 INFO  : Successfully done setting XSCT server connection channel  
13:21:51 INFO  : Successfully done query RDI_DATADIR 
13:21:51 INFO  : Successfully done setting workspace for the tool. 
13:32:52 INFO  : Bit file 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit' is generated.
13:32:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
13:33:17 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
13:34:36 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
13:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:43 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
13:34:50 INFO  : 'jtag frequency' command is executed.
13:34:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
13:34:58 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
13:34:58 INFO  : Context for processor 'microblaze_0' is selected.
13:35:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
13:35:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:35:05 INFO  : Context for processor 'microblaze_0' is selected.
13:35:05 INFO  : System reset is completed.
13:35:08 INFO  : 'after 3000' command is executed.
13:35:19 INFO  : Context for processor 'microblaze_0' is selected.
13:35:27 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
13:35:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

13:35:48 INFO  : Context for processor 'microblaze_0' is selected.
13:35:55 INFO  : 'con' command is executed.
13:35:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:35:55 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
13:37:04 INFO  : Disconnected from the channel tcfchan#1.
13:37:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:07 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
13:37:13 INFO  : 'jtag frequency' command is executed.
13:37:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
13:37:28 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
13:37:28 INFO  : Context for processor 'microblaze_0' is selected.
13:37:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
13:37:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:37:36 INFO  : Context for processor 'microblaze_0' is selected.
13:37:36 INFO  : System reset is completed.
13:37:39 INFO  : 'after 3000' command is executed.
13:37:50 INFO  : Context for processor 'microblaze_0' is selected.
13:37:57 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
13:37:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

13:38:11 INFO  : Context for processor 'microblaze_0' is selected.
13:38:18 INFO  : 'con' command is executed.
13:38:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:38:18 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
13:38:52 INFO  : Disconnected from the channel tcfchan#2.
13:38:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:01 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
13:39:08 INFO  : 'jtag frequency' command is executed.
13:39:13 ERROR : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' is cancelled.
13:39:13 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' is cancelled.
13:39:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:39:13 ERROR : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' is cancelled.
13:40:09 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
13:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:20 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
13:40:27 INFO  : 'jtag frequency' command is executed.
13:40:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
13:40:42 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
13:40:49 INFO  : Context for processor 'microblaze_0' is selected.
13:40:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
13:40:56 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:40:56 INFO  : Context for processor 'microblaze_0' is selected.
13:41:03 INFO  : System reset is completed.
13:41:06 INFO  : 'after 3000' command is executed.
13:41:18 INFO  : Context for processor 'microblaze_0' is selected.
13:41:25 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
13:41:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

13:41:39 INFO  : Context for processor 'microblaze_0' is selected.
13:41:46 INFO  : 'con' command is executed.
13:41:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:41:46 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
13:58:50 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
13:58:55 INFO  : Disconnected from the channel tcfchan#3.
13:58:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:56 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
13:59:03 INFO  : 'jtag frequency' command is executed.
13:59:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
13:59:18 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
13:59:18 INFO  : Context for processor 'microblaze_0' is selected.
13:59:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
13:59:25 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:59:25 INFO  : Context for processor 'microblaze_0' is selected.
13:59:32 INFO  : System reset is completed.
13:59:35 INFO  : 'after 3000' command is executed.
13:59:46 INFO  : Context for processor 'microblaze_0' is selected.
13:59:54 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
13:59:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

14:00:08 INFO  : Context for processor 'microblaze_0' is selected.
14:00:15 INFO  : 'con' command is executed.
14:00:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:00:15 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
14:19:43 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
14:20:10 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
14:20:15 INFO  : Disconnected from the channel tcfchan#4.
14:20:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:17 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
14:20:23 INFO  : 'jtag frequency' command is executed.
14:20:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
14:20:38 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
14:20:38 INFO  : Context for processor 'microblaze_0' is selected.
14:20:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
14:20:46 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:20:46 INFO  : Context for processor 'microblaze_0' is selected.
14:20:53 INFO  : System reset is completed.
14:20:56 INFO  : 'after 3000' command is executed.
14:21:07 INFO  : Context for processor 'microblaze_0' is selected.
14:21:14 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
14:21:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

14:21:28 INFO  : Context for processor 'microblaze_0' is selected.
14:21:36 INFO  : 'con' command is executed.
14:21:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:21:36 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
14:29:32 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
14:29:37 INFO  : Disconnected from the channel tcfchan#5.
14:29:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:42 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
14:29:49 INFO  : 'jtag frequency' command is executed.
14:29:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
14:29:57 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
14:29:57 INFO  : Context for processor 'microblaze_0' is selected.
14:30:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
14:30:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:30:04 INFO  : Context for processor 'microblaze_0' is selected.
14:30:11 INFO  : System reset is completed.
14:30:14 INFO  : 'after 3000' command is executed.
14:30:25 INFO  : Context for processor 'microblaze_0' is selected.
14:30:40 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
14:30:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

14:30:54 INFO  : Context for processor 'microblaze_0' is selected.
14:31:01 INFO  : 'con' command is executed.
14:31:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:31:01 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
14:33:44 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
14:33:55 INFO  : Disconnected from the channel tcfchan#6.
14:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:00 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
14:34:07 INFO  : 'jtag frequency' command is executed.
14:34:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
14:34:21 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
14:34:22 INFO  : Context for processor 'microblaze_0' is selected.
14:34:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
14:34:29 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
14:34:29 INFO  : Context for processor 'microblaze_0' is selected.
14:34:29 INFO  : System reset is completed.
14:34:32 INFO  : 'after 3000' command is executed.
14:34:36 INFO  : Context for processor 'microblaze_0' is selected.
14:34:36 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
14:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

14:34:50 INFO  : Context for processor 'microblaze_0' is selected.
14:34:57 INFO  : 'con' command is executed.
14:34:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

14:34:57 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
19:54:45 INFO  : Disconnected from the channel tcfchan#7.
12:35:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\temp_xsdb_launch_script.tcl
12:35:10 INFO  : Platform repository initialization has completed.
12:35:11 INFO  : Registering command handlers for Vitis TCF services
12:35:12 INFO  : XSCT server has started successfully.
12:35:18 INFO  : plnx-install-location is set to ''
12:35:18 INFO  : Successfully done setting XSCT server connection channel  
12:35:18 INFO  : Successfully done query RDI_DATADIR 
12:35:18 INFO  : Successfully done setting workspace for the tool. 
12:35:38 INFO  : Bit file 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit' is generated.
12:35:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
12:36:21 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
12:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:31 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
12:37:40 INFO  : 'jtag frequency' command is executed.
12:37:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
12:38:01 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
12:38:11 INFO  : Context for processor 'microblaze_0' is selected.
12:38:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
12:38:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:38:20 INFO  : Context for processor 'microblaze_0' is selected.
12:38:30 INFO  : System reset is completed.
12:38:33 INFO  : 'after 3000' command is executed.
12:38:50 INFO  : Context for processor 'microblaze_0' is selected.
12:39:19 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
12:39:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

12:40:09 INFO  : Context for processor 'microblaze_0' is selected.
12:40:28 INFO  : 'con' command is executed.
12:40:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:40:28 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
12:50:48 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
12:50:57 INFO  : Disconnected from the channel tcfchan#1.
12:50:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:08 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
12:51:18 INFO  : 'jtag frequency' command is executed.
12:51:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
12:51:38 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
12:51:48 INFO  : Context for processor 'microblaze_0' is selected.
12:51:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
12:51:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:52:08 INFO  : Context for processor 'microblaze_0' is selected.
12:52:08 INFO  : System reset is completed.
12:52:11 INFO  : 'after 3000' command is executed.
12:52:28 INFO  : Context for processor 'microblaze_0' is selected.
12:52:57 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
12:52:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

12:53:17 INFO  : Context for processor 'microblaze_0' is selected.
12:53:36 INFO  : 'con' command is executed.
12:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:53:36 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
12:56:59 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
12:57:05 INFO  : Disconnected from the channel tcfchan#2.
12:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:13 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
12:57:23 INFO  : 'jtag frequency' command is executed.
12:57:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
12:57:43 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
12:57:53 INFO  : Context for processor 'microblaze_0' is selected.
12:58:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
12:58:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:58:03 INFO  : Context for processor 'microblaze_0' is selected.
12:58:13 INFO  : System reset is completed.
12:58:16 INFO  : 'after 3000' command is executed.
12:58:22 INFO  : Context for processor 'microblaze_0' is selected.
12:58:52 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
12:58:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

12:59:12 INFO  : Context for processor 'microblaze_0' is selected.
12:59:31 INFO  : 'con' command is executed.
12:59:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:59:31 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
13:00:47 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
13:00:50 INFO  : Disconnected from the channel tcfchan#3.
13:00:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:00 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
13:01:10 INFO  : 'jtag frequency' command is executed.
13:01:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
13:01:30 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
13:01:40 INFO  : Context for processor 'microblaze_0' is selected.
13:01:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
13:01:59 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:01:59 INFO  : Context for processor 'microblaze_0' is selected.
13:02:09 INFO  : System reset is completed.
13:02:12 INFO  : 'after 3000' command is executed.
13:02:29 INFO  : Context for processor 'microblaze_0' is selected.
13:02:58 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
13:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

13:03:18 INFO  : Context for processor 'microblaze_0' is selected.
13:03:38 INFO  : 'con' command is executed.
13:03:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:03:38 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
13:07:06 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
13:07:10 INFO  : Disconnected from the channel tcfchan#4.
13:07:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:25 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
13:07:34 INFO  : 'jtag frequency' command is executed.
13:07:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
13:07:54 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
13:08:04 INFO  : Context for processor 'microblaze_0' is selected.
13:08:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
13:08:24 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:08:24 INFO  : Context for processor 'microblaze_0' is selected.
13:08:34 INFO  : System reset is completed.
13:08:37 INFO  : 'after 3000' command is executed.
13:08:44 INFO  : Context for processor 'microblaze_0' is selected.
13:09:03 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
13:09:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

13:09:23 INFO  : Context for processor 'microblaze_0' is selected.
13:09:42 INFO  : 'con' command is executed.
13:09:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:09:42 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
13:11:54 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
13:11:59 INFO  : Disconnected from the channel tcfchan#5.
13:12:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:00 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
13:12:10 INFO  : 'jtag frequency' command is executed.
13:12:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
13:12:30 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
13:12:40 INFO  : Context for processor 'microblaze_0' is selected.
13:12:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
13:12:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:12:50 INFO  : Context for processor 'microblaze_0' is selected.
13:12:50 INFO  : System reset is completed.
13:12:53 INFO  : 'after 3000' command is executed.
13:13:10 INFO  : Context for processor 'microblaze_0' is selected.
13:13:39 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
13:13:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

13:13:59 INFO  : Context for processor 'microblaze_0' is selected.
13:14:19 INFO  : 'con' command is executed.
13:14:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:14:19 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
13:47:54 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
13:48:02 INFO  : Disconnected from the channel tcfchan#6.
13:48:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:08 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
13:48:18 INFO  : 'jtag frequency' command is executed.
13:48:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
13:48:38 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
13:48:48 INFO  : Context for processor 'microblaze_0' is selected.
13:48:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
13:48:58 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
13:48:58 INFO  : Context for processor 'microblaze_0' is selected.
13:49:08 INFO  : System reset is completed.
13:49:11 INFO  : 'after 3000' command is executed.
13:49:18 INFO  : Context for processor 'microblaze_0' is selected.
13:49:37 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
13:49:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

13:50:07 INFO  : Context for processor 'microblaze_0' is selected.
13:50:26 INFO  : 'con' command is executed.
13:50:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

13:50:26 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
15:29:07 INFO  : Disconnected from the channel tcfchan#7.
11:46:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\temp_xsdb_launch_script.tcl
11:46:36 INFO  : XSCT server has started successfully.
11:46:36 INFO  : Successfully done setting XSCT server connection channel  
11:46:36 INFO  : plnx-install-location is set to ''
11:46:36 INFO  : Successfully done setting workspace for the tool. 
11:46:36 INFO  : Registering command handlers for Vitis TCF services
11:46:36 INFO  : Platform repository initialization has completed.
11:46:40 INFO  : Successfully done query RDI_DATADIR 
11:48:27 INFO  : Bit file 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit' is generated.
11:48:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
11:48:31 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
11:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:44 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
11:48:44 INFO  : 'jtag frequency' command is executed.
11:48:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
11:48:45 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
11:48:45 INFO  : Context for processor 'microblaze_0' is selected.
11:48:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
11:48:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:48:45 INFO  : Context for processor 'microblaze_0' is selected.
11:48:45 INFO  : System reset is completed.
11:48:48 INFO  : 'after 3000' command is executed.
11:48:48 INFO  : Context for processor 'microblaze_0' is selected.
11:48:48 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
11:48:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

11:48:49 INFO  : Context for processor 'microblaze_0' is selected.
11:48:49 INFO  : 'con' command is executed.
11:48:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:48:49 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
11:54:18 INFO  : Disconnected from the channel tcfchan#1.
11:54:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:18 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
11:54:18 INFO  : 'jtag frequency' command is executed.
11:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
11:54:19 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
11:54:19 INFO  : Context for processor 'microblaze_0' is selected.
11:54:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
11:54:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:54:19 INFO  : Context for processor 'microblaze_0' is selected.
11:54:19 INFO  : System reset is completed.
11:54:22 INFO  : 'after 3000' command is executed.
11:54:22 INFO  : Context for processor 'microblaze_0' is selected.
11:54:23 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
11:54:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

11:54:23 INFO  : Context for processor 'microblaze_0' is selected.
11:54:23 INFO  : 'con' command is executed.
11:54:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:54:23 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
11:58:08 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
11:58:13 INFO  : Disconnected from the channel tcfchan#2.
11:58:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:14 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
11:58:14 INFO  : 'jtag frequency' command is executed.
11:58:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
11:58:15 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
11:58:15 INFO  : Context for processor 'microblaze_0' is selected.
11:58:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
11:58:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:58:15 INFO  : Context for processor 'microblaze_0' is selected.
11:58:15 INFO  : System reset is completed.
11:58:18 INFO  : 'after 3000' command is executed.
11:58:18 INFO  : Context for processor 'microblaze_0' is selected.
11:58:18 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
11:58:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

11:58:18 INFO  : Context for processor 'microblaze_0' is selected.
11:58:19 INFO  : 'con' command is executed.
11:58:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:58:19 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
11:59:11 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
11:59:21 INFO  : Disconnected from the channel tcfchan#3.
11:59:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:22 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
11:59:22 INFO  : 'jtag frequency' command is executed.
11:59:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
11:59:22 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
11:59:22 INFO  : Context for processor 'microblaze_0' is selected.
11:59:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
11:59:23 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:59:23 INFO  : Context for processor 'microblaze_0' is selected.
11:59:23 INFO  : System reset is completed.
11:59:26 INFO  : 'after 3000' command is executed.
11:59:26 INFO  : Context for processor 'microblaze_0' is selected.
11:59:26 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
11:59:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

11:59:26 INFO  : Context for processor 'microblaze_0' is selected.
11:59:26 INFO  : 'con' command is executed.
11:59:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:59:26 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
12:03:09 INFO  : Checking for BSP changes to sync application flags for project 'ADC_interface_low_HZ_mk4'...
12:03:39 INFO  : Disconnected from the channel tcfchan#4.
12:03:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:39 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328AB7F86A' is selected.
12:03:39 INFO  : 'jtag frequency' command is executed.
12:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}' command is executed.
12:03:40 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
12:03:40 INFO  : Context for processor 'microblaze_0' is selected.
12:03:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
12:03:40 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
12:03:40 INFO  : Context for processor 'microblaze_0' is selected.
12:03:40 INFO  : System reset is completed.
12:03:43 INFO  : 'after 3000' command is executed.
12:03:43 INFO  : Context for processor 'microblaze_0' is selected.
12:03:43 INFO  : The application 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf' is downloaded to processor 'microblaze_0'.
12:03:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328AB7F86A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328AB7F86A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/Debug/ADC_interface_low_HZ_mk4.elf
----------------End of Script----------------

12:03:43 INFO  : Context for processor 'microblaze_0' is selected.
12:03:44 INFO  : 'con' command is executed.
12:03:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

12:03:44 INFO  : Launch script is exported to file 'C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\ADC_interface_low_HZ_mk4_system\_ide\scripts\systemdebugger_adc_interface_low_hz_mk4_system_standalone.tcl'
13:03:42 INFO  : Disconnected from the channel tcfchan#5.
15:48:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\temp_xsdb_launch_script.tcl
15:48:34 INFO  : XSCT server has started successfully.
15:48:34 INFO  : plnx-install-location is set to ''
15:48:34 INFO  : Successfully done setting XSCT server connection channel  
15:48:34 INFO  : Platform repository initialization has completed.
15:48:35 INFO  : Registering command handlers for Vitis TCF services
15:48:38 INFO  : Successfully done setting workspace for the tool. 
15:48:38 INFO  : Successfully done query RDI_DATADIR 
15:32:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\temp_xsdb_launch_script.tcl
15:32:41 INFO  : Platform repository initialization has completed.
15:32:42 INFO  : Registering command handlers for Vitis TCF services
15:32:43 INFO  : XSCT server has started successfully.
15:32:46 INFO  : Successfully done setting XSCT server connection channel  
15:32:46 INFO  : plnx-install-location is set to ''
15:32:46 INFO  : Successfully done query RDI_DATADIR 
15:32:46 INFO  : Successfully done setting workspace for the tool. 
15:33:07 INFO  : Bit file 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit' is generated.
15:33:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:43 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\temp_xsdb_launch_script.tcl
17:00:47 INFO  : XSCT server has started successfully.
17:00:47 INFO  : Platform repository initialization has completed.
17:00:47 INFO  : plnx-install-location is set to ''
17:00:47 INFO  : Successfully done setting XSCT server connection channel  
17:00:48 INFO  : Successfully done setting workspace for the tool. 
17:00:48 INFO  : Successfully done query RDI_DATADIR 
17:00:48 INFO  : Registering command handlers for Vitis TCF services
17:01:07 INFO  : Bit file 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit' is generated.
17:01:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328B56072A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328B56072A-0362e093-0"}' command is executed.
17:01:40 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
17:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:55 INFO  : Jtag cable 'Digilent Cmod A7 - 15T 210328B56072A' is selected.
17:02:10 INFO  : 'jtag frequency' command is executed.
17:02:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328B56072A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328B56072A-0362e093-0"}' command is executed.
17:02:25 INFO  : Device configured successfully with "C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit"
17:02:40 INFO  : Context for processor 'microblaze_0' is selected.
17:02:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa'.
17:02:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
17:02:55 INFO  : Context for processor 'microblaze_0' is selected.
17:03:10 INFO  : System reset is completed.
17:03:13 INFO  : 'after 3000' command is executed.
17:03:22 ERROR : 'targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }' is cancelled.
17:03:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Cmod A7 - 15T 210328B56072A" && level==0 && jtag_device_ctx=="jsn-Cmod A7 - 15T-210328B56072A-0362e093-0"}
fpga -file C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_interface_low_HZ_mk4/_ide/bitstream/download.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/owenm/OneDrive/Documents/programming/Verilog/ADC_interface_low_HZ/ADC_interface_low_HZ_mk4.vitus/ADC_platform_mk4/export/ADC_platform_mk4/hw/design_1_wrapper_mk4.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
----------------End of Script----------------

14:35:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\owenm\OneDrive\Documents\programming\Verilog\ADC_interface_low_HZ\ADC_interface_low_HZ_mk4.vitus\temp_xsdb_launch_script.tcl
14:35:32 INFO  : Platform repository initialization has completed.
14:35:32 INFO  : XSCT server has started successfully.
14:35:33 INFO  : plnx-install-location is set to ''
14:35:33 INFO  : Successfully done setting XSCT server connection channel  
14:35:33 INFO  : Successfully done query RDI_DATADIR 
14:35:33 INFO  : Successfully done setting workspace for the tool. 
14:35:33 INFO  : Registering command handlers for Vitis TCF services
