
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v
# synth_design -part xc7z020clg484-3 -top rgsramcontroller -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top rgsramcontroller -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 62837 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 25.895 ; free physical = 246741 ; free virtual = 315261
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgsramcontroller' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:129]
WARNING: [Synth 8-567] referenced signal 'addrin' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:123]
INFO: [Synth 8-6155] done synthesizing module 'rgsramcontroller' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.297 ; gain = 71.660 ; free physical = 246658 ; free virtual = 315178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1546.297 ; gain = 71.660 ; free physical = 246648 ; free virtual = 315168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1554.293 ; gain = 79.656 ; free physical = 246646 ; free virtual = 315166
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rgsramcontroller'
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5546] ROM "temp_faddress" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_fbdatavalidl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'want_addr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:145]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:145]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                             0000 |                             0000
                 iSTATE3 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE0 |                             0011 |                             0011
                  iSTATE |                             0100 |                             0100
                 iSTATE9 |                             0101 |                             0101
                 iSTATE8 |                             0110 |                             0110
                 iSTATE6 |                             0111 |                             1001
                 iSTATE2 |                             1000 |                             1010
                 iSTATE7 |                             1001 |                             1000
                 iSTATE5 |                             1010 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rgsramcontroller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:145]
WARNING: [Synth 8-327] inferring latch for variable 'want_data_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:139]
WARNING: [Synth 8-327] inferring latch for variable 'read_ready_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:140]
WARNING: [Synth 8-327] inferring latch for variable 'dirReady_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:141]
WARNING: [Synth 8-327] inferring latch for variable 'writebackack_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:142]
WARNING: [Synth 8-327] inferring latch for variable 'temp_fbdatavalidl_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:186]
WARNING: [Synth 8-327] inferring latch for variable 'temp_shadedataready_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:187]
WARNING: [Synth 8-327] inferring latch for variable 'temp_texelready_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:188]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_data_xhdl0_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_addr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_we_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_oe_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:134]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_adsp_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:135]
WARNING: [Synth 8-327] inferring latch for variable 'temp_waddress_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:192]
WARNING: [Synth 8-327] inferring latch for variable 'temp_faddress_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:371]
WARNING: [Synth 8-327] inferring latch for variable 'temp_fcount_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v:372]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1570.301 ; gain = 95.664 ; free physical = 246550 ; free virtual = 315070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  11 Input     64 Bit        Muxes := 1     
	  11 Input     19 Bit        Muxes := 1     
	  11 Input     18 Bit        Muxes := 1     
	  11 Input     15 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  26 Input      4 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rgsramcontroller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  11 Input     64 Bit        Muxes := 1     
	  11 Input     19 Bit        Muxes := 1     
	  11 Input     18 Bit        Muxes := 1     
	  11 Input     15 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  26 Input      4 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "temp_faddress" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tm3_sram_adsp_reg)
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[0]' (LD) to 'tm3_sram_we_reg[1]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[1]' (LD) to 'tm3_sram_we_reg[2]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[2]' (LD) to 'tm3_sram_we_reg[3]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[3]' (LD) to 'tm3_sram_we_reg[4]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[4]' (LD) to 'tm3_sram_we_reg[5]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[5]' (LD) to 'tm3_sram_we_reg[6]'
INFO: [Synth 8-3886] merging instance 'tm3_sram_we_reg[6]' (LD) to 'tm3_sram_we_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tm3_sram_addr_reg[18] )
INFO: [Synth 8-3886] merging instance 'fbdata_reg[0]' (FDR) to 'sramdatal_reg[0]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[1]' (FDR) to 'sramdatal_reg[1]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[2]' (FDR) to 'sramdatal_reg[2]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[3]' (FDR) to 'sramdatal_reg[3]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[4]' (FDR) to 'sramdatal_reg[4]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[5]' (FDR) to 'sramdatal_reg[5]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[6]' (FDR) to 'sramdatal_reg[6]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[7]' (FDR) to 'sramdatal_reg[7]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[8]' (FDR) to 'sramdatal_reg[8]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[9]' (FDR) to 'sramdatal_reg[9]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[10]' (FDR) to 'sramdatal_reg[10]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[11]' (FDR) to 'sramdatal_reg[11]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[12]' (FDR) to 'sramdatal_reg[12]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[13]' (FDR) to 'sramdatal_reg[13]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[14]' (FDR) to 'sramdatal_reg[14]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[15]' (FDR) to 'sramdatal_reg[15]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[16]' (FDR) to 'sramdatal_reg[16]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[17]' (FDR) to 'sramdatal_reg[17]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[18]' (FDR) to 'sramdatal_reg[18]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[19]' (FDR) to 'sramdatal_reg[19]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[20]' (FDR) to 'sramdatal_reg[20]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[21]' (FDR) to 'sramdatal_reg[21]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[22]' (FDR) to 'sramdatal_reg[22]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[23]' (FDR) to 'sramdatal_reg[23]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[24]' (FDR) to 'sramdatal_reg[24]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[25]' (FDR) to 'sramdatal_reg[25]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[26]' (FDR) to 'sramdatal_reg[26]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[27]' (FDR) to 'sramdatal_reg[27]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[28]' (FDR) to 'sramdatal_reg[28]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[29]' (FDR) to 'sramdatal_reg[29]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[30]' (FDR) to 'sramdatal_reg[30]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[31]' (FDR) to 'sramdatal_reg[31]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[32]' (FDR) to 'sramdatal_reg[32]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[33]' (FDR) to 'sramdatal_reg[33]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[34]' (FDR) to 'sramdatal_reg[34]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[35]' (FDR) to 'sramdatal_reg[35]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[36]' (FDR) to 'sramdatal_reg[36]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[37]' (FDR) to 'sramdatal_reg[37]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[38]' (FDR) to 'sramdatal_reg[38]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[39]' (FDR) to 'sramdatal_reg[39]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[40]' (FDR) to 'sramdatal_reg[40]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[41]' (FDR) to 'sramdatal_reg[41]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[42]' (FDR) to 'sramdatal_reg[42]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[43]' (FDR) to 'sramdatal_reg[43]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[44]' (FDR) to 'sramdatal_reg[44]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[45]' (FDR) to 'sramdatal_reg[45]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[46]' (FDR) to 'sramdatal_reg[46]'
INFO: [Synth 8-3886] merging instance 'fbdata_reg[47]' (FDR) to 'sramdatal_reg[47]'
WARNING: [Synth 8-3332] Sequential element (tm3_sram_addr_reg[18]) is unused and will be removed from module rgsramcontroller.
WARNING: [Synth 8-3332] Sequential element (tm3_sram_adsp_reg) is unused and will be removed from module rgsramcontroller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1714.941 ; gain = 240.305 ; free physical = 246048 ; free virtual = 314570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1714.941 ; gain = 240.305 ; free physical = 246029 ; free virtual = 314550
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1714.941 ; gain = 240.305 ; free physical = 246021 ; free virtual = 314543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1714.941 ; gain = 240.305 ; free physical = 245868 ; free virtual = 314390
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1714.941 ; gain = 240.305 ; free physical = 245867 ; free virtual = 314389
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1714.941 ; gain = 240.305 ; free physical = 245896 ; free virtual = 314418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1714.941 ; gain = 240.305 ; free physical = 245896 ; free virtual = 314418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1714.941 ; gain = 240.305 ; free physical = 245887 ; free virtual = 314409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1714.941 ; gain = 240.305 ; free physical = 245892 ; free virtual = 314414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT2   |     6|
|3     |LUT3   |    19|
|4     |LUT4   |    23|
|5     |LUT5   |    25|
|6     |LUT6   |   115|
|7     |FDRE   |   107|
|8     |FDSE   |     5|
|9     |LD     |   136|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   445|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1714.941 ; gain = 240.305 ; free physical = 245892 ; free virtual = 314414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1714.941 ; gain = 240.305 ; free physical = 245880 ; free virtual = 314402
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1714.941 ; gain = 240.305 ; free physical = 245884 ; free virtual = 314406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.098 ; gain = 0.000 ; free physical = 245294 ; free virtual = 313818
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 136 instances were transformed.
  LD => LDCE: 136 instances

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1850.098 ; gain = 375.559 ; free physical = 245344 ; free virtual = 313868
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2412.754 ; gain = 562.656 ; free physical = 244672 ; free virtual = 313196
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.754 ; gain = 0.000 ; free physical = 244671 ; free virtual = 313195
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.766 ; gain = 0.000 ; free physical = 244723 ; free virtual = 313247
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "addr_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wantDir" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "want_read" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2505.828 ; gain = 0.000 ; free physical = 244565 ; free virtual = 313089

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 8667a022

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.828 ; gain = 0.000 ; free physical = 244564 ; free virtual = 313088

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8667a022

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2505.828 ; gain = 0.000 ; free physical = 244223 ; free virtual = 312748
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8667a022

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2505.828 ; gain = 0.000 ; free physical = 244223 ; free virtual = 312748
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9f930154

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2505.828 ; gain = 0.000 ; free physical = 244223 ; free virtual = 312748
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 9f930154

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2505.828 ; gain = 0.000 ; free physical = 244223 ; free virtual = 312748
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18b0b7694

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2505.828 ; gain = 0.000 ; free physical = 244224 ; free virtual = 312749
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18b0b7694

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2505.828 ; gain = 0.000 ; free physical = 244224 ; free virtual = 312749
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.828 ; gain = 0.000 ; free physical = 244224 ; free virtual = 312749
Ending Logic Optimization Task | Checksum: 18b0b7694

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2505.828 ; gain = 0.000 ; free physical = 244224 ; free virtual = 312749

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18b0b7694

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2505.828 ; gain = 0.000 ; free physical = 244223 ; free virtual = 312748

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18b0b7694

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.828 ; gain = 0.000 ; free physical = 244223 ; free virtual = 312748

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.828 ; gain = 0.000 ; free physical = 244223 ; free virtual = 312748
Ending Netlist Obfuscation Task | Checksum: 18b0b7694

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.828 ; gain = 0.000 ; free physical = 244223 ; free virtual = 312748
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2505.828 ; gain = 0.000 ; free physical = 244223 ; free virtual = 312748
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 18b0b7694
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module rgsramcontroller ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2521.820 ; gain = 0.000 ; free physical = 244173 ; free virtual = 312699
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.820 ; gain = 0.000 ; free physical = 244158 ; free virtual = 312683
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "addr_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wantDir" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "want_read" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=9.217 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2521.820 ; gain = 0.000 ; free physical = 244113 ; free virtual = 312638
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2718.000 ; gain = 196.180 ; free physical = 244117 ; free virtual = 312642
Power optimization passes: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2718.000 ; gain = 196.180 ; free physical = 244117 ; free virtual = 312642

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244142 ; free virtual = 312667


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design rgsramcontroller ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 112
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 18b0b7694

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244142 ; free virtual = 312667
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 18b0b7694
Power optimization: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2718.000 ; gain = 212.172 ; free physical = 244145 ; free virtual = 312670
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28588528 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18b0b7694

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244183 ; free virtual = 312708
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 18b0b7694

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244183 ; free virtual = 312708
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 18b0b7694

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244183 ; free virtual = 312708
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 18b0b7694

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244183 ; free virtual = 312708
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18b0b7694

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244183 ; free virtual = 312708

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244184 ; free virtual = 312709
Ending Netlist Obfuscation Task | Checksum: 18b0b7694

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244184 ; free virtual = 312709
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245291 ; free virtual = 313814
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ac769b7e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245291 ; free virtual = 313814
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245291 ; free virtual = 313814

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ac769b7e

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245286 ; free virtual = 313810

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 188f81f64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245274 ; free virtual = 313798

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 188f81f64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245274 ; free virtual = 313798
Phase 1 Placer Initialization | Checksum: 188f81f64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245273 ; free virtual = 313797

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1397d8e83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245275 ; free virtual = 313799

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245228 ; free virtual = 313752

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 123406bf7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245225 ; free virtual = 313749
Phase 2 Global Placement | Checksum: 15e54aef4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245234 ; free virtual = 313758

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15e54aef4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245232 ; free virtual = 313756

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 154a8931b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245229 ; free virtual = 313753

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 186f5e2bf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245227 ; free virtual = 313751

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18661e898

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245226 ; free virtual = 313750

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1419388a2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245206 ; free virtual = 313730

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f28baeeb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245201 ; free virtual = 313725

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: efffa8a4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245200 ; free virtual = 313724
Phase 3 Detail Placement | Checksum: efffa8a4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245200 ; free virtual = 313724

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c13bcf83

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: c13bcf83

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245183 ; free virtual = 313707
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.205. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: bf648273

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245182 ; free virtual = 313706
Phase 4.1 Post Commit Optimization | Checksum: bf648273

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245182 ; free virtual = 313706

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: bf648273

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245181 ; free virtual = 313705

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: bf648273

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245181 ; free virtual = 313705

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245180 ; free virtual = 313704
Phase 4.4 Final Placement Cleanup | Checksum: bf648273

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245179 ; free virtual = 313703
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bf648273

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245178 ; free virtual = 313702
Ending Placer Task | Checksum: ad838af4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245207 ; free virtual = 313731
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245207 ; free virtual = 313731
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245176 ; free virtual = 313700
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245168 ; free virtual = 313692
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 245202 ; free virtual = 313728
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "addr_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wantDir" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "want_read" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: da407a ConstDB: 0 ShapeSum: aca94a7a RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "addrin[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "globalreset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "globalreset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triID[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triID[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triID[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triID[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triID[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triID[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triID[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triID[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triID[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triID[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triID[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triID[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triID[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triID[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triID[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triID[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fbpage" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fbpage". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackdata[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackdata[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackdata[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackdata[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackdata[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackdata[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "want_read" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "want_read". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wantDir" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wantDir". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triID[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triID[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triID[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triID[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triID[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triID[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triID[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triID[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triID[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triID[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triID[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triID[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triID[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triID[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackdata[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackdata[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackdata[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackdata[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "texeladdr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "texeladdr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "triID[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "triID[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addrin[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addrin[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackdata[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackdata[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackdata[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackdata[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackdata[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackdata[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackdata[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackdata[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "datain[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datain[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "writebackaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "writebackaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1b4a04757

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244129 ; free virtual = 312660
Post Restoration Checksum: NetGraph: ed49b896 NumContArr: c7568ec1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b4a04757

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244129 ; free virtual = 312659

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b4a04757

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244101 ; free virtual = 312631

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b4a04757

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244101 ; free virtual = 312631
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 171c6029a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244089 ; free virtual = 312620
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.205  | TNS=0.000  | WHS=0.176  | THS=0.000  |

Phase 2 Router Initialization | Checksum: fdda288e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244088 ; free virtual = 312619

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 163250523

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244082 ; free virtual = 312612

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12abb98c0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244065 ; free virtual = 312596
Phase 4 Rip-up And Reroute | Checksum: 12abb98c0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244065 ; free virtual = 312596

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12abb98c0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244065 ; free virtual = 312595

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12abb98c0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244065 ; free virtual = 312595
Phase 5 Delay and Skew Optimization | Checksum: 12abb98c0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244065 ; free virtual = 312595

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e6f68775

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244061 ; free virtual = 312592
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.119  | TNS=0.000  | WHS=0.287  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e6f68775

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244061 ; free virtual = 312592
Phase 6 Post Hold Fix | Checksum: 1e6f68775

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244061 ; free virtual = 312592

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0256809 %
  Global Horizontal Routing Utilization  = 0.0300034 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e6f68775

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244065 ; free virtual = 312595

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e6f68775

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244070 ; free virtual = 312601

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c74d849c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244069 ; free virtual = 312600

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.119  | TNS=0.000  | WHS=0.287  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c74d849c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244069 ; free virtual = 312600
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244101 ; free virtual = 312632

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244100 ; free virtual = 312630
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244099 ; free virtual = 312630
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244085 ; free virtual = 312617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2718.000 ; gain = 0.000 ; free physical = 244075 ; free virtual = 312607
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "addr_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "wantDir" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "want_read" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/raygentop_submodules/rgsramcontroller/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2728.441 ; gain = 0.000 ; free physical = 245839 ; free virtual = 314367
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:21:58 2022...
