diff --git a/drivers/perf/riscv_pmu_sbi.c b/drivers/perf/riscv_pmu_sbi.c
index 382fe5ee6..76ff35305 100644
--- a/drivers/perf/riscv_pmu_sbi.c
+++ b/drivers/perf/riscv_pmu_sbi.c
@@ -656,7 +656,7 @@ static int pmu_sbi_starting_cpu(unsigned int cpu, struct hlist_node *node)
 	 * Enable the access for CYCLE, TIME, and INSTRET CSRs from userspace,
 	 * as is necessary to maintain uABI compatibility.
 	 */
-	csr_write(CSR_SCOUNTEREN, 0x7);
+	csr_write(CSR_SCOUNTEREN, -1);
 
 	/* Stop all the counters so that they can be enabled from perf */
 	pmu_sbi_stop_all(pmu);
@@ -679,7 +679,7 @@ static int pmu_sbi_dying_cpu(unsigned int cpu, struct hlist_node *node)
 	}
 
 	/* Disable all counters access for user mode now */
-	csr_write(CSR_SCOUNTEREN, 0x0);
+	csr_write(CSR_SCOUNTEREN, -1);
 
 	return 0;
 }
