var searchData=
[
  ['i2c1_5fer_5firqn_0',['I2C1_ER_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34',1,'stm32l476xx.h']]],
  ['i2c1_5fev_5firqn_1',['I2C1_EV_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751',1,'stm32l476xx.h']]],
  ['i2c2_5fer_5firqn_2',['I2C2_ER_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7',1,'stm32l476xx.h']]],
  ['i2c2_5fev_5firqn_3',['I2C2_EV_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804',1,'stm32l476xx.h']]],
  ['i2c3_5fer_5firqn_4',['I2C3_ER_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e',1,'stm32l476xx.h']]],
  ['i2c3_5fev_5firqn_5',['I2C3_EV_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5faddrie_6',['I2C_CR1_ADDRIE',['../group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5faddrie_5fmsk_7',['I2C_CR1_ADDRIE_Msk',['../group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5falerten_8',['I2C_CR1_ALERTEN',['../group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5falerten_5fmsk_9',['I2C_CR1_ALERTEN_Msk',['../group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fanfoff_10',['I2C_CR1_ANFOFF',['../group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fanfoff_5fmsk_11',['I2C_CR1_ANFOFF_Msk',['../group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fdnf_12',['I2C_CR1_DNF',['../group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fdnf_5fmsk_13',['I2C_CR1_DNF_Msk',['../group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ferrie_14',['I2C_CR1_ERRIE',['../group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ferrie_5fmsk_15',['I2C_CR1_ERRIE_Msk',['../group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fgcen_16',['I2C_CR1_GCEN',['../group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fgcen_5fmsk_17',['I2C_CR1_GCEN_Msk',['../group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fnackie_18',['I2C_CR1_NACKIE',['../group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fnackie_5fmsk_19',['I2C_CR1_NACKIE_Msk',['../group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fnostretch_20',['I2C_CR1_NOSTRETCH',['../group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fnostretch_5fmsk_21',['I2C_CR1_NOSTRETCH_Msk',['../group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fpe_22',['I2C_CR1_PE',['../group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fpe_5fmsk_23',['I2C_CR1_PE_Msk',['../group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fpecen_24',['I2C_CR1_PECEN',['../group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fpecen_5fmsk_25',['I2C_CR1_PECEN_Msk',['../group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5frxdmaen_26',['I2C_CR1_RXDMAEN',['../group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5frxdmaen_5fmsk_27',['I2C_CR1_RXDMAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5frxie_28',['I2C_CR1_RXIE',['../group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5frxie_5fmsk_29',['I2C_CR1_RXIE_Msk',['../group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fsbc_30',['I2C_CR1_SBC',['../group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fsbc_5fmsk_31',['I2C_CR1_SBC_Msk',['../group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fsmbden_32',['I2C_CR1_SMBDEN',['../group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fsmbden_5fmsk_33',['I2C_CR1_SMBDEN_Msk',['../group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fsmbhen_34',['I2C_CR1_SMBHEN',['../group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fsmbhen_5fmsk_35',['I2C_CR1_SMBHEN_Msk',['../group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fstopie_36',['I2C_CR1_STOPIE',['../group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fstopie_5fmsk_37',['I2C_CR1_STOPIE_Msk',['../group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fswrst_38',['I2C_CR1_SWRST',['../group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fswrst_5fmsk_39',['I2C_CR1_SWRST_Msk',['../group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ftcie_40',['I2C_CR1_TCIE',['../group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ftcie_5fmsk_41',['I2C_CR1_TCIE_Msk',['../group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ftxdmaen_42',['I2C_CR1_TXDMAEN',['../group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ftxdmaen_5fmsk_43',['I2C_CR1_TXDMAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ftxie_44',['I2C_CR1_TXIE',['../group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5ftxie_5fmsk_45',['I2C_CR1_TXIE_Msk',['../group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fwupen_46',['I2C_CR1_WUPEN',['../group___peripheral___registers___bits___definition.html#ga75a226d059143573fab07f866853ce75',1,'stm32l476xx.h']]],
  ['i2c_5fcr1_5fwupen_5fmsk_47',['I2C_CR1_WUPEN_Msk',['../group___peripheral___registers___bits___definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fadd10_48',['I2C_CR2_ADD10',['../group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fadd10_5fmsk_49',['I2C_CR2_ADD10_Msk',['../group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fautoend_50',['I2C_CR2_AUTOEND',['../group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fautoend_5fmsk_51',['I2C_CR2_AUTOEND_Msk',['../group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fhead10r_52',['I2C_CR2_HEAD10R',['../group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fhead10r_5fmsk_53',['I2C_CR2_HEAD10R_Msk',['../group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fnack_54',['I2C_CR2_NACK',['../group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fnack_5fmsk_55',['I2C_CR2_NACK_Msk',['../group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fnbytes_56',['I2C_CR2_NBYTES',['../group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fnbytes_5fmsk_57',['I2C_CR2_NBYTES_Msk',['../group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fpecbyte_58',['I2C_CR2_PECBYTE',['../group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fpecbyte_5fmsk_59',['I2C_CR2_PECBYTE_Msk',['../group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5frd_5fwrn_60',['I2C_CR2_RD_WRN',['../group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5frd_5fwrn_5fmsk_61',['I2C_CR2_RD_WRN_Msk',['../group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5freload_62',['I2C_CR2_RELOAD',['../group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5freload_5fmsk_63',['I2C_CR2_RELOAD_Msk',['../group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fsadd_64',['I2C_CR2_SADD',['../group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fsadd_5fmsk_65',['I2C_CR2_SADD_Msk',['../group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fstart_66',['I2C_CR2_START',['../group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fstart_5fmsk_67',['I2C_CR2_START_Msk',['../group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fstop_68',['I2C_CR2_STOP',['../group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2',1,'stm32l476xx.h']]],
  ['i2c_5fcr2_5fstop_5fmsk_69',['I2C_CR2_STOP_Msk',['../group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5faddrcf_70',['I2C_ICR_ADDRCF',['../group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5faddrcf_5fmsk_71',['I2C_ICR_ADDRCF_Msk',['../group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5falertcf_72',['I2C_ICR_ALERTCF',['../group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5falertcf_5fmsk_73',['I2C_ICR_ALERTCF_Msk',['../group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5farlocf_74',['I2C_ICR_ARLOCF',['../group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5farlocf_5fmsk_75',['I2C_ICR_ARLOCF_Msk',['../group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fberrcf_76',['I2C_ICR_BERRCF',['../group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fberrcf_5fmsk_77',['I2C_ICR_BERRCF_Msk',['../group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fnackcf_78',['I2C_ICR_NACKCF',['../group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fnackcf_5fmsk_79',['I2C_ICR_NACKCF_Msk',['../group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fovrcf_80',['I2C_ICR_OVRCF',['../group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fovrcf_5fmsk_81',['I2C_ICR_OVRCF_Msk',['../group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fpeccf_82',['I2C_ICR_PECCF',['../group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fpeccf_5fmsk_83',['I2C_ICR_PECCF_Msk',['../group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fstopcf_84',['I2C_ICR_STOPCF',['../group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5fstopcf_5fmsk_85',['I2C_ICR_STOPCF_Msk',['../group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5ftimoutcf_86',['I2C_ICR_TIMOUTCF',['../group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136',1,'stm32l476xx.h']]],
  ['i2c_5ficr_5ftimoutcf_5fmsk_87',['I2C_ICR_TIMOUTCF_Msk',['../group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5faddcode_88',['I2C_ISR_ADDCODE',['../group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5faddcode_5fmsk_89',['I2C_ISR_ADDCODE_Msk',['../group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5faddr_90',['I2C_ISR_ADDR',['../group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5faddr_5fmsk_91',['I2C_ISR_ADDR_Msk',['../group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5falert_92',['I2C_ISR_ALERT',['../group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5falert_5fmsk_93',['I2C_ISR_ALERT_Msk',['../group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5farlo_94',['I2C_ISR_ARLO',['../group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5farlo_5fmsk_95',['I2C_ISR_ARLO_Msk',['../group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fberr_96',['I2C_ISR_BERR',['../group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fberr_5fmsk_97',['I2C_ISR_BERR_Msk',['../group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fbusy_98',['I2C_ISR_BUSY',['../group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fbusy_5fmsk_99',['I2C_ISR_BUSY_Msk',['../group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fdir_100',['I2C_ISR_DIR',['../group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fdir_5fmsk_101',['I2C_ISR_DIR_Msk',['../group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fnackf_102',['I2C_ISR_NACKF',['../group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fnackf_5fmsk_103',['I2C_ISR_NACKF_Msk',['../group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fovr_104',['I2C_ISR_OVR',['../group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fovr_5fmsk_105',['I2C_ISR_OVR_Msk',['../group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fpecerr_106',['I2C_ISR_PECERR',['../group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fpecerr_5fmsk_107',['I2C_ISR_PECERR_Msk',['../group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5frxne_108',['I2C_ISR_RXNE',['../group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5frxne_5fmsk_109',['I2C_ISR_RXNE_Msk',['../group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fstopf_110',['I2C_ISR_STOPF',['../group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5fstopf_5fmsk_111',['I2C_ISR_STOPF_Msk',['../group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftc_112',['I2C_ISR_TC',['../group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftc_5fmsk_113',['I2C_ISR_TC_Msk',['../group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftcr_114',['I2C_ISR_TCR',['../group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftcr_5fmsk_115',['I2C_ISR_TCR_Msk',['../group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftimeout_116',['I2C_ISR_TIMEOUT',['../group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftimeout_5fmsk_117',['I2C_ISR_TIMEOUT_Msk',['../group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftxe_118',['I2C_ISR_TXE',['../group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftxe_5fmsk_119',['I2C_ISR_TXE_Msk',['../group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftxis_120',['I2C_ISR_TXIS',['../group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5',1,'stm32l476xx.h']]],
  ['i2c_5fisr_5ftxis_5fmsk_121',['I2C_ISR_TXIS_Msk',['../group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b',1,'stm32l476xx.h']]],
  ['i2c_5foar1_5foa1_122',['I2C_OAR1_OA1',['../group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f',1,'stm32l476xx.h']]],
  ['i2c_5foar1_5foa1_5fmsk_123',['I2C_OAR1_OA1_Msk',['../group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731',1,'stm32l476xx.h']]],
  ['i2c_5foar1_5foa1en_124',['I2C_OAR1_OA1EN',['../group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552',1,'stm32l476xx.h']]],
  ['i2c_5foar1_5foa1en_5fmsk_125',['I2C_OAR1_OA1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2',1,'stm32l476xx.h']]],
  ['i2c_5foar1_5foa1mode_126',['I2C_OAR1_OA1MODE',['../group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09',1,'stm32l476xx.h']]],
  ['i2c_5foar1_5foa1mode_5fmsk_127',['I2C_OAR1_OA1MODE_Msk',['../group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2_128',['I2C_OAR2_OA2',['../group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2_5fmsk_129',['I2C_OAR2_OA2_Msk',['../group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2en_130',['I2C_OAR2_OA2EN',['../group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2en_5fmsk_131',['I2C_OAR2_OA2EN_Msk',['../group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask01_132',['I2C_OAR2_OA2MASK01',['../group___peripheral___registers___bits___definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask01_5fmsk_133',['I2C_OAR2_OA2MASK01_Msk',['../group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask02_134',['I2C_OAR2_OA2MASK02',['../group___peripheral___registers___bits___definition.html#ga748987767694ba4841a91d4c20384b4c',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask02_5fmsk_135',['I2C_OAR2_OA2MASK02_Msk',['../group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask03_136',['I2C_OAR2_OA2MASK03',['../group___peripheral___registers___bits___definition.html#gad175519e75a05674e5b8c7f8ef939473',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask03_5fmsk_137',['I2C_OAR2_OA2MASK03_Msk',['../group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask04_138',['I2C_OAR2_OA2MASK04',['../group___peripheral___registers___bits___definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask04_5fmsk_139',['I2C_OAR2_OA2MASK04_Msk',['../group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask05_140',['I2C_OAR2_OA2MASK05',['../group___peripheral___registers___bits___definition.html#ga964d46311d97ccf1ff4a8120184eed81',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask05_5fmsk_141',['I2C_OAR2_OA2MASK05_Msk',['../group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask06_142',['I2C_OAR2_OA2MASK06',['../group___peripheral___registers___bits___definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask06_5fmsk_143',['I2C_OAR2_OA2MASK06_Msk',['../group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask07_144',['I2C_OAR2_OA2MASK07',['../group___peripheral___registers___bits___definition.html#ga8555f5c7312e5f17f74a7f1371ade84c',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2mask07_5fmsk_145',['I2C_OAR2_OA2MASK07_Msk',['../group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2msk_146',['I2C_OAR2_OA2MSK',['../group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2msk_5fmsk_147',['I2C_OAR2_OA2MSK_Msk',['../group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb',1,'stm32l476xx.h']]],
  ['i2c_5foar2_5foa2nomask_148',['I2C_OAR2_OA2NOMASK',['../group___peripheral___registers___bits___definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6',1,'stm32l476xx.h']]],
  ['i2c_5fpecr_5fpec_149',['I2C_PECR_PEC',['../group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89',1,'stm32l476xx.h']]],
  ['i2c_5fpecr_5fpec_5fmsk_150',['I2C_PECR_PEC_Msk',['../group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b',1,'stm32l476xx.h']]],
  ['i2c_5frxdr_5frxdata_151',['I2C_RXDR_RXDATA',['../group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff',1,'stm32l476xx.h']]],
  ['i2c_5frxdr_5frxdata_5fmsk_152',['I2C_RXDR_RXDATA_Msk',['../group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftexten_153',['I2C_TIMEOUTR_TEXTEN',['../group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftexten_5fmsk_154',['I2C_TIMEOUTR_TEXTEN_Msk',['../group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftidle_155',['I2C_TIMEOUTR_TIDLE',['../group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftidle_5fmsk_156',['I2C_TIMEOUTR_TIDLE_Msk',['../group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftimeouta_157',['I2C_TIMEOUTR_TIMEOUTA',['../group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftimeouta_5fmsk_158',['I2C_TIMEOUTR_TIMEOUTA_Msk',['../group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftimeoutb_159',['I2C_TIMEOUTR_TIMEOUTB',['../group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftimeoutb_5fmsk_160',['I2C_TIMEOUTR_TIMEOUTB_Msk',['../group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftimouten_161',['I2C_TIMEOUTR_TIMOUTEN',['../group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542',1,'stm32l476xx.h']]],
  ['i2c_5ftimeoutr_5ftimouten_5fmsk_162',['I2C_TIMEOUTR_TIMOUTEN_Msk',['../group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fpresc_163',['I2C_TIMINGR_PRESC',['../group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fpresc_5fmsk_164',['I2C_TIMINGR_PRESC_Msk',['../group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fscldel_165',['I2C_TIMINGR_SCLDEL',['../group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fscldel_5fmsk_166',['I2C_TIMINGR_SCLDEL_Msk',['../group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fsclh_167',['I2C_TIMINGR_SCLH',['../group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fsclh_5fmsk_168',['I2C_TIMINGR_SCLH_Msk',['../group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fscll_169',['I2C_TIMINGR_SCLL',['../group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fscll_5fmsk_170',['I2C_TIMINGR_SCLL_Msk',['../group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fsdadel_171',['I2C_TIMINGR_SDADEL',['../group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6',1,'stm32l476xx.h']]],
  ['i2c_5ftimingr_5fsdadel_5fmsk_172',['I2C_TIMINGR_SDADEL_Msk',['../group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def',1,'stm32l476xx.h']]],
  ['i2c_5ftxdr_5ftxdata_173',['I2C_TXDR_TXDATA',['../group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787',1,'stm32l476xx.h']]],
  ['i2c_5ftxdr_5ftxdata_5fmsk_174',['I2C_TXDR_TXDATA_Msk',['../group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae',1,'stm32l476xx.h']]],
  ['i2c_5ftypedef_175',['I2C_TypeDef',['../struct_i2_c___type_def.html',1,'']]],
  ['iabr_176',['IABR',['../group___c_m_s_i_s__core___debug_functions.html#ga55efb38ee86027a5e0b92bd40dba46c4',1,'NVIC_Type']]],
  ['icer_177',['ICER',['../group___c_m_s_i_s__core___debug_functions.html#gad30ec76aa0be02aa9a56ff4bdc401180',1,'NVIC_Type']]],
  ['ici_5fit_5f1_178',['ICI_IT_1',['../group___c_m_s_i_s__core___debug_functions.html#gaa57a08ddc8ac3ee066e88dfddc3aa72a',1,'xPSR_Type::ICI_IT_1()'],['../group___c_m_s_i_s__core___debug_functions.html#gaf9701715573a4cee00515ffd6417dfb5',1,'xPSR_Type::@2::ICI_IT_1()']]],
  ['ici_5fit_5f2_179',['ICI_IT_2',['../group___c_m_s_i_s__core___debug_functions.html#gadf3639bb7c6e54e5712f2ddef46a702e',1,'xPSR_Type::ICI_IT_2()'],['../group___c_m_s_i_s__core___debug_functions.html#gacee219c3378fce61099252a4ec4e974c',1,'xPSR_Type::@2::ICI_IT_2()']]],
  ['icpr_180',['ICPR',['../group___c_m_s_i_s__core___debug_functions.html#gae3c409719774e839b092bf3ea73c0545',1,'NVIC_Type']]],
  ['icr_181',['ICR',['../struct_i2_c___type_def.html#a790a1957ec69244915a9637f7d925cf7',1,'I2C_TypeDef::ICR()'],['../struct_l_p_t_i_m___type_def.html#a09774178fdd5412dd8f4539f431b15c9',1,'LPTIM_TypeDef::ICR()'],['../struct_s_d_m_m_c___type_def.html#a99775edb5f62c67e26fa0aa00293d51c',1,'SDMMC_TypeDef::ICR()'],['../struct_s_w_p_m_i___type_def.html#af29489661b1cc547d5a61c7798a89f69',1,'SWPMI_TypeDef::ICR()'],['../struct_t_s_c___type_def.html#a447b91de2a50d7ebde5716a8e7eda3ee',1,'TSC_TypeDef::ICR()'],['../struct_u_s_a_r_t___type_def.html#ab6d6dd2af5463e9e3df458557e09f6cf',1,'USART_TypeDef::ICR()']]],
  ['icscr_182',['ICSCR',['../struct_r_c_c___type_def.html#a5aa77c68f2409fff241e949f3d6129b5',1,'RCC_TypeDef']]],
  ['icsr_183',['ICSR',['../group___c_m_s_i_s__core___debug_functions.html#ga0ca18ef984d132c6bf4d9b61cd00f05a',1,'SCB_Type']]],
  ['ictr_184',['ICTR',['../group___c_m_s_i_s__core___debug_functions.html#ga34ec1d771245eb9bd0e3ec9336949762',1,'SCnSCB_Type']]],
  ['idcode_185',['IDCODE',['../struct_d_b_g_m_c_u___type_def.html#a0cc3561c124d06bb57dfa855e43ed99f',1,'DBGMCU_TypeDef']]],
  ['idr_186',['IDR',['../struct_c_r_c___type_def.html#ad84e8694cd4b5375ee533c2d875c3b5a',1,'CRC_TypeDef::IDR()'],['../struct_g_p_i_o___type_def.html#acf11156409414ad8841bb0b62959ee96',1,'GPIO_TypeDef::IDR()']]],
  ['ier_187',['IER',['../struct_t_s_c___type_def.html#a6d83a90d85e3b545cf29e98eac11765e',1,'TSC_TypeDef::IER()'],['../struct_a_d_c___type_def.html#a78d24b9deed83e90a2ff96c95ba94934',1,'ADC_TypeDef::IER()'],['../struct_c_a_n___type_def.html#a530babbc4b9584c93a1bf87d6ce8b8dc',1,'CAN_TypeDef::IER()'],['../struct_l_p_t_i_m___type_def.html#a58d1ea360d85b8d4f13e4f6bba594ea7',1,'LPTIM_TypeDef::IER()'],['../struct_s_w_p_m_i___type_def.html#acf541fac1b5a52320d3d4306f5e81dd8',1,'SWPMI_TypeDef::IER()']]],
  ['ifcr_188',['IFCR',['../struct_d_m_a___type_def.html#a30576220ca1968e61666d92092e8911e',1,'DMA_TypeDef']]],
  ['imr_189',['IMR',['../struct_s_a_i___block___type_def.html#aefcc864961c2bb0465e2ced3bd8b4a14',1,'SAI_Block_TypeDef']]],
  ['imr1_190',['IMR1',['../struct_e_x_t_i___type_def.html#a6cf1565b24de1454ab65ed4fe87ca5aa',1,'EXTI_TypeDef']]],
  ['imr2_191',['IMR2',['../struct_e_x_t_i___type_def.html#a0d6bf1df9ad8ca71ac21d19a1a9c9375',1,'EXTI_TypeDef']]],
  ['imu_192',['IMU',['../group___i_m_u.html',1,'']]],
  ['imu_5fodr_5foff_193',['IMU_ODR_OFF',['../group___i_m_u.html#gae0f0ce3654f7ea46b4792192a6beaa1d',1,'imu.h']]],
  ['init_194',['INIT',['../struct_c_r_c___type_def.html#a13639f272f5093e184d726ed5a8945a3',1,'CRC_TypeDef']]],
  ['instrumentation_20trace_20macrocell_20_28itm_29_195',['Instrumentation Trace Macrocell (ITM)',['../group___c_m_s_i_s___i_t_m.html',1,'']]],
  ['ioascr_196',['IOASCR',['../struct_t_s_c___type_def.html#af8a7f56b952ec2aba979eb8301e5800c',1,'TSC_TypeDef']]],
  ['ioccr_197',['IOCCR',['../struct_t_s_c___type_def.html#ad468fece7d1f454e0f8967edc9068c73',1,'TSC_TypeDef']]],
  ['iogcsr_198',['IOGCSR',['../struct_t_s_c___type_def.html#aa166b00195900a37903238cc8d50ba36',1,'TSC_TypeDef']]],
  ['iogxcr_199',['IOGXCR',['../struct_t_s_c___type_def.html#a67d0b2e4315451b591e3d6b09c6c9cfc',1,'TSC_TypeDef']]],
  ['iohcr_200',['IOHCR',['../struct_t_s_c___type_def.html#a715fd9205b604d1dda5046a31996296a',1,'TSC_TypeDef']]],
  ['ioscr_201',['IOSCR',['../struct_t_s_c___type_def.html#a95191a7f002c8738f835ffbb356e28c6',1,'TSC_TypeDef']]],
  ['ip_202',['IP',['../group___c_m_s_i_s__core___debug_functions.html#ga9a4341692e45d089a113986a3d344e98',1,'NVIC_Type']]],
  ['ipsr_5fisr_5fmsk_203',['IPSR_ISR_Msk',['../group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56',1,'core_cm4.h']]],
  ['ipsr_5fisr_5fpos_204',['IPSR_ISR_Pos',['../group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf',1,'core_cm4.h']]],
  ['ipsr_5ftype_205',['IPSR_Type',['../union_i_p_s_r___type.html',1,'']]],
  ['irqn_5ftype_206',['IRQn_Type',['../group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8',1,'stm32l476xx.h']]],
  ['isar_207',['ISAR',['../group___c_m_s_i_s__core___debug_functions.html#gabbc8da60afc3e52495d4c92d28e5bdc2',1,'SCB_Type']]],
  ['iser_208',['ISER',['../group___c_m_s_i_s__core___debug_functions.html#ga99fe3791941bf69b7c1edf13e0b5383a',1,'NVIC_Type']]],
  ['ispr_209',['ISPR',['../group___c_m_s_i_s__core___debug_functions.html#ga58a1d427f4f45aa4bba77115ec25a2f9',1,'NVIC_Type']]],
  ['isr_210',['ISR',['../group___c_m_s_i_s__core___debug_functions.html#gab46e5f1b2f4d17cfb9aca4fffcbb2fa5',1,'IPSR_Type::ISR()'],['../group___c_m_s_i_s__core___debug_functions.html#gafaf0827367274b557f0d28e0a2398229',1,'IPSR_Type::@1::ISR()'],['../group___c_m_s_i_s__core___debug_functions.html#ga3e9120dcf1a829fc8d2302b4d0673970',1,'xPSR_Type::ISR()'],['../group___c_m_s_i_s__core___debug_functions.html#ga14aa41f658bf70c2d44435d24761a760',1,'xPSR_Type::@2::ISR()'],['../struct_a_d_c___type_def.html#add06351bbb4cf771125247d62b145d75',1,'ADC_TypeDef::ISR()'],['../struct_d_m_a___type_def.html#aa341a859df2f59bf6c0f7a000ab8734b',1,'DMA_TypeDef::ISR()'],['../struct_i2_c___type_def.html#a0f73f2b049d95841c54313f0cc949afe',1,'I2C_TypeDef::ISR()'],['../struct_l_p_t_i_m___type_def.html#a5b270971af377ca8387e65bb9267dd0e',1,'LPTIM_TypeDef::ISR()'],['../struct_r_t_c___type_def.html#a5a7b104d80b48b5708b50cdc487d6a78',1,'RTC_TypeDef::ISR()'],['../struct_s_w_p_m_i___type_def.html#a74f559fbb6982164f17b971ddfff705c',1,'SWPMI_TypeDef::ISR()'],['../struct_t_s_c___type_def.html#a7d65e605788d739a9b23a9b4a45fd10b',1,'TSC_TypeDef::ISR()'],['../struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02',1,'USART_TypeDef::ISR()']]],
  ['itatbctr0_211',['ITATBCTR0',['../group___c_m_s_i_s__core___debug_functions.html#gaaa573b2e073e76e93c51ecec79c616d0',1,'TPI_Type']]],
  ['itatbctr2_212',['ITATBCTR2',['../group___c_m_s_i_s__core___debug_functions.html#gab358319b969d3fed0f89bbe33e9f1652',1,'TPI_Type']]],
  ['itctrl_213',['ITCTRL',['../group___c_m_s_i_s__core___debug_functions.html#gaaa4c823c10f115f7517c82ef86a5a68d',1,'TPI_Type']]],
  ['itm_214',['ITM',['../group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43',1,'core_cm4.h']]],
  ['itm_20functions_215',['ITM Functions',['../group___c_m_s_i_s__core___debug_functions.html',1,'']]],
  ['itm_5fbase_216',['ITM_BASE',['../group___c_m_s_i_s__core__base.html#gadd76251e412a195ec0a8f47227a8359e',1,'core_cm4.h']]],
  ['itm_5fcheckchar_217',['ITM_CheckChar',['../group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29',1,'core_cm4.h']]],
  ['itm_5flsr_5faccess_5fmsk_218',['ITM_LSR_Access_Msk',['../group___c_m_s_i_s___i_t_m.html#gac8ae69f11c0311da226c0c8ec40b3d37',1,'core_cm4.h']]],
  ['itm_5flsr_5faccess_5fpos_219',['ITM_LSR_Access_Pos',['../group___c_m_s_i_s___i_t_m.html#ga144a49e12b83ad9809fdd2769094fdc0',1,'core_cm4.h']]],
  ['itm_5flsr_5fbyteacc_5fmsk_220',['ITM_LSR_ByteAcc_Msk',['../group___c_m_s_i_s___i_t_m.html#ga91f492b2891bb8b7eac5b58de7b220f4',1,'core_cm4.h']]],
  ['itm_5flsr_5fbyteacc_5fpos_221',['ITM_LSR_ByteAcc_Pos',['../group___c_m_s_i_s___i_t_m.html#gabfae3e570edc8759597311ed6dfb478e',1,'core_cm4.h']]],
  ['itm_5flsr_5fpresent_5fmsk_222',['ITM_LSR_Present_Msk',['../group___c_m_s_i_s___i_t_m.html#gaa5bc2a7f5f1d69ff819531f5508bb017',1,'core_cm4.h']]],
  ['itm_5flsr_5fpresent_5fpos_223',['ITM_LSR_Present_Pos',['../group___c_m_s_i_s___i_t_m.html#gaf5740689cf14564d3f3fd91299b6c88d',1,'core_cm4.h']]],
  ['itm_5freceivechar_224',['ITM_ReceiveChar',['../group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53',1,'core_cm4.h']]],
  ['itm_5frxbuffer_225',['ITM_RxBuffer',['../group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8',1,'core_cm4.h']]],
  ['itm_5frxbuffer_5fempty_226',['ITM_RXBUFFER_EMPTY',['../group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a',1,'core_cm4.h']]],
  ['itm_5fsendchar_227',['ITM_SendChar',['../group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e',1,'core_cm4.h']]],
  ['itm_5ftcr_5fbusy_5fmsk_228',['ITM_TCR_BUSY_Msk',['../group___c_m_s_i_s___i_t_m.html#ga43ad7cf33de12f2ef3a412d4f354c60f',1,'core_cm4.h']]],
  ['itm_5ftcr_5fbusy_5fpos_229',['ITM_TCR_BUSY_Pos',['../group___c_m_s_i_s___i_t_m.html#ga9174ad4a36052c377cef4e6aba2ed484',1,'core_cm4.h']]],
  ['itm_5ftcr_5fdwtena_5fmsk_230',['ITM_TCR_DWTENA_Msk',['../group___c_m_s_i_s___i_t_m.html#ga98ea1c596d43d3633a202f9ee746cf70',1,'core_cm4.h']]],
  ['itm_5ftcr_5fdwtena_5fpos_231',['ITM_TCR_DWTENA_Pos',['../group___c_m_s_i_s___i_t_m.html#ga30e83ebb33aa766070fe3d1f27ae820e',1,'core_cm4.h']]],
  ['itm_5ftcr_5fgtsfreq_5fmsk_232',['ITM_TCR_GTSFREQ_Msk',['../group___c_m_s_i_s___i_t_m.html#gade862cf009827f7f6748fc44c541b067',1,'core_cm4.h']]],
  ['itm_5ftcr_5fgtsfreq_5fpos_233',['ITM_TCR_GTSFREQ_Pos',['../group___c_m_s_i_s___i_t_m.html#ga96c7c7cbc0d98426c408090b41f583f1',1,'core_cm4.h']]],
  ['itm_5ftcr_5fitmena_5fmsk_234',['ITM_TCR_ITMENA_Msk',['../group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9',1,'core_cm4.h']]],
  ['itm_5ftcr_5fitmena_5fpos_235',['ITM_TCR_ITMENA_Pos',['../group___c_m_s_i_s___i_t_m.html#ga3286b86004bce7ffe17ee269f87f8d9d',1,'core_cm4.h']]],
  ['itm_5ftcr_5fswoena_5fmsk_236',['ITM_TCR_SWOENA_Msk',['../group___c_m_s_i_s___i_t_m.html#ga97476cb65bab16a328b35f81fd02010a',1,'core_cm4.h']]],
  ['itm_5ftcr_5fswoena_5fpos_237',['ITM_TCR_SWOENA_Pos',['../group___c_m_s_i_s___i_t_m.html#ga7a380f0c8078f6560051406583ecd6a5',1,'core_cm4.h']]],
  ['itm_5ftcr_5fsyncena_5fmsk_238',['ITM_TCR_SYNCENA_Msk',['../group___c_m_s_i_s___i_t_m.html#gac89b74a78701c25b442105d7fe2bbefb',1,'core_cm4.h']]],
  ['itm_5ftcr_5fsyncena_5fpos_239',['ITM_TCR_SYNCENA_Pos',['../group___c_m_s_i_s___i_t_m.html#gaa93a1147a39fc63980d299231252a30e',1,'core_cm4.h']]],
  ['itm_5ftcr_5ftracebusid_5fmsk_240',['ITM_TCR_TraceBusID_Msk',['../group___c_m_s_i_s___i_t_m.html#ga60c20bd9649d1da5a2be8e656ba19a60',1,'core_cm4.h']]],
  ['itm_5ftcr_5ftracebusid_5fpos_241',['ITM_TCR_TraceBusID_Pos',['../group___c_m_s_i_s___i_t_m.html#gaca0281de867f33114aac0636f7ce65d3',1,'core_cm4.h']]],
  ['itm_5ftcr_5ftsena_5fmsk_242',['ITM_TCR_TSENA_Msk',['../group___c_m_s_i_s___i_t_m.html#ga436b2e8fa24328f48f2da31c00fc9e65',1,'core_cm4.h']]],
  ['itm_5ftcr_5ftsena_5fpos_243',['ITM_TCR_TSENA_Pos',['../group___c_m_s_i_s___i_t_m.html#ga5aa381845f810114ab519b90753922a1',1,'core_cm4.h']]],
  ['itm_5ftcr_5ftsprescale_5fmsk_244',['ITM_TCR_TSPrescale_Msk',['../group___c_m_s_i_s___i_t_m.html#ga7a723f71bfb0204c264d8dbe8cc7ae52',1,'core_cm4.h']]],
  ['itm_5ftcr_5ftsprescale_5fpos_245',['ITM_TCR_TSPrescale_Pos',['../group___c_m_s_i_s___i_t_m.html#gad7bc9ee1732032c6e0de035f0978e473',1,'core_cm4.h']]],
  ['itm_5ftpr_5fprivmask_5fmsk_246',['ITM_TPR_PRIVMASK_Msk',['../group___c_m_s_i_s___i_t_m.html#ga168e089d882df325a387aab3a802a46b',1,'core_cm4.h']]],
  ['itm_5ftpr_5fprivmask_5fpos_247',['ITM_TPR_PRIVMASK_Pos',['../group___c_m_s_i_s___i_t_m.html#ga7abe5e590d1611599df87a1884a352e8',1,'core_cm4.h']]],
  ['itm_5ftype_248',['ITM_Type',['../struct_i_t_m___type.html',1,'']]],
  ['iwdg_5fkr_5fkey_249',['IWDG_KR_KEY',['../group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2',1,'stm32l476xx.h']]],
  ['iwdg_5fkr_5fkey_5fmsk_250',['IWDG_KR_KEY_Msk',['../group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e',1,'stm32l476xx.h']]],
  ['iwdg_5fpr_5fpr_251',['IWDG_PR_PR',['../group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090',1,'stm32l476xx.h']]],
  ['iwdg_5fpr_5fpr_5f0_252',['IWDG_PR_PR_0',['../group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76',1,'stm32l476xx.h']]],
  ['iwdg_5fpr_5fpr_5f1_253',['IWDG_PR_PR_1',['../group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e',1,'stm32l476xx.h']]],
  ['iwdg_5fpr_5fpr_5f2_254',['IWDG_PR_PR_2',['../group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9',1,'stm32l476xx.h']]],
  ['iwdg_5fpr_5fpr_5fmsk_255',['IWDG_PR_PR_Msk',['../group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff',1,'stm32l476xx.h']]],
  ['iwdg_5frlr_5frl_256',['IWDG_RLR_RL',['../group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033',1,'stm32l476xx.h']]],
  ['iwdg_5frlr_5frl_5fmsk_257',['IWDG_RLR_RL_Msk',['../group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12',1,'stm32l476xx.h']]],
  ['iwdg_5fsr_5fpvu_258',['IWDG_SR_PVU',['../group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554',1,'stm32l476xx.h']]],
  ['iwdg_5fsr_5fpvu_5fmsk_259',['IWDG_SR_PVU_Msk',['../group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96',1,'stm32l476xx.h']]],
  ['iwdg_5fsr_5frvu_260',['IWDG_SR_RVU',['../group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232',1,'stm32l476xx.h']]],
  ['iwdg_5fsr_5frvu_5fmsk_261',['IWDG_SR_RVU_Msk',['../group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28',1,'stm32l476xx.h']]],
  ['iwdg_5fsr_5fwvu_262',['IWDG_SR_WVU',['../group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5',1,'stm32l476xx.h']]],
  ['iwdg_5fsr_5fwvu_5fmsk_263',['IWDG_SR_WVU_Msk',['../group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe',1,'stm32l476xx.h']]],
  ['iwdg_5ftypedef_264',['IWDG_TypeDef',['../struct_i_w_d_g___type_def.html',1,'']]],
  ['iwdg_5fwinr_5fwin_265',['IWDG_WINR_WIN',['../group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d',1,'stm32l476xx.h']]],
  ['iwdg_5fwinr_5fwin_5fmsk_266',['IWDG_WINR_WIN_Msk',['../group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34',1,'stm32l476xx.h']]]
];
