# Hack-verilog

## Combinational

Module        | Behavior | Structure | Test coverage
------        | :------: | :-------: | :-----------:
Mux8Way16     |    X     |    X      |       X       
Mux16         |    X     |    X      |       X       
Mux4Way16     |    X     |    X      |       X       
Mux           |    X     |    X      |       X
DMux          |    X     |    X      |       X
And16         |    X     |    X      |       X
DMux4Way      |    X     |    X      |       X
Decoder2      |    X     |    X      |       X
Not16         |    X     |           |       X
Add16         |    X     |           |       X
Alu           |    X     |           |       X
FullAdder     |          |           |
HalfAdder     |          |           |
DMux8Way      |          |           |
Mux4Way16     |          |           |
Mux8Way16     |          |           |
Or16          |          |           |
Or8Way        |          |           |

## Sequental

Module        | Behavior | Structure | Test coverage
------        | :------: | :-------: | :-----------:
Bit           |    X     |           |       X
Register      |          |     X     |       X
RAM8          |
RAM64         |
RAM512        |
RAM4K         |

# Prerequisites

  * gsed (in script/add.sh)

# Scripts
  * scripts/new.sh 
