// Copyright 2022 The Fuchsia Authors. All rights reserved.
// Use of this source code is governed by a BSD-style license that can be
// found in the LICENSE file.

#ifndef SRC_DEVICES_LIB_NXP_INCLUDE_SOC_IMX8MM_GPIO_H_
#define SRC_DEVICES_LIB_NXP_INCLUDE_SOC_IMX8MM_GPIO_H_

#include <limits.h>

#include <fbl/algorithm.h>

// clang-format off

// values are <mux_reg_offset, mux_val, input_reg_offset, input_val, cfg_reg_offset>
// All the pad/alt-function combination doesn't necessarily have input register to be
// configured so in that case input_reg_offset is 0.
#define IOMUXC_GPIO1_IO00_GPIO1_IO00                0x028, 0x0, 0x000, 0x0, 0x290
#define IOMUXC_GPIO1_IO00_CCM_ENET_PHY_REF_CLK_ROOT 0x028, 0x1, 0x000, 0x0, 0x290
#define IOMUXC_GPIO1_IO00_XTALOSC_REF_CLK_32K       0x028, 0x5, 0x000, 0x0, 0x290
#define IOMUXC_GPIO1_IO00_CCM_EXT_CLK1              0x028, 0x6, 0x000, 0x0, 0x290
#define IOMUXC_GPIO1_IO01_GPIO1_IO01                0x02c, 0x0, 0x000, 0x0, 0x294
#define IOMUXC_GPIO1_IO01_PWM1_OUT                  0x02c, 0x1, 0x000, 0x0, 0x294
#define IOMUXC_GPIO1_IO01_XTALOSC_REF_CLK_24M       0x02c, 0x5, 0x000, 0x0, 0x294
#define IOMUXC_GPIO1_IO01_CCM_EXT_CLK2              0x02c, 0x6, 0x000, 0x0, 0x294
#define IOMUXC_GPIO1_IO02_GPIO1_IO02                0x030, 0x0, 0x000, 0x0, 0x298
#define IOMUXC_GPIO1_IO02_WDOG1_WDOG_B              0x030, 0x1, 0x000, 0x0, 0x298
#define IOMUXC_GPIO1_IO02_WDOG1_WDOG_ANY            0x030, 0x5, 0x000, 0x0, 0x298
#define IOMUXC_GPIO1_IO03_GPIO1_IO03                0x034, 0x0, 0x000, 0x0, 0x29c
#define IOMUXC_GPIO1_IO03_USDHC1_VSELECT            0x034, 0x1, 0x000, 0x0, 0x29c
#define IOMUXC_GPIO1_IO03_SDMA1_EXT_EVENT0          0x034, 0x5, 0x000, 0x0, 0x29c
#define IOMUXC_GPIO1_IO04_GPIO1_IO04                0x038, 0x0, 0x000, 0x0, 0x2a0
#define IOMUXC_GPIO1_IO04_USDHC2_VSELECT            0x038, 0x1, 0x000, 0x0, 0x2a0
#define IOMUXC_GPIO1_IO04_SDMA1_EXT_EVENT1          0x038, 0x5, 0x000, 0x0, 0x2a0
#define IOMUXC_GPIO1_IO05_GPIO1_IO05                0x03c, 0x0, 0x000, 0x0, 0x2a4
#define IOMUXC_GPIO1_IO05_M4_NMI                    0x03c, 0x1, 0x000, 0x0, 0x2a4
#define IOMUXC_GPIO1_IO05_CCM_PMIC_READY            0x03c, 0x5, 0x4bc, 0x0, 0x2a4
#define IOMUXC_GPIO1_IO06_GPIO1_IO06                0x040, 0x0, 0x000, 0x0, 0x2a8
#define IOMUXC_GPIO1_IO06_ENET1_MDC                 0x040, 0x1, 0x000, 0x0, 0x2a8
#define IOMUXC_GPIO1_IO06_USDHC1_CD_B               0x040, 0x5, 0x000, 0x0, 0x2a8
#define IOMUXC_GPIO1_IO06_CCM_EXT_CLK3              0x040, 0x6, 0x000, 0x0, 0x2a8
#define IOMUXC_GPIO1_IO07_GPIO1_IO07                0x044, 0x0, 0x000, 0x0, 0x2ac
#define IOMUXC_GPIO1_IO07_ENET1_MDIO                0x044, 0x1, 0x4c0, 0x0, 0x2ac
#define IOMUXC_GPIO1_IO07_USDHC1_WP                 0x044, 0x5, 0x000, 0x0, 0x2ac
#define IOMUXC_GPIO1_IO07_CCM_EXT_CLK4              0x044, 0x6, 0x000, 0x0, 0x2ac
#define IOMUXC_GPIO1_IO08_GPIO1_IO08                0x048, 0x0, 0x000, 0x0, 0x2b0
#define IOMUXC_GPIO1_IO08_ENET1_1588_EVENT0_IN      0x048, 0x1, 0x000, 0x0, 0x2b0
#define IOMUXC_GPIO1_IO08_USDHC2_RESET_B            0x048, 0x5, 0x000, 0x0, 0x2b0
#define IOMUXC_GPIO1_IO09_GPIO1_IO09                0x04c, 0x0, 0x000, 0x0, 0x2b4
#define IOMUXC_GPIO1_IO09_ENET1_1588_EVENT0_OUT     0x04c, 0x1, 0x000, 0x0, 0x2b4
#define IOMUXC_GPIO1_IO09_USDHC3_RESET_B            0x04c, 0x4, 0x000, 0x0, 0x2b4
#define IOMUXC_GPIO1_IO09_SDMA2_EXT_EVENT0          0x04c, 0x5, 0x000, 0x0, 0x2b4
#define IOMUXC_GPIO1_IO10_GPIO1_IO10                0x050, 0x0, 0x000, 0x0, 0x2b8
#define IOMUXC_GPIO1_IO10_USB1_OTG_ID               0x050, 0x1, 0x000, 0x0, 0x2b8
#define IOMUXC_GPIO1_IO11_GPIO1_IO11                0x054, 0x0, 0x000, 0x0, 0x2bc
#define IOMUXC_GPIO1_IO11_USB2_OTG_ID               0x054, 0x1, 0x000, 0x0, 0x2bc
#define IOMUXC_GPIO1_IO11_USDHC3_VSELECT            0x054, 0x4, 0x000, 0x0, 0x2bc
#define IOMUXC_GPIO1_IO11_CCM_PMIC_READY            0x054, 0x5, 0x4bc, 0x1, 0x2bc
#define IOMUXC_GPIO1_IO12_GPIO1_IO12                0x058, 0x0, 0x000, 0x0, 0x2c0
#define IOMUXC_GPIO1_IO12_USB1_OTG_PWR              0x058, 0x1, 0x000, 0x0, 0x2c0
#define IOMUXC_GPIO1_IO12_SDMA2_EXT_EVENT1          0x058, 0x5, 0x000, 0x0, 0x2c0
#define IOMUXC_GPIO1_IO13_GPIO1_IO13                0x05c, 0x0, 0x000, 0x0, 0x2c4
#define IOMUXC_GPIO1_IO13_USB1_OTG_OC               0x05c, 0x1, 0x000, 0x0, 0x2c4
#define IOMUXC_GPIO1_IO13_PWM2_OUT                  0x05c, 0x5, 0x000, 0x0, 0x2c4
#define IOMUXC_GPIO1_IO14_GPIO1_IO14                0x060, 0x0, 0x000, 0x0, 0x2c8
#define IOMUXC_GPIO1_IO14_USB2_OTG_PWR              0x060, 0x1, 0x000, 0x0, 0x2c8
#define IOMUXC_GPIO1_IO14_USDHC3_CD_B               0x060, 0x4, 0x544, 0x2, 0x2c8
#define IOMUXC_GPIO1_IO14_PWM3_OUT                  0x060, 0x5, 0x000, 0x0, 0x2c8
#define IOMUXC_GPIO1_IO14_CCM_CLKO1                 0x060, 0x6, 0x000, 0x0, 0x2c8
#define IOMUXC_GPIO1_IO15_GPIO1_IO15                0x064, 0x0, 0x000, 0x0, 0x2cc
#define IOMUXC_GPIO1_IO15_USB2_OTG_OC               0x064, 0x1, 0x000, 0x0, 0x2cc
#define IOMUXC_GPIO1_IO15_USDHC3_WP                 0x064, 0x4, 0x548, 0x2, 0x2cc
#define IOMUXC_GPIO1_IO15_PWM4_OUT                  0x064, 0x5, 0x000, 0x0, 0x2cc
#define IOMUXC_GPIO1_IO15_CCM_CLKO2                 0x064, 0x6, 0x000, 0x0, 0x2cc
#define IOMUXC_ENET_MDC_ENET1_MDC                   0x068, 0x0, 0x000, 0x0, 0x2d0
#define IOMUXC_ENET_MDC_GPIO1_IO16                  0x068, 0x5, 0x000, 0x0, 0x2d0
#define IOMUXC_ENET_MDIO_ENET1_MDIO                 0x06c, 0x0, 0x4c0, 0x1, 0x2d4
#define IOMUXC_ENET_MDIO_GPIO1_IO17                 0x06c, 0x5, 0x000, 0x0, 0x2d4
#define IOMUXC_ENET_TD3_ENET1_RGMII_TD3             0x070, 0x0, 0x000, 0x0, 0x2d8
#define IOMUXC_ENET_TD3_GPIO1_IO18                  0x070, 0x5, 0x000, 0x0, 0x2d8
#define IOMUXC_ENET_TD2_ENET1_RGMII_TD2             0x074, 0x0, 0x000, 0x0, 0x2dc
#define IOMUXC_ENET_TD2_ENET1_TX_CLK                0x074, 0x1, 0x000, 0x0, 0x2dc
#define IOMUXC_ENET_TD2_GPIO1_IO19                  0x074, 0x5, 0x000, 0x0, 0x2dc
#define IOMUXC_ENET_TD1_ENET1_RGMII_TD1             0x078, 0x0, 0x000, 0x0, 0x2e0
#define IOMUXC_ENET_TD1_GPIO1_IO20                  0x078, 0x5, 0x000, 0x0, 0x2e0
#define IOMUXC_ENET_TD0_ENET1_RGMII_TD0             0x07c, 0x0, 0x000, 0x0, 0x2e4
#define IOMUXC_ENET_TD0_GPIO1_IO21                  0x07c, 0x5, 0x000, 0x0, 0x2e4
#define IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL       0x080, 0x0, 0x000, 0x0, 0x2e8
#define IOMUXC_ENET_TX_CTL_GPIO1_IO22               0x080, 0x5, 0x000, 0x0, 0x2e8
#define IOMUXC_ENET_TXC_ENET1_RGMII_TXC             0x084, 0x0, 0x000, 0x0, 0x2ec
#define IOMUXC_ENET_TXC_ENET1_TX_ER                 0x084, 0x1, 0x000, 0x0, 0x2ec
#define IOMUXC_ENET_TXC_GPIO1_IO23                  0x084, 0x5, 0x000, 0x0, 0x2ec
#define IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL       0x088, 0x0, 0x000, 0x0, 0x2f0
#define IOMUXC_ENET_RX_CTL_GPIO1_IO24               0x088, 0x5, 0x000, 0x0, 0x2f0
#define IOMUXC_ENET_RXC_ENET1_RGMII_RXC             0x08c, 0x0, 0x000, 0x0, 0x2f4
#define IOMUXC_ENET_RXC_ENET1_RX_ER                 0x08c, 0x1, 0x000, 0x0, 0x2f4
#define IOMUXC_ENET_RXC_GPIO1_IO25                  0x08c, 0x5, 0x000, 0x0, 0x2f4
#define IOMUXC_ENET_RD0_ENET1_RGMII_RD0             0x090, 0x0, 0x000, 0x0, 0x2f8
#define IOMUXC_ENET_RD0_GPIO1_IO26                  0x090, 0x5, 0x000, 0x0, 0x2f8
#define IOMUXC_ENET_RD1_ENET1_RGMII_RD1             0x094, 0x0, 0x000, 0x0, 0x2fc
#define IOMUXC_ENET_RD1_GPIO1_IO27                  0x094, 0x5, 0x000, 0x0, 0x2fc
#define IOMUXC_ENET_RD2_ENET1_RGMII_RD2             0x098, 0x0, 0x000, 0x0, 0x300
#define IOMUXC_ENET_RD2_GPIO1_IO28                  0x098, 0x5, 0x000, 0x0, 0x300
#define IOMUXC_ENET_RD3_ENET1_RGMII_RD3             0x09c, 0x0, 0x000, 0x0, 0x304
#define IOMUXC_ENET_RD3_GPIO1_IO29                  0x09c, 0x5, 0x000, 0x0, 0x304
#define IOMUXC_SD1_CLK_USDHC1_CLK                   0x0a0, 0x0, 0x000, 0x0, 0x308
#define IOMUXC_SD1_CLK_GPIO2_IO00                   0x0a0, 0x5, 0x000, 0x0, 0x308
#define IOMUXC_SD1_CMD_USDHC1_CMD                   0x0a4, 0x0, 0x000, 0x0, 0x30c
#define IOMUXC_SD1_CMD_GPIO2_IO01                   0x0a4, 0x5, 0x000, 0x0, 0x30c
#define IOMUXC_SD1_DATA0_USDHC1_DATA0               0x0a8, 0x0, 0x000, 0x0, 0x310
#define IOMUXC_SD1_DATA0_GPIO2_IO02                 0x0a8, 0x5, 0x000, 0x0, 0x310
#define IOMUXC_SD1_DATA1_USDHC1_DATA1               0x0ac, 0x0, 0x000, 0x0, 0x314
#define IOMUXC_SD1_DATA1_GPIO2_IO03                 0x0ac, 0x5, 0x000, 0x0, 0x314
#define IOMUXC_SD1_DATA2_USDHC1_DATA2               0x0b0, 0x0, 0x000, 0x0, 0x318
#define IOMUXC_SD1_DATA2_GPIO2_IO04                 0x0b0, 0x5, 0x000, 0x0, 0x318
#define IOMUXC_SD1_DATA3_USDHC1_DATA3               0x0b4, 0x0, 0x000, 0x0, 0x31c
#define IOMUXC_SD1_DATA3_GPIO2_IO05                 0x0b4, 0x5, 0x000, 0x0, 0x31c
#define IOMUXC_SD1_DATA4_USDHC1_DATA4               0x0b8, 0x0, 0x000, 0x0, 0x320
#define IOMUXC_SD1_DATA4_GPIO2_IO06                 0x0b8, 0x5, 0x000, 0x0, 0x320
#define IOMUXC_SD1_DATA5_USDHC1_DATA5               0x0bc, 0x0, 0x000, 0x0, 0x324
#define IOMUXC_SD1_DATA5_GPIO2_IO07                 0x0bc, 0x5, 0x000, 0x0, 0x324
#define IOMUXC_SD1_DATA6_USDHC1_DATA6               0x0c0, 0x0, 0x000, 0x0, 0x328
#define IOMUXC_SD1_DATA6_GPIO2_IO08                 0x0c0, 0x5, 0x000, 0x0, 0x328
#define IOMUXC_SD1_DATA7_USDHC1_DATA7               0x0c4, 0x0, 0x000, 0x0, 0x32c
#define IOMUXC_SD1_DATA7_GPIO2_IO09                 0x0c4, 0x5, 0x000, 0x0, 0x32c
#define IOMUXC_SD1_RESET_B_USDHC1_RESET_B           0x0c8, 0x0, 0x000, 0x0, 0x330
#define IOMUXC_SD1_RESET_B_GPIO2_IO10               0x0c8, 0x5, 0x000, 0x0, 0x330
#define IOMUXC_SD1_STROBE_USDHC1_STROBE             0x0cc, 0x0, 0x000, 0x0, 0x334
#define IOMUXC_SD1_STROBE_GPIO2_IO11                0x0cc, 0x5, 0x000, 0x0, 0x334
#define IOMUXC_SD2_CD_B_USDHC2_CD_B                 0x0d0, 0x0, 0x000, 0x0, 0x338
#define IOMUXC_SD2_CD_B_GPIO2_IO12                  0x0d0, 0x5, 0x000, 0x0, 0x338
#define IOMUXC_SD2_CLK_USDHC2_CLK                   0x0d4, 0x0, 0x000, 0x0, 0x33c
#define IOMUXC_SD2_CLK_GPIO2_IO13                   0x0d4, 0x5, 0x000, 0x0, 0x33c
#define IOMUXC_SD2_CMD_USDHC2_CMD                   0x0d8, 0x0, 0x000, 0x0, 0x340
#define IOMUXC_SD2_CMD_GPIO2_IO14                   0x0d8, 0x5, 0x000, 0x0, 0x340
#define IOMUXC_SD2_DATA0_USDHC2_DATA0               0x0dc, 0x0, 0x000, 0x0, 0x344
#define IOMUXC_SD2_DATA0_GPIO2_IO15                 0x0dc, 0x5, 0x000, 0x0, 0x344
#define IOMUXC_SD2_DATA1_USDHC2_DATA1               0x0e0, 0x0, 0x000, 0x0, 0x348
#define IOMUXC_SD2_DATA1_GPIO2_IO16                 0x0e0, 0x5, 0x000, 0x0, 0x348
#define IOMUXC_SD2_DATA2_USDHC2_DATA2               0x0e4, 0x0, 0x000, 0x0, 0x34c
#define IOMUXC_SD2_DATA2_GPIO2_IO17                 0x0e4, 0x5, 0x000, 0x0, 0x34c
#define IOMUXC_SD2_DATA3_USDHC2_DATA3               0x0e8, 0x0, 0x000, 0x0, 0x350
#define IOMUXC_SD2_DATA3_GPIO2_IO18                 0x0e8, 0x5, 0x000, 0x0, 0x350
#define IOMUXC_SD2_DATA3_SRC_EARLY_RESET            0x0e8, 0x6, 0x000, 0x0, 0x350
#define IOMUXC_SD2_RESET_B_USDHC2_RESET_B           0x0ec, 0x0, 0x000, 0x0, 0x354
#define IOMUXC_SD2_RESET_B_GPIO2_IO19               0x0ec, 0x5, 0x000, 0x0, 0x354
#define IOMUXC_SD2_RESET_B_SRC_SYSTEM_RESET         0x0ec, 0x6, 0x000, 0x0, 0x354
#define IOMUXC_SD2_WP_USDHC2_WP                     0x0f0, 0x0, 0x000, 0x0, 0x358
#define IOMUXC_SD2_WP_GPIO2_IO20                    0x0f0, 0x5, 0x000, 0x0, 0x358
#define IOMUXC_NAND_ALE_RAWNAND_ALE                 0x0f4, 0x0, 0x000, 0x0, 0x35c
#define IOMUXC_NAND_ALE_QSPI_A_SCLK                 0x0f4, 0x1, 0x000, 0x0, 0x35c
#define IOMUXC_NAND_ALE_GPIO3_IO00                  0x0f4, 0x5, 0x000, 0x0, 0x35c
#define IOMUXC_NAND_CE0_B_RAWNAND_CE0_B             0x0f8, 0x0, 0x000, 0x0, 0x360
#define IOMUXC_NAND_CE0_B_QSPI_A_SS0_B              0x0f8, 0x1, 0x000, 0x0, 0x360
#define IOMUXC_NAND_CE0_B_GPIO3_IO01                0x0f8, 0x5, 0x000, 0x0, 0x360
#define IOMUXC_NAND_CE1_B_RAWNAND_CE1_B             0x0fc, 0x0, 0x000, 0x0, 0x364
#define IOMUXC_NAND_CE1_B_QSPI_A_SS1_B              0x0fc, 0x1, 0x000, 0x0, 0x364
#define IOMUXC_NAND_CE1_B_USDHC3_STROBE             0x0fc, 0x2, 0x000, 0x0, 0x364
#define IOMUXC_NAND_CE1_B_GPIO3_IO02                0x0fc, 0x5, 0x000, 0x0, 0x364
#define IOMUXC_NAND_CE2_B_RAWNAND_CE2_B             0x100, 0x0, 0x000, 0x0, 0x368
#define IOMUXC_NAND_CE2_B_QSPI_B_SS0_B              0x100, 0x1, 0x000, 0x0, 0x368
#define IOMUXC_NAND_CE2_B_USDHC3_DATA5              0x100, 0x2, 0x000, 0x0, 0x368
#define IOMUXC_NAND_CE2_B_GPIO3_IO03                0x100, 0x5, 0x000, 0x0, 0x368
#define IOMUXC_NAND_CE3_B_RAWNAND_CE3_B             0x104, 0x0, 0x000, 0x0, 0x36c
#define IOMUXC_NAND_CE3_B_QSPI_B_SS1_B              0x104, 0x1, 0x000, 0x0, 0x36c
#define IOMUXC_NAND_CE3_B_USDHC3_DATA6              0x104, 0x2, 0x000, 0x0, 0x36c
#define IOMUXC_NAND_CE3_B_GPIO3_IO04                0x104, 0x5, 0x000, 0x0, 0x36c
#define IOMUXC_NAND_CLE_RAWNAND_CLE                 0x108, 0x0, 0x000, 0x0, 0x370
#define IOMUXC_NAND_CLE_QSPI_B_SCLK                 0x108, 0x1, 0x000, 0x0, 0x370
#define IOMUXC_NAND_CLE_USDHC3_DATA7                0x108, 0x2, 0x000, 0x0, 0x370
#define IOMUXC_NAND_CLE_GPIO3_IO05                  0x108, 0x5, 0x000, 0x0, 0x370
#define IOMUXC_NAND_DATA00_RAWNAND_DATA00           0x10c, 0x0, 0x000, 0x0, 0x374
#define IOMUXC_NAND_DATA00_QSPI_A_DATA0             0x10c, 0x1, 0x000, 0x0, 0x374
#define IOMUXC_NAND_DATA00_GPIO3_IO06               0x10c, 0x5, 0x000, 0x0, 0x374
#define IOMUXC_NAND_DATA01_RAWNAND_DATA01           0x110, 0x0, 0x000, 0x0, 0x378
#define IOMUXC_NAND_DATA01_QSPI_A_DATA1             0x110, 0x1, 0x000, 0x0, 0x378
#define IOMUXC_NAND_DATA01_GPIO3_IO07               0x110, 0x5, 0x000, 0x0, 0x378
#define IOMUXC_NAND_DATA02_RAWNAND_DATA02           0x114, 0x0, 0x000, 0x0, 0x37c
#define IOMUXC_NAND_DATA02_QSPI_A_DATA2             0x114, 0x1, 0x000, 0x0, 0x37c
#define IOMUXC_NAND_DATA02_USDHC3_CD_B              0x114, 0x2, 0x544, 0x0, 0x37c
#define IOMUXC_NAND_DATA02_GPIO3_IO08               0x114, 0x5, 0x000, 0x0, 0x37c
#define IOMUXC_NAND_DATA03_RAWNAND_DATA03           0x118, 0x0, 0x000, 0x0, 0x380
#define IOMUXC_NAND_DATA03_QSPI_A_DATA3             0x118, 0x1, 0x000, 0x0, 0x380
#define IOMUXC_NAND_DATA03_USDHC3_WP                0x118, 0x2, 0x548, 0x0, 0x380
#define IOMUXC_NAND_DATA03_GPIO3_IO09               0x118, 0x5, 0x000, 0x0, 0x380
#define IOMUXC_NAND_DATA04_RAWNAND_DATA04           0x11c, 0x0, 0x000, 0x0, 0x384
#define IOMUXC_NAND_DATA04_QSPI_B_DATA0             0x11c, 0x1, 0x000, 0x0, 0x384
#define IOMUXC_NAND_DATA04_USDHC3_DATA0             0x11c, 0x2, 0x000, 0x0, 0x384
#define IOMUXC_NAND_DATA04_GPIO3_IO10               0x11c, 0x5, 0x000, 0x0, 0x384
#define IOMUXC_NAND_DATA05_RAWNAND_DATA05           0x120, 0x0, 0x000, 0x0, 0x388
#define IOMUXC_NAND_DATA05_QSPI_B_DATA1             0x120, 0x1, 0x000, 0x0, 0x388
#define IOMUXC_NAND_DATA05_USDHC3_DATA1             0x120, 0x2, 0x000, 0x0, 0x388
#define IOMUXC_NAND_DATA05_GPIO3_IO11               0x120, 0x5, 0x000, 0x0, 0x388
#define IOMUXC_NAND_DATA06_RAWNAND_DATA06           0x124, 0x0, 0x000, 0x0, 0x38c
#define IOMUXC_NAND_DATA06_QSPI_B_DATA2             0x124, 0x1, 0x000, 0x0, 0x38c
#define IOMUXC_NAND_DATA06_USDHC3_DATA2             0x124, 0x2, 0x000, 0x0, 0x38c
#define IOMUXC_NAND_DATA06_GPIO3_IO12               0x124, 0x5, 0x000, 0x0, 0x38c
#define IOMUXC_NAND_DATA07_RAWNAND_DATA07           0x128, 0x0, 0x000, 0x0, 0x390
#define IOMUXC_NAND_DATA07_QSPI_B_DATA3             0x128, 0x1, 0x000, 0x0, 0x390
#define IOMUXC_NAND_DATA07_USDHC3_DATA3             0x128, 0x2, 0x000, 0x0, 0x390
#define IOMUXC_NAND_DATA07_GPIO3_IO13               0x128, 0x5, 0x000, 0x0, 0x390
#define IOMUXC_NAND_DQS_RAWNAND_DQS                 0x12c, 0x0, 0x000, 0x0, 0x394
#define IOMUXC_NAND_DQS_QSPI_A_DQS                  0x12c, 0x1, 0x000, 0x0, 0x394
#define IOMUXC_NAND_DQS_GPIO3_IO14                  0x12c, 0x5, 0x000, 0x0, 0x394
#define IOMUXC_NAND_RE_B_RAWNAND_RE_B               0x130, 0x0, 0x000, 0x0, 0x398
#define IOMUXC_NAND_RE_B_QSPI_B_DQS                 0x130, 0x1, 0x000, 0x0, 0x398
#define IOMUXC_NAND_RE_B_USDHC3_DATA4               0x130, 0x2, 0x000, 0x0, 0x398
#define IOMUXC_NAND_RE_B_GPIO3_IO15                 0x130, 0x5, 0x000, 0x0, 0x398
#define IOMUXC_NAND_READY_B_RAWNAND_READY_B         0x134, 0x0, 0x000, 0x0, 0x39c
#define IOMUXC_NAND_READY_B_USDHC3_RESET_B          0x134, 0x2, 0x000, 0x0, 0x39c
#define IOMUXC_NAND_READY_B_GPIO3_IO16              0x134, 0x5, 0x000, 0x0, 0x39c
#define IOMUXC_NAND_WE_B_RAWNAND_WE_B               0x138, 0x0, 0x000, 0x0, 0x3a0
#define IOMUXC_NAND_WE_B_USDHC3_CLK                 0x138, 0x12, 0x000, 0x0, 0x3a0
#define IOMUXC_NAND_WE_B_GPIO3_IO17                 0x138, 0x5, 0x000, 0x0, 0x3a0
#define IOMUXC_NAND_WP_B_RAWNAND_WP_B               0x13c, 0x0, 0x000, 0x0, 0x3a4
#define IOMUXC_NAND_WP_B_USDHC3_CMD                 0x13c, 0x2, 0x000, 0x0, 0x3a4
#define IOMUXC_NAND_WP_B_GPIO3_IO18                 0x13c, 0x5, 0x000, 0x0, 0x3a4
#define IOMUXC_SAI5_RXFS_SAI5_RX_SYNC               0x140, 0x0, 0x4e4, 0x0, 0x3a8
#define IOMUXC_SAI5_RXFS_SAI1_TX_DATA0              0x140, 0x1, 0x000, 0x0, 0x3a8
#define IOMUXC_SAI5_RXFS_GPIO3_IO19                 0x140, 0x5, 0x000, 0x0, 0x3a8
#define IOMUXC_SAI5_RXC_SAI5_RX_BCLK                0x144, 0x0, 0x4d0, 0x0, 0x3ac
#define IOMUXC_SAI5_RXC_SAI1_TX_DATA1               0x144, 0x1, 0x000, 0x0, 0x3ac
#define IOMUXC_SAI5_RXC_PDM_CLK                     0x144, 0x4, 0x000, 0x0, 0x3ac
#define IOMUXC_SAI5_RXC_GPIO3_IO20                  0x144, 0x5, 0x000, 0x0, 0x3ac
#define IOMUXC_SAI5_RXD0_SAI5_RX_DATA0              0x148, 0x0, 0x4d4, 0x0, 0x3b0
#define IOMUXC_SAI5_RXD0_SAI1_TX_DATA2              0x148, 0x1, 0x000, 0x0, 0x3b0
#define IOMUXC_SAI5_RXD0_PDM_BIT_STREAM0            0x148, 0x4, 0x534, 0x0, 0x3b0
#define IOMUXC_SAI5_RXD0_GPIO3_IO21                 0x148, 0x5, 0x000, 0x0, 0x3b0
#define IOMUXC_SAI5_RXD1_SAI5_RX_DATA1              0x14c, 0x0, 0x4d8, 0x0, 0x3b4
#define IOMUXC_SAI5_RXD1_SAI1_TX_DATA3              0x14c, 0x1, 0x000, 0x0, 0x3b4
#define IOMUXC_SAI5_RXD1_SAI1_TX_SYNC               0x14c, 0x2, 0x4cc, 0x0, 0x3b4
#define IOMUXC_SAI5_RXD1_SAI5_TX_SYNC               0x14c, 0x3, 0x4ec, 0x0, 0x3b4
#define IOMUXC_SAI5_RXD1_PDM_BIT_STREAM1            0x14c, 0x4, 0x538, 0x0, 0x3b4
#define IOMUXC_SAI5_RXD1_GPIO3_IO22                 0x14c, 0x5, 0x000, 0x0, 0x3b4
#define IOMUXC_SAI5_RXD2_SAI5_RX_DATA2              0x150, 0x0, 0x4dc, 0x0, 0x3b8
#define IOMUXC_SAI5_RXD2_SAI1_TX_DATA4              0x150, 0x1, 0x000, 0x0, 0x3b8
#define IOMUXC_SAI5_RXD2_SAI1_TX_SYNC               0x150, 0x2, 0x4cc, 0x1, 0x3b8
#define IOMUXC_SAI5_RXD2_SAI5_TX_BCLK               0x150, 0x3, 0x4e8, 0x0, 0x3b8
#define IOMUXC_SAI5_RXD2_PDM_BIT_STREAM2            0x150, 0x4, 0x53c, 0x0, 0x3b8
#define IOMUXC_SAI5_RXD2_GPIO3_IO23                 0x150, 0x5, 0x000, 0x0, 0x3b8
#define IOMUXC_SAI5_RXD3_SAI5_RX_DATA3              0x154, 0x0, 0x4e0, 0x0, 0x3bc
#define IOMUXC_SAI5_RXD3_SAI1_TX_DATA5              0x154, 0x1, 0x000, 0x0, 0x3bc
#define IOMUXC_SAI5_RXD3_SAI1_TX_SYNC               0x154, 0x2, 0x4cc, 0x2, 0x3bc
#define IOMUXC_SAI5_RXD3_SAI5_TX_DATA0              0x154, 0x3, 0x000, 0x0, 0x3bc
#define IOMUXC_SAI5_RXD3_PDM_BIT_STREAM3            0x154, 0x4, 0x540, 0x0, 0x3bc
#define IOMUXC_SAI5_RXD3_GPIO3_IO24                 0x154, 0x5, 0x000, 0x0, 0x3bc
#define IOMUXC_SAI5_MCLK_SAI5_MCLK                  0x158, 0x0, 0x52c, 0x0, 0x3c0
#define IOMUXC_SAI5_MCLK_SAI1_TX_BCLK               0x158, 0x1, 0x4c8, 0x0, 0x3c0
#define IOMUXC_SAI5_MCLK_GPIO3_IO25                 0x158, 0x5, 0x000, 0x0, 0x3c0
#define IOMUXC_SAI1_RXFS_SAI1_RX_SYNC               0x15c, 0x0, 0x4c4, 0x0, 0x3c4
#define IOMUXC_SAI1_RXFS_SAI5_RX_SYNC               0x15c, 0x1, 0x4e4, 0x1, 0x3c4
#define IOMUXC_SAI1_RXFS_CORESIGHT_TRACE_CLK        0x15c, 0x4, 0x000, 0x0, 0x3c4
#define IOMUXC_SAI1_RXFS_GPIO4_IO00                 0x15c, 0x5, 0x000, 0x0, 0x3c4
#define IOMUXC_SAI1_RXC_SAI1_RX_BCLK                0x160, 0x0, 0x000, 0x0, 0x3c8
#define IOMUXC_SAI1_RXC_SAI5_RX_BCLK                0x160, 0x1, 0x4d0, 0x1, 0x3c8
#define IOMUXC_SAI1_RXC_CORESIGHT_TRACE_CTL         0x160, 0x4, 0x000, 0x0, 0x3c8
#define IOMUXC_SAI1_RXC_GPIO4_IO01                  0x160, 0x5, 0x000, 0x0, 0x3c8
#define IOMUXC_SAI1_RXD0_SAI1_RX_DATA0              0x164, 0x0, 0x000, 0x0, 0x3cc
#define IOMUXC_SAI1_RXD0_SAI5_RX_DATA0              0x164, 0x1, 0x4d4, 0x1, 0x3cc
#define IOMUXC_SAI1_RXD0_SAI1_TX_DATA1              0x164, 0x2, 0x000, 0x0, 0x3cc
#define IOMUXC_SAI1_RXD0_PDM_BIT_STREAM0            0x164, 0x3, 0x534, 0x1, 0x3cc
#define IOMUXC_SAI1_RXD0_CORESIGHT_TRACE0           0x164, 0x4, 0x000, 0x0, 0x3cc
#define IOMUXC_SAI1_RXD0_GPIO4_IO02                 0x164, 0x5, 0x000, 0x0, 0x3cc
#define IOMUXC_SAI1_RXD0_SRC_BOOT_CFG0              0x164, 0x6, 0x000, 0x0, 0x3cc
#define IOMUXC_SAI1_RXD1_SAI1_RX_DATA1              0x168, 0x0, 0x000, 0x0, 0x3d0
#define IOMUXC_SAI1_RXD1_SAI5_RX_DATA1              0x168, 0x1, 0x4d8, 0x1, 0x3d0
#define IOMUXC_SAI1_RXD1_PDM_BIT_STREAM1            0x168, 0x3, 0x538, 0x1, 0x3d0
#define IOMUXC_SAI1_RXD1_CORESIGHT_TRACE1           0x168, 0x4, 0x000, 0x0, 0x3d0
#define IOMUXC_SAI1_RXD1_GPIO4_IO03                 0x168, 0x5, 0x000, 0x0, 0x3d0
#define IOMUXC_SAI1_RXD1_SRC_BOOT_CFG1              0x168, 0x6, 0x000, 0x0, 0x3d0
#define IOMUXC_SAI1_RXD2_SAI1_RX_DATA2              0x16c, 0x0, 0x000, 0x0, 0x3d4
#define IOMUXC_SAI1_RXD2_SAI5_RX_DATA2              0x16c, 0x1, 0x4dc, 0x1, 0x3d4
#define IOMUXC_SAI1_RXD2_PDM_BIT_STREAM2            0x16c, 0x3, 0x53c, 0x1, 0x3d4
#define IOMUXC_SAI1_RXD2_CORESIGHT_TRACE2           0x16c, 0x4, 0x000, 0x0, 0x3d4
#define IOMUXC_SAI1_RXD2_GPIO4_IO04                 0x16c, 0x5, 0x000, 0x0, 0x3d4
#define IOMUXC_SAI1_RXD2_SRC_BOOT_CFG2              0x16c, 0x6, 0x000, 0x0, 0x3d4
#define IOMUXC_SAI1_RXD3_SAI1_RX_DATA3              0x170, 0x0, 0x000, 0x0, 0x3d8
#define IOMUXC_SAI1_RXD3_SAI5_RX_DATA3              0x170, 0x1, 0x4e0, 0x1, 0x3d8
#define IOMUXC_SAI1_RXD3_PDM_BIT_STREAM3            0x170, 0x3, 0x540, 0x1, 0x3d8
#define IOMUXC_SAI1_RXD3_CORESIGHT_TRACE3           0x170, 0x4, 0x000, 0x0, 0x3d8
#define IOMUXC_SAI1_RXD3_GPIO4_IO05                 0x170, 0x5, 0x000, 0x0, 0x3d8
#define IOMUXC_SAI1_RXD3_SRC_BOOT_CFG3              0x170, 0x6, 0x000, 0x0, 0x3d8
#define IOMUXC_SAI1_RXD4_SAI1_RX_DATA4              0x174, 0x0, 0x000, 0x0, 0x3dc
#define IOMUXC_SAI1_RXD4_SAI6_TX_BCLK               0x174, 0x1, 0x51c, 0x0, 0x3dc
#define IOMUXC_SAI1_RXD4_SAI6_RX_BCLK               0x174, 0x2, 0x510, 0x0, 0x3dc
#define IOMUXC_SAI1_RXD4_CORESIGHT_TRACE4           0x174, 0x4, 0x000, 0x0, 0x3dc
#define IOMUXC_SAI1_RXD4_GPIO4_IO06                 0x174, 0x5, 0x000, 0x0, 0x3dc
#define IOMUXC_SAI1_RXD4_SRC_BOOT_CFG4              0x174, 0x6, 0x000, 0x0, 0x3dc
#define IOMUXC_SAI1_RXD5_SAI1_RX_DATA5              0x178, 0x0, 0x000, 0x0, 0x3e0
#define IOMUXC_SAI1_RXD5_SAI6_TX_DATA0              0x178, 0x1, 0x000, 0x0, 0x3e0
#define IOMUXC_SAI1_RXD5_SAI6_RX_DATA0              0x178, 0x2, 0x514, 0x0, 0x3e0
#define IOMUXC_SAI1_RXD5_SAI1_RX_SYNC               0x178, 0x3, 0x4c4, 0x1, 0x3e0
#define IOMUXC_SAI1_RXD5_CORESIGHT_TRACE5           0x178, 0x4, 0x000, 0x0, 0x3e0
#define IOMUXC_SAI1_RXD5_GPIO4_IO07                 0x178, 0x5, 0x000, 0x0, 0x3e0
#define IOMUXC_SAI1_RXD5_SRC_BOOT_CFG5              0x178, 0x6, 0x000, 0x0, 0x3e0
#define IOMUXC_SAI1_RXD6_SAI1_RX_DATA6              0x17c, 0x0, 0x000, 0x0, 0x3e4
#define IOMUXC_SAI1_RXD6_SAI6_TX_SYNC               0x17c, 0x1, 0x520, 0x0, 0x3e4
#define IOMUXC_SAI1_RXD6_SAI6_RX_SYNC               0x17c, 0x2, 0x518, 0x0, 0x3e4
#define IOMUXC_SAI1_RXD6_CORESIGHT_TRACE6           0x17c, 0x4, 0x000, 0x0, 0x3e4
#define IOMUXC_SAI1_RXD6_GPIO4_IO08                 0x17c, 0x5, 0x000, 0x0, 0x3e4
#define IOMUXC_SAI1_RXD6_SRC_BOOT_CFG6              0x17c, 0x6, 0x000, 0x0, 0x3e4
#define IOMUXC_SAI1_RXD7_SAI1_RX_DATA7              0x180, 0x0, 0x000, 0x0, 0x3e8
#define IOMUXC_SAI1_RXD7_SAI6_MCLK                  0x180, 0x1, 0x530, 0x0, 0x3e8
#define IOMUXC_SAI1_RXD7_SAI1_TX_SYNC               0x180, 0x2, 0x4cc, 0x4, 0x3e8
#define IOMUXC_SAI1_RXD7_SAI1_TX_DATA4              0x180, 0x3, 0x000, 0x0, 0x3e8
#define IOMUXC_SAI1_RXD7_CORESIGHT_TRACE7           0x180, 0x4, 0x000, 0x0, 0x3e8
#define IOMUXC_SAI1_RXD7_GPIO4_IO09                 0x180, 0x5, 0x000, 0x0, 0x3e8
#define IOMUXC_SAI1_RXD7_SRC_BOOT_CFG7              0x180, 0x6, 0x000, 0x0, 0x3e8
#define IOMUXC_SAI1_TXFS_SAI1_TX_SYNC               0x184, 0x0, 0x4cc, 0x3, 0x3ec
#define IOMUXC_SAI1_TXFS_SAI5_TX_SYNC               0x184, 0x1, 0x4ec, 0x1, 0x3ec
#define IOMUXC_SAI1_TXFS_CORESIGHT_EVENTO           0x184, 0x4, 0x000, 0x0, 0x3ec
#define IOMUXC_SAI1_TXFS_GPIO4_IO10                 0x184, 0x5, 0x000, 0x0, 0x3ec
#define IOMUXC_SAI1_TXC_SAI1_TX_BCLK                0x188, 0x0, 0x4c8, 0x1, 0x3f0
#define IOMUXC_SAI1_TXC_SAI5_TX_BCLK                0x188, 0x1, 0x4e8, 0x1, 0x3f0
#define IOMUXC_SAI1_TXC_CORESIGHT_EVENTI            0x188, 0x4, 0x000, 0x0, 0x3f0
#define IOMUXC_SAI1_TXC_GPIO4_IO11                  0x188, 0x5, 0x000, 0x0, 0x3f0
#define IOMUXC_SAI1_TXD0_SAI1_TX_DATA0              0x18c, 0x0, 0x000, 0x0, 0x3f4
#define IOMUXC_SAI1_TXD0_SAI5_TX_DATA0              0x18c, 0x1, 0x000, 0x0, 0x3f4
#define IOMUXC_SAI1_TXD0_CORESIGHT_TRACE8           0x18c, 0x4, 0x000, 0x0, 0x3f4
#define IOMUXC_SAI1_TXD0_GPIO4_IO12                 0x18c, 0x5, 0x000, 0x0, 0x3f4
#define IOMUXC_SAI1_TXD0_SRC_BOOT_CFG8              0x18c, 0x6, 0x000, 0x0, 0x3f4
#define IOMUXC_SAI1_TXD1_SAI1_TX_DATA1              0x190, 0x0, 0x000, 0x0, 0x3f8
#define IOMUXC_SAI1_TXD1_SAI5_TX_DATA1              0x190, 0x1, 0x000, 0x0, 0x3f8
#define IOMUXC_SAI1_TXD1_CORESIGHT_TRACE9           0x190, 0x4, 0x000, 0x0, 0x3f8
#define IOMUXC_SAI1_TXD1_GPIO4_IO13                 0x190, 0x5, 0x000, 0x0, 0x3f8
#define IOMUXC_SAI1_TXD1_SRC_BOOT_CFG9              0x190, 0x6, 0x000, 0x0, 0x3f8
#define IOMUXC_SAI1_TXD2_SAI1_TX_DATA2              0x194, 0x0, 0x000, 0x0, 0x3fc
#define IOMUXC_SAI1_TXD2_SAI5_TX_DATA2              0x194, 0x1, 0x000, 0x0, 0x3fc
#define IOMUXC_SAI1_TXD2_CORESIGHT_TRACE10          0x194, 0x4, 0x000, 0x0, 0x3fc
#define IOMUXC_SAI1_TXD2_GPIO4_IO14                 0x194, 0x5, 0x000, 0x0, 0x3fc
#define IOMUXC_SAI1_TXD2_SRC_BOOT_CFG10             0x194, 0x6, 0x000, 0x0, 0x3fc
#define IOMUXC_SAI1_TXD3_SAI1_TX_DATA3              0x198, 0x0, 0x000, 0x0, 0x400
#define IOMUXC_SAI1_TXD3_SAI5_TX_DATA3              0x198, 0x1, 0x000, 0x0, 0x400
#define IOMUXC_SAI1_TXD3_CORESIGHT_TRACE11          0x198, 0x4, 0x000, 0x0, 0x400
#define IOMUXC_SAI1_TXD3_GPIO4_IO15                 0x198, 0x5, 0x000, 0x0, 0x400
#define IOMUXC_SAI1_TXD3_SRC_BOOT_CFG11             0x198, 0x6, 0x000, 0x0, 0x400
#define IOMUXC_SAI1_TXD4_SAI1_TX_DATA4              0x19c, 0x0, 0x000, 0x0, 0x404
#define IOMUXC_SAI1_TXD4_SAI6_RX_BCLK               0x19c, 0x1, 0x510, 0x1, 0x404
#define IOMUXC_SAI1_TXD4_SAI6_TX_BCLK               0x19c, 0x2, 0x51c, 0x1, 0x404
#define IOMUXC_SAI1_TXD4_CORESIGHT_TRACE12          0x19c, 0x4, 0x000, 0x0, 0x404
#define IOMUXC_SAI1_TXD4_GPIO4_IO16                 0x19c, 0x5, 0x000, 0x0, 0x404
#define IOMUXC_SAI1_TXD4_SRC_BOOT_CFG12             0x19c, 0x6, 0x000, 0x0, 0x404
#define IOMUXC_SAI1_TXD5_SAI1_TX_DATA5              0x1a0, 0x0, 0x000, 0x0, 0x408
#define IOMUXC_SAI1_TXD5_SAI6_RX_DATA0              0x1a0, 0x1, 0x514, 0x1, 0x408
#define IOMUXC_SAI1_TXD5_SAI6_TX_DATA0              0x1a0, 0x2, 0x000, 0x0, 0x408
#define IOMUXC_SAI1_TXD5_CORESIGHT_TRACE13          0x1a0, 0x4, 0x000, 0x0, 0x408
#define IOMUXC_SAI1_TXD5_GPIO4_IO17                 0x1a0, 0x5, 0x000, 0x0, 0x408
#define IOMUXC_SAI1_TXD5_SRC_BOOT_CFG13             0x1a0, 0x6, 0x000, 0x0, 0x408
#define IOMUXC_SAI1_TXD6_SAI1_TX_DATA6              0x1a4, 0x0, 0x000, 0x0, 0x40c
#define IOMUXC_SAI1_TXD6_SAI6_RX_SYNC               0x1a4, 0x1, 0x518, 0x1, 0x40c
#define IOMUXC_SAI1_TXD6_SAI6_TX_SYNC               0x1a4, 0x2, 0x520, 0x1, 0x40c
#define IOMUXC_SAI1_TXD6_CORESIGHT_TRACE14          0x1a4, 0x4, 0x000, 0x0, 0x40c
#define IOMUXC_SAI1_TXD6_GPIO4_IO18                 0x1a4, 0x5, 0x000, 0x0, 0x40c
#define IOMUXC_SAI1_TXD6_SRC_BOOT_CFG14             0x1a4, 0x6, 0x000, 0x0, 0x40c
#define IOMUXC_SAI1_TXD7_SAI1_TX_DATA7              0x1a8, 0x0, 0x000, 0x0, 0x410
#define IOMUXC_SAI1_TXD7_SAI6_MCLK                  0x1a8, 0x1, 0x530, 0x1, 0x410
#define IOMUXC_SAI1_TXD7_PDM_CLK                    0x1a8, 0x3, 0x000, 0x0, 0x410
#define IOMUXC_SAI1_TXD7_CORESIGHT_TRACE15          0x1a8, 0x4, 0x000, 0x0, 0x410
#define IOMUXC_SAI1_TXD7_GPIO4_IO19                 0x1a8, 0x5, 0x000, 0x0, 0x410
#define IOMUXC_SAI1_TXD7_SRC_BOOT_CFG15             0x1a8, 0x6, 0x000, 0x0, 0x410
#define IOMUXC_SAI1_MCLK_SAI1_MCLK                  0x1ac, 0x0, 0x000, 0x0, 0x414
#define IOMUXC_SAI1_MCLK_SAI5_MCLK                  0x1ac, 0x1, 0x52c, 0x1, 0x414
#define IOMUXC_SAI1_MCLK_SAI1_TX_BCLK               0x1ac, 0x2, 0x4c8, 0x2, 0x414
#define IOMUXC_SAI1_MCLK_PDM_CLK                    0x1ac, 0x3, 0x000, 0x0, 0x414
#define IOMUXC_SAI1_MCLK_GPIO4_IO20                 0x1ac, 0x5, 0x000, 0x0, 0x414
#define IOMUXC_SAI2_RXFS_SAI2_RX_SYNC               0x1b0, 0x0, 0x000, 0x0, 0x418
#define IOMUXC_SAI2_RXFS_SAI5_TX_SYNC               0x1b0, 0x1, 0x4ec, 0x2, 0x418
#define IOMUXC_SAI2_RXFS_SAI5_TX_DATA1              0x1b0, 0x2, 0x000, 0x0, 0x418
#define IOMUXC_SAI2_RXFS_SAI2_RX_DATA1              0x1b0, 0x3, 0x000, 0x0, 0x418
#define IOMUXC_SAI2_RXFS_UART1_TX                   0x1b0, 0x4, 0x000, 0x0, 0x418
#define IOMUXC_SAI2_RXFS_UART1_RX                   0x1b0, 0x4, 0x4f4, 0x2, 0x418
#define IOMUXC_SAI2_RXFS_GPIO4_IO21                 0x1b0, 0x5, 0x000, 0x0, 0x418
#define IOMUXC_SAI2_RXC_SAI2_RX_BCLK                0x1b4, 0x0, 0x000, 0x0, 0x41c
#define IOMUXC_SAI2_RXC_SAI5_TX_BCLK                0x1b4, 0x1, 0x4e8, 0x2, 0x41c
#define IOMUXC_SAI2_RXC_UART1_RX                    0x1b4, 0x4, 0x4f4, 0x3, 0x41c
#define IOMUXC_SAI2_RXC_UART1_TX                    0x1b4, 0x4, 0x000, 0x0, 0x41c
#define IOMUXC_SAI2_RXC_GPIO4_IO22                  0x1b4, 0x5, 0x000, 0x0, 0x41c
#define IOMUXC_SAI2_RXD0_SAI2_RX_DATA0              0x1b8, 0x0, 0x000, 0x0, 0x420
#define IOMUXC_SAI2_RXD0_SAI5_TX_DATA0              0x1b8, 0x1, 0x000, 0x0, 0x420
#define IOMUXC_SAI2_RXD0_UART1_RTS_B                0x1b8, 0x4, 0x4f0, 0x2, 0x420
#define IOMUXC_SAI2_RXD0_UART1_CTS_B                0x1b8, 0x4, 0x000, 0x0, 0x420
#define IOMUXC_SAI2_RXD0_GPIO4_IO23                 0x1b8, 0x5, 0x000, 0x0, 0x420
#define IOMUXC_SAI2_TXFS_SAI2_TX_SYNC               0x1bc, 0x0, 0x000, 0x0, 0x424
#define IOMUXC_SAI2_TXFS_SAI5_TX_DATA1              0x1bc, 0x1, 0x000, 0x0, 0x424
#define IOMUXC_SAI2_TXFS_SAI2_TX_DATA1              0x1bc, 0x3, 0x000, 0x0, 0x424
#define IOMUXC_SAI2_TXFS_UART1_CTS_B                0x1bc, 0x4, 0x000, 0x0, 0x424
#define IOMUXC_SAI2_TXFS_UART1_RTS_B                0x1bc, 0x4, 0x4f0, 0x3, 0x424
#define IOMUXC_SAI2_TXFS_GPIO4_IO24                 0x1bc, 0x5, 0x000, 0x0, 0x424
#define IOMUXC_SAI2_TXC_SAI2_TX_BCLK                0x1c0, 0x0, 0x000, 0x0, 0x428
#define IOMUXC_SAI2_TXC_SAI5_TX_DATA2               0x1c0, 0x1, 0x000, 0x0, 0x428
#define IOMUXC_SAI2_TXC_GPIO4_IO25                  0x1c0, 0x5, 0x000, 0x0, 0x428
#define IOMUXC_SAI2_TXD0_SAI2_TX_DATA0              0x1c4, 0x0, 0x000, 0x0, 0x42c
#define IOMUXC_SAI2_TXD0_SAI5_TX_DATA3              0x1c4, 0x1, 0x000, 0x0, 0x42c
#define IOMUXC_SAI2_TXD0_GPIO4_IO26                 0x1c4, 0x5, 0x000, 0x0, 0x42c
#define IOMUXC_SAI2_MCLK_SAI2_MCLK                  0x1c8, 0x0, 0x000, 0x0, 0x430
#define IOMUXC_SAI2_MCLK_SAI5_MCLK                  0x1c8, 0x1, 0x52c, 0x2, 0x430
#define IOMUXC_SAI2_MCLK_GPIO4_IO27                 0x1c8, 0x5, 0x000, 0x0, 0x430
#define IOMUXC_SAI3_RXFS_SAI3_RX_SYNC               0x1cc, 0x0, 0x000, 0x0, 0x434
#define IOMUXC_SAI3_RXFS_GPT1_CAPTURE1              0x1cc, 0x1, 0x000, 0x0, 0x434
#define IOMUXC_SAI3_RXFS_SAI5_RX_SYNC               0x1cc, 0x2, 0x4e4, 0x2, 0x434
#define IOMUXC_SAI3_RXFS_SAI3_RX_DATA1              0x1cc, 0x3, 0x000, 0x0, 0x434
#define IOMUXC_SAI3_RXFS_GPIO4_IO28                 0x1cc, 0x5, 0x000, 0x0, 0x434
#define IOMUXC_SAI3_RXC_SAI3_RX_BCLK                0x1d0, 0x0, 0x000, 0x0, 0x438
#define IOMUXC_SAI3_RXC_GPT1_CLK                    0x1d0, 0x1, 0x000, 0x0, 0x438
#define IOMUXC_SAI3_RXC_SAI5_RX_BCLK                0x1d0, 0x2, 0x4d0, 0x2, 0x438
#define IOMUXC_SAI3_RXC_UART2_CTS_B                 0x1d0, 0x4, 0x000, 0x0, 0x438
#define IOMUXC_SAI3_RXC_UART2_RTS_B                 0x1d0, 0x4, 0x4f8, 0x2, 0x438
#define IOMUXC_SAI3_RXC_GPIO4_IO29                  0x1d0, 0x5, 0x000, 0x0, 0x438
#define IOMUXC_SAI3_RXD_SAI3_RX_DATA0               0x1d4, 0x0, 0x000, 0x0, 0x43c
#define IOMUXC_SAI3_RXD_GPT1_COMPARE1               0x1d4, 0x1, 0x000, 0x0, 0x43c
#define IOMUXC_SAI3_RXD_SAI5_RX_DATA0               0x1d4, 0x2, 0x4d4, 0x2, 0x43c
#define IOMUXC_SAI3_RXD_UART2_RTS_B                 0x1d4, 0x4, 0x4f8, 0x3, 0x43c
#define IOMUXC_SAI3_RXD_UART2_CTS_B                 0x1d4, 0x4, 0x000, 0x0, 0x43c
#define IOMUXC_SAI3_RXD_GPIO4_IO30                  0x1d4, 0x5, 0x000, 0x0, 0x43c
#define IOMUXC_SAI3_TXFS_SAI3_TX_SYNC               0x1d8, 0x0, 0x000, 0x0, 0x440
#define IOMUXC_SAI3_TXFS_GPT1_CAPTURE2              0x1d8, 0x1, 0x000, 0x0, 0x440
#define IOMUXC_SAI3_TXFS_SAI5_RX_DATA1              0x1d8, 0x2, 0x4d8, 0x2, 0x440
#define IOMUXC_SAI3_TXFS_SAI3_TX_DATA1              0x1d8, 0x3, 0x000, 0x0, 0x440
#define IOMUXC_SAI3_TXFS_UART2_RX                   0x1d8, 0x4, 0x4fc, 0x2, 0x440
#define IOMUXC_SAI3_TXFS_UART2_TX                   0x1d8, 0x4, 0x000, 0x0, 0x440
#define IOMUXC_SAI3_TXFS_GPIO4_IO31                 0x1d8, 0x5, 0x000, 0x0, 0x440
#define IOMUXC_SAI3_TXC_SAI3_TX_BCLK                0x1dc, 0x0, 0x000, 0x0, 0x444
#define IOMUXC_SAI3_TXC_GPT1_COMPARE2               0x1dc, 0x1, 0x000, 0x0, 0x444
#define IOMUXC_SAI3_TXC_SAI5_RX_DATA2               0x1dc, 0x2, 0x4dc, 0x2, 0x444
#define IOMUXC_SAI3_TXC_UART2_TX                    0x1dc, 0x4, 0x000, 0x0, 0x444
#define IOMUXC_SAI3_TXC_UART2_RX                    0x1dc, 0x4, 0x4fc, 0x3, 0x444
#define IOMUXC_SAI3_TXC_GPIO5_IO00                  0x1dc, 0x5, 0x000, 0x0, 0x444
#define IOMUXC_SAI3_TXD_SAI3_TX_DATA0               0x1e0, 0x0, 0x000, 0x0, 0x448
#define IOMUXC_SAI3_TXD_GPT1_COMPARE3               0x1e0, 0x1, 0x000, 0x0, 0x448
#define IOMUXC_SAI3_TXD_SAI5_RX_DATA3               0x1e0, 0x2, 0x4e0, 0x2, 0x448
#define IOMUXC_SAI3_TXD_GPIO5_IO01                  0x1e0, 0x5, 0x000, 0x0, 0x448
#define IOMUXC_SAI3_MCLK_SAI3_MCLK                  0x1e4, 0x0, 0x000, 0x0, 0x44c
#define IOMUXC_SAI3_MCLK_PWM4_OUT                   0x1e4, 0x1, 0x000, 0x0, 0x44c
#define IOMUXC_SAI3_MCLK_SAI5_MCLK                  0x1e4, 0x2, 0x52c, 0x3, 0x44c
#define IOMUXC_SAI3_MCLK_GPIO5_IO02                 0x1e4, 0x5, 0x000, 0x0, 0x44c
#define IOMUXC_SPDIF_TX_SPDIF1_OUT                  0x1e8, 0x0, 0x000, 0x0, 0x450
#define IOMUXC_SPDIF_TX_PWM3_OUT                    0x1e8, 0x1, 0x000, 0x0, 0x450
#define IOMUXC_SPDIF_TX_GPIO5_IO03                  0x1e8, 0x5, 0x000, 0x0, 0x450
#define IOMUXC_SPDIF_RX_SPDIF1_IN                   0x1ec, 0x0, 0x000, 0x0, 0x454
#define IOMUXC_SPDIF_RX_PWM2_OUT                    0x1ec, 0x1, 0x000, 0x0, 0x454
#define IOMUXC_SPDIF_RX_GPIO5_IO04                  0x1ec, 0x5, 0x000, 0x0, 0x454
#define IOMUXC_SPDIF_EXT_CLK_SPDIF1_EXT_CLK         0x1f0, 0x0, 0x000, 0x0, 0x458
#define IOMUXC_SPDIF_EXT_CLK_PWM1_OUT               0x1f0, 0x1, 0x000, 0x0, 0x458
#define IOMUXC_SPDIF_EXT_CLK_GPIO5_IO05             0x1f0, 0x5, 0x000, 0x0, 0x458
#define IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK              0x1f4, 0x0, 0x000, 0x0, 0x45c
#define IOMUXC_ECSPI1_SCLK_UART3_RX                 0x1f4, 0x1, 0x504, 0x0, 0x45c
#define IOMUXC_ECSPI1_SCLK_UART3_TX                 0x1f4, 0x1, 0x000, 0x0, 0x45c
#define IOMUXC_ECSPI1_SCLK_GPIO5_IO06               0x1f4, 0x5, 0x000, 0x0, 0x45c
#define IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI              0x1f8, 0x0, 0x000, 0x0, 0x460
#define IOMUXC_ECSPI1_MOSI_UART3_TX                 0x1f8, 0x1, 0x000, 0x0, 0x460
#define IOMUXC_ECSPI1_MOSI_UART3_RX                 0x1f8, 0x1, 0x504, 0x1, 0x460
#define IOMUXC_ECSPI1_MOSI_GPIO5_IO07               0x1f8, 0x5, 0x000, 0x0, 0x460
#define IOMUXC_ECSPI1_MISO_ECSPI1_MISO              0x1fc, 0x0, 0x000, 0x0, 0x464
#define IOMUXC_ECSPI1_MISO_UART3_CTS_B              0x1fc, 0x1, 0x000, 0x0, 0x464
#define IOMUXC_ECSPI1_MISO_UART3_RTS_B              0x1fc, 0x1, 0x500, 0x0, 0x464
#define IOMUXC_ECSPI1_MISO_GPIO5_IO08               0x1fc, 0x5, 0x000, 0x0, 0x464
#define IOMUXC_ECSPI1_SS0_ECSPI1_SS0                0x200, 0x0, 0x000, 0x0, 0x468
#define IOMUXC_ECSPI1_SS0_UART3_RTS_B               0x200, 0x1, 0x500, 0x1, 0x468
#define IOMUXC_ECSPI1_SS0_UART3_CTS_B               0x200, 0x1, 0x000, 0x0, 0x468
#define IOMUXC_ECSPI1_SS0_GPIO5_IO09                0x200, 0x5, 0x000, 0x0, 0x468
#define IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK              0x204, 0x0, 0x000, 0x0, 0x46c
#define IOMUXC_ECSPI2_SCLK_UART4_RX                 0x204, 0x1, 0x50c, 0x0, 0x46c
#define IOMUXC_ECSPI2_SCLK_UART4_TX                 0x204, 0x1, 0x000, 0x0, 0x46c
#define IOMUXC_ECSPI2_SCLK_GPIO5_IO10               0x204, 0x5, 0x000, 0x0, 0x46c
#define IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI              0x208, 0x0, 0x000, 0x0, 0x470
#define IOMUXC_ECSPI2_MOSI_UART4_TX                 0x208, 0x1, 0x000, 0x0, 0x470
#define IOMUXC_ECSPI2_MOSI_UART4_RX                 0x208, 0x1, 0x50c, 0x1, 0x470
#define IOMUXC_ECSPI2_MOSI_GPIO5_IO11               0x208, 0x5, 0x000, 0x0, 0x470
#define IOMUXC_ECSPI2_MISO_ECSPI2_MISO              0x20c, 0x0, 0x000, 0x0, 0x474
#define IOMUXC_ECSPI2_MISO_UART4_CTS_B              0x20c, 0x1, 0x000, 0x0, 0x474
#define IOMUXC_ECSPI2_MISO_UART4_RTS_B              0x20c, 0x1, 0x508, 0x0, 0x474
#define IOMUXC_ECSPI2_MISO_GPIO5_IO12               0x20c, 0x5, 0x000, 0x0, 0x474
#define IOMUXC_ECSPI2_SS0_ECSPI2_SS0                0x210, 0x0, 0x000, 0x0, 0x478
#define IOMUXC_ECSPI2_SS0_UART4_RTS_B               0x210, 0x1, 0x508, 0x1, 0x478
#define IOMUXC_ECSPI2_SS0_UART4_CTS_B               0x210, 0x1, 0x000, 0x0, 0x478
#define IOMUXC_ECSPI2_SS0_GPIO5_IO13                0x210, 0x5, 0x000, 0x0, 0x478
#define IOMUXC_I2C1_SCL_I2C1_SCL                    0x214, 0x10, 0x000, 0x0, 0x47c
#define IOMUXC_I2C1_SCL_ENET1_MDC                   0x214, 0x1, 0x000, 0x0, 0x47c
#define IOMUXC_I2C1_SCL_GPIO5_IO14                  0x214, 0x5, 0x000, 0x0, 0x47c
#define IOMUXC_I2C1_SDA_I2C1_SDA                    0x218, 0x10, 0x000, 0x0, 0x480
#define IOMUXC_I2C1_SDA_ENET1_MDIO                  0x218, 0x1, 0x4c0, 0x2, 0x480
#define IOMUXC_I2C1_SDA_GPIO5_IO15                  0x218, 0x5, 0x000, 0x0, 0x480
#define IOMUXC_I2C2_SCL_I2C2_SCL                    0x21c, 0x10, 0x000, 0x0, 0x484
#define IOMUXC_I2C2_SCL_ENET1_1588_EVENT1_IN        0x21c, 0x1, 0x000, 0x0, 0x484
#define IOMUXC_I2C2_SCL_USDHC3_CD_B                 0x21c, 0x2, 0x544, 0x1, 0x484
#define IOMUXC_I2C2_SCL_GPIO5_IO16                  0x21c, 0x5, 0x000, 0x0, 0x484
#define IOMUXC_I2C2_SDA_I2C2_SDA                    0x220, 0x10, 0x000, 0x0, 0x488
#define IOMUXC_I2C2_SDA_ENET1_1588_EVENT1_OUT       0x220, 0x1, 0x000, 0x0, 0x488
#define IOMUXC_I2C2_SDA_USDHC3_WP                   0x220, 0x2, 0x548, 0x1, 0x488
#define IOMUXC_I2C2_SDA_GPIO5_IO17                  0x220, 0x5, 0x000, 0x0, 0x488
#define IOMUXC_I2C3_SCL_I2C3_SCL                    0x224, 0x10, 0x000, 0x0, 0x48c
#define IOMUXC_I2C3_SCL_PWM4_OUT                    0x224, 0x1, 0x000, 0x0, 0x48c
#define IOMUXC_I2C3_SCL_GPT2_CLK                    0x224, 0x2, 0x000, 0x0, 0x48c
#define IOMUXC_I2C3_SCL_GPIO5_IO18                  0x224, 0x5, 0x000, 0x0, 0x48c
#define IOMUXC_I2C3_SDA_I2C3_SDA                    0x228, 0x10, 0x000, 0x0, 0x490
#define IOMUXC_I2C3_SDA_PWM3_OUT                    0x228, 0x1, 0x000, 0x0, 0x490
#define IOMUXC_I2C3_SDA_GPT3_CLK                    0x228, 0x2, 0x000, 0x0, 0x490
#define IOMUXC_I2C3_SDA_GPIO5_IO19                  0x228, 0x5, 0x000, 0x0, 0x490
#define IOMUXC_I2C4_SCL_I2C4_SCL                    0x22c, 0x10, 0x000, 0x0, 0x494
#define IOMUXC_I2C4_SCL_PWM2_OUT                    0x22c, 0x1, 0x000, 0x0, 0x494
#define IOMUXC_I2C4_SCL_PCIE1_CLKREQ_B              0x22c, 0x2, 0x524, 0x0, 0x494
#define IOMUXC_I2C4_SCL_GPIO5_IO20                  0x22c, 0x5, 0x000, 0x0, 0x494
#define IOMUXC_I2C4_SDA_I2C4_SDA                    0x230, 0x10, 0x000, 0x0, 0x498
#define IOMUXC_I2C4_SDA_PWM1_OUT                    0x230, 0x1, 0x000, 0x0, 0x498
#define IOMUXC_I2C4_SDA_GPIO5_IO21                  0x230, 0x5, 0x000, 0x0, 0x498
#define IOMUXC_UART1_RXD_UART1_RX                   0x234, 0x0, 0x4f4, 0x0, 0x49c
#define IOMUXC_UART1_RXD_UART1_TX                   0x234, 0x0, 0x000, 0x0, 0x49c
#define IOMUXC_UART1_RXD_ECSPI3_SCLK                0x234, 0x1, 0x000, 0x0, 0x49c
#define IOMUXC_UART1_RXD_GPIO5_IO22                 0x234, 0x5, 0x000, 0x0, 0x49c
#define IOMUXC_UART1_TXD_UART1_TX                   0x238, 0x0, 0x000, 0x0, 0x4a0
#define IOMUXC_UART1_TXD_UART1_RX                   0x238, 0x0, 0x4f4, 0x1, 0x4a0
#define IOMUXC_UART1_TXD_ECSPI3_MOSI                0x238, 0x1, 0x000, 0x0, 0x4a0
#define IOMUXC_UART1_TXD_GPIO5_IO23                 0x238, 0x5, 0x000, 0x0, 0x4a0
#define IOMUXC_UART2_RXD_UART2_RX                   0x23c, 0x0, 0x4fc, 0x0, 0x4a4
#define IOMUXC_UART2_RXD_UART2_TX                   0x23c, 0x0, 0x000, 0x0, 0x4a4
#define IOMUXC_UART2_RXD_ECSPI3_MISO                0x23c, 0x1, 0x000, 0x0, 0x4a4
#define IOMUXC_UART2_RXD_GPIO5_IO24                 0x23c, 0x5, 0x000, 0x0, 0x4a4
#define IOMUXC_UART2_TXD_UART2_TX                   0x240, 0x0, 0x000, 0x0, 0x4a8
#define IOMUXC_UART2_TXD_UART2_RX                   0x240, 0x0, 0x4fc, 0x1, 0x4a8
#define IOMUXC_UART2_TXD_ECSPI3_SS0                 0x240, 0x1, 0x000, 0x0, 0x4a8
#define IOMUXC_UART2_TXD_GPIO5_IO25                 0x240, 0x5, 0x000, 0x0, 0x4a8
#define IOMUXC_UART3_RXD_UART3_RX                   0x244, 0x0, 0x504, 0x2, 0x4ac
#define IOMUXC_UART3_RXD_UART3_TX                   0x244, 0x0, 0x000, 0x0, 0x4ac
#define IOMUXC_UART3_RXD_UART1_CTS_B                0x244, 0x1, 0x000, 0x0, 0x4ac
#define IOMUXC_UART3_RXD_UART1_RTS_B                0x244, 0x1, 0x4f0, 0x0, 0x4ac
#define IOMUXC_UART3_RXD_USDHC3_RESET_B             0x244, 0x2, 0x000, 0x0, 0x4ac
#define IOMUXC_UART3_RXD_GPIO5_IO26                 0x244, 0x5, 0x000, 0x0, 0x4ac
#define IOMUXC_UART3_TXD_UART3_TX                   0x248, 0x0, 0x000, 0x0, 0x4b0
#define IOMUXC_UART3_TXD_UART3_RX                   0x248, 0x0, 0x504, 0x3, 0x4b0
#define IOMUXC_UART3_TXD_UART1_RTS_B                0x248, 0x1, 0x4f0, 0x1, 0x4b0
#define IOMUXC_UART3_TXD_UART1_CTS_B                0x248, 0x1, 0x000, 0x0, 0x4b0
#define IOMUXC_UART3_TXD_USDHC3_VSELECT             0x248, 0x2, 0x000, 0x0, 0x4b0
#define IOMUXC_UART3_TXD_GPIO5_IO27                 0x248, 0x5, 0x000, 0x0, 0x4b0
#define IOMUXC_UART4_RXD_UART4_RX                   0x24c, 0x0, 0x50c, 0x2, 0x4b4
#define IOMUXC_UART4_RXD_UART4_TX                   0x24c, 0x0, 0x000, 0x0, 0x4b4
#define IOMUXC_UART4_RXD_UART2_CTS_B                0x24c, 0x1, 0x000, 0x0, 0x4b4
#define IOMUXC_UART4_RXD_UART2_RTS_B                0x24c, 0x1, 0x4f8, 0x0, 0x4b4
#define IOMUXC_UART4_RXD_PCIE1_CLKREQ_B             0x24c, 0x2, 0x524, 0x1, 0x4b4
#define IOMUXC_UART4_RXD_GPIO5_IO28                 0x24c, 0x5, 0x000, 0x0, 0x4b4
#define IOMUXC_UART4_TXD_UART4_TX                   0x250, 0x0, 0x000, 0x0, 0x4b8
#define IOMUXC_UART4_TXD_UART4_RX                   0x250, 0x0, 0x50c, 0x3, 0x4b8
#define IOMUXC_UART4_TXD_UART2_RTS_B                0x250, 0x1, 0x4f8, 0x1, 0x4b8
#define IOMUXC_UART4_TXD_UART2_CTS_B                0x250, 0x1, 0x000, 0x0, 0x4b8
#define IOMUXC_UART4_TXD_GPIO5_IO29                 0x250, 0x5, 0x000, 0x0, 0x4b8

// Pad control bits
// Drive Strength Field
#define DSE_MASK            (0x7)
#define DSE_SHIFT           (0)
#define DSE(x)              ((x << DSE_SHIFT) & DSE_MASK)

// Slew Rate Field
#define FSEL_MASK           (0x18)
#define FSEL_SHIFT          (3)
#define FSEL(x)             ((x << FSEL_SHIFT) & FSEL_MASK)

// Open Drain Enable Field
#define ODE_MASK            (0x20)
#define ODE_SHIFT           (5)
#define ODE(x)              ((x << ODE_SHIFT) & ODE_MASK)

// Pull up or down selection
#define PUE_MASK            (0x40)
#define PUE_SHIFT           (6)
#define PUE(x)              ((x << PUE_SHIFT) & PUE_MASK)

// Hysteresis Enable Field
#define HYS_MASK            (0x80)
#define HYS_SHIFT           (7)
#define HYS(x)              ((x << HYS_SHIFT) & HYS_MASK)

// Pull Resistors Enable Field
#define PE_MASK             (0x100)
#define PE_SHIFT            (8)
#define PE(x)               ((x << PE_SHIFT) & PE_MASK)

// clang-format on

namespace imx8mm {

constexpr uint32_t kGpio1Base = 0x30200000;
constexpr uint32_t kGpio2Base = 0x30210000;
constexpr uint32_t kGpio3Base = 0x30220000;
constexpr uint32_t kGpio4Base = 0x30230000;
constexpr uint32_t kGpio5Base = 0x30240000;
constexpr uint32_t kGpioSize = fbl::round_up<uint32_t, uint32_t>(0x10000, PAGE_SIZE);

constexpr uint32_t kGpio1PinCount = 30;
constexpr uint32_t kGpio2PinCount = 21;
constexpr uint32_t kGpio3PinCount = 26;
constexpr uint32_t kGpio4PinCount = 32;
constexpr uint32_t kGpio5PinCount = 30;

constexpr uint32_t kIOMUXCBase = 0x30330000;
constexpr uint32_t kIOMUXCGPRBase = 0x30340000;
constexpr uint32_t kIOMUXCSize = fbl::round_up<uint32_t, uint32_t>(0x10000, PAGE_SIZE);

constexpr uint32_t kGpio1Irq0to15 = 64 + 32;
constexpr uint32_t kGpio1Irq16to31 = 65 + 32;
constexpr uint32_t kGpio2Irq0to15 = 66 + 32;
constexpr uint32_t kGpio2Irq16to31 = 67 + 32;
constexpr uint32_t kGpio3Irq0to15 = 68 + 32;
constexpr uint32_t kGpio3Irq16to31 = 69 + 32;
constexpr uint32_t kGpio4Irq0to15 = 70 + 32;
constexpr uint32_t kGpio4Irq16to31 = 71 + 32;
constexpr uint32_t kGpio5Irq0to15 = 72 + 32;
constexpr uint32_t kGpio5Irq16to31 = 73 + 32;

}  // namespace imx8mm

#endif  // SRC_DEVICES_LIB_NXP_INCLUDE_SOC_IMX8MM_GPIO_H_
