[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/AttributesNets/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 89
LIB: work
FILE: ${SURELOG_DIR}/tests/AttributesNets/dut.sv
n<> u<88> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<88> s<87> l<1:1>
  n<> u<87> t<Source_text> p<88> c<86> l<1:1> el<7:10>
    n<> u<86> t<Description> p<87> c<85> l<1:1> el<7:10>
      n<> u<85> t<Module_declaration> p<86> c<6> l<1:1> el<7:10>
        n<> u<6> t<Module_nonansi_header> p<85> c<2> s<35> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:11> el<1:11>
          n<> u<5> t<Port_list> p<6> l<1:11> el<1:13>
        n<> u<35> t<Module_item> p<85> c<34> s<56> l<3:5> el<3:89>
          n<> u<34> t<Non_port_module_item> p<35> c<33> l<3:5> el<3:89>
            n<> u<33> t<Module_or_generate_item> p<34> c<13> l<3:5> el<3:89>
              n<> u<13> t<Attribute_instance> p<33> c<9> s<32> l<3:5> el<3:26>
                n<> u<9> t<Attr_spec> p<13> c<8> s<12> l<3:8> el<3:12>
                  n<> u<8> t<Attr_name> p<9> c<7> l<3:8> el<3:12>
                    n<keep> u<7> t<STRING_CONST> p<8> l<3:8> el<3:12>
                n<> u<12> t<Attr_spec> p<13> c<11> l<3:15> el<3:23>
                  n<> u<11> t<Attr_name> p<12> c<10> l<3:15> el<3:23>
                    n<syn_keep> u<10> t<STRING_CONST> p<11> l<3:15> el<3:23>
              n<> u<32> t<Module_common_item> p<33> c<31> l<3:27> el<3:89>
                n<> u<31> t<Module_or_generate_item_declaration> p<32> c<30> l<3:27> el<3:89>
                  n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<3:27> el<3:89>
                    n<> u<29> t<Net_declaration> p<30> c<14> l<3:27> el<3:89>
                      n<> u<14> t<NetType_Wire> p<29> s<25> l<3:27> el<3:31>
                      n<> u<25> t<Data_type_or_implicit> p<29> c<24> s<28> l<3:38> el<3:44>
                        n<> u<24> t<Packed_dimension> p<25> c<23> l<3:38> el<3:44>
                          n<> u<23> t<Constant_range> p<24> c<18> l<3:39> el<3:43>
                            n<> u<18> t<Constant_expression> p<23> c<17> s<22> l<3:39> el<3:41>
                              n<> u<17> t<Constant_primary> p<18> c<16> l<3:39> el<3:41>
                                n<> u<16> t<Primary_literal> p<17> c<15> l<3:39> el<3:41>
                                  n<31> u<15> t<INT_CONST> p<16> l<3:39> el<3:41>
                            n<> u<22> t<Constant_expression> p<23> c<21> l<3:42> el<3:43>
                              n<> u<21> t<Constant_primary> p<22> c<20> l<3:42> el<3:43>
                                n<> u<20> t<Primary_literal> p<21> c<19> l<3:42> el<3:43>
                                  n<0> u<19> t<INT_CONST> p<20> l<3:42> el<3:43>
                      n<> u<28> t<Net_decl_assignment_list> p<29> c<27> l<3:47> el<3:58>
                        n<> u<27> t<Net_decl_assignment> p<28> c<26> l<3:47> el<3:58>
                          n<execute_RS1> u<26> t<STRING_CONST> p<27> l<3:47> el<3:58>
        n<> u<56> t<Module_item> p<85> c<55> s<83> l<4:5> el<4:67>
          n<> u<55> t<Non_port_module_item> p<56> c<54> l<4:5> el<4:67>
            n<> u<54> t<Module_or_generate_item> p<55> c<43> l<4:5> el<4:67>
              n<> u<43> t<Attribute_instance> p<54> c<42> s<53> l<4:5> el<4:29>
                n<> u<42> t<Attr_spec> p<43> c<37> l<4:8> el<4:26>
                  n<> u<37> t<Attr_name> p<42> c<36> s<41> l<4:8> el<4:17>
                    n<async_reg> u<36> t<STRING_CONST> p<37> l<4:8> el<4:17>
                  n<> u<41> t<Constant_expression> p<42> c<40> l<4:20> el<4:26>
                    n<> u<40> t<Constant_primary> p<41> c<39> l<4:20> el<4:26>
                      n<> u<39> t<Primary_literal> p<40> c<38> l<4:20> el<4:26>
                        n<"true"> u<38> t<STRING_LITERAL> p<39> l<4:20> el<4:26>
              n<> u<53> t<Module_common_item> p<54> c<52> l<4:30> el<4:67>
                n<> u<52> t<Module_or_generate_item_declaration> p<53> c<51> l<4:30> el<4:67>
                  n<> u<51> t<Package_or_generate_item_declaration> p<52> c<50> l<4:30> el<4:67>
                    n<> u<50> t<Data_declaration> p<51> c<49> l<4:30> el<4:67>
                      n<> u<49> t<Variable_declaration> p<50> c<45> l<4:30> el<4:67>
                        n<> u<45> t<Data_type> p<49> c<44> s<48> l<4:30> el<4:33>
                          n<> u<44> t<IntVec_TypeReg> p<45> l<4:30> el<4:33>
                        n<> u<48> t<Variable_decl_assignment_list> p<49> c<47> l<4:50> el<4:66>
                          n<> u<47> t<Variable_decl_assignment> p<48> c<46> l<4:50> el<4:66>
                            n<system_rsp_valid> u<46> t<STRING_CONST> p<47> l<4:50> el<4:66>
        n<> u<83> t<Module_item> p<85> c<82> s<84> l<5:5> el<5:49>
          n<> u<82> t<Non_port_module_item> p<83> c<81> l<5:5> el<5:49>
            n<> u<81> t<Module_or_generate_item> p<82> c<60> l<5:5> el<5:49>
              n<> u<60> t<Attribute_instance> p<81> c<59> s<80> l<5:5> el<5:19>
                n<> u<59> t<Attr_spec> p<60> c<58> l<5:8> el<5:16>
                  n<> u<58> t<Attr_name> p<59> c<57> l<5:8> el<5:16>
                    n<anyconst> u<57> t<STRING_CONST> p<58> l<5:8> el<5:16>
              n<> u<80> t<Module_common_item> p<81> c<79> l<5:20> el<5:49>
                n<> u<79> t<Module_or_generate_item_declaration> p<80> c<78> l<5:20> el<5:49>
                  n<> u<78> t<Package_or_generate_item_declaration> p<79> c<77> l<5:20> el<5:49>
                    n<> u<77> t<Data_declaration> p<78> c<76> l<5:20> el<5:49>
                      n<> u<76> t<Variable_declaration> p<77> c<72> l<5:20> el<5:49>
                        n<> u<72> t<Data_type> p<76> c<61> s<75> l<5:20> el<5:34>
                          n<> u<61> t<IntVec_TypeReg> p<72> s<71> l<5:20> el<5:23>
                          n<> u<71> t<Packed_dimension> p<72> c<70> l<5:24> el<5:34>
                            n<> u<70> t<Constant_range> p<71> c<65> l<5:25> el<5:33>
                              n<> u<65> t<Constant_expression> p<70> c<64> s<69> l<5:25> el<5:31>
                                n<> u<64> t<Constant_primary> p<65> c<63> l<5:25> el<5:31>
                                  n<> u<63> t<Primary_literal> p<64> c<62> l<5:25> el<5:31>
                                    n<LGFLEN> u<62> t<STRING_CONST> p<63> l<5:25> el<5:31>
                              n<> u<69> t<Constant_expression> p<70> c<68> l<5:32> el<5:33>
                                n<> u<68> t<Constant_primary> p<69> c<67> l<5:32> el<5:33>
                                  n<> u<67> t<Primary_literal> p<68> c<66> l<5:32> el<5:33>
                                    n<0> u<66> t<INT_CONST> p<67> l<5:32> el<5:33>
                        n<> u<75> t<Variable_decl_assignment_list> p<76> c<74> l<5:35> el<5:48>
                          n<> u<74> t<Variable_decl_assignment> p<75> c<73> l<5:35> el<5:48>
                            n<fw_first_addr> u<73> t<STRING_CONST> p<74> l<5:35> el<5:48>
        n<> u<84> t<ENDMODULE> p<85> l<7:1> el<7:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/AttributesNets/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/AttributesNets/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Attribute                                              3
Constant                                               4
Design                                                 1
LogicNet                                               3
LogicTypespec                                          3
Module                                                 1
Range                                                  2
RefObj                                                 1
RefTypespec                                            3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/AttributesNets/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AttributesNets/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: , line:3:27, endln:3:44
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AttributesNets/dut.sv, line:1:1, endln:7:10
    |vpiRange:
    \_Range: , line:3:38, endln:3:44
      |vpiParent:
      \_LogicTypespec: , line:3:27, endln:3:44
      |vpiLeftRange:
      \_Constant: , line:3:39, endln:3:41
        |vpiParent:
        \_Range: , line:3:38, endln:3:44
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:42, endln:3:43
        |vpiParent:
        \_Range: , line:3:38, endln:3:44
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:4:30, endln:4:33
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AttributesNets/dut.sv, line:1:1, endln:7:10
  |vpiTypedef:
  \_LogicTypespec: , line:5:20, endln:5:34
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AttributesNets/dut.sv, line:1:1, endln:7:10
    |vpiRange:
    \_Range: , line:5:24, endln:5:34
      |vpiParent:
      \_LogicTypespec: , line:5:20, endln:5:34
      |vpiLeftRange:
      \_RefObj: (work@top.LGFLEN), line:5:25, endln:5:31
        |vpiParent:
        \_Range: , line:5:24, endln:5:34
        |vpiName:LGFLEN
        |vpiFullName:work@top.LGFLEN
        |vpiActual:
        \_LogicNet: (work@top.LGFLEN), line:5:25, endln:5:31
      |vpiRightRange:
      \_Constant: , line:5:32, endln:5:33
        |vpiParent:
        \_Range: , line:5:24, endln:5:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:27, endln:3:44
  |vpiImportTypespec:
  \_LogicNet: (work@top.execute_RS1), line:3:47, endln:3:58
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AttributesNets/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.execute_RS1), line:3:27, endln:3:31
      |vpiParent:
      \_LogicNet: (work@top.execute_RS1), line:3:47, endln:3:58
      |vpiFullName:work@top.execute_RS1
      |vpiActual:
      \_LogicTypespec: , line:3:27, endln:3:44
    |vpiAttribute:
    \_Attribute: (keep), line:3:8, endln:3:12
      |vpiParent:
      \_LogicNet: (work@top.execute_RS1), line:3:47, endln:3:58
      |vpiName:keep
    |vpiName:execute_RS1
    |vpiFullName:work@top.execute_RS1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:30, endln:4:33
  |vpiImportTypespec:
  \_LogicNet: (work@top.system_rsp_valid), line:4:50, endln:4:66
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AttributesNets/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.system_rsp_valid), line:4:30, endln:4:33
      |vpiParent:
      \_LogicNet: (work@top.system_rsp_valid), line:4:50, endln:4:66
      |vpiFullName:work@top.system_rsp_valid
      |vpiActual:
      \_LogicTypespec: , line:4:30, endln:4:33
    |vpiAttribute:
    \_Attribute: (async_reg), line:4:8, endln:4:26
      |vpiParent:
      \_LogicNet: (work@top.system_rsp_valid), line:4:50, endln:4:66
      |vpiName:async_reg
      |STRING:true
    |vpiName:system_rsp_valid
    |vpiFullName:work@top.system_rsp_valid
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:20, endln:5:34
  |vpiImportTypespec:
  \_LogicNet: (work@top.fw_first_addr), line:5:35, endln:5:48
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AttributesNets/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.fw_first_addr), line:5:20, endln:5:34
      |vpiParent:
      \_LogicNet: (work@top.fw_first_addr), line:5:35, endln:5:48
      |vpiFullName:work@top.fw_first_addr
      |vpiActual:
      \_LogicTypespec: , line:5:20, endln:5:34
    |vpiAttribute:
    \_Attribute: (anyconst), line:5:8, endln:5:16
      |vpiParent:
      \_LogicNet: (work@top.fw_first_addr), line:5:35, endln:5:48
      |vpiName:anyconst
    |vpiName:fw_first_addr
    |vpiFullName:work@top.fw_first_addr
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@top.LGFLEN), line:5:25, endln:5:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/AttributesNets/dut.sv, line:1:1, endln:7:10
    |vpiName:LGFLEN
    |vpiFullName:work@top.LGFLEN
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.execute_RS1), line:3:47, endln:3:58
  |vpiNet:
  \_LogicNet: (work@top.system_rsp_valid), line:4:50, endln:4:66
  |vpiNet:
  \_LogicNet: (work@top.fw_first_addr), line:5:35, endln:5:48
  |vpiNet:
  \_LogicNet: (work@top.LGFLEN), line:5:25, endln:5:31
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
