# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do comma_code_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lmnjm/OneDrive/Documents/Summer\ 2024/EE417\ Programmable\ Logic\ Devices/Lecture\ 06/Examples/Example_for\ Loop {C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 06/Examples/Example_for Loop/comma_code.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:28:53 on Jun 20,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 06/Examples/Example_for Loop" C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 06/Examples/Example_for Loop/comma_code.v 
# -- Compiling module comma_code
# 
# Top level modules:
# 	comma_code
# End time: 12:28:53 on Jun 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lmnjm/OneDrive/Documents/Summer\ 2024/EE417\ Programmable\ Logic\ Devices/Lecture\ 06/Examples/Example_for\ Loop {C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 06/Examples/Example_for Loop/comma_code_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:28:53 on Jun 20,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 06/Examples/Example_for Loop" C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 06/Examples/Example_for Loop/comma_code_tb.v 
# -- Compiling module comma_code_tb
# 
# Top level modules:
# 	comma_code_tb
# End time: 12:28:53 on Jun 20,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  comma_code_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" comma_code_tb 
# Start time: 12:28:53 on Jun 20,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "comma_code(fast)".
# Loading work.comma_code_tb(fast)
# Loading work.comma_code(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 word_in = 0000000000000101: index_out =  x
#                   10 word_in = 0000000000000101: index_out =  2
#                   40 word_in = 0000101010100000: index_out =  2
#                   50 word_in = 0000101010100000: index_out =  7
#                   80 word_in = 1010000000001111: index_out =  7
#                   90 word_in = 1010000000001111: index_out = 15
#                  120 word_in = 0000000000000000: index_out = 15
#                  130 word_in = 0000000000000000: index_out =  0
#                  160 word_in = 1111010100001111: index_out =  0
#                  170 word_in = 1111010100001111: index_out = 10
#                  200 word_in = 1111111111111111: index_out = 10
#                  210 word_in = 1111111111111111: index_out =  0
#                  240 word_in = 0000101010110111: index_out =  0
#                  250 word_in = 0000101010110111: index_out =  4
#                  280 word_in = 0000101000001111: index_out =  4
#                  290 word_in = 0000101000001111: index_out = 11
# Break key hit
# Simulation stop requested.
# End time: 12:31:39 on Jun 20,2024, Elapsed time: 0:02:46
# Errors: 0, Warnings: 0
