// Seed: 962366795
module module_0 (
    input uwire id_0,
    input tri   id_1
);
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input wire id_2,
    input wand id_3,
    output tri0 id_4,
    output tri id_5,
    input supply0 id_6,
    input wire id_7,
    input tri1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    id_56,
    output supply0 id_11,
    input supply1 id_12,
    id_57,
    input tri id_13,
    input wire id_14,
    input wand id_15,
    input uwire id_16,
    output wire id_17,
    input tri1 id_18,
    input tri0 id_19,
    output wire id_20,
    input supply1 id_21,
    input uwire id_22,
    input wand id_23,
    input tri0 id_24,
    output logic id_25,
    output supply1 id_26,
    output uwire id_27,
    input tri id_28,
    input wor id_29,
    output tri id_30,
    input supply1 id_31,
    input supply1 id_32,
    output wor id_33,
    input supply1 id_34,
    input uwire id_35,
    input tri0 id_36,
    input tri id_37,
    input tri1 id_38,
    output supply0 id_39,
    input tri0 id_40,
    output tri0 id_41,
    input wire id_42,
    input tri1 id_43,
    input uwire id_44,
    input uwire id_45,
    input wire id_46,
    input wor id_47,
    input tri0 id_48,
    input wire id_49,
    input uwire id_50,
    input supply0 id_51,
    input wand id_52,
    output wor id_53,
    output tri1 id_54
);
  assign id_56 = -1;
  wire id_58;
  assign id_27 = -1;
  initial id_25 <= 1;
  module_0 modCall_1 (
      id_34,
      id_29
  );
  assign modCall_1.id_0 = 0;
endmodule
